Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 20 18:08:16 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vlock_design_wrapper_timing_summary_routed.rpt -rpx vlock_design_wrapper_timing_summary_routed.rpx
| Design       : vlock_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: vlock_design_i/ClockDivider_0/U0/internal_clock_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.735        0.000                      0                  106        0.209        0.000                      0                  106        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.735        0.000                      0                  106        0.209        0.000                      0                  106        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.604ns (66.425%)  route 1.316ns (33.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.762     5.364    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.818 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.792     8.611    vlock_design_i/BinToBCD16_0/U0/binary[4]
    SLICE_X81Y84         LUT3 (Prop_lut3_I1_O)        0.150     8.761 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.524     9.284    vlock_design_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)       -0.242    15.019    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 2.606ns (68.885%)  route 1.177ns (31.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.762     5.364    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.818 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.177     8.995    vlock_design_i/BinToBCD16_0/U0/binary[5]
    SLICE_X81Y85         LUT3 (Prop_lut3_I1_O)        0.152     9.147 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     9.147    vlock_design_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.075    15.336    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.578ns (68.981%)  route 1.159ns (31.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.764     5.366    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.820 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.159     8.979    vlock_design_i/BinToBCD16_0/U0/binary[3]
    SLICE_X81Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.103 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     9.103    vlock_design_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.032    15.293    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.606ns (69.031%)  route 1.169ns (30.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.764     5.366    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.820 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.169     8.989    vlock_design_i/BinToBCD16_0/U0/binary[2]
    SLICE_X81Y85         LUT3 (Prop_lut3_I1_O)        0.152     9.141 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000     9.141    vlock_design_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.075    15.336    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 2.608ns (72.262%)  route 1.001ns (27.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.764     5.366    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.820 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.001     8.821    vlock_design_i/BinToBCD16_0/U0/binary[1]
    SLICE_X81Y85         LUT3 (Prop_lut3_I1_O)        0.154     8.975 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     8.975    vlock_design_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.075    15.336    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.600ns (72.080%)  route 1.007ns (27.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.762     5.364    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.818 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.007     8.825    vlock_design_i/BinToBCD16_0/U0/binary[6]
    SLICE_X80Y85         LUT3 (Prop_lut3_I1_O)        0.146     8.971 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000     8.971    vlock_design_i/BinToBCD16_0/U0/int_rg_n[6]
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)        0.118    15.379    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 2.606ns (72.306%)  route 0.998ns (27.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.762     5.364    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.818 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.998     8.816    vlock_design_i/BinToBCD16_0/U0/binary[7]
    SLICE_X80Y85         LUT3 (Prop_lut3_I1_O)        0.152     8.968 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     8.968    vlock_design_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)        0.118    15.379    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.578ns (75.444%)  route 0.839ns (24.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.764     5.366    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.820 r  vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.839     8.659    vlock_design_i/BinToBCD16_0/U0/binary[0]
    SLICE_X81Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.783 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[0]_i_1/O
                         net (fo=1, routed)           0.000     8.783    vlock_design_i/BinToBCD16_0/U0/int_rg_n[0]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.598    15.021    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y85         FDRE (Setup_fdre_C_D)        0.029    15.290    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.934ns (30.359%)  route 2.143ns (69.641%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.717     5.320    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.185     6.961    vlock_design_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y84         LUT5 (Prop_lut5_I3_O)        0.152     7.113 f  vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.471     7.584    vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.910 r  vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.486     8.396    vlock_design_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.934ns (30.359%)  route 2.143ns (69.641%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.717     5.320    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.456     5.776 f  vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.185     6.961    vlock_design_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y84         LUT5 (Prop_lut5_I3_O)        0.152     7.113 f  vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.471     7.584    vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.326     7.910 r  vlock_design_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.486     8.396    vlock_design_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.517    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.086     1.732    vlock_design_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X81Y85         LUT3 (Prop_lut3_I0_O)        0.102     1.834 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vlock_design_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.107     1.624    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.517    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X80Y86         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[10]/Q
                         net (fo=1, routed)           0.141     1.823    vlock_design_i/BinToBCD16_0/U0/int_rg_c[10]
    SLICE_X80Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.868 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[11]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vlock_design_i/BinToBCD16_0/U0/int_rg_n[11]
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X80Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.120     1.652    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=3, routed)           0.122     1.785    vlock_design_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X83Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  vlock_design_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.830    vlock_design_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.873     2.038    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.092     1.613    vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=3, routed)           0.123     1.786    vlock_design_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  vlock_design_i/BinToBCD16_0/U0/BCD1[1]_i_1/O
                         net (fo=2, routed)           0.000     1.831    vlock_design_i/BinToBCD16_0/U0/BCD1[1]_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.873     2.038    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.091     1.612    vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.517    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.086     1.731    vlock_design_i/BinToBCD16_0/U0/int_rg_c[2]
    SLICE_X81Y85         LUT3 (Prop_lut3_I0_O)        0.098     1.829 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vlock_design_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.092     1.609    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.517    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[0]/Q
                         net (fo=1, routed)           0.136     1.795    vlock_design_i/BinToBCD16_0/U0/int_rg_c[0]
    SLICE_X81Y85         LUT3 (Prop_lut3_I0_O)        0.051     1.846 r  vlock_design_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vlock_design_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X81Y85         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.107     1.624    vlock_design_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/index_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=19, routed)          0.156     1.818    vlock_design_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X82Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  vlock_design_i/BinToBCD16_0/U0/index_c[4]_i_2/O
                         net (fo=1, routed)           0.000     1.863    vlock_design_i/BinToBCD16_0/U0/index_c[4]_i_2_n_0
    SLICE_X82Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.872     2.037    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.092     1.626    vlock_design_i/BinToBCD16_0/U0/index_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/index_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.602     1.521    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  vlock_design_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=19, routed)          0.155     1.817    vlock_design_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X82Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  vlock_design_i/BinToBCD16_0/U0/index_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vlock_design_i/BinToBCD16_0/U0/index_c[2]_i_1_n_0
    SLICE_X82Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.872     2.037    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/index_c_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X82Y84         FDRE (Hold_fdre_C_D)         0.091     1.625    vlock_design_i/BinToBCD16_0/U0/index_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.223%)  route 0.145ns (43.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.603     1.522    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.145     1.808    vlock_design_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  vlock_design_i/BinToBCD16_0/U0/BCD0[2]_i_1/O
                         net (fo=2, routed)           0.000     1.853    vlock_design_i/BinToBCD16_0/U0/BCD0[2]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.092     1.614    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.054%)  route 0.146ns (43.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.603     1.522    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.146     1.809    vlock_design_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X83Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  vlock_design_i/BinToBCD16_0/U0/BCD0[1]_i_1/O
                         net (fo=2, routed)           0.000     1.854    vlock_design_i/BinToBCD16_0/U0/BCD0[1]_i_1_n_0
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    vlock_design_i/BinToBCD16_0/U0/clk
    SLICE_X83Y87         FDRE                                         r  vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.091     1.613    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34    vlock_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y86    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y85    vlock_design_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y86    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y85    vlock_design_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y85    vlock_design_i/BinToBCD16_0/U0/BCD1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y70    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71    vlock_design_i/ClockDivider_0/U0/internal_clock_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    vlock_design_i/BinToBCD16_0/U0/index_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y84    vlock_design_i/BinToBCD16_0/U0/index_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y86    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y86    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y87    vlock_design_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C



