

================================================================
== Vitis HLS Report for 'demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DEMUX_STREAMING_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_outWideStream_0_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln52 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:52]   --->   Operation 37 'br' 'br_ln52' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split5, i1 1, void"   --->   Operation 38 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%outStreamPtr2 = phi i1 0, void, i1 %outStreamPtr, void %.split5, i1 0, void"   --->   Operation 39 'phi' 'outStreamPtr2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%iter1 = phi i5 0, void, i5 %iter, void %.split5, i5 0, void"   --->   Operation 40 'phi' 'iter1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_outWideStream_0_0_1_0_0_0, i22 %p_outWideStream_0_0_1_0_0_016, i22 %p_outWideStream_0_0_1_0_0_017, i22 %p_outWideStream_0_0_1_0_0_018, i22 %p_outWideStream_0_0_1_0_0_019, i22 %p_outWideStream_0_0_1_0_0_020, i22 %p_outWideStream_0_0_1_0_0_021, i22 %p_outWideStream_0_0_1_0_0_022, i22 %p_outWideStream_0_0_1_0_0_02, i22 %p_outWideStream_0_0_1_0_0_0223, i22 %p_outWideStream_0_0_1_0_0_0224, i22 %p_outWideStream_0_0_1_0_0_0225, i22 %p_outWideStream_0_0_1_0_0_0226, i22 %p_outWideStream_0_0_1_0_0_0227, i22 %p_outWideStream_0_0_1_0_0_0228, i22 %p_outWideStream_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i22 %p_outWideStream_0_0_0_0_0_0, i22 %p_outWideStream_0_0_0_0_0_01, i22 %p_outWideStream_0_0_0_0_0_02, i22 %p_outWideStream_0_0_0_0_0_03, i22 %p_outWideStream_0_0_0_0_0_04, i22 %p_outWideStream_0_0_0_0_0_05, i22 %p_outWideStream_0_0_0_0_0_06, i22 %p_outWideStream_0_0_0_0_0_07, i22 %p_outWideStream_0_0_0_0_0_018, i22 %p_outWideStream_0_0_0_0_0_019, i22 %p_outWideStream_0_0_0_0_0_0110, i22 %p_outWideStream_0_0_0_0_0_0111, i22 %p_outWideStream_0_0_0_0_0_0112, i22 %p_outWideStream_0_0_0_0_0_0113, i22 %p_outWideStream_0_0_0_0_0_0114, i22 %p_outWideStream_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln52 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:52]   --->   Operation 45 'br' 'br_ln52' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.14ns)   --->   "%l_transBlkMatrixStream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %l_transBlkMatrixStream" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'l_transBlkMatrixStream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i512 %l_transBlkMatrixStream_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln174_s = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'partselect' 'trunc_ln174_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln174_15 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'partselect' 'trunc_ln174_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln174_16 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'partselect' 'trunc_ln174_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln174_17 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 128, i32 149" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'partselect' 'trunc_ln174_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln174_18 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 160, i32 181" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'partselect' 'trunc_ln174_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln174_19 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 192, i32 213" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'partselect' 'trunc_ln174_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln174_20 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 224, i32 245" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'partselect' 'trunc_ln174_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln174_21 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 256, i32 277" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'partselect' 'trunc_ln174_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln174_22 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 288, i32 309" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'partselect' 'trunc_ln174_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln174_23 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 320, i32 341" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'partselect' 'trunc_ln174_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln174_24 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 352, i32 373" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'partselect' 'trunc_ln174_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln174_25 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 384, i32 405" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'partselect' 'trunc_ln174_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln174_26 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 416, i32 437" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'partselect' 'trunc_ln174_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln174_27 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 448, i32 469" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'partselect' 'trunc_ln174_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln174_28 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %l_transBlkMatrixStream_read, i32 480, i32 501" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'partselect' 'trunc_ln174_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.70ns)   --->   "%iter = add i5 %iter1, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:52]   --->   Operation 66 'add' 'iter' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %outStreamPtr2, void %branch0, void %branch1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%outStreamPtr = xor i1 %outStreamPtr2, i1 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:63]   --->   Operation 68 'xor' 'outStreamPtr' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.63ns)   --->   "%icmp_ln52 = icmp_eq  i5 %iter1, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:52]   --->   Operation 69 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:52]   --->   Operation 70 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln65 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:65]   --->   Operation 71 'br' 'br_ln65' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 72 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A, i22 %p_outWideStream_0_0_0_0_0_0, i22 %p_outWideStream_0_0_0_0_0_01, i22 %p_outWideStream_0_0_0_0_0_02, i22 %p_outWideStream_0_0_0_0_0_03, i22 %p_outWideStream_0_0_0_0_0_04, i22 %p_outWideStream_0_0_0_0_0_05, i22 %p_outWideStream_0_0_0_0_0_06, i22 %p_outWideStream_0_0_0_0_0_07, i22 %p_outWideStream_0_0_1_0_0_0, i22 %p_outWideStream_0_0_1_0_0_016, i22 %p_outWideStream_0_0_1_0_0_017, i22 %p_outWideStream_0_0_1_0_0_018, i22 %p_outWideStream_0_0_1_0_0_019, i22 %p_outWideStream_0_0_1_0_0_020, i22 %p_outWideStream_0_0_1_0_0_021, i22 %p_outWideStream_0_0_1_0_0_022, i22 %trunc_ln174, i22 %trunc_ln174_15, i22 %trunc_ln174_17, i22 %trunc_ln174_19, i22 %trunc_ln174_21, i22 %trunc_ln174_23, i22 %trunc_ln174_25, i22 %trunc_ln174_27, i22 %trunc_ln174_s, i22 %trunc_ln174_16, i22 %trunc_ln174_18, i22 %trunc_ln174_20, i22 %trunc_ln174_22, i22 %trunc_ln174_24, i22 %trunc_ln174_26, i22 %trunc_ln174_28" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (!outStreamPtr2)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'br' 'br_ln174' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A, i22 %p_outWideStream_0_0_0_0_0_018, i22 %p_outWideStream_0_0_0_0_0_019, i22 %p_outWideStream_0_0_0_0_0_0110, i22 %p_outWideStream_0_0_0_0_0_0111, i22 %p_outWideStream_0_0_0_0_0_0112, i22 %p_outWideStream_0_0_0_0_0_0113, i22 %p_outWideStream_0_0_0_0_0_0114, i22 %p_outWideStream_0_0_0_0_0_0115, i22 %p_outWideStream_0_0_1_0_0_02, i22 %p_outWideStream_0_0_1_0_0_0223, i22 %p_outWideStream_0_0_1_0_0_0224, i22 %p_outWideStream_0_0_1_0_0_0225, i22 %p_outWideStream_0_0_1_0_0_0226, i22 %p_outWideStream_0_0_1_0_0_0227, i22 %p_outWideStream_0_0_1_0_0_0228, i22 %p_outWideStream_0_0_1_0_0_0229, i22 %trunc_ln174, i22 %trunc_ln174_15, i22 %trunc_ln174_17, i22 %trunc_ln174_19, i22 %trunc_ln174_21, i22 %trunc_ln174_23, i22 %trunc_ln174_25, i22 %trunc_ln174_27, i22 %trunc_ln174_s, i22 %trunc_ln174_16, i22 %trunc_ln174_18, i22 %trunc_ln174_20, i22 %trunc_ln174_22, i22 %trunc_ln174_24, i22 %trunc_ln174_26, i22 %trunc_ln174_28" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (outStreamPtr2)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'br' 'br_ln174' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%return_ln65 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_demux.hpp:65]   --->   Operation 76 'return' 'return_ln65' <Predicate = (icmp_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_transBlkMatrixStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_0_0_0_0115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outWideStream_0_0_1_0_0_0229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
specinterface_ln0           (specinterface    ) [ 0000]
br_ln52                     (br               ) [ 0111]
do_init                     (phi              ) [ 0011]
outStreamPtr2               (phi              ) [ 0011]
iter1                       (phi              ) [ 0011]
br_ln0                      (br               ) [ 0000]
specmemcore_ln0             (specmemcore      ) [ 0000]
specmemcore_ln0             (specmemcore      ) [ 0000]
specmemcore_ln0             (specmemcore      ) [ 0000]
br_ln52                     (br               ) [ 0000]
empty                       (speclooptripcount) [ 0000]
specpipeline_ln0            (specpipeline     ) [ 0000]
specloopname_ln0            (specloopname     ) [ 0000]
l_transBlkMatrixStream_read (read             ) [ 0000]
trunc_ln174                 (trunc            ) [ 0011]
trunc_ln174_s               (partselect       ) [ 0011]
trunc_ln174_15              (partselect       ) [ 0011]
trunc_ln174_16              (partselect       ) [ 0011]
trunc_ln174_17              (partselect       ) [ 0011]
trunc_ln174_18              (partselect       ) [ 0011]
trunc_ln174_19              (partselect       ) [ 0011]
trunc_ln174_20              (partselect       ) [ 0011]
trunc_ln174_21              (partselect       ) [ 0011]
trunc_ln174_22              (partselect       ) [ 0011]
trunc_ln174_23              (partselect       ) [ 0011]
trunc_ln174_24              (partselect       ) [ 0011]
trunc_ln174_25              (partselect       ) [ 0011]
trunc_ln174_26              (partselect       ) [ 0011]
trunc_ln174_27              (partselect       ) [ 0011]
trunc_ln174_28              (partselect       ) [ 0011]
iter                        (add              ) [ 0111]
br_ln174                    (br               ) [ 0000]
outStreamPtr                (xor              ) [ 0111]
icmp_ln52                   (icmp             ) [ 0011]
br_ln52                     (br               ) [ 0111]
br_ln65                     (br               ) [ 0111]
write_ln174                 (write            ) [ 0000]
br_ln174                    (br               ) [ 0000]
write_ln174                 (write            ) [ 0000]
br_ln174                    (br               ) [ 0000]
return_ln65                 (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_transBlkMatrixStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transBlkMatrixStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outWideStream_0_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_outWideStream_0_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outWideStream_0_0_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outWideStream_0_0_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outWideStream_0_0_0_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outWideStream_0_0_0_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outWideStream_0_0_0_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_outWideStream_0_0_0_0_0_07">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_outWideStream_0_0_0_0_0_018">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_outWideStream_0_0_0_0_0_019">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_outWideStream_0_0_0_0_0_0110">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0110"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_outWideStream_0_0_0_0_0_0111">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0111"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_outWideStream_0_0_0_0_0_0112">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0112"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_outWideStream_0_0_0_0_0_0113">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0113"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_outWideStream_0_0_0_0_0_0114">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0114"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_outWideStream_0_0_0_0_0_0115">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_0_0_0_0115"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_outWideStream_0_0_1_0_0_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_outWideStream_0_0_1_0_0_016">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_outWideStream_0_0_1_0_0_017">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_outWideStream_0_0_1_0_0_018">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_outWideStream_0_0_1_0_0_019">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_outWideStream_0_0_1_0_0_020">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_outWideStream_0_0_1_0_0_021">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_outWideStream_0_0_1_0_0_022">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_outWideStream_0_0_1_0_0_02">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_outWideStream_0_0_1_0_0_0223">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0223"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_outWideStream_0_0_1_0_0_0224">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0224"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_outWideStream_0_0_1_0_0_0225">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0225"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_outWideStream_0_0_1_0_0_0226">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0226"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_outWideStream_0_0_1_0_0_0227">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0227"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_outWideStream_0_0_1_0_0_0228">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0228"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_outWideStream_0_0_1_0_0_0229">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outWideStream_0_0_1_0_0_0229"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="l_transBlkMatrixStream_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_transBlkMatrixStream_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln174_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="22" slack="0"/>
<pin id="187" dir="0" index="2" bw="22" slack="0"/>
<pin id="188" dir="0" index="3" bw="22" slack="0"/>
<pin id="189" dir="0" index="4" bw="22" slack="0"/>
<pin id="190" dir="0" index="5" bw="22" slack="0"/>
<pin id="191" dir="0" index="6" bw="22" slack="0"/>
<pin id="192" dir="0" index="7" bw="22" slack="0"/>
<pin id="193" dir="0" index="8" bw="22" slack="0"/>
<pin id="194" dir="0" index="9" bw="22" slack="0"/>
<pin id="195" dir="0" index="10" bw="22" slack="0"/>
<pin id="196" dir="0" index="11" bw="22" slack="0"/>
<pin id="197" dir="0" index="12" bw="22" slack="0"/>
<pin id="198" dir="0" index="13" bw="22" slack="0"/>
<pin id="199" dir="0" index="14" bw="22" slack="0"/>
<pin id="200" dir="0" index="15" bw="22" slack="0"/>
<pin id="201" dir="0" index="16" bw="22" slack="0"/>
<pin id="202" dir="0" index="17" bw="22" slack="1"/>
<pin id="203" dir="0" index="18" bw="22" slack="1"/>
<pin id="204" dir="0" index="19" bw="22" slack="1"/>
<pin id="205" dir="0" index="20" bw="22" slack="1"/>
<pin id="206" dir="0" index="21" bw="22" slack="1"/>
<pin id="207" dir="0" index="22" bw="22" slack="1"/>
<pin id="208" dir="0" index="23" bw="22" slack="1"/>
<pin id="209" dir="0" index="24" bw="22" slack="1"/>
<pin id="210" dir="0" index="25" bw="22" slack="1"/>
<pin id="211" dir="0" index="26" bw="22" slack="1"/>
<pin id="212" dir="0" index="27" bw="22" slack="1"/>
<pin id="213" dir="0" index="28" bw="22" slack="1"/>
<pin id="214" dir="0" index="29" bw="22" slack="1"/>
<pin id="215" dir="0" index="30" bw="22" slack="1"/>
<pin id="216" dir="0" index="31" bw="22" slack="1"/>
<pin id="217" dir="0" index="32" bw="22" slack="1"/>
<pin id="218" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln174_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="22" slack="0"/>
<pin id="239" dir="0" index="2" bw="22" slack="0"/>
<pin id="240" dir="0" index="3" bw="22" slack="0"/>
<pin id="241" dir="0" index="4" bw="22" slack="0"/>
<pin id="242" dir="0" index="5" bw="22" slack="0"/>
<pin id="243" dir="0" index="6" bw="22" slack="0"/>
<pin id="244" dir="0" index="7" bw="22" slack="0"/>
<pin id="245" dir="0" index="8" bw="22" slack="0"/>
<pin id="246" dir="0" index="9" bw="22" slack="0"/>
<pin id="247" dir="0" index="10" bw="22" slack="0"/>
<pin id="248" dir="0" index="11" bw="22" slack="0"/>
<pin id="249" dir="0" index="12" bw="22" slack="0"/>
<pin id="250" dir="0" index="13" bw="22" slack="0"/>
<pin id="251" dir="0" index="14" bw="22" slack="0"/>
<pin id="252" dir="0" index="15" bw="22" slack="0"/>
<pin id="253" dir="0" index="16" bw="22" slack="0"/>
<pin id="254" dir="0" index="17" bw="22" slack="1"/>
<pin id="255" dir="0" index="18" bw="22" slack="1"/>
<pin id="256" dir="0" index="19" bw="22" slack="1"/>
<pin id="257" dir="0" index="20" bw="22" slack="1"/>
<pin id="258" dir="0" index="21" bw="22" slack="1"/>
<pin id="259" dir="0" index="22" bw="22" slack="1"/>
<pin id="260" dir="0" index="23" bw="22" slack="1"/>
<pin id="261" dir="0" index="24" bw="22" slack="1"/>
<pin id="262" dir="0" index="25" bw="22" slack="1"/>
<pin id="263" dir="0" index="26" bw="22" slack="1"/>
<pin id="264" dir="0" index="27" bw="22" slack="1"/>
<pin id="265" dir="0" index="28" bw="22" slack="1"/>
<pin id="266" dir="0" index="29" bw="22" slack="1"/>
<pin id="267" dir="0" index="30" bw="22" slack="1"/>
<pin id="268" dir="0" index="31" bw="22" slack="1"/>
<pin id="269" dir="0" index="32" bw="22" slack="1"/>
<pin id="270" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="do_init_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="do_init_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="1" slack="0"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="outStreamPtr2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outStreamPtr2 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="outStreamPtr2_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="1" slack="0"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outStreamPtr2/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="iter1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="1"/>
<pin id="320" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iter1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="iter1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="1" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln174_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="512" slack="0"/>
<pin id="334" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln174_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="512" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln174_15_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="0" index="1" bw="512" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="8" slack="0"/>
<pin id="351" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_15/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln174_16_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="8" slack="0"/>
<pin id="361" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_16/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln174_17_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="22" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="0" index="3" bw="9" slack="0"/>
<pin id="371" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_17/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln174_18_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="0"/>
<pin id="378" dir="0" index="1" bw="512" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="0" index="3" bw="9" slack="0"/>
<pin id="381" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_18/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln174_19_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="22" slack="0"/>
<pin id="388" dir="0" index="1" bw="512" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="0" index="3" bw="9" slack="0"/>
<pin id="391" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_19/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln174_20_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="0"/>
<pin id="398" dir="0" index="1" bw="512" slack="0"/>
<pin id="399" dir="0" index="2" bw="9" slack="0"/>
<pin id="400" dir="0" index="3" bw="9" slack="0"/>
<pin id="401" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_20/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln174_21_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="22" slack="0"/>
<pin id="408" dir="0" index="1" bw="512" slack="0"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="0" index="3" bw="10" slack="0"/>
<pin id="411" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_21/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln174_22_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="22" slack="0"/>
<pin id="418" dir="0" index="1" bw="512" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="0" index="3" bw="10" slack="0"/>
<pin id="421" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_22/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln174_23_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="22" slack="0"/>
<pin id="428" dir="0" index="1" bw="512" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="0" index="3" bw="10" slack="0"/>
<pin id="431" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_23/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln174_24_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="22" slack="0"/>
<pin id="438" dir="0" index="1" bw="512" slack="0"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="0" index="3" bw="10" slack="0"/>
<pin id="441" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_24/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln174_25_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="22" slack="0"/>
<pin id="448" dir="0" index="1" bw="512" slack="0"/>
<pin id="449" dir="0" index="2" bw="10" slack="0"/>
<pin id="450" dir="0" index="3" bw="10" slack="0"/>
<pin id="451" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_25/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln174_26_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="22" slack="0"/>
<pin id="458" dir="0" index="1" bw="512" slack="0"/>
<pin id="459" dir="0" index="2" bw="10" slack="0"/>
<pin id="460" dir="0" index="3" bw="10" slack="0"/>
<pin id="461" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_26/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln174_27_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="22" slack="0"/>
<pin id="468" dir="0" index="1" bw="512" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="0" index="3" bw="10" slack="0"/>
<pin id="471" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_27/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln174_28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="22" slack="0"/>
<pin id="478" dir="0" index="1" bw="512" slack="0"/>
<pin id="479" dir="0" index="2" bw="10" slack="0"/>
<pin id="480" dir="0" index="3" bw="10" slack="0"/>
<pin id="481" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_28/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="iter_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="outStreamPtr_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="outStreamPtr/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln52_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="return_ln65_fu_504">
<pin_list>
<pin id="505" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln65/3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="trunc_ln174_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="22" slack="1"/>
<pin id="508" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln174_s_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="22" slack="1"/>
<pin id="514" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_s "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln174_15_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="22" slack="1"/>
<pin id="520" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_15 "/>
</bind>
</comp>

<comp id="524" class="1005" name="trunc_ln174_16_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="22" slack="1"/>
<pin id="526" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_16 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln174_17_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="22" slack="1"/>
<pin id="532" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_17 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln174_18_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="22" slack="1"/>
<pin id="538" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_18 "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln174_19_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="22" slack="1"/>
<pin id="544" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_19 "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln174_20_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="22" slack="1"/>
<pin id="550" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_20 "/>
</bind>
</comp>

<comp id="554" class="1005" name="trunc_ln174_21_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="22" slack="1"/>
<pin id="556" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_21 "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln174_22_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="22" slack="1"/>
<pin id="562" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_22 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln174_23_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="22" slack="1"/>
<pin id="568" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_23 "/>
</bind>
</comp>

<comp id="572" class="1005" name="trunc_ln174_24_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="22" slack="1"/>
<pin id="574" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_24 "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln174_25_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="22" slack="1"/>
<pin id="580" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_25 "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln174_26_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="22" slack="1"/>
<pin id="586" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_26 "/>
</bind>
</comp>

<comp id="590" class="1005" name="trunc_ln174_27_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="22" slack="1"/>
<pin id="592" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_27 "/>
</bind>
</comp>

<comp id="596" class="1005" name="trunc_ln174_28_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="22" slack="1"/>
<pin id="598" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_28 "/>
</bind>
</comp>

<comp id="602" class="1005" name="iter_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="607" class="1005" name="outStreamPtr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="outStreamPtr "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln52_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="108" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="219"><net_src comp="176" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="184" pin=8"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="184" pin=9"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="184" pin=10"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="184" pin=11"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="184" pin=12"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="184" pin=13"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="184" pin=14"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="184" pin=15"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="184" pin=16"/></net>

<net id="271"><net_src comp="176" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="236" pin=15"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="291"><net_src comp="82" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="84" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="306"><net_src comp="84" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="84" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="317"><net_src comp="307" pin="6"/><net_sink comp="303" pin=0"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="86" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="178" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="110" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="178" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="112" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="114" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="110" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="178" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="116" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="118" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="110" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="178" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="122" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="110" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="178" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="124" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="126" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="110" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="178" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="128" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="130" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="110" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="178" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="132" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="134" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="110" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="178" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="136" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="138" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="412"><net_src comp="110" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="178" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="140" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="142" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="110" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="178" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="144" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="146" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="110" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="178" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="148" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="150" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="110" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="178" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="152" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="154" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="110" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="178" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="156" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="158" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="178" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="160" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="162" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="178" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="164" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="166" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="110" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="178" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="168" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="170" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="322" pin="6"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="172" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="307" pin="6"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="322" pin="6"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="174" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="332" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="184" pin=17"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="236" pin=17"/></net>

<net id="515"><net_src comp="336" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="184" pin=25"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="236" pin=25"/></net>

<net id="521"><net_src comp="346" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="184" pin=18"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="236" pin=18"/></net>

<net id="527"><net_src comp="356" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="184" pin=26"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="236" pin=26"/></net>

<net id="533"><net_src comp="366" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="184" pin=19"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="236" pin=19"/></net>

<net id="539"><net_src comp="376" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="184" pin=27"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="236" pin=27"/></net>

<net id="545"><net_src comp="386" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="184" pin=20"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="236" pin=20"/></net>

<net id="551"><net_src comp="396" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="184" pin=28"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="236" pin=28"/></net>

<net id="557"><net_src comp="406" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="184" pin=21"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="236" pin=21"/></net>

<net id="563"><net_src comp="416" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="184" pin=29"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="236" pin=29"/></net>

<net id="569"><net_src comp="426" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="184" pin=22"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="236" pin=22"/></net>

<net id="575"><net_src comp="436" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="184" pin=30"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="236" pin=30"/></net>

<net id="581"><net_src comp="446" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="184" pin=23"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="236" pin=23"/></net>

<net id="587"><net_src comp="456" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="184" pin=31"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="236" pin=31"/></net>

<net id="593"><net_src comp="466" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="184" pin=24"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="236" pin=24"/></net>

<net id="599"><net_src comp="476" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="184" pin=32"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="236" pin=32"/></net>

<net id="605"><net_src comp="486" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="610"><net_src comp="492" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="615"><net_src comp="498" pin="2"/><net_sink comp="612" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outWideStream_0_0_0_0_0_0 | {3 }
	Port: p_outWideStream_0_0_0_0_0_01 | {3 }
	Port: p_outWideStream_0_0_0_0_0_02 | {3 }
	Port: p_outWideStream_0_0_0_0_0_03 | {3 }
	Port: p_outWideStream_0_0_0_0_0_04 | {3 }
	Port: p_outWideStream_0_0_0_0_0_05 | {3 }
	Port: p_outWideStream_0_0_0_0_0_06 | {3 }
	Port: p_outWideStream_0_0_0_0_0_07 | {3 }
	Port: p_outWideStream_0_0_0_0_0_018 | {3 }
	Port: p_outWideStream_0_0_0_0_0_019 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0110 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0111 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0112 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0113 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0114 | {3 }
	Port: p_outWideStream_0_0_0_0_0_0115 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0 | {3 }
	Port: p_outWideStream_0_0_1_0_0_016 | {3 }
	Port: p_outWideStream_0_0_1_0_0_017 | {3 }
	Port: p_outWideStream_0_0_1_0_0_018 | {3 }
	Port: p_outWideStream_0_0_1_0_0_019 | {3 }
	Port: p_outWideStream_0_0_1_0_0_020 | {3 }
	Port: p_outWideStream_0_0_1_0_0_021 | {3 }
	Port: p_outWideStream_0_0_1_0_0_022 | {3 }
	Port: p_outWideStream_0_0_1_0_0_02 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0223 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0224 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0225 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0226 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0227 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0228 | {3 }
	Port: p_outWideStream_0_0_1_0_0_0229 | {3 }
 - Input state : 
	Port: demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > > : l_transBlkMatrixStream | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		iter : 1
		br_ln174 : 1
		outStreamPtr : 1
		icmp_ln52 : 1
		br_ln52 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|    add   |               iter_fu_486               |    0    |    12   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln52_fu_498            |    0    |    9    |
|----------|-----------------------------------------|---------|---------|
|    xor   |           outStreamPtr_fu_492           |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|   read   | l_transBlkMatrixStream_read_read_fu_178 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |         write_ln174_write_fu_184        |    0    |    0    |
|          |         write_ln174_write_fu_236        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln174_fu_332           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           trunc_ln174_s_fu_336          |    0    |    0    |
|          |          trunc_ln174_15_fu_346          |    0    |    0    |
|          |          trunc_ln174_16_fu_356          |    0    |    0    |
|          |          trunc_ln174_17_fu_366          |    0    |    0    |
|          |          trunc_ln174_18_fu_376          |    0    |    0    |
|          |          trunc_ln174_19_fu_386          |    0    |    0    |
|          |          trunc_ln174_20_fu_396          |    0    |    0    |
|partselect|          trunc_ln174_21_fu_406          |    0    |    0    |
|          |          trunc_ln174_22_fu_416          |    0    |    0    |
|          |          trunc_ln174_23_fu_426          |    0    |    0    |
|          |          trunc_ln174_24_fu_436          |    0    |    0    |
|          |          trunc_ln174_25_fu_446          |    0    |    0    |
|          |          trunc_ln174_26_fu_456          |    0    |    0    |
|          |          trunc_ln174_27_fu_466          |    0    |    0    |
|          |          trunc_ln174_28_fu_476          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|  return  |            return_ln65_fu_504           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    23   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    do_init_reg_288   |    1   |
|   icmp_ln52_reg_612  |    1   |
|     iter1_reg_318    |    5   |
|     iter_reg_602     |    5   |
| outStreamPtr2_reg_303|    1   |
| outStreamPtr_reg_607 |    1   |
|trunc_ln174_15_reg_518|   22   |
|trunc_ln174_16_reg_524|   22   |
|trunc_ln174_17_reg_530|   22   |
|trunc_ln174_18_reg_536|   22   |
|trunc_ln174_19_reg_542|   22   |
|trunc_ln174_20_reg_548|   22   |
|trunc_ln174_21_reg_554|   22   |
|trunc_ln174_22_reg_560|   22   |
|trunc_ln174_23_reg_566|   22   |
|trunc_ln174_24_reg_572|   22   |
|trunc_ln174_25_reg_578|   22   |
|trunc_ln174_26_reg_584|   22   |
|trunc_ln174_27_reg_590|   22   |
|trunc_ln174_28_reg_596|   22   |
|  trunc_ln174_reg_506 |   22   |
| trunc_ln174_s_reg_512|   22   |
+----------------------+--------+
|         Total        |   366  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| outStreamPtr2_reg_303 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |    2   ||  0.387  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   366  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   366  |   32   |
+-----------+--------+--------+--------+
