// Seed: 3460133232
module module_0;
  assign module_1.id_1 = 0;
  id_1 :
  assert property (@(posedge 1 or posedge 1'd0) 1)
  else;
endmodule
module module_1 ();
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = 1;
  wire id_5;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  assign id_1 = 1;
  wire id_6;
  assign id_6 = id_6;
endmodule
