--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf elbertv2.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3880 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.954ns.
--------------------------------------------------------------------------------

Paths for end point contador/display_4 (SLICE_X19Y24.G3), 149 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_14 (FF)
  Destination:          contador/display_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.917ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (0.448 - 0.485)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_14 to contador/display_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.XQ      Tcko                  0.495   contador/delay_mux<14>
                                                       contador/delay_mux_14
    SLICE_X14Y19.G1      net (fanout=4)        0.904   contador/delay_mux<14>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X17Y25.F4      net (fanout=6)        0.082   contador/N8
    SLICE_X17Y25.X       Tilo                  0.562   contador/N2
                                                       contador/display_mux0003<4>148
    SLICE_X19Y24.G3      net (fanout=1)        0.308   contador/N2
    SLICE_X19Y24.CLK     Tgck                  0.601   contador/display<4>
                                                       contador/display_mux0003<3>421
                                                       contador/display_4
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (4.037ns logic, 3.880ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_5 (FF)
  Destination:          contador/display_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.448 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_5 to contador/display_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.YQ      Tcko                  0.524   contador/delay_mux<4>
                                                       contador/delay_mux_5
    SLICE_X14Y19.G3      net (fanout=4)        0.651   contador/delay_mux<5>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X17Y25.F4      net (fanout=6)        0.082   contador/N8
    SLICE_X17Y25.X       Tilo                  0.562   contador/N2
                                                       contador/display_mux0003<4>148
    SLICE_X19Y24.G3      net (fanout=1)        0.308   contador/N2
    SLICE_X19Y24.CLK     Tgck                  0.601   contador/display<4>
                                                       contador/display_mux0003<3>421
                                                       contador/display_4
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (4.066ns logic, 3.627ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_10 (FF)
  Destination:          contador/display_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.651ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_10 to contador/display_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.495   contador/delay_mux<10>
                                                       contador/delay_mux_10
    SLICE_X14Y15.G2      net (fanout=3)        0.658   contador/delay_mux<10>
    SLICE_X14Y15.Y       Tilo                  0.616   contador/display_mux0003<0>426
                                                       contador/display_mux0003<0>34
    SLICE_X14Y16.F3      net (fanout=3)        0.384   contador/display_mux0003<0>34
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X17Y25.F4      net (fanout=6)        0.082   contador/N8
    SLICE_X17Y25.X       Tilo                  0.562   contador/N2
                                                       contador/display_mux0003<4>148
    SLICE_X19Y24.G3      net (fanout=1)        0.308   contador/N2
    SLICE_X19Y24.CLK     Tgck                  0.601   contador/display<4>
                                                       contador/display_mux0003<3>421
                                                       contador/display_4
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (4.037ns logic, 3.614ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point contador/display_2 (SLICE_X18Y26.F1), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_14 (FF)
  Destination:          contador/display_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.453 - 0.485)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_14 to contador/display_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.XQ      Tcko                  0.495   contador/delay_mux<14>
                                                       contador/delay_mux_14
    SLICE_X14Y19.G1      net (fanout=4)        0.904   contador/delay_mux<14>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y26.F1      net (fanout=6)        0.755   contador/N8
    SLICE_X18Y26.CLK     Tfck                  0.656   contador/display<2>
                                                       contador/display_mux0003<5>271
                                                       contador/display_2
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (3.530ns logic, 4.245ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_5 (FF)
  Destination:          contador/display_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.453 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_5 to contador/display_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.YQ      Tcko                  0.524   contador/delay_mux<4>
                                                       contador/delay_mux_5
    SLICE_X14Y19.G3      net (fanout=4)        0.651   contador/delay_mux<5>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y26.F1      net (fanout=6)        0.755   contador/N8
    SLICE_X18Y26.CLK     Tfck                  0.656   contador/display<2>
                                                       contador/display_mux0003<5>271
                                                       contador/display_2
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (3.559ns logic, 3.992ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_10 (FF)
  Destination:          contador/display_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.453 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_10 to contador/display_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.495   contador/delay_mux<10>
                                                       contador/delay_mux_10
    SLICE_X14Y15.G2      net (fanout=3)        0.658   contador/delay_mux<10>
    SLICE_X14Y15.Y       Tilo                  0.616   contador/display_mux0003<0>426
                                                       contador/display_mux0003<0>34
    SLICE_X14Y16.F3      net (fanout=3)        0.384   contador/display_mux0003<0>34
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y26.F1      net (fanout=6)        0.755   contador/N8
    SLICE_X18Y26.CLK     Tfck                  0.656   contador/display<2>
                                                       contador/display_mux0003<5>271
                                                       contador/display_2
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (3.530ns logic, 3.979ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point contador/display_6 (SLICE_X18Y27.F2), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_14 (FF)
  Destination:          contador/display_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.475ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.453 - 0.485)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_14 to contador/display_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.XQ      Tcko                  0.495   contador/delay_mux<14>
                                                       contador/delay_mux_14
    SLICE_X14Y19.G1      net (fanout=4)        0.904   contador/delay_mux<14>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y27.F2      net (fanout=6)        0.455   contador/N8
    SLICE_X18Y27.CLK     Tfck                  0.656   contador/display<6>
                                                       contador/display_mux0003<1>671
                                                       contador/display_6
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (3.530ns logic, 3.945ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_5 (FF)
  Destination:          contador/display_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.251ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.453 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_5 to contador/display_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.YQ      Tcko                  0.524   contador/delay_mux<4>
                                                       contador/delay_mux_5
    SLICE_X14Y19.G3      net (fanout=4)        0.651   contador/delay_mux<5>
    SLICE_X14Y19.Y       Tilo                  0.616   contador/display_cmp_eq0034
                                                       contador/display_mux0003<0>4110
    SLICE_X14Y16.F1      net (fanout=4)        0.404   contador/N20
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y27.F2      net (fanout=6)        0.455   contador/N8
    SLICE_X18Y27.CLK     Tfck                  0.656   contador/display<6>
                                                       contador/display_mux0003<1>671
                                                       contador/display_6
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.559ns logic, 3.692ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador/delay_mux_10 (FF)
  Destination:          contador/display_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.209ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.453 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador/delay_mux_10 to contador/display_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.495   contador/delay_mux<10>
                                                       contador/delay_mux_10
    SLICE_X14Y15.G2      net (fanout=3)        0.658   contador/delay_mux<10>
    SLICE_X14Y15.Y       Tilo                  0.616   contador/display_mux0003<0>426
                                                       contador/display_mux0003<0>34
    SLICE_X14Y16.F3      net (fanout=3)        0.384   contador/display_mux0003<0>34
    SLICE_X14Y16.X       Tilo                  0.601   contador/display_cmp_eq0017
                                                       contador/display_cmp_eq00172
    SLICE_X20Y22.F2      net (fanout=18)       1.696   contador/display_cmp_eq0017
    SLICE_X20Y22.X       Tilo                  0.601   N27
                                                       contador/display_mux0003<3>1125_SW0
    SLICE_X17Y25.G4      net (fanout=2)        0.486   N27
    SLICE_X17Y25.Y       Tilo                  0.561   contador/N2
                                                       contador/display_mux0003<3>1125
    SLICE_X18Y27.F2      net (fanout=6)        0.455   contador/N8
    SLICE_X18Y27.CLK     Tfck                  0.656   contador/display<6>
                                                       contador/display_mux0003<1>671
                                                       contador/display_6
    -------------------------------------------------  ---------------------------
    Total                                      7.209ns (3.530ns logic, 3.679ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point contador/decenas_3 (SLICE_X21Y18.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador/decenas_2 (FF)
  Destination:          contador/decenas_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador/decenas_2 to contador/decenas_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.YQ      Tcko                  0.419   contador/decenas<3>
                                                       contador/decenas_2
    SLICE_X21Y18.F4      net (fanout=14)       0.322   contador/decenas<2>
    SLICE_X21Y18.CLK     Tckf        (-Th)    -0.406   contador/decenas<3>
                                                       contador/Mcount_decenas_xor<3>11
                                                       contador/decenas_3
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.825ns logic, 0.322ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point contador/decenas_2 (SLICE_X21Y18.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador/decenas_2 (FF)
  Destination:          contador/decenas_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador/decenas_2 to contador/decenas_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.YQ      Tcko                  0.419   contador/decenas<3>
                                                       contador/decenas_2
    SLICE_X21Y18.G4      net (fanout=14)       0.323   contador/decenas<2>
    SLICE_X21Y18.CLK     Tckg        (-Th)    -0.406   contador/decenas<3>
                                                       contador/Mcount_decenas_xor<2>11
                                                       contador/decenas_2
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.825ns logic, 0.323ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point contador/enable_0 (SLICE_X15Y23.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador/enable_0 (FF)
  Destination:          contador/enable_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador/enable_0 to contador/enable_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.XQ      Tcko                  0.396   contador/enable<0>
                                                       contador/enable_0
    SLICE_X15Y23.F1      net (fanout=2)        0.358   contador/enable<0>
    SLICE_X15Y23.CLK     Tckf        (-Th)    -0.406   contador/enable<0>
                                                       contador/enable_mux0000<2>
                                                       contador/enable_0
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.802ns logic, 0.358ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: contador/unidades<3>/CLK
  Logical resource: contador/unidades_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: contador/unidades<3>/CLK
  Logical resource: contador/unidades_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: contador/unidades<3>/CLK
  Logical resource: contador/unidades_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.954|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3880 paths, 0 nets, and 558 connections

Design statistics:
   Minimum period:   7.954ns{1}   (Maximum frequency: 125.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 28 17:40:36 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



