I"İF<h1 id="chapter-8">Chapter 8</h1>

<h2 id="topics">Topics</h2>

<ul>
  <li>Introduction</li>
  <li>Memory System Performance Analysis</li>
  <li>Caches</li>
  <li>Virtual Memory</li>
</ul>

<p>I/OëŠ” ë‹¤ë¥¸ ê°•ì˜ìë£Œì—ì„œ ë‹¤ë£¨ì—ˆìŒ(ì¤‘ìš”í•˜ê¸° ë•Œë¬¸ì—)</p>

<ul>
  <li>Memory-Mapped I/O</li>
  <li>Summary</li>
</ul>

<p><br /></p>

<h2 id="introduction">Introduction</h2>

<ul>
  <li>Computer performance depends on:
    <ul>
      <li>Processor performance</li>
      <li>Memory system performance
        <ul>
          <li>RAM</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p>ì•ì„œ clock timeì„ ì¤„ì´ê¸° ìœ„í•´ ë…¸ë ¥ì„ í–ˆëŠ”ë° memoryê°€ ì•ˆ ì¢‹ìœ¼ë©´ ë§ì§± ë„ë£¨ë¬µì´ë‹¤.</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167535136-3a56c221-5785-44ad-ab1b-45e6ebdd8476.png" alt="image" /></p>

<ul>
  <li>CPUì™€ Memory ì‚¬ì´ì—ëŠ” speed gapì°¨ì´ê°€ ìƒë‹¹íˆ í¬ë‹¤.
    <ul>
      <li>CPU: 0.25ns / Mem: 20ns</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="processor---memory-gap">Processor - Memory Gap</h2>

<p>In prior chapters, assumed access memory in 1 clock cycle â€“ but hasnâ€™t been true since the 1980â€™s</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167535346-d1dcca59-3f75-4cf0-9cf2-fcd64c5aaaba.png" alt="image" /></p>

<ul>
  <li>ì ì  processorì™€ memoryì˜ speed gapì´ ì»¤ì§€ê³  ìˆë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="memory-system-challenge">Memory System Challenge</h2>

<ul>
  <li>Make memory system appear as fast as processor</li>
  <li>Use hierarchy of memories</li>
  <li>Ideal memory:
    <ul>
      <li>Fast</li>
      <li>Cheap (inexpensive)</li>
      <li>Large (capacity)</li>
    </ul>
  </li>
</ul>

<p><span style="color:red">But can only choose two!</span></p>

<p><br /></p>

<h2 id="memory-hierarchy">Memory Hierarchy</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167536086-6ba5ec18-962d-4745-95f1-282be7671b5f.png" alt="image" /></p>

<ul>
  <li>ì‹¤ì§ˆì ì¸ dataëŠ” main memoryì— ìˆë‹¤ê³  ìƒê°í•  ìˆ˜ ìˆì§€ë§Œ ì‚¬ì‹¤ì€ hard diskì— ìˆê³  ì´ë¥¼ ê·¸ ì¤‘ì—ì„œ ëª‡ ê°œë§Œ main memoryì— íƒ‘ì¬ ì‹œì¼œ ë†“ì€ ê²ƒì´ë‹¤.</li>
  <li>CPU ì•ˆì—ë„ Register Fileì´ë¼ëŠ” ë³„ë„ì˜ memoryê°€ ì¡´ì¬í•œë‹¤
    <ul>
      <li>ê·¸ë˜ì„œ ì‚¬ì‹¤ìƒ memory hierarchy ë§¨ ê¼­ëŒ€ê¸°ì—ëŠ” reg fileì¸ ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
  <li>cacheì—ì„œ register fileë¡œ ì˜®ê²¨ì£¼ëŠ” ê²ƒì€ ìš°ë¦¬ê°€ ì•ì—ì„œë¶€í„° ê³„ì† í•´ì™”ë˜ ê²ƒì„ -&gt; assembly
    <ul>
      <li>programmerê°€ ì‘ì„±í•œ ì½”ë“œì— ì˜í•´ compilerê°€ ì´ê²ƒì„ í•´ì¤Œ</li>
    </ul>
  </li>
  <li>hard diskì—ì„œ main memoryë¡œ ê°€ì ¸ì˜¤ëŠ” ê²ƒ(VM)ì€ OSê°€ í•´ì¤€ë‹¤.</li>
  <li>main memoryì—ì„œ cacheë¡œ ê°€ì ¸ì˜¤ëŠ” ê²ƒì€ hardware ì ìœ¼ë¡œ ë˜ëŠ” ê²ƒì´ë‹¤.</li>
  <li>ALUì— ë“¤ì–´ê°ˆ ìˆ˜ ìˆëŠ” dataì˜ ìˆ˜ëŠ” register fileì´ ë½í•´ë´ì•¼ 32ê°œì´ê¸° ë•Œë¬¸ì— 32ê°œ ë¯¸ë§Œì˜ ë³€ìˆ˜ë§Œ ë‹´ì„ ìˆ˜ ìˆë‹¤.
    <ul>
      <li>ê·¸ë ‡ë‹¤ë©´ hard diskì—ì„œ reg fileê¹Œì§€ ë©”ëª¨ë¦¬ê°€ ì–´ë–»ê²Œ ì „ë‹¬ë ê¹Œ?</li>
      <li>í•„ìš”í•œ ê²ƒë§Œ ê°€ì ¸ì™€ì„œ ìš©ëŸ‰ì„ ë§ì¶˜ë‹¤. (by locality)</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/167536852-8def1708-527a-4d40-832e-78d0e31bd4fa.png" alt="image" /></p>

<p><br /></p>

<h2 id="locality">Locality</h2>

<p>Exploit locality to make memory accesses fast</p>

<p>í•œ ë²ˆ accessí•œ ê²ƒì— ëŒ€í•´ ê·¸ ê·¼ì²˜ì— ìˆëŠ” ê²ƒë“¤ì„ ì£¼ë¡œ ìì£¼ access í•˜ë”ë¼ëŠ” ê²½í—˜</p>

<ul>
  <li><strong>Temporal Locality</strong>:
    <ul>
      <li>Locality in time</li>
      <li>If data used recently, likely to use it again soon
        <ul>
          <li>ìµœê·¼ì— ì‚¬ìš©í–ˆë˜ ê±°ëŠ” ë¨¸ì§€ì•Šì•„ ë˜ ì‚¬ìš©ë  ê°€ëŠ¥ì„±ì´ ë†’ë‹¤.</li>
        </ul>
      </li>
      <li><strong>How to exploit</strong>: keep recently accessed data in higher levels of memory hierarchy</li>
    </ul>
  </li>
  <li><strong>Spatial Locality</strong>:
    <ul>
      <li>Locality in space</li>
      <li>If data used recently, likely to use nearby data soon
        <ul>
          <li>dataê°€ ìµœê·¼ì— ì‚¬ìš©ëìœ¼ë©´ ê·¸ ê·¼ì²˜ì— ìˆëŠ” ë°ì´í„°ê°€ ì‚¬ìš©ë  ê°€ëŠ¥ì„±ì´ ë†’ë‹¤.</li>
        </ul>
      </li>
      <li><strong>How to exploit</strong>: when access data, bring nearby data into higher levels of memory hierarchy too</li>
    </ul>
  </li>
</ul>

<p>gotoë¥¼ ìµœëŒ€í•œ ì‚¬ìš©ì„ ì§€ì–‘í•˜ëŠ” ì´ìœ ê°€ ì´ê²ƒì´ë‹¤.(ê·¼ì²˜ì— ìˆëŠ” dataë¥¼ ê±´ë„ˆ ë›°ê¸° ë•Œë¬¸ì—)</p>

<p><br /></p>

<h2 id="memory-performance">Memory Performance</h2>

<ul>
  <li>
    <p><strong>Hit</strong>: <mark>data found in that level of memory hierarchy </mark></p>
  </li>
  <li>
    <p><strong>Miss</strong>: <mark>data not found (must go to next level) </mark></p>

    <ul>
      <li>ë§Œì•½ dataê°€ missì´ë©´ clock penaltyë¥¼ ê°ìˆ˜í•˜ê³ ì„œë¼ë„ ë‹¤ìŒ levelì—ì„œ ê°€ì ¸ì™€ì•¼ í•¨.(ë§¤ìš° ì†í•´)</li>
    </ul>

    <p>Hit Rate(HR) = # hits / # memory accesses 
               = 1 â€“ Miss Rate</p>

    <p>Miss Rate(MR) = # misses / # memory accesses 
                   = 1 â€“ Hit Rate</p>
  </li>
  <li>
    <p><strong>Average memory access time (AMAT)</strong>: average time for processor to access data 
AMAT = t<sub>cache </sub>+ MR<sub>cache</sub>[t<sub>MM </sub>+ MR<sub>MM</sub>(t<sub>VM</sub>)]</p>
  </li>
  <li>Cache hitì¼ ê²½ìš° memory accessê°€ ë¶ˆí•„ìš”í•˜ë¯€ë¡œ hit time(t<sub>cache</sub>)ì´ AMAT</li>
  <li>Cache missì¼ ê²½ìš° memory acessê°€ í•„ìš”í•˜ë¯€ë¡œ missì— ëŒ€í•œ ê³„ì‚°(Miss rate)
    <ul>
      <li>ì´ëŒ€ë¡œ ì´ì–´ì ¸ì„œ cache missì´ë©´ main memoryì— ëŒ€í•´ì„œ ì§„í–‰í•˜ê³ 
        <ul>
          <li>ë˜ main memory missì´ë©´ VMì— ëŒ€í•´ì„œ ì§„í–‰í•œë‹¤.</li>
          <li>VMëŠ” ë°˜ë“œì‹œ hitì¼ ê²ƒì´ê¸° ë•Œë¬¸ì— tVMë§Œ ê³±í•´ì§</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p>Cacheì— dataê°€ ì—†ìœ¼ë©´ (miss) main memoryì—ì„œ ê°€ì ¸ì˜¤ëŠ”ë° 10 í´ë½ ì •ë„ê°€ ì†Œëª¨ ë˜ê¸° ë•Œë¬¸ì— ì´ëŠ” ê°€ì ¸ì˜¬ ìˆ˜ ìˆì§€ë§Œ</p>

<p>main memoryì— ì—†ìœ¼ë©´(miss) hard diskì—ì„œ ê°€ì ¸ì˜¤ëŠ” ë°ëŠ” ë°±ë§Œ í´ë½ì´ ì†Œëª¨ ë˜ê¸° ë•Œë¬¸ì— ì´ë¥¼ ê°€ì ¸ì˜¤ê¸°ëŠ” í˜ë“¤ ê²ƒì´ë‹¤. ê·¸ë˜ì„œ OSê°€ ê·¸ê²ƒì€ ì ê¹ foldí•˜ê³  ê·¸ì™€ ë™ì‹œì— ë‹¤ë¥¸ taskë¥¼ ìˆ˜í–‰í•˜ë„ë¡ í•˜ëŠ” technologyê°€ ìˆìŒ.</p>

<p><br /></p>

<h2 id="memory-performance-example-1">Memory Performance Example 1</h2>

<ul>
  <li>
    <p>A program has 2,000 loads and stores</p>
  </li>
  <li>
    <p>1,250 of these data values <strong>in cache</strong></p>
  </li>
  <li>
    <p>Rest supplied by other levels of memory  hierarchy</p>
  </li>
  <li>
    <p><strong>What are the hit and miss rates for the cache?</strong></p>

    <p>Hit Rate = 1250/2000 = <strong>0.625</strong></p>

    <p>Miss Rate = 750/2000 = <strong>0.375</strong> = 1 â€“ Hit Rate</p>
  </li>
</ul>

<p><br /></p>

<h2 id="memory-performance-example-2">Memory Performance Example 2</h2>

<ul>
  <li>
    <p>Suppose processor has 2 levels of hierarchy:  cache and main memory</p>
  </li>
  <li>
    <p>t<sub>cache </sub>= 1 cycle, t<sub>MM</sub> = 100 cycles</p>
  </li>
  <li>
    <p><strong>What is the AMAT of the program from  Example 1?</strong></p>

    <p><strong>AMAT</strong> = t<sub>cache</sub> + MR<sub>cache</sub>(t<sub>MM</sub>) = [1 + 0.375(100)] cycles = <strong>38.5 cycles</strong></p>
  </li>
</ul>

<p><br /></p>

<h2 id="amdahls-law">Amdahlâ€™s Law</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167988264-3b5eeba6-1a33-43e5-910d-1b998a0d7530.png" alt="image" /></p>

<ul>
  <li>parallelize ê°€ëŠ¥í•œ ë¶€ë¶„ (1-s)</li>
  <li>parallelize ë¶ˆê°€ëŠ¥í•œ ë¶€ë¶„ (s)</li>
</ul>

<p><br /></p>

<p>n: number of processors <strong>available for parallel processing</strong> (parallelizable)</p>

<p>s: fraction of the serial natured code (cannot be parallelized)</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167538922-779b4ac3-0ba7-4e27-9eae-72cff12413df.png" alt="image" /><img src="https://user-images.githubusercontent.com/79521972/167538934-f0ea2d14-40c7-4176-b136-af67b384f3b8.png" alt="image" /></p>

<ul>
  <li>speedupì— ëŒ€í•œ ìˆ˜ì‹ì„ ê·¸ë˜í”„ë¡œ ë‚˜íƒ€ë‚´ ë´¤ë”ë‹ˆ parallelì´ ë¶ˆê°€ëŠ¥í•œ ë¶€ë¶„ ì¦‰, S termì´ ì»¤ì§ˆ ìˆ˜ë¡ speedupì´ êµ‰ì¥íˆ ì¤„ì–´ë“¤ê¸° ë•Œë¬¸ì— S termì´ ì¤‘ìš”í•˜ë‹¤ê³  ë³¼ ìˆ˜ ìˆë‹¤.(bottle neck)
    <ul>
      <li>ì¦‰, Sê°€ ë¬´ì—‡ì´ëƒì— ë”°ë¼(I/Oëƒ main memoryëƒ â€¦) ë‹¬ë¼ì§€ëŠ” ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="memory">Memory</h2>

<ul>
  <li>
    <p>ROM(readë§Œ)</p>
  </li>
  <li>
    <p>RWM:(read and write; RAM)</p>

    <ul>
      <li>
        <p>Sequential access (stackì´ë‚˜ queueì˜ ê²½ìš° íŠ¹ì • ë°ì´í„°ë¥¼ ê°€ì ¸ì˜¤ë ¤ë©´ popì´ë‚˜ dequeueê°€ ë˜ì–´ì•¼ í•¨.)</p>
      </li>
      <li>
        <p>Random access(RAM): ì•„ë¬´ ë•Œë‚˜ ì›í•  ë•Œ access(by index)</p>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li><strong>Read-Only Memory</strong> (ROM):
    <ul>
      <li>non-volatile storage(ë¹„íœ˜ë°œì„±, ë°ì´í„°ê°€ ì‚¬ë¼ì§€ì§€ ì•ŠìŒ)</li>
      <li>ROM, PROM, EPROM, EEPROM
        <ul>
          <li>PROMì€ fieldì—ì„œ ë‚´ê°€ ì›í•˜ëŠ” ê°’ì„ ì“¸ ìˆ˜ ìˆë„ë¡</li>
          <li>EPROMì€ PROMì¸ë° ë§Œì•½ ë°ì´í„°ë¥¼ í‹€ë¦¬ê²Œ ì“´ ê²½ìš° ë²„ë ¤ì•¼ í•˜ê¸° ë•Œë¬¸ì— ì´ë•Œ, ì§€ìš°ê³  ë‹¤ì‹œ ì“¸ ìˆ˜ ìˆìŒ(ë¬¼ë¡  ì§€ìš°ëŠ” ì‹œê°„ì´ ë§ì´ ê±¸ë¦¬ê¸´ í•˜ì§€ë§Œ)</li>
          <li>EEPROM(Electrical)</li>
        </ul>
      </li>
    </ul>
  </li>
  <li><strong>Random Access Memory</strong> (RAM):
    <ul>
      <li>Volatile storage</li>
      <li>Static RAM (SRAM)
        <ul>
          <li>íŒŒì›Œê°€ êº¼ì§€ë©´ ë°ì´í„°ê°€ ì‚¬ë¼ì§</li>
          <li>íŒŒì›Œë§Œ ìˆìœ¼ë©´ dataëŠ” ê³„ì† ìœ ì§€ëœë‹¤ëŠ” ëœ»</li>
        </ul>
      </li>
      <li>Dynamic RAM (DRAM)
        <ul>
          <li>íŒŒì›Œê°€ ì—°ê²°ë˜ì–´ ìˆë”ë¼ë„ dataê°€ ì—†ì–´ì§€ê¸°ë„ í•œë‹¤.</li>
          <li>ê·¸ë ‡ê¸° ë•Œë¬¸ì— ì‚¬ë¼ì§€ê¸° ì „ì— read/writeí•˜ëŠ” refresh ê³¼ì •ì´ í•„ìš”í•¨</li>
        </ul>
      </li>
    </ul>
  </li>
  <li><strong>Non-volatile RWM</strong> (Flash):
    <ul>
      <li>NAND type: for data</li>
      <li>OR type: for code</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="sramstatic-ram">SRAM(Static RAM)</h2>

<ul>
  <li><strong>Hold data without external refresh</strong>
    <ul>
      <li><strong>Simplicity</strong>: donâ€™t require external refresh circuitry</li>
      <li><strong>Speed</strong>: SRAM is faster than DRAM</li>
      <li><strong>Cost</strong>: several times more expensive than DRAMs</li>
      <li><strong>Size</strong>: take up much more space than DRAMs
        <ul>
          <li>SRAMì€ 6ê°œì˜ TRê°€ í•„ìš”í•˜ê¸° ë•Œë¬¸ì—(DRAMì€ 1ê°œ)</li>
        </ul>
      </li>
      <li><strong>Power</strong>: consumes more power than DRAMs</li>
      <li><strong>Usage</strong>: level 1 and level 2 cache</li>
    </ul>
  </li>
  <li><strong>Mainly used for on-chip memory</strong></li>
</ul>

<p><br /></p>

<h2 id="sram-example">SRAM example</h2>

<ul>
  <li>Samsung 1M(eg) x 4  High-speed  CMOS SRAM
    <ul>
      <li>1Meg -&gt; 20-bit address</li>
    </ul>
  </li>
  <li>Fast access time:  8, 10 ns</li>
  <li>Low power dissipation: 5 mA(standby),  65-80 mA(operating)</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167540915-71a95a48-d4d4-4cda-855f-f08e243bca90.png" alt="image" /></p>

<p><a href="https://www.slideserve.com/amity-riley/memory">https://www.slideserve.com/amity-riley/memory</a></p>

<p><br /></p>

<h2 id="sram-static-ram">SRAM (Static RAM)</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167540941-f59e73da-19c6-4295-9b2f-9e3909e819a1.png" alt="image" /></p>

<ul>
  <li>6ê°œì˜ TR(íŠ¸ëœì§€ìŠ¤í„°)</li>
  <li>inverter loopë¡œ ì¸í•´ ë°ì´í„°ê°€ ì—†ì–´ì§€ì§€ ì•ŠëŠ”ë‹¤.</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167540953-ed400fa9-8c39-4130-9df4-a894e46b1d32.png" alt="image" /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/167540964-17809813-f41c-4f9a-a76f-2b2e42a5989f.png" alt="image" /></p>

<ul>
  <li>
    <p>OE: Out enable(read enable)</p>
  </li>
  <li>
    <p>OE_Lì´ lowì¼ ë•Œ addressê°’ì„ ì½ëŠ”ë° addressê°€ ì£¼ì–´ì§„ ê·¸ ìˆœê°„ë¶€í„° ê·¸ì— í•´ë‹¹í•˜ëŠ” dataê°€ ì½ì–´ì§€ëŠ”ë° ê·¸ ë•Œê¹Œì§€ ê±¸ë¦° ì‹œê°„ì„ <strong>read access time</strong>ì´ë¼ê³  í•œë‹¤.(A to D)</p>
    <ul>
      <li>ì¦‰, addressì— í•´ë‹¹í•˜ëŠ” dataê°€ ì½ì–´ì§ˆ ë•Œê¹Œì§€ì˜ ì‹œê°„ -&gt; read access time</li>
    </ul>
  </li>
</ul>

<p><a href="blackreas.tistory.com">blackreas.tistory.com</a></p>

<p><br /></p>

<h2 id="dram-dynamic-ram">DRAM (Dynamic RAM)</h2>

<ul>
  <li>ì£¼ê¸°ì ìœ¼ë¡œ ì½ì–´ ì£¼ì–´ì•¼ í•¨.</li>
  <li>Simple 1-Transistor cell</li>
  <li><strong>No direct power source</strong> requires periodic Refresh</li>
  <li>Share address line due to large capacity</li>
  <li><strong>Two new signals</strong>: RAS and CAS
    <ul>
      <li>Row Address Strobe</li>
      <li>Column Address Strobe</li>
    </ul>
  </li>
  <li>DRAMì€ ì§‘ì ë„ê°€ ë†’ê¸° ë•Œë¬¸ì— addressing  bitì— 34bitê°€ í•„ìš”í•œë° ì´ë¥¼ 17bitì˜ Row addressì™€ 17bitì˜ Column addressë¥¼ ë‚˜ëˆ„ì—ˆë‹¤.</li>
  <li>ê·¸ë˜ì„œ RASì™€ CASë¥¼ í†µí•´ memory addressingì„ í•  ìˆ˜ ìˆëŠ” ê²ƒì´ë‹¤.</li>
</ul>

<p>ë©”ëª¨ë¦¬ëŠ” ì •ë³´ë¥¼ ì €ì¥(write)í•˜ê±°ë‚˜ ì €ì¥ëœ ì •ë³´ë¥¼ ì½ê¸°(read) ìœ„í•˜ì—¬ ë°”ë‘‘íŒê³¼ ê°™ì´ ì—´(raw, ê°€ë¡œ ì¤„)ê³¼ í–‰(column, ì„¸ë¡œ ì¤„)ìœ¼ë¡œ êµ¬ì„±ëœ matrix(í–‰ë ¬) êµ¬ì¡°ì˜ ì£¼ì†Œ(address)ë¥¼ ê°€ì§€ê³  ìˆë‹¤.</p>

<p>ì´ë¥¼ ë‘ê³  CASì™€ RASë¼ ë¶€ë¥´ëŠ”ë° í”„ë¡œì„¸ì„œê°€ ë©”ëª¨ë¦¬ì— ìˆëŠ” ì •ë³´ë¥¼ ì½ê±°ë‚˜ ë©”ëª¨ë¦¬ì— ì •ë³´ë¥¼ ê¸°ë¡í•  ë•ŒëŠ” ë¨¼ì € ê°€ë¡œì¤„ì— ì‹ í˜¸(RAS, Row Address Strobe)ë¥¼ ë³´ë‚´ê³  ë‚˜ì„œ ì„¸ë¡œì¤„ì— ì‹ í˜¸(CAS, Column Address Strobe)ë¥¼ ë³´ë‚´ì–´ ì£¼ì†Œë¥¼ í™•ì¸í•œë‹¤. ì–´ë–¤ ì£¼ì†Œì— ìë£Œê°€ ë“¤ì–´ ìˆëŠ”ì§€ ì•„ë‹ˆë©´ ë¹„ì–´ ìˆëŠ” ì§€ëŠ” CASê°€ ë‹´ë‹¹í•˜ë©° CAS ì‹ í˜¸ê°€ ì—†ì–´ì§€ë©´ ê·¸ ì£¼ì†Œì— ë‹¤ì‹œ ìƒˆë¡œìš´ ì •ë³´ë¥¼ ì €ì¥í•œë‹¤.(ë”°ë¼ì„œ RAS ì‹ í˜¸ê°€ ì•ì„ ë‹¤.)</p>

<p><img src="https://user-images.githubusercontent.com/79521972/167989853-efe5973b-aaa7-421d-8800-b88155e8e2a8.png" alt="image" /></p>

<p><br /></p>

<h2 id="dram-example">DRAM example</h2>

<ul>
  <li>Samsung 1Mx16 FPM DRAM
    <ul>
      <li>Power: 3.3-5 V, 450-500 mW</li>
      <li>Access time: 50-60 ns</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167541127-ce355567-1fa4-4d94-ae06-a70e867461fa.png" alt="image" /></p>

<ul>
  <li>10 bitì˜ address
    <ul>
      <li>ë‘ ê°œ(RAS, CAS) í•©ì³ì„œ 20bit addressingìˆ˜í–‰</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="dram-dynamic-ram-1">DRAM (Dynamic RAM)</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/167541215-233e612f-b504-4a99-b598-5808a0c531b5.png" alt="image" /></p>

<ul>
  <li>
    <p>DRAM cell and DRAM array</p>

    <ul>
      <li>TR 1ê°œ</li>
      <li>0ì´ë‚˜ 1ë¡œ signalì„ í‚¤ì›Œì¤Œ</li>
    </ul>
  </li>
  <li>
    <p>(example) 4M*1 DRAM</p>

    <ul>
      <li>
        <p>ì‚¬ë¼ì§€ê¸° ì „ì— ì£¼ê¸°ì ìœ¼ë¡œ dataë¥¼ read/writeí•˜ëŠ” (refresh)</p>
      </li>
      <li>capacitorì— chargeê°€ ë˜ì–´ìˆìœ¼ë©´ 1, ì•ˆ ë˜ì–´ìˆìœ¼ë©´ 0</li>
      <li>RAS, CAS  ê°ê° 12 bit -&gt; addressing 24 bit</li>
    </ul>
  </li>
</ul>

<p><a href="http://www.cse.scu.edu/~tschwarz/coen180/LN/DRAM.html">http://www.cse.scu.edu/~tschwarz/coen180/LN/DRAM.html</a></p>

<p><br /></p>

<ul>
  <li>read/write/burst timing/SDRAM burst read timing</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167541291-88cc457d-9023-4e3f-b40a-0ee23f34e9dc.png" alt="image" /></p>

<ul>
  <li>
    <p>1ë²ˆ ê·¸ë¦¼: read access time</p>

    <ul>
      <li>RAS_Lì´ ë¨¼ì € Lowê°€ ë˜ì—ˆê¸° ë•Œë¬¸ì— RASê°€ ë¨¼ì € ì™”ê³  CASê°€ ê·¸ ë‹¤ìŒ ì™”ìŒì„ ì•Œ ìˆ˜ ìˆìŒ</li>
      <li>RASê°€ ì˜¤ë©´ì„œ Row addressë¥¼ ì½ê³ </li>
      <li>CASê°€ ì˜¨ ìˆœê°„ë¶€í„° ë°ì´í„°ê°€ ë‹¤ ì½ì–´ì§ˆ ë•Œê¹Œì§€ ê±¸ë¦° ì‹œê°„ì„ read access timeì´ë¼ê³  í•¨.</li>
    </ul>
  </li>
  <li>
    <p>2ë²ˆ ê·¸ë¦¼: burst timing</p>

    <ul>
      <li>
        <p>ì—°ì†ì ì¸(ì¸ì ‘í•œ) ë°ì´í„°ë¥¼ ê³„ì† ê°€ì ¸ì˜¤ê¸° ìœ„í•´ì„œëŠ”(spatial locality) RASëŠ” ê³„ì† ë‘ê³  CASì˜ ì‹ í˜¸ë§Œ ê³„ì† ë°”ê¾¸ê²Œ í•˜ê³ (ë°”ë‘‘íŒ ë°°ì—´ì˜ ë©”ëª¨ë¦¬ì— writeí•˜ëŠ” ê³¼ì •ì„ ìƒê°í•´ ë³´ë©´ ë¨)</p>

        <ul>
          <li>
            <p>CASì—ì„œë§Œ ê³„ì† access</p>
          </li>
          <li>
            <p>ê·¸ë˜ì„œ DRAMì—ì„œë„ ì—°ì†ì ì¸ memoryë¥¼ access í•  ë•Œ êµ‰ì¥íˆ ë¹ ë¥´ë‹¤ -&gt; burst modeë¥¼ ì‚¬ìš©í•˜ê¸° ë•Œë¬¸</p>
          </li>
        </ul>
      </li>
    </ul>
  </li>
  <li>3ë²ˆ ê·¸ë¦¼: write access time
    <ul>
      <li>CASê°€ ë˜ë©´ì„œë¶€í„° ë°ì´í„°ë¥¼ ì“°ê¸°(WE_L)ê¹Œì§€ ê±¸ë¦° ì‹œê°„ -&gt; write access time</li>
    </ul>
  </li>
  <li>4ë²ˆ ê·¸ë¦¼: Synchronous DRAM(SDRAM)</li>
</ul>

<p><a href="http://www.dewassoc.com/">http://www.dewassoc.com/</a></p>

<hr />

<p>Q) ì¼ë°˜ì ìœ¼ë¡œ RASê°€ ë¨¼ì € ë„ì°©í•˜ëŠ”ê°€?</p>

<p>A) ë§ìŒ</p>

<hr />

<p><br /></p>

<h2 id="flash-types">Flash Types</h2>

<ul>
  <li>NOR flash: bit cell like a NOR gate
    <ul>
      <li>Random read/write access</li>
      <li>Used for instruction memory in embedded systems</li>
    </ul>
  </li>
  <li>NAND flash: bit cell like a NAND gate
    <ul>
      <li>Denser (bits/area), but <strong>block-at-a-time access</strong></li>
      <li>Cheaper per GB</li>
      <li>Used for USB keys, media storage, â€¦</li>
    </ul>
  </li>
  <li>Flash bits wears out after ~100,000 accesses
    <ul>
      <li>Not suitable for direct RAM or disk replacement</li>
      <li>Wear leveling: <strong>remap data</strong> to less used blocks
        <ul>
          <li>ê³ ë£¨ê³ ë£¨ í¼ì ¸ì„œ access í•  ìˆ˜ ìˆë„ë¡ (FTL)</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li>Comparison on various performance metric
    <ul>
      <li>NAND: fast writing</li>
      <li>NOR: byte access</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/167541689-c645bed1-e1a1-436b-adc6-57fd77c9a055.png" alt="image" /></p>

:ET