{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:51:23 2019 " "Info: Processing started: Sun Mar 17 22:51:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_sw_pc_ar-rtl " "Info: Found design unit 1: exp_sw_pc_ar-rtl" {  } { { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_sw_pc_ar " "Info: Found entity 1: exp_sw_pc_ar" {  } { { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_ram " "Info: Found entity 1: exp_ram" {  } { { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_r_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ram " "Info: Found entity 1: pc_ram" {  } { { "pc_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/pc_ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Info: Found entity 1: data_path" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Info: Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:inst " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:inst\"" {  } { { "data_path.bdf" "inst" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 248 296 440 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 exp_r_alu:inst\|74244:inst " "Info: Elaborating entity \"74244\" for hierarchy \"exp_r_alu:inst\|74244:inst\"" {  } { { "exp_r_alu.bdf" "inst" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 256 1184 1288 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|74244:inst " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|74244:inst\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 256 1184 1288 448 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 exp_r_alu:inst\|74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"exp_r_alu:inst\|74181:inst1\"" {  } { { "exp_r_alu.bdf" "inst1" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|74181:inst1 " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|74181:inst1\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 56 920 1040 312 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 exp_r_alu:inst\|74273:inst4 " "Info: Elaborating entity \"74273\" for hierarchy \"exp_r_alu:inst\|74273:inst4\"" {  } { { "exp_r_alu.bdf" "inst4" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|74273:inst4 " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|74273:inst4\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 368 592 712 560 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 exp_r_alu:inst\|74374:inst8 " "Info: Elaborating entity \"74374\" for hierarchy \"exp_r_alu:inst\|74374:inst8\"" {  } { { "exp_r_alu.bdf" "inst8" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|74374:inst8 " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|74374:inst8\"" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 88 320 440 280 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ram pc_ram:inst1 " "Info: Elaborating entity \"pc_ram\" for hierarchy \"pc_ram:inst1\"" {  } { { "data_path.bdf" "inst1" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 248 672 824 472 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "exp_sw_pc_ar inst3 " "Warning: Block or symbol \"exp_sw_pc_ar\" of instance \"inst3\" overlaps another block or symbol" {  } { { "pc_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/pc_ram.bdf" { { 304 648 808 496 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_ram pc_ram:inst1\|exp_ram:inst " "Info: Elaborating entity \"exp_ram\" for hierarchy \"pc_ram:inst1\|exp_ram:inst\"" {  } { { "pc_ram.bdf" "inst" { Schematic "D:/My-Quartus/Model Machine/data_path/pc_ram.bdf" { { 304 960 1104 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\"" {  } { { "exp_ram.bdf" "inst" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\"" {  } { { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./exp_ram.mif " "Info: Parameter \"LPM_FILE\" = \"./exp_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 255 " "Info: Parameter \"LPM_NUMWORDS\" = \"255\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } } { "pc_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/pc_ram.bdf" { { 304 960 1104 432 "inst" "" } } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 248 672 824 472 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_us91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_us91 " "Info: Found entity 1: altsyncram_us91" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_us91 pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated " "Info: Elaborating entity \"altsyncram_us91\" for hierarchy \"pc_ram:inst1\|exp_ram:inst\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_sw_pc_ar pc_ram:inst1\|exp_sw_pc_ar:inst3 " "Info: Elaborating entity \"exp_sw_pc_ar\" for hierarchy \"pc_ram:inst1\|exp_sw_pc_ar:inst3\"" {  } { { "pc_ram.bdf" "inst3" { Schematic "D:/My-Quartus/Model Machine/data_path/pc_ram.bdf" { { 304 648 808 496 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Info: Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Info: Implemented 130 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:51:27 2019 " "Info: Processing ended: Sun Mar 17 22:51:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:51:28 2019 " "Info: Processing started: Sun Mar 17 22:51:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off data_path -c data_path " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "data_path EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"data_path\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[7] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[6] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[5] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[4\] " "Info: Pin bus_sel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus_sel[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 64 168 336 80 "bus_sel\[4..0\]" "" } { 56 336 409 72 "bus_sel\[4..0\]" "" } { 392 232 296 408 "bus_sel\[4\]" "" } { 408 232 296 424 "bus_sel\[3\]" "" } { 360 232 296 376 "bus_sel\[2\]" "" } { 296 232 296 312 "bus_sel\[1\]" "" } { 392 616 676 408 "bus_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[7\] " "Info: Pin k\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[7] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we_rd\[0\] " "Info: Pin we_rd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { we_rd[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 48 504 672 64 "we_rd\[1..0\]" "" } { 312 616 672 328 "we_rd\[1\]" "" } { 344 616 672 360 "we_rd\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { we_rd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[0\] " "Info: Pin bus_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus_sel[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 64 168 336 80 "bus_sel\[4..0\]" "" } { 56 336 409 72 "bus_sel\[4..0\]" "" } { 392 232 296 408 "bus_sel\[4\]" "" } { 408 232 296 424 "bus_sel\[3\]" "" } { 360 232 296 376 "bus_sel\[2\]" "" } { 296 232 296 312 "bus_sel\[1\]" "" } { 392 616 676 408 "bus_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[2\] " "Info: Pin bus_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus_sel[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 64 168 336 80 "bus_sel\[4..0\]" "" } { 56 336 409 72 "bus_sel\[4..0\]" "" } { 392 232 296 408 "bus_sel\[4\]" "" } { 408 232 296 424 "bus_sel\[3\]" "" } { 360 232 296 376 "bus_sel\[2\]" "" } { 296 232 296 312 "bus_sel\[1\]" "" } { 392 616 676 408 "bus_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[3\] " "Info: Pin bus_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus_sel[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 64 168 336 80 "bus_sel\[4..0\]" "" } { 56 336 409 72 "bus_sel\[4..0\]" "" } { 392 232 296 408 "bus_sel\[4\]" "" } { 408 232 296 424 "bus_sel\[3\]" "" } { 360 232 296 376 "bus_sel\[2\]" "" } { 296 232 296 312 "bus_sel\[1\]" "" } { 392 616 676 408 "bus_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus_sel\[1\] " "Info: Pin bus_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { bus_sel[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 64 168 336 80 "bus_sel\[4..0\]" "" } { 56 336 409 72 "bus_sel\[4..0\]" "" } { 392 232 296 408 "bus_sel\[4\]" "" } { 408 232 296 424 "bus_sel\[3\]" "" } { 360 232 296 376 "bus_sel\[2\]" "" } { 296 232 296 312 "bus_sel\[1\]" "" } { 392 616 676 408 "bus_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bus_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[3\] " "Info: Pin alu_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[2\] " "Info: Pin alu_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[0\] " "Info: Pin alu_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[1\] " "Info: Pin alu_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[4\] " "Info: Pin alu_sel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[5\] " "Info: Pin alu_sel\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { alu_sel[5] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[6\] " "Info: Pin k\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[6] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[5\] " "Info: Pin k\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[5] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[4\] " "Info: Pin k\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[3\] " "Info: Pin k\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[2\] " "Info: Pin k\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[1\] " "Info: Pin k\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[0\] " "Info: Pin k\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { k[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 136 168 336 152 "k\[7..0\]" "" } { 128 336 392 144 "k\[7..0\]" "" } { 376 232 296 392 "k\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we_rd\[1\] " "Info: Pin we_rd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { we_rd[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 48 504 672 64 "we_rd\[1..0\]" "" } { 312 616 672 328 "we_rd\[1\]" "" } { 344 616 672 360 "we_rd\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { we_rd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[1\] " "Info: Pin pc_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_sel[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[0\] " "Info: Pin pc_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_sel[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_sel\[2\] " "Info: Pin pc_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_sel[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[0\] " "Info: Pin ld_reg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_reg[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[1\] " "Info: Pin ld_reg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_reg[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[2\] " "Info: Pin ld_reg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_reg[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[4\] " "Info: Pin ld_reg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_reg[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld_reg\[3\] " "Info: Pin ld_reg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ld_reg[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld_reg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp_r_alu:inst\|inst24 " "Info: Destination node exp_r_alu:inst\|inst24" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp_r_alu:inst\|inst5 " "Info: Destination node exp_r_alu:inst\|inst5" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp_r_alu:inst\|inst11 " "Info: Destination node exp_r_alu:inst\|inst11" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp_r_alu:inst\|inst6 " "Info: Destination node exp_r_alu:inst\|inst6" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp_r_alu:inst\|inst11  " "Info: Automatically promoted node exp_r_alu:inst\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp_r_alu:inst\|inst24  " "Info: Automatically promoted node exp_r_alu:inst\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp_r_alu:inst\|inst5  " "Info: Automatically promoted node exp_r_alu:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp_r_alu:inst\|inst6  " "Info: Automatically promoted node exp_r_alu:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pc_sel\[2\] (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node pc_sel\[2\] (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_sel[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 28 0 8 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 28 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0 memory pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0 -2.256 ns " "Info: Slack time is -2.256 ns between source memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0\" and destination memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.675 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.675 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.643 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 2.643 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.832 ns) + CELL(0.815 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 63.15 % ) " "Info: Total cell delay = 1.669 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.643 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 2.643 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.832 ns) + CELL(0.815 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 63.15 % ) " "Info: Total cell delay = 1.669 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.662 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns - Longest memory memory " "Info: - Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM Unassigned 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.931 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM M4K_X23_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X23_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~40 " "Info: Following pins have the same output enable: pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~40" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[7] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[6] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[5] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[4] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[3] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[2] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[1] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { d[0] } } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:51:31 2019 " "Info: Processing ended: Sun Mar 17 22:51:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:51:32 2019 " "Info: Processing started: Sun Mar 17 22:51:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off data_path -c data_path " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:51:34 2019 " "Info: Processing ended: Sun Mar 17 22:51:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:51:35 2019 " "Info: Processing started: Sun Mar 17 22:51:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[2\] " "Info: Assuming node \"ld_reg\[2\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[4\] " "Info: Assuming node \"ld_reg\[4\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[1\] " "Info: Assuming node \"ld_reg\[1\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[3\] " "Info: Assuming node \"ld_reg\[3\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst6 " "Info: Detected gated clock \"exp_r_alu:inst\|inst6\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst24 " "Info: Detected gated clock \"exp_r_alu:inst\|inst24\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst11 " "Info: Detected gated clock \"exp_r_alu:inst\|inst11\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst5 " "Info: Detected gated clock \"exp_r_alu:inst\|inst5\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X23_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X23_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.812 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.815 ns) 2.812 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X23_Y6 0 " "Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.812 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 68.10 % ) " "Info: Total cell delay = 1.915 ns ( 68.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.90 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.831 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[2\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[4\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[1\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[3\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] pc_sel\[0\] CLK 8.187 ns register " "Info: tsu for register \"pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]\" (data pin = \"pc_sel\[0\]\", clock pin = \"CLK\") is 8.187 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.963 ns + Longest pin register " "Info: + Longest pin to register delay is 10.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pc_sel\[0\] 1 PIN PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'pc_sel\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[0] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.120 ns) + CELL(0.589 ns) 7.643 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|seq2~1 2 COMB LCCOMB_X25_Y10_N8 2 " "Info: 2: + IC(6.120 ns) + CELL(0.589 ns) = 7.643 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|seq2~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.621 ns) 9.729 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[0\]~25 3 COMB LCCOMB_X24_Y6_N4 2 " "Info: 3: + IC(1.465 ns) + CELL(0.621 ns) = 9.729 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[0\]~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.815 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[1\]~27 4 COMB LCCOMB_X24_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.815 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[1\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.901 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[2\]~29 5 COMB LCCOMB_X24_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.901 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[2\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.987 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[3\]~31 6 COMB LCCOMB_X24_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.987 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[3\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.073 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[4\]~33 7 COMB LCCOMB_X24_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.073 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[4\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 10.263 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[5\]~35 8 COMB LCCOMB_X24_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 10.263 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[5\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.349 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[6\]~37 9 COMB LCCOMB_X24_Y6_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.349 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[6\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.855 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]~38 10 COMB LCCOMB_X24_Y6_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.855 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.963 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] 11 REG LCFF_X24_Y6_N19 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.963 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 30.81 % ) " "Info: Total cell delay = 3.378 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 69.19 % ) " "Info: Total interconnect delay = 7.585 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.963 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.963 ns" { pc_sel[0] {} pc_sel[0]~combout {} pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 6.120ns 1.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] 3 REG LCFF_X24_Y6_N19 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.963 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.963 ns" { pc_sel[0] {} pc_sel[0]~combout {} pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 6.120ns 1.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK d\[7\] exp_r_alu:inst\|74273:inst4\|14 18.050 ns register " "Info: tco from clock \"CLK\" to destination pin \"d\[7\]\" through register \"exp_r_alu:inst\|74273:inst4\|14\" is 18.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.609 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.206 ns) 3.408 ns exp_r_alu:inst\|inst6 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(2.102 ns) + CELL(0.206 ns) = 3.408 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'exp_r_alu:inst\|inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { CLK exp_r_alu:inst|inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.096 ns exp_r_alu:inst\|inst6~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.096 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'exp_r_alu:inst\|inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 5.609 ns exp_r_alu:inst\|74273:inst4\|14 4 REG LCFF_X26_Y8_N3 2 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 5.609 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst\|74273:inst4\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 35.16 % ) " "Info: Total cell delay = 1.972 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.637 ns ( 64.84 % ) " "Info: Total interconnect delay = 3.637 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { CLK exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst6 {} exp_r_alu:inst|inst6~clkctrl {} exp_r_alu:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 2.102ns 0.688ns 0.847ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.137 ns + Longest register pin " "Info: + Longest register to pin delay is 12.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:inst\|74273:inst4\|14 1 REG LCFF_X26_Y8_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst\|74273:inst4\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.624 ns) 1.362 ns exp_r_alu:inst\|74181:inst2\|47~0 2 COMB LCCOMB_X26_Y8_N0 2 " "Info: 2: + IC(0.738 ns) + CELL(0.624 ns) = 1.362 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|47~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.616 ns exp_r_alu:inst\|74181:inst2\|78~0 3 COMB LCCOMB_X26_Y8_N12 2 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.615 ns) 3.639 ns exp_r_alu:inst\|74181:inst2\|78~1 4 COMB LCCOMB_X26_Y8_N14 1 " "Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 3.639 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 4.624 ns exp_r_alu:inst\|74181:inst2\|78~2 5 COMB LCCOMB_X26_Y8_N16 3 " "Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 4.624 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.615 ns) 5.920 ns exp_r_alu:inst\|74181:inst1\|74~1 6 COMB LCCOMB_X27_Y8_N22 2 " "Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 5.920 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.651 ns) 7.705 ns exp_r_alu:inst\|74181:inst1\|74~2 7 COMB LCCOMB_X27_Y6_N14 1 " "Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 7.705 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 8.445 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38 8 COMB LCCOMB_X27_Y6_N0 1 " "Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 8.445 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(3.056 ns) 12.137 ns d\[7\] 9 PIN PIN_86 0 " "Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 12.137 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.092 ns ( 58.43 % ) " "Info: Total cell delay = 7.092 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 41.57 % ) " "Info: Total interconnect delay = 5.045 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.738ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.624ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { CLK exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst6 {} exp_r_alu:inst|inst6~clkctrl {} exp_r_alu:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 2.102ns 0.688ns 0.847ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.738ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.624ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "alu_sel\[3\] d\[7\] 19.007 ns Longest " "Info: Longest tpd from source pin \"alu_sel\[3\]\" to destination pin \"d\[7\]\" is 19.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns alu_sel\[3\] 1 PIN PIN_114 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 8; PIN Node = 'alu_sel\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.638 ns) + CELL(0.650 ns) 8.232 ns exp_r_alu:inst\|74181:inst2\|47~0 2 COMB LCCOMB_X26_Y8_N0 2 " "Info: 2: + IC(6.638 ns) + CELL(0.650 ns) = 8.232 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|47~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { alu_sel[3] exp_r_alu:inst|74181:inst2|47~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 9.486 ns exp_r_alu:inst\|74181:inst2\|78~0 3 COMB LCCOMB_X26_Y8_N12 2 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 9.486 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.615 ns) 10.509 ns exp_r_alu:inst\|74181:inst2\|78~1 4 COMB LCCOMB_X26_Y8_N14 1 " "Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 10.509 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 11.494 ns exp_r_alu:inst\|74181:inst2\|78~2 5 COMB LCCOMB_X26_Y8_N16 3 " "Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 11.494 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.615 ns) 12.790 ns exp_r_alu:inst\|74181:inst1\|74~1 6 COMB LCCOMB_X27_Y8_N22 2 " "Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 12.790 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.651 ns) 14.575 ns exp_r_alu:inst\|74181:inst1\|74~2 7 COMB LCCOMB_X27_Y6_N14 1 " "Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 14.575 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 15.315 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38 8 COMB LCCOMB_X27_Y6_N0 1 " "Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 15.315 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(3.056 ns) 19.007 ns d\[7\] 9 PIN PIN_86 0 " "Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 19.007 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.062 ns ( 42.42 % ) " "Info: Total cell delay = 8.062 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.945 ns ( 57.58 % ) " "Info: Total interconnect delay = 10.945 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.007 ns" { alu_sel[3] exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.007 ns" { alu_sel[3] {} alu_sel[3]~combout {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.000ns 6.638ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.944ns 0.650ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "exp_r_alu:inst\|74374:inst9\|15 d\[6\] CLK -0.602 ns register " "Info: th for register \"exp_r_alu:inst\|74374:inst9\|15\" (data pin = \"d\[6\]\", clock pin = \"CLK\") is -0.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.815 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.366 ns) 3.577 ns exp_r_alu:inst\|inst5 2 COMB LCCOMB_X27_Y7_N4 1 " "Info: 2: + IC(2.111 ns) + CELL(0.366 ns) = 3.577 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 1; COMB Node = 'exp_r_alu:inst\|inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { CLK exp_r_alu:inst|inst5 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 4.317 ns exp_r_alu:inst\|inst5~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 4.317 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'exp_r_alu:inst\|inst5~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.815 ns exp_r_alu:inst\|74374:inst9\|15 4 REG LCFF_X27_Y6_N11 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.815 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst\|74374:inst9\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 36.66 % ) " "Info: Total cell delay = 2.132 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 63.34 % ) " "Info: Total interconnect delay = 3.683 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { CLK exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst5 {} exp_r_alu:inst|inst5~clkctrl {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 2.111ns 0.740ns 0.832ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.723 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d~1 2 COMB IOC_X28_Y6_N0 6 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y6_N0; Fanout = 6; COMB Node = 'd~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { d[6] d~1 } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.318 ns) + CELL(0.460 ns) 6.723 ns exp_r_alu:inst\|74374:inst9\|15 3 REG LCFF_X27_Y6_N11 1 " "Info: 3: + IC(5.318 ns) + CELL(0.460 ns) = 6.723 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst\|74374:inst9\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.778 ns" { d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 20.90 % ) " "Info: Total cell delay = 1.405 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 79.10 % ) " "Info: Total interconnect delay = 5.318 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { d[6] d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { d[6] {} d~1 {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 5.318ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { CLK exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst5 {} exp_r_alu:inst|inst5~clkctrl {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 2.111ns 0.740ns 0.832ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { d[6] d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { d[6] {} d~1 {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 5.318ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:51:35 2019 " "Info: Processing ended: Sun Mar 17 22:51:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
