--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml nPC.twx nPC.ncd -o nPC.twr nPC.pcf

Design file:              nPC.ncd
Physical constraint file: nPC.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
senal<0>    |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
senal<1>    |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
senal<2>    |    3.940(R)|   -0.785(R)|clk_BUFGP         |   0.000|
senal<3>    |    3.954(R)|   -0.801(R)|clk_BUFGP         |   0.000|
senal<4>    |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
senal<5>    |    3.942(R)|   -0.786(R)|clk_BUFGP         |   0.000|
senal<6>    |    3.944(R)|   -0.789(R)|clk_BUFGP         |   0.000|
senal<7>    |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
senal<8>    |    3.931(R)|   -0.773(R)|clk_BUFGP         |   0.000|
senal<9>    |    3.951(R)|   -0.797(R)|clk_BUFGP         |   0.000|
senal<10>   |    3.953(R)|   -0.799(R)|clk_BUFGP         |   0.000|
senal<11>   |    3.951(R)|   -0.798(R)|clk_BUFGP         |   0.000|
senal<12>   |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
senal<13>   |    3.948(R)|   -0.794(R)|clk_BUFGP         |   0.000|
senal<14>   |    3.938(R)|   -0.781(R)|clk_BUFGP         |   0.000|
senal<15>   |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
senal<16>   |    3.940(R)|   -0.784(R)|clk_BUFGP         |   0.000|
senal<17>   |    3.943(R)|   -0.788(R)|clk_BUFGP         |   0.000|
senal<18>   |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
senal<19>   |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
senal<20>   |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
senal<21>   |    3.954(R)|   -0.801(R)|clk_BUFGP         |   0.000|
senal<22>   |    3.929(R)|   -0.771(R)|clk_BUFGP         |   0.000|
senal<23>   |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
senal<24>   |    3.929(R)|   -0.771(R)|clk_BUFGP         |   0.000|
senal<25>   |    3.928(R)|   -0.770(R)|clk_BUFGP         |   0.000|
senal<26>   |    3.930(R)|   -0.772(R)|clk_BUFGP         |   0.000|
senal<27>   |    3.931(R)|   -0.774(R)|clk_BUFGP         |   0.000|
senal<28>   |    3.931(R)|   -0.774(R)|clk_BUFGP         |   0.000|
senal<29>   |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
senal<30>   |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
senal<31>   |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
salida<0>   |    6.560(R)|clk_BUFGP         |   0.000|
salida<1>   |    7.101(R)|clk_BUFGP         |   0.000|
salida<2>   |    7.016(R)|clk_BUFGP         |   0.000|
salida<3>   |    7.624(R)|clk_BUFGP         |   0.000|
salida<4>   |    7.448(R)|clk_BUFGP         |   0.000|
salida<5>   |    7.661(R)|clk_BUFGP         |   0.000|
salida<6>   |    7.603(R)|clk_BUFGP         |   0.000|
salida<7>   |    7.518(R)|clk_BUFGP         |   0.000|
salida<8>   |    6.793(R)|clk_BUFGP         |   0.000|
salida<9>   |    7.230(R)|clk_BUFGP         |   0.000|
salida<10>  |    7.228(R)|clk_BUFGP         |   0.000|
salida<11>  |    8.221(R)|clk_BUFGP         |   0.000|
salida<12>  |    7.755(R)|clk_BUFGP         |   0.000|
salida<13>  |    7.007(R)|clk_BUFGP         |   0.000|
salida<14>  |    6.564(R)|clk_BUFGP         |   0.000|
salida<15>  |    7.244(R)|clk_BUFGP         |   0.000|
salida<16>  |    7.239(R)|clk_BUFGP         |   0.000|
salida<17>  |    7.250(R)|clk_BUFGP         |   0.000|
salida<18>  |    7.006(R)|clk_BUFGP         |   0.000|
salida<19>  |    7.840(R)|clk_BUFGP         |   0.000|
salida<20>  |    7.862(R)|clk_BUFGP         |   0.000|
salida<21>  |    7.452(R)|clk_BUFGP         |   0.000|
salida<22>  |    7.899(R)|clk_BUFGP         |   0.000|
salida<23>  |    7.028(R)|clk_BUFGP         |   0.000|
salida<24>  |    7.604(R)|clk_BUFGP         |   0.000|
salida<25>  |    7.634(R)|clk_BUFGP         |   0.000|
salida<26>  |    7.321(R)|clk_BUFGP         |   0.000|
salida<27>  |    7.870(R)|clk_BUFGP         |   0.000|
salida<28>  |    7.079(R)|clk_BUFGP         |   0.000|
salida<29>  |    6.544(R)|clk_BUFGP         |   0.000|
salida<30>  |    7.353(R)|clk_BUFGP         |   0.000|
salida<31>  |    7.261(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Oct 07 15:18:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



