// Seed: 1594920640
module module_0 (
    output tri id_0,
    input tri1 id_1
    , id_13,
    output tri void id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wor id_6,
    output wand id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10
    , id_14,
    output wand id_11
);
  wire id_15;
  wire id_16, id_17, id_18, id_19;
  integer id_20 (1'b0);
  wire id_21;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    inout wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    inout wand id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri id_11,
    output wor id_12,
    output supply1 id_13,
    input tri void id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wor id_17,
    output tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wire id_21,
    input tri0 id_22,
    output tri1 id_23,
    input wire id_24,
    output wand id_25,
    input tri id_26
);
  assign id_23.id_17 = id_4 == id_24;
  or (
      id_25,
      id_22,
      id_2,
      id_21,
      id_24,
      id_7,
      id_4,
      id_14,
      id_5,
      id_9,
      id_6,
      id_11,
      id_8,
      id_15,
      id_0,
      id_17,
      id_3,
      id_20,
      id_19
  );
  module_0(
      id_18, id_11, id_25, id_11, id_26, id_10, id_11, id_3, id_15, id_7, id_3, id_25
  );
endmodule
