library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.common.all;
entity regfile_op is
    port (
          clk   : in  std_logic;
          addra : in  std_logic_vector(4 downto 0);
          addrb : in  std_logic_vector(4 downto 0);
          rega  : out word;
			 regb  : out word;
          addrw : in  std_logic_vector(4 downto 0);
          dataw : in  word;
          we    : in  std_logic);
end entity regfile_op;

architecture behavioral of regfile_op is
component regfile is
port (addra : in  std_logic_vector(4 downto 0);
      addrb : in  std_logic_vector(4 downto 0);
      rega2  : out word;
      regb2  : out word;
      clk   : in  std_logic;
      addrw : in  std_logic_vector(4 downto 0);
      dataw : in  word;
      we    : in  std_logic);
end component regfile;
begin
rf1: regfile port map(   addra => addra,
                         addrb => addrb,
		                   rega => alu_A,
		                   regb => reg_B,
								 clk => clk,
	                    	 addrw => addrw,
		                   dataw => dataw,
		                   we => we);
end architecture;
