<table style="table-layout: fixed; width: 100%"><tbody>
<tr>
<th align="center" width="15%"></th>
<th align="center" width="25%">Background Reviews and Related Books</th>
<th align="center" width="40%">Research Papers (mentioned in class)</th>
<th align="center" width="20%">Fun Readings and Videos</th>
</tr>






<tr>
<td>L01: Overview</td>


<td>
<b>6.191 [6.004] slides:</b>
<ul>
<li><a href="lectures/readings/6191-fall2023/L01.pdf">L01 The Digital Abstraction</a></li>
<li><a href="lectures/readings/6191-fall2023/L12.pdf">L12 Memory Hierarchy</a></li>
<li><a href="lectures/readings/6191-fall2023/L13.pdf">L13 Caches</a></li>
<li><a href="lectures/readings/6191-fall2023/L15.pdf">L15 Pipelined Processors: Data and Control Hazards</a></li>
<li><a href="lectures/readings/6191-fall2023/L16.pdf">L16 Operating Systems</a></li>
<li><a href="lectures/readings/6191-fall2023/L17.pdf">L17 Virtual Memory 1</a></li>
<li><a href="lectures/readings/6191-fall2023/L18.pdf">L18 Virtual Memory 2</a></li>
<li><a href="lectures/readings/6191-fall2022/L22.pdf">L22 Modern Processor Architecture</a></li>
</ul>
</td>


<td>
</td>


<td>
<ul>
<li><a href="https://www.youtube.com/watch?v=36myc8wQhLo&ab_channel=USENIX">USENIX ATC '21/OSDI '21 Joint Keynote Address-It's Time for Operating Systems to Rediscover Hardware</a></li>
</ul>
</td>


</tr>






<tr>
<td>L02: Side Channel Overview</td>


<td>
</td>


<td>
<ul>
<li><a href="https://eprint.iacr.org/2018/418.pdf">DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors</a> (Section I)</li>
<li><a href="https://www.cse.psu.edu/~trj1/cse543-f06/papers/vax_vmm.pdf">A retrospective on the VAX VMM security kernel. 1991</a> (Section VI-E)</li>
</ul>
</td>


<td>
<ul>
<li><a href="https://www.youtube.com/channel/UCWamialv2ZhqR7BPPu0Niug">Side Channel Security Youtube Channel</a></li>
</ul>
</td>


</tr>






<tr>
<td>L03: Deep Dive of Cache Side Channels</td>


<td>
</td>


<td>
<ul>
<li><a href="https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/yarom">FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack</a></li>
<li><a href="http://palms.ee.princeton.edu/system/files/SP_vfinal.pdf">Last-Level Cache Side-Channel Attacks are Practical</a></li>
<li><a href="https://people.csail.mit.edu/mengjia/data/2019.Oakland.DirectoryAttack.pdf">Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="https://www.willsroot.io/2022/12/entrybleed.html?m=1">EntryBleed: Breaking KASLR under KPTI with Prefetch</a></li>
</ul>
</td>


</tr>






<tr>
<td>L04: Transient Execution Side Channels</td>


<td>
<ul>
<li><a href="lectures/readings/65900-fall2023/L06.pdf">6.5900 [6.823] L06 Complex Pipelining Scoreboarding</a> (<a href="https://mit.hosted.panopto.com/Panopto/Pages/Viewer.aspx?id=5333e4cb-3fb0-447b-b3d9-af1a00d75cad">Recording</a>) (covered in the lecture, but if want to get more details about out-of-order execution)</li>
</ul>
</td>


<td>
<ul>
<li><a href="https://css.csail.mit.edu/6.858/2023/readings/spectre-meltdown.pdf">On the Spectre and Meltdown Processor Security Vulnerabilities</a></li>
<li><a href="https://meltdownattack.com/meltdown.pdf">Meltdown: Reading Kernel Memory from User Space</a></li>
<li><a href="https://spectreattack.com/spectre.pdf">Spectre Attacks: Exploiting Speculative Execution</a></li>
<li><a href="https://llvm.org/docs/SpeculativeLoadHardening.html">Speculative Load Hardening: A Spectre Variant #1 Mitigation Technique</a></li>
<li><a href="https://mdsattacks.com/">MDS: Microarchitectural Data Sampling</a></li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L05: Software-Hardware Contract</td>


<td>
</td>


<td>
<ul>
<li><a href="https://spectector.github.io/papers/hwsw-contracts.pdf">Hardware-Software Contracts for Secure Speculation</a></li>
<li><a href="https://developer.arm.com/documentation/ddi0601/2020-12/AArch64-Registers/DIT--Data-Independent-Timing">ARM. DIT, Data Independent Timing</a></li>
<li><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/best-practices/data-operand-independent-timing-isa-guidance.html">Intel. Data Operand Independent Timing Instruction Set Architecture (ISA) Guidance</a></li>
<li><a href="https://ranjitjhala.github.io/static/fact_dsl.pdf">FaCT: A DSL for Timing-Sensitive Computation</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/rane">Secure, Precise, and Fast Floating-Point Operations on x86 Processors</a></li>
<li><a href="https://www.bearssl.org/constanttime.html">BearSSL. Constant-time Crypto</a></li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L06: Side-channel Mitigations (by Yuheng Yang)</td>


<td>
</td>


<td>
<ul>
<li><a href="https://people.cs.uchicago.edu/~ftchong/papers/ASPLOS-09-glift.pdf">Complete Information Flow Tracking from the Gates Up</a></li>
<li><a href="https://memlab.ece.gatech.edu/papers/ISCA_2019_1.pdf">New Attacks and Defense for Encrypted-Address Cache</a></li>
<li><a href="http://iacoma.cs.uiuc.edu/iacoma-papers/micro19_2.pdf">Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data</a></li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L07: Physical Attacks (by Joseph Ravichandran)</td>


<td>
<ul>
<li><a href="lectures/readings/6191-fall2023/L01.pdf">6.191 [6.004] L01 The Digital Abstraction</a></li>
<li><a href="lectures/readings/6191-fall2023/L06.pdf">6.191 [6.004] L06 Sequential Circuit</a></li>
<li><a href="https://mit.primo.exlibrisgroup.com/discovery/openurl?institution=01MIT_INST&vid=01MIT_INST:MIT&rft.mms_id=9935209198306761&u.ignore_date_coverage=true">The Hardware Hacking Handbook*</a> (Chapter 1, 5, 8, 13; The whole book includes many practical tips on how to carry out physical attacks by yourself)</li>
<li><a href="https://bunniefoo.com/nostarch/HackingTheXbox_Free.pdf">Hacking the Xbox</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="https://link.springer.com/book/10.1007/978-0-387-38162-6">Power Analysis Attacks: Revealing the Secrets of Smart Cards. 2007*</a></li>
<li><a href="https://www.cs.dartmouth.edu/~sws/pubs/sw99.pdf">Building a high-performance, programmable secure coprocessor. 1999</a> (Section 4)</li>
</ul>
</td>


<td>
<ul>
<li><a href="https://www.youtube.com/watch?v=HAi016RUHeo&t=706s&ab_channel=NickolaiZeldovich">Talk on Supply Chain Attacks & Verifiability</a></li>
</ul>
</td>


</tr>






<tr>
<td>L08: Hardware Security Module (HSM)</td>


<td>
<ul>
<li><a href="https://eprint.iacr.org/2016/086.pdf">Intel SGX Explained</a> (Section 3.1-3.3, 4.1, 4.4-4.5)</li>
<li><a href="https://link.springer.com/book/10.1007/978-3-031-01760-5">Principles of Secure Processor Architecture Design*</a> (Chaper 5 Hardware Root of Trust)</li>
</ul>
</td>


<td>
<ul>
<li><a href="https://www.princeton.edu/~rblee/ELE572Papers/IBM4758copr.pdf">Building the IBM 4758 Secure Coprocessor. 2001</a></li>
<li><a href="https://help.apple.com/pdf/security/en_US/apple-platform-security-guide.pdf">Apple Platform Security</a> (Page 5-96)</li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L09: Rowhammer Attacks</td>


<td>
<ul>
<li><a href="https://mit.primo.exlibrisgroup.com/discovery/openurl?institution=01MIT_INST&vid=01MIT_INST:MIT&rft.mms_id=990014823330106761&u.ignore_date_coverage=true">Memory systems: cache, DRAM, disk.*</a> (Chapter 10 DRAM Memory System Organization)</li>
</ul>
</td>


<td>
<ul>
<li><a href="http://users.ece.cmu.edu/~yoonguk/papers/kim-isca14.pdf">Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/razavi">Flip Feng Shui: Hammering a Needle in the Software Stack</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/tang">CLKSCREW: Exposing the Perils of Security-Oblivious Energy Management</a></li>
<li><a href="https://www.hertzbleed.com/">Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86</a></li>
<li><a href="https://www.youtube.com/watch?v=sgd7PHQQ1AI&ab_channel=OnurMutluLectures">The Story of Rowhammer - Keynote at Secure Hardware, Architectures, and Operating Systems Workshop (SeHAS) at the HiPEAC 2021 Conference</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="https://googleprojectzero.blogspot.com/2015/03/exploiting-dram-rowhammer-bug-to-gain.html">Exploiting the DRAM rowhammer bug to gain kernel privileges. Google Project Zero</a></li>
</ul>
</td>


</tr>






<tr>
<td>L10: Rowhammer Mitigation + Reliability Solutions (by Peter Deutsch)</td>


<td>
</td>


<td>
<ul>
<li><a href="https://microarch.org/micro53/papers/738300a001.pdf">Graphene: Strong yet Lightweight Row Hammer Protection</a></li>
<li><a href="https://comsec.ethz.ch/wp-content/files/rega_sp23.pdf">REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations</a></li>
<li><a href="https://gururaj-s.github.io/assets/pdf/ISCA22_Qureshi.pdf">Hydra: Enabling Low-Overhead Mitigation of Row-Hammer at Ultra-Low Thresholds via Hybrid Tracking</a></li>
<li><a href="https://www.cs.columbia.edu/~mtarek/files/preprint_micro22_muse.pdf">Revisiting Residue Codes for Modern Memories</a></li>
<li><a href="https://opentitan.org">OpenTitan Website</a></li>
<li><a href="https://github.com/lowRISC/opentitan">OpenTitan Github</a></li>
<li><a href="https://www.youtube.com/watch?v=AEGlZkkXm2E&ab_channel=IACR">OpenTitan Talk in CHES 2022</a></li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L11: Hardware Support for Software Security</td>


<td>
<ul>
<li><a href="https://people.eecs.berkeley.edu/~dawnsong/papers/Oakland13-SoK-CR.pdf">SoK: Eternal War in Memory</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="http://phrack.org/issues/49/14.html#article">Smashing the Stack for Fun and Profit</a></li>
<li><a href="https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-941.pdf">An Introduction to CHERI</a></li>
<li><a href="https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/cheri-morello.html">The Arm Morello Board</a></li>
<li><a href="https://pdos.csail.mit.edu/6.828/2022/readings/appel-li.pdf">Virtual memory primitives for user programs. 1991</a></li>
<li><a href="https://lwn.net/Articles/643797/">Memory protection keys</a></li>
<li><a href="https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/pointer-auth-v7.pdf">Qualcomm. Pointer Authentication on ARMv8.3 Design and Analysis of the New Software Security Instructions</a></li>
<li><a href="https://developer.arm.com/-/media/Arm%20Developer%20Community/PDF/Arm_Memory_Tagging_Extension_Whitepaper.pdf">Armv8.5-A Memory Tagging Extension</a></li>
<li><a href="https://kib.kiev.ua/x86docs/Intel/CET/334525-003.pdf">Intel. Control-flow Enforcement Technology Specification</a> (Section 1-3)</li>
<li><a href="https://www.cs.columbia.edu/~suman/secure_sw_devel/p340-abadi.pdf">Control-flow integrity principles, implementations, and applications. 2005</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="https://xkcd.com/1354/">xkcd. HeartBleed Explanation</a></li>
</ul>
</td>


</tr>






<tr>
<td>L12: Fuzzing and Bug Finding</td>


<td>
</td>


<td>
<ul>
<li><a href="https://people.cs.vt.edu/~naren/Courses/CS3414/assignments/pentium.pdf">Computational aspects of the Pentium affair. 1995</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity22/presentation/trippel">Fuzzing Hardware Like Software</a></li>
<li><a href="https://www.cs.unc.edu/~csturton/papers/specs-asplos15.pdf">SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs</a></li>
<li><a href="https://iacr.org/archive/crypto2008/51570222/51570222.pdf">Bug Attacks</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity19/presentation/dessouky">HardFails: Insights into Software-Exploitable Hardware Bugs</a></li>
<li><a href="https://arxiv.org/abs/1812.00140">The Art, Science, and Engineering of Fuzzing: A Survey</a></li>
<li><a href="https://www.usenix.org/conference/usenixsecurity22/presentation/barberis">Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks</a></li>
<li><a href="https://research.google/pubs/pub50813">SiliFuzz: Fuzzing CPUs by proxy</a></li>
</ul>
</td>


<td>
<ul>
<li><a href="https://www.youtube.com/watch?v=KrksBdWcZgQ&ab_channel=BlackHat">Breaking the x86 Instruction Set. BlackHat</a></li>
<li><a href="http://davefaq.com/Opinions/Stupid/Pentium.html">Intel Pentium FPU glitch. 1994</a></li>
<li><a href="https://paper.bobylive.com/Meeting_Papers/BlackHat/USA-2012/BH_US_12_Wojtczuk_A_Stitch_In_Time_WP.pdf">A Stitch In Time Saves Nine: A Stitch In Time Saves Nine: A Case Of Multiple OS Vulnerability</a></li>
<li><a href="https://www.youtube.com/watch?v=h-mbWvKxG88&ab_channel=HexHiveLaboratory">Riding the Fuzzing Hype Train (RAID'21 Keynote)</a></li>
</ul>
</td>


</tr>






<tr>
<td>L13: Formal Verification for Hardware Security</td>


<td>
</td>


<td>
<ul>
<li><a href="https://www.inf.unibz.it/~calvanese/teaching/14-15-tc/material/cook-1971-NP-completeness-of-SAT.pdf">The Complexity of Theorem-Proving Procedures. 1971</a></li>
<li><a href="https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=7bf92a82338dc26235af7e755ce32a43073e051b">A Machine Program for Theorem-Proving. 1962</a></li>
<li><a href="https://web.stanford.edu/class/cs357/SS99.pdf">GRASP: A Search Algorithm for Propositional Satisfiability. 1999</a></li>
<li><a href="https://alastairreid.github.io/papers/cav2016_isa_formal.pdf">End-to-End Verification of ARM Processors with ISA-Formal. 2016</a></li>
</ul>
</td>


<td>
</td>


</tr>






<tr>
<td>L14: Trusted Execution Environment (TEE)</td>


<td>
<ul>
<li><a href="https://eprint.iacr.org/2016/086.pdf">Intel SGX Explained</a> (Section 5 SGX Programming Model)</li>
</ul>
</td>


<td>
<ul>
<li><a href="https://people.csail.mit.edu/mengyuanli/files/asiaccs_sok.pdf">SoK: Understanding Designs Choices and Pitfalls of Trusted Execution Environments</a></li>
<li><a href="https://www.amd.com/content/dam/amd/en/documents/epyc-business-docs/white-papers/memory-encryption-white-paper.pdf">AMD Secure Encrypted Virtualization (SEV)</a></li>
<li><a href="https://www.amd.com/content/dam/amd/en/documents/epyc-business-docs/white-papers/Protecting-VM-Register-State-with-SEV-ES.pdf">Protecting VM Register State With SEV-ES</a></li>
<li><a href="https://www.amd.com/content/dam/amd/en/documents/epyc-business-docs/white-papers/SEV-SNP-strengthening-vm-isolation-with-integrity-protection-and-more.pdf">AMD SEV-SNP</a></li>
<li><a href="https://n.ethz.ch/~sshivaji/publications/keystone_eurosys20.pdf">Keystone: An Open Framework for Architecting Trusted Execution Environments</a></li>
<li><a href="https://riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf">RISC-V Privileged Instructions</a> (Section 3.6)</li>
<li><a href="https://haspworkshop.org/2021/slides/HASP-2021-Session2-Arm-CCA.pdf">Arm Confidential Compute Architecture</a> (<a href="https://www.arm.com/company/news/2021/06/arm-cca-will-put-confidential-compute-in-the-hands-of-every-developer">Arm Website</a>)</li>
<li><a href="https://cdrdv2.intel.com/v1/dl/getContent/690419">Intel Trust Domain Extensions (TDX)</a></li>
</ul>
</td>


<td>
</td>


</tr>






</tbody></table>
