INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/assignment_1_dfds3200/assignment_1_dfds3200.srcs/sim_1/imports/Boundary Scan - Eksempler/tb_top_level1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_level1'
