$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Fri Nov 28 15:54:18 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) S0 $end
$var wire 1 * R0 $end
$var wire 1 + R1 $end
$var wire 1 , R2 $end
$var wire 1 - R3 $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 A0~combout $end
$var wire 1 6 B0~combout $end
$var wire 1 7 inst4|inst|inst5~0_combout $end
$var wire 1 8 B1~combout $end
$var wire 1 9 S0~combout $end
$var wire 1 : inst4|inst|inst6~0_combout $end
$var wire 1 ; A1~combout $end
$var wire 1 < inst4|inst2|inst5~combout $end
$var wire 1 = inst4|inst2|inst6~0_combout $end
$var wire 1 > B2~combout $end
$var wire 1 ? A2~combout $end
$var wire 1 @ inst4|inst3|inst5~0_combout $end
$var wire 1 A inst4|inst3|inst6~0_combout $end
$var wire 1 B A3~combout $end
$var wire 1 C B3~combout $end
$var wire 1 D inst4|inst4|inst5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
1&
0'
0(
0)
0*
1+
1,
0-
x.
0/
10
x1
12
13
14
15
16
07
18
09
1:
1;
1<
1=
0>
0?
1@
0A
0B
0C
0D
$end
#210000
1)
19
0.
1D
1A
0@
0<
0D
1-
0,
0+
0-
#380000
0!
0"
0%
0&
0)
05
0;
06
08
09
1.
0:
0=
1<
1D
0A
1@
0<
0@
0D
1+
1-
1,
0+
0,
0-
#1000000
