{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../qsys/NIOSV_SOC.qsys ../qsys/NIOSV_SOC.BAK.qsys " "Backing up file \"../qsys/NIOSV_SOC.qsys\" to \"../qsys/NIOSV_SOC.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1723672032440 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v ../qsys/NIOSV_SOC.BAK.v " "Backing up file \"../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v\" to \"../qsys/NIOSV_SOC.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1723672032440 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys ../qsys/NIOSV_SOC.qsys " "Started upgrading IP component Qsys with file \"../qsys/NIOSV_SOC.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1723672032440 ""}
{ "Info" "" "" "2024.08.15.00:47:16 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.08.15.00:47:16 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1723672036647 ""}
{ "Info" "" "" "2024.08.15.00:47:16 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.08.15.00:47:16 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1723672036651 ""}
{ "Info" "NIOSV_SOC_generation.rpt" "" "2024.08.15.00:47:20 Info: Saving generation log to C:/Users/Public/Github/3.niosv_soc_epcs_sdram/qsys/NIOSV_SOC" {  } {  } 0 0 "2024.08.15.00:47:20 Info: Saving generation log to C:/Users/Public/Github/3.niosv_soc_epcs_sdram/qsys/NIOSV_SOC" 0 0 "Shell" 0 -1 1723672040896 ""}
{ "Info" "" "" "2024.08.15.00:47:20 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.08.15.00:47:20 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1723672040897 ""}
{ "Info" "" "" "2024.08.15.00:47:20 Info: qsys-generate C:\\Users\\Public\\Github\\3.niosv_soc_epcs_sdram\\qsys\\NIOSV_SOC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Public\\Github\\3.niosv_soc_epcs_sdram\\qsys\\NIOSV_SOC\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2024.08.15.00:47:20 Info: qsys-generate C:\\Users\\Public\\Github\\3.niosv_soc_epcs_sdram\\qsys\\NIOSV_SOC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Public\\Github\\3.niosv_soc_epcs_sdram\\qsys\\NIOSV_SOC\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1723672040900 ""}
{ "Info" "NIOSV_SOC.qsys" "" "2024.08.15.00:47:20 Info: Loading qsys" {  } {  } 0 0 "2024.08.15.00:47:20 Info: Loading qsys" 0 0 "Shell" 0 -1 1723672040916 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Reading input file" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Reading input file" 0 0 "Shell" 0 -1 1723672041327 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding ALTPLL_CLKS \[altpll 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding ALTPLL_CLKS \[altpll 23.1\]" 0 0 "Shell" 0 -1 1723672041329 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module ALTPLL_CLKS" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module ALTPLL_CLKS" 0 0 "Shell" 0 -1 1723672041329 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding EPCS_FLASH_CONTROLLER \[altera_epcq_controller 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding EPCS_FLASH_CONTROLLER \[altera_epcq_controller 23.1\]" 0 0 "Shell" 0 -1 1723672041330 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module EPCS_FLASH_CONTROLLER" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module EPCS_FLASH_CONTROLLER" 0 0 "Shell" 0 -1 1723672041330 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding EXT_SDRAM_PROGMEM \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding EXT_SDRAM_PROGMEM \[altera_avalon_new_sdram_controller 20.1\]" 0 0 "Shell" 0 -1 1723672041333 ""}
{ "Warning" "" "" "2024.08.15.00:47:21 Warning: EXT_SDRAM_PROGMEM: Component type altera_avalon_new_sdram_controller is not in the library" {  } {  } 0 0 "2024.08.15.00:47:21 Warning: EXT_SDRAM_PROGMEM: Component type altera_avalon_new_sdram_controller is not in the library" 0 0 "Shell" 0 -1 1723672041333 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module EXT_SDRAM_PROGMEM" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module EXT_SDRAM_PROGMEM" 0 0 "Shell" 0 -1 1723672041333 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding GPI0_BUTN \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding GPI0_BUTN \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1723672041334 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module GPI0_BUTN" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module GPI0_BUTN" 0 0 "Shell" 0 -1 1723672041334 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding GPI1_DIPSW \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding GPI1_DIPSW \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1723672041334 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module GPI1_DIPSW" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module GPI1_DIPSW" 0 0 "Shell" 0 -1 1723672041335 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding GPO2_LEDG \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding GPO2_LEDG \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1723672041335 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module GPO2_LEDG" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module GPO2_LEDG" 0 0 "Shell" 0 -1 1723672041335 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding IN_CLOCK_BRIDGE \[altera_clock_bridge 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding IN_CLOCK_BRIDGE \[altera_clock_bridge 23.1\]" 0 0 "Shell" 0 -1 1723672041336 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module IN_CLOCK_BRIDGE" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module IN_CLOCK_BRIDGE" 0 0 "Shell" 0 -1 1723672041336 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding IN_RESET_BRIDGE \[altera_reset_bridge 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding IN_RESET_BRIDGE \[altera_reset_bridge 23.1\]" 0 0 "Shell" 0 -1 1723672041336 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module IN_RESET_BRIDGE" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module IN_RESET_BRIDGE" 0 0 "Shell" 0 -1 1723672041337 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding JTAG_UART_DBG \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding JTAG_UART_DBG \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1723672041337 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module JTAG_UART_DBG" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module JTAG_UART_DBG" 0 0 "Shell" 0 -1 1723672041338 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding NIOSV_M_CPU \[intel_niosv_m 2.0.0\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding NIOSV_M_CPU \[intel_niosv_m 2.0.0\]" 0 0 "Shell" 0 -1 1723672041338 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module NIOSV_M_CPU" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module NIOSV_M_CPU" 0 0 "Shell" 0 -1 1723672041338 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding SOC_SYSID \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding SOC_SYSID \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1723672041339 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module SOC_SYSID" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module SOC_SYSID" 0 0 "Shell" 0 -1 1723672041339 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Adding UART_SERIAL_COM \[altera_avalon_uart 23.1\]" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Adding UART_SERIAL_COM \[altera_avalon_uart 23.1\]" 0 0 "Shell" 0 -1 1723672041340 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing module UART_SERIAL_COM" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing module UART_SERIAL_COM" 0 0 "Shell" 0 -1 1723672041340 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Building connections" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Building connections" 0 0 "Shell" 0 -1 1723672041341 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Parameterizing connections" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1723672041343 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Validating" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Validating" 0 0 "Shell" 0 -1 1723672041343 ""}
{ "Info" "" "" "2024.08.15.00:47:21 Info: Done reading input file" {  } {  } 0 0 "2024.08.15.00:47:21 Info: Done reading input file" 0 0 "Shell" 0 -1 1723672041896 ""}
{ "Error" "" "" "2024.08.15.00:47:22 Error: NIOSV_SOC.EXT_SDRAM_PROGMEM: Component altera_avalon_new_sdram_controller 20.1 not found or could not be instantiated" {  } {  } 0 0 "2024.08.15.00:47:22 Error: NIOSV_SOC.EXT_SDRAM_PROGMEM: Component altera_avalon_new_sdram_controller 20.1 not found or could not be instantiated" 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Info" "" "" "2024.08.15.00:47:22 Info: NIOSV_SOC.GPI0_BUTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.08.15.00:47:22 Info: NIOSV_SOC.GPI0_BUTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Info" "" "" "2024.08.15.00:47:22 Info: NIOSV_SOC.GPI1_DIPSW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.08.15.00:47:22 Info: NIOSV_SOC.GPI1_DIPSW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Info" "" "" "2024.08.15.00:47:22 Info: NIOSV_SOC.JTAG_UART_DBG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.08.15.00:47:22 Info: NIOSV_SOC.JTAG_UART_DBG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Warning" "" "" "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored" {  } {  } 0 0 "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored" 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Warning" "" "" "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored" {  } {  } 0 0 "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored" 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Warning" "" "" "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored" {  } {  } 0 0 "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored" 0 0 "Shell" 0 -1 1723672042959 ""}
{ "Info" "" "" "2024.08.15.00:47:22 Info: NIOSV_SOC.SOC_SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.08.15.00:47:22 Info: NIOSV_SOC.SOC_SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1723672042960 ""}
{ "Info" "" "" "2024.08.15.00:47:22 Info: NIOSV_SOC.SOC_SYSID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.08.15.00:47:22 Info: NIOSV_SOC.SOC_SYSID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1723672042960 ""}
{ "Warning" "" "" "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: NIOSV_M_CPU.cpu_ecc_status must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.08.15.00:47:22 Warning: NIOSV_SOC.NIOSV_M_CPU: NIOSV_M_CPU.cpu_ecc_status must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1723672042960 ""}
{ "Error" "" "" "2024.08.15.00:47:22 Error: NIOSV_SOC.EXT_SDRAM_PROGMEM.s1: Data width must be of power of two and between 8 and 4096" {  } {  } 0 0 "2024.08.15.00:47:22 Error: NIOSV_SOC.EXT_SDRAM_PROGMEM.s1: Data width must be of power of two and between 8 and 4096" 0 0 "Shell" 0 -1 1723672042961 ""}
{ "Info" "" "" "2024.08.15.00:47:23 Info: NIOSV_SOC: Generating NIOSV_SOC \"NIOSV_SOC\" for SIM_VERILOG" {  } {  } 0 0 "2024.08.15.00:47:23 Info: NIOSV_SOC: Generating NIOSV_SOC \"NIOSV_SOC\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1723672043122 ""}
{ "Error" "" "" "2024.08.15.00:47:24 Error: null" {  } {  } 0 0 "2024.08.15.00:47:24 Error: null" 0 0 "Shell" 0 -1 1723672044528 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "../qsys/NIOSV_SOC.BAK.qsys ../qsys/NIOSV_SOC.qsys " "Restoring file \"../qsys/NIOSV_SOC.BAK.qsys\" to \"../qsys/NIOSV_SOC.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1723672044563 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "../qsys/NIOSV_SOC.qsys " "Error upgrading Platform Designer file \"../qsys/NIOSV_SOC.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1723672044563 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "../qsys/NIOSV_SOC.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"../qsys/NIOSV_SOC.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1723672044563 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1723672044738 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723672044738 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 15 00:47:24 2024 " "Processing ended: Thu Aug 15 00:47:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723672044738 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723672044738 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723672044738 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1723672044738 ""}
