# Lab 2: Multiplexers, Adders and Minterms in Basys 2 using VHDL
## Problem Statements
1) Write down VHDL Code (Entity declaration + Architecture) to implement the behavior described by the 4-input minterm list shown below. Use concurrent signal assignment (of your choice) and "Case-When" statements for implementation. Declare your entity to match the block diagram provided. Use the type std_logic for your ports. The 
