$date
	Sat Oct 22 23:38:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#406219
b1101 !
1"
#406222
b1101 &
b1101 %
1$
#406223
0"
#406226
b101000 &
b101000 %
#406230
b10100 &
b10100 %
#406234
b1010 &
b1010 %
#406238
b101 &
b101 %
#406242
b10000 &
b10000 %
#406246
b1000 &
b1000 %
#406250
b100 &
b100 %
#406254
b10 &
b10 %
#406258
b1 &
b1 %
1#
#406262
b0 &
0#
b0 %
0$
#1345246
b100 &
b100 %
1$
b100 !
1"
#1345247
0"
#1345250
b10 &
b10 %
#1345254
b1 &
1#
b1 %
#1345258
b0 &
b0 %
0#
0$
#2377031
b10 !
1"
#2377034
b10 &
b10 %
1$
#2377035
0"
#2377038
b1 &
1#
b1 %
#2377042
b0 &
b0 %
0#
0$
#4500012
