Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Dec 06 22:13:36 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.491     -413.245                    546                 2882        0.105        0.000                      0                 2882        0.500        0.000                       0                  1312  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.491     -413.245                    546                 2882        0.105        0.000                      0                 2882        0.500        0.000                       0                  1312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          546  Failing Endpoints,  Worst Slack       -3.491ns,  Total Violation     -413.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 2.642ns (23.727%)  route 8.493ns (76.273%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.547    16.265    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[0]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.774    FILE_INPUT/SET_TEXT_SECOND_reg[0]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 2.642ns (23.727%)  route 8.493ns (76.273%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.547    16.265    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[1]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.774    FILE_INPUT/SET_TEXT_SECOND_reg[1]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 2.642ns (23.727%)  route 8.493ns (76.273%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.547    16.265    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[3]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.774    FILE_INPUT/SET_TEXT_SECOND_reg[3]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 2.642ns (23.727%)  route 8.493ns (76.273%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.547    16.265    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[6]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.774    FILE_INPUT/SET_TEXT_SECOND_reg[6]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 2.642ns (23.727%)  route 8.493ns (76.273%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.547    16.265    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[1]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X36Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.774    FILE_INPUT/SET_TEXT_START_reg[1]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -16.265    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.458ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/BYTE_TEXT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 2.518ns (22.679%)  route 8.585ns (77.321%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          1.032    10.420    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.310    10.730 r  FILE_INPUT/cmd_read_no[0]_i_7/O
                         net (fo=1, routed)           0.855    11.586    FILE_INPUT/cmd_read_no[0]_i_7_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.710 r  FILE_INPUT/cmd_read_no[0]_i_2/O
                         net (fo=34, routed)          1.184    12.894    FILE_INPUT/cmd_read_no1_out[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  FILE_INPUT/NEXT_RDY_i_17/O
                         net (fo=1, routed)           0.780    13.797    FILE_INPUT/NEXT_RDY_i_17_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.921 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.754    14.675    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.799 f  FILE_INPUT/ID[3]_i_1/O
                         net (fo=5, routed)           0.762    15.561    FILE_INPUT/command_array[1][id][3]
    SLICE_X37Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.685 r  FILE_INPUT/BYTE_TEXT[6]_i_1/O
                         net (fo=7, routed)           0.547    16.232    FILE_INPUT/BYTE_TEXT[6]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.563    12.757    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.775    FILE_INPUT/BYTE_TEXT_reg[2]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.232    
  -------------------------------------------------------------------
                         slack                                 -3.458    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 2.642ns (23.835%)  route 8.443ns (76.165%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.496    16.214    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.563    12.757    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X40Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.775    FILE_INPUT/SET_TEXT_SECOND_reg[4]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                 -3.439    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 2.642ns (23.835%)  route 8.443ns (76.165%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.496    16.214    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.563    12.757    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X40Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.775    FILE_INPUT/SET_TEXT_START_reg[5]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                 -3.439    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 2.642ns (23.835%)  route 8.443ns (76.165%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.931    10.319    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.310    10.629 f  FILE_INPUT/cmd_read_no[4]_i_12/O
                         net (fo=2, routed)           0.324    10.953    FILE_INPUT/cmd_read_no[4]_i_12_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=1, routed)           0.403    11.480    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    11.604 r  FILE_INPUT/cmd_read_no[4]_i_1/O
                         net (fo=47, routed)          1.143    12.748    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.872 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.780    13.652    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.776 r  FILE_INPUT/NEXT_RDY_i_3/O
                         net (fo=8, routed)           0.862    14.638    FILE_INPUT/NEXT_RDY_i_3_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.762 f  FILE_INPUT/next_accept_i_3/O
                         net (fo=4, routed)           0.832    15.594    FILE_INPUT/command_array[1][id][4]
    SLICE_X37Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.718 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.496    16.214    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.563    12.757    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[6]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X40Y53         FDRE (Setup_fdre_C_CE)      -0.205    12.775    FILE_INPUT/SET_TEXT_START_reg[6]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                 -3.439    

Slack (VIOLATED) :        -3.365ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/BYTE_TEXT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 2.518ns (22.797%)  route 8.527ns (77.203%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 12.756 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.677     5.129    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=66, routed)          0.960     6.608    FILE_INPUT/call_stack_reg[30][4]_0[1]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  FILE_INPUT/cmd_read_no[30]_i_38/O
                         net (fo=2, routed)           0.739     7.471    FILE_INPUT/cmd_read_no[30]_i_38_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.595 r  FILE_INPUT/cmd_read_no[30]_i_22/O
                         net (fo=5, routed)           0.440     8.035    FILE_INPUT/cmd_read_no[30]_i_22_n_0
    SLICE_X31Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.159 r  FILE_INPUT/cmd_read_no[30]_i_20/O
                         net (fo=3, routed)           0.531     8.690    FILE_INPUT/cmd_read_no[30]_i_20_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  FILE_INPUT/cmd_read_no[30]_i_11/O
                         net (fo=1, routed)           0.000     8.814    FILE_INPUT/cmd_read_no[30]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.388 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          1.032    10.420    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.310    10.730 r  FILE_INPUT/cmd_read_no[0]_i_7/O
                         net (fo=1, routed)           0.855    11.586    FILE_INPUT/cmd_read_no[0]_i_7_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.710 r  FILE_INPUT/cmd_read_no[0]_i_2/O
                         net (fo=34, routed)          1.184    12.894    FILE_INPUT/cmd_read_no1_out[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  FILE_INPUT/NEXT_RDY_i_17/O
                         net (fo=1, routed)           0.780    13.797    FILE_INPUT/NEXT_RDY_i_17_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.921 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.754    14.675    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.799 f  FILE_INPUT/ID[3]_i_1/O
                         net (fo=5, routed)           0.762    15.561    FILE_INPUT/command_array[1][id][3]
    SLICE_X37Y54         LUT4 (Prop_lut4_I2_O)        0.124    15.685 r  FILE_INPUT/BYTE_TEXT[6]_i_1/O
                         net (fo=7, routed)           0.490    16.175    FILE_INPUT/BYTE_TEXT[6]_i_1_n_0
    SLICE_X38Y54         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.562    12.756    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[1]/C
                         clock pessimism              0.258    13.014    
                         clock uncertainty           -0.035    12.979    
    SLICE_X38Y54         FDRE (Setup_fdre_C_CE)      -0.169    12.810    FILE_INPUT/BYTE_TEXT_reg[1]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -16.175    
  -------------------------------------------------------------------
                         slack                                 -3.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NANY/fail_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/alt_top_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.275ns (53.501%)  route 0.239ns (46.499%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.560     1.403    NANY/CLK_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  NANY/fail_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.567 r  NANY/fail_reg_reg/Q
                         net (fo=36, routed)          0.239     1.806    STR/fail_reg_reg_0[2]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  STR/alt_top[28]_i_3/O
                         net (fo=1, routed)           0.000     1.851    STATE_CONTROLLOR/fail_reg_reg_11[1]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.917 r  STATE_CONTROLLOR/alt_top_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.917    FILE_INPUT/trg_array_reg[13]_5[1]
    SLICE_X34Y49         FDRE                                         r  FILE_INPUT/alt_top_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.835     1.913    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  FILE_INPUT/alt_top_reg[29]/C
                         clock pessimism             -0.235     1.678    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.812    FILE_INPUT/alt_top_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 count_start_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.495ns  (logic 0.360ns (72.673%)  route 0.135ns (27.327%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 2.907 - 1.000 ) 
    Source Clock Delay      (SCD):    1.409ns = ( 2.409 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.566     2.409    CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  count_start_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.146     2.555 r  count_start_reg[19]/Q
                         net (fo=3, routed)           0.135     2.689    count_start_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.849 r  count_start_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.850    count_start_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.904 r  count_start_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.904    count_start_reg[20]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  count_start_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.829     2.907    CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  count_start_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.235     2.672    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.112     2.784    count_start_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[10][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[10][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X19Y57         FDSE                                         r  TEXT_INPUT/str_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/str_reg[10][4]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/str_reg[10]_10[4]
    SLICE_X19Y57         FDSE                                         r  TEXT_INPUT/str_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X19Y57         FDSE                                         r  TEXT_INPUT/str_reg[10][4]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X19Y57         FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/str_reg[10][4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[36][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[36][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y58         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/str_reg[36][3]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/str_reg[36]_36[3]
    SLICE_X17Y58         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y58         FDSE                                         r  TEXT_INPUT/str_reg[36][3]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X17Y58         FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/str_reg[36][3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[60][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[60][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y59         FDSE                                         r  TEXT_INPUT/str_reg[60][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/str_reg[60][4]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/str_reg[60]_60[4]
    SLICE_X29Y59         FDSE                                         r  TEXT_INPUT/str_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y59         FDSE                                         r  TEXT_INPUT/str_reg[60][4]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X29Y59         FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/str_reg[60][4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[64][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[64][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y57         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/str_reg[64][1]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/str_reg[64]_64[1]
    SLICE_X33Y57         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y57         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X33Y57         FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/str_reg[64][1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[76][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[76][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X27Y59         FDSE                                         r  TEXT_INPUT/str_reg[76][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/str_reg[76][0]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/str_reg[76]_76[0]
    SLICE_X27Y59         FDSE                                         r  TEXT_INPUT/str_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.827     1.905    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X27Y59         FDSE                                         r  TEXT_INPUT/str_reg[76][0]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X27Y59         FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/str_reg[76][0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[76][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[76][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.557     1.400    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y52         FDSE                                         r  TEXT_INPUT/str_reg[76][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDSE (Prop_fdse_C_Q)         0.141     1.541 r  TEXT_INPUT/str_reg[76][6]/Q
                         net (fo=2, routed)           0.056     1.597    TEXT_INPUT/str_reg[76]_76[6]
    SLICE_X25Y52         FDSE                                         r  TEXT_INPUT/str_reg[76][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.826     1.904    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X25Y52         FDSE                                         r  TEXT_INPUT/str_reg[76][6]/C
                         clock pessimism             -0.504     1.400    
    SLICE_X25Y52         FDSE (Hold_fdse_C_D)         0.070     1.470    TEXT_INPUT/str_reg[76][6]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[84][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[84][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.560     1.403    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X19Y50         FDSE                                         r  TEXT_INPUT/str_reg[84][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDSE (Prop_fdse_C_Q)         0.141     1.544 r  TEXT_INPUT/str_reg[84][4]/Q
                         net (fo=2, routed)           0.056     1.600    TEXT_INPUT/str_reg[84]_84[4]
    SLICE_X19Y50         FDSE                                         r  TEXT_INPUT/str_reg[84][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X19Y50         FDSE                                         r  TEXT_INPUT/str_reg[84][4]/C
                         clock pessimism             -0.504     1.403    
    SLICE_X19Y50         FDSE (Hold_fdse_C_D)         0.070     1.473    TEXT_INPUT/str_reg[84][4]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[88][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/str_reg[88][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.560     1.403    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y51         FDSE                                         r  TEXT_INPUT/str_reg[88][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDSE (Prop_fdse_C_Q)         0.141     1.544 r  TEXT_INPUT/str_reg[88][4]/Q
                         net (fo=2, routed)           0.056     1.600    TEXT_INPUT/str_reg[88]_88[4]
    SLICE_X17Y51         FDSE                                         r  TEXT_INPUT/str_reg[88][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y51         FDSE                                         r  TEXT_INPUT/str_reg[88][4]/C
                         clock pessimism             -0.504     1.403    
    SLICE_X17Y51         FDSE (Hold_fdse_C_D)         0.070     1.473    TEXT_INPUT/str_reg[88][4]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y49    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y55    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y55    FILE_INPUT/BYTE_TEXT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y54    FILE_INPUT/BYTE_TEXT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y45    count_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y47    count_start_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y47    count_start_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y48    count_start_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y48    count_start_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y48    count_start_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y48    count_start_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y49    count_start_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y49    count_start_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y49    count_start_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X36Y55    BYTE/match_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X37Y55    FILE_INPUT/BYTE_TEXT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y54    FILE_INPUT/BYTE_TEXT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    FILE_INPUT/BYTE_TEXT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X40Y56    FILE_INPUT/END_FAIL_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y54    FILE_INPUT/ID_reg[0]/C



