//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-018 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Fri Mar 18 16:11:29 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log749624da4b0.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows' not writable, using C:/Users/gsp14/AppData/Local/Temp
project load //icnas2.cc.ic.ac.uk/gsp14/Desktop/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs
# Moving session transcript to file "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): no instance of overloaded function "sqrt" matches the argument list (CRD-304)
# Warning:             argument types are: (ac_int<33, true>, ac_int<16, false>)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.71 seconds, memory usage 224144kB, peak memory usage 367408kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(244): Inlining routine 'sqrt' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 590, Real ops = 132, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 590, Real ops = 132, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 543, Real ops = 129, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 526, Real ops = 129, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 526, Real ops = 129, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 526, Real ops = 129, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 526, Real ops = 129, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 534, Real ops = 134, Vars = 178) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 778, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(69): Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(70): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(71): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(72): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(73): Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 530, Real ops = 101, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 390, Real ops = 80, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 80, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 80, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 383, Real ops = 80, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 80, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 382, Real ops = 80, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 80, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 382, Real ops = 80, Vars = 38) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v11': elapsed time 6.65 seconds, memory usage 232352kB, peak memory usage 367408kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.h' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.79 seconds, memory usage 234548kB, peak memory usage 378764kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(244): Inlining routine 'sqrt' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 132, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 132, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 130, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 130, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 130, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 130, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 539, Real ops = 127, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 127, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 127, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 522, Real ops = 127, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 522, Real ops = 127, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 532, Real ops = 134, Vars = 174) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 774, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 774, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(69): Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(70): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(71): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(72): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(73): Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 98, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 379, Real ops = 77, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 377, Real ops = 77, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 377, Real ops = 77, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 374, Real ops = 77, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 373, Real ops = 77, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 373, Real ops = 77, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 373, Real ops = 77, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 373, Real ops = 77, Vars = 37) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v12': elapsed time 6.08 seconds, memory usage 248016kB, peak memory usage 378764kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v12' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' is being fully unrolled (8 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1286, Real ops = 276, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 980, Real ops = 174, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 950, Real ops = 174, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 950, Real ops = 174, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 158, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 873, Real ops = 168, Vars = 73) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 873, Real ops = 168, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 900, Real ops = 168, Vars = 103) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 893, Real ops = 196, Vars = 86) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 175, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 175, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 175, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 175, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 883, Real ops = 175, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 883, Real ops = 175, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 892, Real ops = 195, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 889, Real ops = 195, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 889, Real ops = 195, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 888, Real ops = 195, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 881, Real ops = 220, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 881, Real ops = 220, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 881, Real ops = 220, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 881, Real ops = 220, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1408, Real ops = 243, Vars = 376) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 862, Real ops = 236, Vars = 60) (SOL-10)
# Design 'mean_vga' contains '404' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v12': elapsed time 19.34 seconds, memory usage 249316kB, peak memory usage 378764kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 5474.00, 0.00, 5474.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 5360.84, 0.00, 5360.84 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 5356.84, 0.00, 5356.84 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 5356.84, 0.00, 5356.84 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v12': elapsed time 8.52 seconds, memory usage 253780kB, peak memory usage 378764kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1333, Real ops = 405, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1323, Real ops = 404, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1314, Real ops = 404, Vars = 126) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1126, Real ops = 332, Vars = 106) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1118, Real ops = 332, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 332, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1123, Real ops = 332, Vars = 105) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1117, Real ops = 332, Vars = 101) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1116, Real ops = 332, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1130, Real ops = 332, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1121, Real ops = 332, Vars = 105) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1116, Real ops = 332, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1130, Real ops = 332, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1121, Real ops = 332, Vars = 105) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v12': elapsed time 7.33 seconds, memory usage 272628kB, peak memory usage 378764kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v12' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 343, Vars = 1118) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 343, Vars = 1111) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2099, Real ops = 369, Vars = 100) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2090, Real ops = 369, Vars = 93) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v12': elapsed time 3.85 seconds, memory usage 273072kB, peak memory usage 378764kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v12' (SOL-8)
# Warning: Reassigned operation ACC1:if#2:acc:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#67:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#70:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1281, Real ops = 402, Vars = 1278) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1272, Real ops = 402, Vars = 1271) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 103) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 96) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
# Warning: Reassigned operation ACC1:if#2:acc#67:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 102) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 95) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 91) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 98) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 91) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: //icnas2.cc.ic.ac.uk/gsp14/Desktop/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v12/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v12': elapsed time 17.41 seconds, memory usage 273092kB, peak memory usage 378764kB (SOL-9)
project save
# Saving project file '//icnas2.cc.ic.ac.uk/gsp14/Desktop/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
project save
# Saving project file '//icnas2.cc.ic.ac.uk/gsp14/Desktop/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
quit -f
