$date
	Sat Oct 22 18:44:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583901
b11010 !
1"
#583902
b11010 &
b11010 %
1$
#583903
0"
#583906
b1101 &
b1101 %
#583910
b101000 &
b101000 %
#583914
b10100 &
b10100 %
#583918
b1010 &
b1010 %
#583922
b101 &
b101 %
#583926
b10000 &
b10000 %
#583930
b1000 &
b1000 %
#583934
b100 &
b100 %
#583938
b10 &
b10 %
#583942
b1 &
1#
b1 %
#583946
b0 &
b0 %
0#
0$
#1554535
b10100 !
1"
#1554538
b10100 &
b10100 %
1$
#1554539
0"
#1554542
b1010 &
b1010 %
#1554546
b101 &
b101 %
#1554550
b10000 &
b10000 %
#1554554
b1000 &
b1000 %
#1554558
b100 &
b100 %
#1554562
b10 &
b10 %
#1554566
b1 &
1#
b1 %
#1554570
b0 &
b0 %
0#
0$
#2616803
b1111 !
1"
#2616806
b1111 &
b1111 %
1$
#2616807
0"
#2616810
b101110 &
b101110 %
#2616814
b10111 &
b10111 %
#2616818
b1000110 &
b1000110 %
#2616822
b100011 &
b100011 %
#2616826
b1101010 &
b1101010 %
#2616830
b110101 &
b110101 %
#2616834
b10100000 &
b10100000 %
#2616838
b1010000 &
b1010000 %
#2616842
b101000 &
b101000 %
#2616846
b10100 &
b10100 %
#2616850
b1010 &
b1010 %
#2616854
b101 &
b101 %
#2616858
b10000 &
b10000 %
#2616862
b1000 &
b1000 %
#2616866
b100 &
b100 %
#2616870
b10 &
b10 %
#2616874
b1 &
b1 %
1#
#2616878
b0 &
0#
b0 %
0$
#4500012
