
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010291                       # Number of seconds simulated (Second)
simTicks                                  10290865000                       # Number of ticks simulated (Tick)
finalTick                                 10290865000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    169.99                       # Real time elapsed on the host (Second)
hostTickRate                                 60539039                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16916832                       # Number of bytes of host memory used (Byte)
simInsts                                     50000004                       # Number of instructions simulated (Count)
simOps                                       50001224                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   294139                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     294147                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20581731                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51358292                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     5296                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50980972                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  29886                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1362356                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            716936                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2579                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20541547                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.481847                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.657048                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4737969     23.07%     23.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    996074      4.85%     27.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1021464      4.97%     32.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10133917     49.33%     82.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1393166      6.78%     89.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1765714      8.60%     97.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    373118      1.82%     99.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     60723      0.30%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     59402      0.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20541547                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   12866      0.64%      0.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     156      0.01%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  94233      4.67%      5.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1910440     94.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1285      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      25083052     49.20%     49.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3400      0.01%     49.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2873      0.01%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       903413      1.77%     50.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     24986917     49.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50980972                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.477001                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2017702                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.039578                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                124551007                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52730782                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50818682                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        71                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52997350                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           39                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50894864                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        867258                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     71978                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25832327                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12151544                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     24965069                       # Number of stores executed (Count)
system.cpu.numRate                           2.472817                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             492                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           40184                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000004                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001224                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.411635                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.411635                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.429339                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.429339                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77596498                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13789863                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 334251921                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       58                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 10290865000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         976642                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25040604                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        37858                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       197136                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                12467523                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12211781                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             31096                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11985868                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11966656                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998397                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   77679                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                166                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           37037                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20780                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            16257                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         3308                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1363637                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2717                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             26933                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20257698                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.468258                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.655644                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4782330     23.61%     23.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          965353      4.77%     28.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          878453      4.34%     32.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10096436     49.84%     82.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1382954      6.83%     89.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1455191      7.18%     96.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          696981      3.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20257698                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000004                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001224                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25426283                       # Number of memory references committed (Count)
system.cpu.commit.loads                        600625                       # Number of loads committed (Count)
system.cpu.commit.amos                           1464                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   12014104                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49967547                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 38244                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1252      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24568167     49.14%     49.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         3041      0.01%     49.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2481      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       602057      1.20%     50.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24824194     49.65%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001224                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        696981                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1520884                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1520884                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1520884                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1520884                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     23935966                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        23935966                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     23935966                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       23935966                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 198832502149                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 198832502149                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 198832502149                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 198832502149                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25456850                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25456850                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25456850                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25456850                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.940256                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.940256                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.940256                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.940256                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  8306.850960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  8306.850960                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  8306.850960                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  8306.850960                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        46125                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1621                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         4351                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           55                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.601011                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    29.472727                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3072579                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3072579                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20841084                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20841084                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20841084                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20841084                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3094882                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3094882                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3094882                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3094882                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  27785381087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  27785381087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  27785381087                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  27785381087                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.121574                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.121574                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.121574                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.121574                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  8977.848295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  8977.848295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  8977.848295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  8977.848295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3092833                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data         9500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total         9500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data         1900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total         1900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       565726                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          565726                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        66951                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         66951                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3766274000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3766274000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       632677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       632677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.105822                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.105822                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56254.185897                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56254.185897                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        37295                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        37295                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        29656                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        29656                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1758203500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1758203500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046874                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046874                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59286.603048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59286.603048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       955158                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         955158                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     23869015                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     23869015                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 195066228149                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 195066228149                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24824173                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24824173                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.961523                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.961523                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  8172.361874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  8172.361874                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     20803789                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     20803789                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3065226                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3065226                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  26027177587                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  26027177587                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123477                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123477                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  8491.112103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  8491.112103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2045.840721                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4607107                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3092833                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.489607                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2045.840721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1772                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          276                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          206761433                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         206761433                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   730902                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6572649                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11899842                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1307178                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  30976                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11921948                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4301                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51746302                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 19757                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        14795                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        14795                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        14795                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        14795                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         7711                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         7711                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         7711                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         7711                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    519717500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    519717500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    519717500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    519717500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        22506                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        22506                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        22506                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        22506                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.342620                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.342620                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.342620                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.342620                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 67399.494229                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 67399.494229                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 67399.494229                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 67399.494229                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         7711                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         7711                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         7711                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         7711                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    512006500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    512006500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    512006500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    512006500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.342620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.342620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.342620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.342620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 66399.494229                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 66399.494229                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 66399.494229                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 66399.494229                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         7695                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        14795                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        14795                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         7711                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         7711                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    519717500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    519717500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        22506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        22506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.342620                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.342620                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 67399.494229                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 67399.494229                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         7711                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         7711                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    512006500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    512006500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.342620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.342620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 66399.494229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 66399.494229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.966171                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        22392                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         7695                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.909942                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1530500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.966171                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.997886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.997886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        52723                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        52723                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              56447                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52384804                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    12467523                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12065115                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20441311                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   70344                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2569                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 3055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           248                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2745                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    556029                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   601                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       40                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20541547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.550379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.185446                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5827784     28.37%     28.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   335943      1.64%     30.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1626961      7.92%     37.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 10072387     49.03%     86.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   261397      1.27%     88.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   227536      1.11%     89.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   496418      2.42%     91.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   125046      0.61%     92.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1568075      7.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20541547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.605757                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.545209                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         555031                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            555031                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        555031                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           555031                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          967                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             967                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          967                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            967                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63535981                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63535981                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63535981                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63535981                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       555998                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        555998                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       555998                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       555998                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001739                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001739                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001739                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001739                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65704.220269                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65704.220269                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65704.220269                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65704.220269                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        22512                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          260                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      86.584615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          179                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           179                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          179                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          179                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          788                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          788                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     55147485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     55147485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     55147485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     55147485                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69984.118020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69984.118020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69984.118020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69984.118020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       555031                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          555031                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          967                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           967                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63535981                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63535981                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       555998                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       555998                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65704.220269                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65704.220269                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          179                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          179                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          788                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          788                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     55147485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     55147485                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69984.118020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69984.118020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           732.553807                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   732.553807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.357692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.357692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          788                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          296                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          488                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.384766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4448772                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4448772                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     30976                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     268099                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   464451                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51363588                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3357                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   976642                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25040604                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2890                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       277                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   464154                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5059                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10785                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        20518                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                31303                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50841933                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50818714                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  13034439                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  40462603                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.469118                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.322135                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          290                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          290                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          290                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          290                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           52                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           52                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           52                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      3581000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      3581000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      3581000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      3581000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          342                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          342                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          342                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          342                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.152047                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.152047                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.152047                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.152047                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 68865.384615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 68865.384615                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 68865.384615                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 68865.384615                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      3529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      3529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      3529000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      3529000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.152047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.152047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.152047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.152047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67865.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67865.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67865.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67865.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           36                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          290                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          290                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           52                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      3581000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      3581000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.152047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.152047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 68865.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 68865.384615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      3529000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      3529000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.152047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.152047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67865.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67865.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.630330                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          256                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           36                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.111111                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.630330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.976896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.976896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          736                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          736                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      205165                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  376017                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  813                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5059                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 214940                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  962                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 353588                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             600625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.420996                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.535646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 560183     93.27%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5565      0.93%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  450      0.07%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  333      0.06%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  362      0.06%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  683      0.11%     94.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  545      0.09%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  459      0.08%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  518      0.09%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  601      0.10%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8428      1.40%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1831      0.30%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                839      0.14%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4398      0.73%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1482      0.25%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1132      0.19%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6118      1.02%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1790      0.30%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                684      0.11%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                389      0.06%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                442      0.07%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                272      0.05%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                280      0.05%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                261      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                209      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                146      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 99      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                135      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 98      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                101      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1792      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               600625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    839080                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    7080                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                846160                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 24965099                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   7087                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             24972186                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25804179                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       14167                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25818346                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    556031                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     114                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                556145                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        556031                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         114                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    556145                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  30976                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1310100                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1745563                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4911                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12618523                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4831474                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51597002                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 28252                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    537                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  34184                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4359871                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           11140                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            14285262                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88552526                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 78483338                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         3                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              13202006                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1083254                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      77                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  95                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5705538                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         70925577                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103015748                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001224                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                1256251                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1256251                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data               1256251                       # number of overall hits (Count)
system.l2.overallHits::total                  1256251                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         7711                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  788                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               205752                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  214303                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         7711                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           52                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 788                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              205752                       # number of overall misses (Count)
system.l2.overallMisses::total                 214303                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    500266000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      3449500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        54337500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     13421839997                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        13979892997                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    500266000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      3449500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       54337500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    13421839997                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       13979892997                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         7711                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           52                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                788                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1462003                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1470554                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         7711                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           52                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               788                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1462003                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1470554                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.140733                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.145729                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.140733                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.145729                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 64876.929062                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 66336.538462                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 68956.218274                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 65233.096140                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    65234.238424                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 64876.929062                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 66336.538462                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 68956.218274                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 65233.096140                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   65234.238424                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               176890                       # number of writebacks (Count)
system.l2.writebacks::total                    176890                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         7709                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              788                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           205752                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              214301                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         7709                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             788                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          205752                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             214301                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    484773000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      3345500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     52761500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  13010335997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    13551215997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    484773000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      3345500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     52761500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  13010335997                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   13551215997                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999741                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.140733                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.145728                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999741                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.140733                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.145728                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 62884.031651                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64336.538462                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 66956.218274                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63233.096140                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 63234.497259                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 62884.031651                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64336.538462                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 66956.218274                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63233.096140                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 63234.497259                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         176890                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        23305                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          23305                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data        1625142                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total           1625142                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         7737                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            7737                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      1632879                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       1632879                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.004738                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.004738                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         7737                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         7737                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     87165446                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     87165446                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.004738                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.004738                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 11266.052217                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 11266.052217                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           788                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              788                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     54337500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     54337500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          788                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            788                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 68956.218274                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68956.218274                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          788                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          788                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     52761500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     52761500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66956.218274                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 66956.218274                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            1249231                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1249231                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           183117                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              183117                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  11715096997                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    11715096997                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1432348                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1432348                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.127844                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.127844                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63976.020779                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63976.020779                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       183117                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          183117                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  11348862997                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  11348862997                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.127844                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.127844                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61976.020779                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61976.020779                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           7020                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              7020                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         7711                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           52                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        22635                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           30398                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    500266000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      3449500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1706743000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2210458500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         7711                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           52                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        29655                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         37418                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.763278                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.812390                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 64876.929062                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 66336.538462                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75402.827480                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72717.234686                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         7709                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           52                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        22635                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        30396                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    484773000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      3345500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1661473000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2149591500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999741                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.763278                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.812336                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 62884.031651                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 64336.538462                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73402.827480                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70719.551915                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      3072572                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3072572                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3072572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3072572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13962.780908                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5939676                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3058283                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.942160                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    17171000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13962.780908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.852221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.852221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14289                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1746                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                11858                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   74                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  610                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.872131                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   52667052                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  52667052                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    176890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      7709.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       788.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    173297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000104504652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4524                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4524                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              411905                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             174499                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      214301                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     176890                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    214301                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   176890                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  32455                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      55.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                214301                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               176890                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   35799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   28314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   23298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   46978                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   14471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   11200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   14838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3294                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    392                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   7538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   7150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   7388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  10160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  12081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  17163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  21669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  12493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   6306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   6056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   5839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   5599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   1442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    169                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      40.195844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    253.331886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          4329     95.69%     95.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511          188      4.16%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            4      0.09%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16128-16383            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4524                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      39.087754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     31.076761                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     29.259647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17          1366     30.19%     30.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           388      8.58%     38.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           220      4.86%     43.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           231      5.11%     48.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25           115      2.54%     51.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            89      1.97%     53.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            74      1.64%     54.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            84      1.86%     56.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33            91      2.01%     58.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35            65      1.44%     60.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37            52      1.15%     61.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            58      1.28%     62.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            35      0.77%     63.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            33      0.73%     64.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            31      0.69%     64.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            16      0.35%     65.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49           118      2.61%     67.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            69      1.53%     69.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            56      1.24%     70.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            15      0.33%     70.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57            17      0.38%     71.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            18      0.40%     71.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           111      2.45%     74.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63            96      2.12%     76.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65           484     10.70%     86.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            74      1.64%     88.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69           154      3.40%     91.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71            52      1.15%     93.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            19      0.42%     93.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75            18      0.40%     93.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77             5      0.11%     94.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            13      0.29%     94.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            44      0.97%     95.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%     95.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::86-87             2      0.04%     95.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95             2      0.04%     95.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103            1      0.02%     95.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105            1      0.02%     95.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-117            1      0.02%     95.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            5      0.11%     95.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::122-123            1      0.02%     95.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            1      0.02%     95.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            3      0.07%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129           46      1.02%     96.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::130-131           16      0.35%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-133           10      0.22%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::134-135           18      0.40%     97.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-137           16      0.35%     98.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::138-139           22      0.49%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-141           15      0.33%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::142-143           20      0.44%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-145           31      0.69%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::154-155            1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4524                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2077120                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13715264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             11320960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1332761045.84016991                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1100097999.53648210                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10290782000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      26306.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       493376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         3328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        50432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     11091008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     11317312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 47943102.936439260840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 323393.611712912389                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 4900657.039034133777                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1077752744.788703441620                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1099743510.385181427002                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         7709                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           52                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          788                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       205752                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       176890                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    231196700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1638570                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     27164834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6381257206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 534384507408                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     29990.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31510.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34473.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31014.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3020998.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       493376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         3328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        50432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13168128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13715264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        50432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        50432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11320960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11320960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         7709                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           52                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       205752                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          214301                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       176890                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         176890                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     47943103                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       323394                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        4900657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1279593892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1332761046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4900657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4900657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1100098000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1100098000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1100098000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     47943103                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       323394                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4900657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1279593892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2432859045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               181846                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              176833                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        17607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         8020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         7837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        21874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        14252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        23341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        31808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        10084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         6597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        30621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        14097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3460407078                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             605910872                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6641257310                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19029.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36521.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              156207                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             158708                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        43742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   524.727722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   293.498988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   436.325519                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13306     30.42%     30.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6351     14.52%     44.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1990      4.55%     49.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1519      3.47%     52.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          860      1.97%     54.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          962      2.20%     57.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1110      2.54%     59.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          723      1.65%     61.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16921     38.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        43742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              11638144                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           11317312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1130.919898                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1099.743510                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    77978156.256000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    103633641.955200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   451590171.648000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  391090301.280001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1830083845.531144                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7241616614.231991                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1153696896.576002                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  11249689627.478403                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1093.172404                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1704525888                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    462350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8123989112                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    58510906.272000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    77735597.318400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   313311713.164799                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  273535821.888000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1830083845.531144                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7036651213.199993                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1311184436.352004                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  10901013533.726381                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1059.290306                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1954943634                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    462350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7873571366                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               31184                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        176890                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             23305                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             183117                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            183117                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           31184                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           7737                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       636534                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       636538                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  636538                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     25036224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     25036240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 25036240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             222040                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   222040    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               222040                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          1167996924                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1095021366                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         422235                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       204876                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              38206                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3249462                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            27984                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1432348                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1432348                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            788                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         37418                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       1632879                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      1632879                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1576                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9282593                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        23117                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9307426                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    290212816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       493504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               290760080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          176890                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  11320960                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3297060                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001420                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.037653                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3292379     99.86%     99.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4681      0.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3297060                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4703948845                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            788000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2278446494                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             52000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           7740441                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6269875                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3149709                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  10290865000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.010035                       # Number of seconds simulated (Second)
simTicks                                  10035449500                       # Number of ticks simulated (Tick)
finalTick                                 20326314500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    167.75                       # Real time elapsed on the host (Second)
hostTickRate                                 59825194                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16917856                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100002440                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   596138                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     596153                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20070899                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51202789                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     5120                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50851468                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  24185                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1206661                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            631846                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2436                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20070670                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.533621                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.636446                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4345554     21.65%     21.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    948283      4.72%     26.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1019640      5.08%     31.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10085890     50.25%     81.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1402819      6.99%     88.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1785245      8.89%     97.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    370504      1.85%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     56170      0.28%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     56565      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20070670                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   11974      0.59%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      40      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  85846      4.21%      4.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1939898     95.20%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1220      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24978584     49.12%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         3368      0.01%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2638      0.01%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       824243      1.62%     50.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     25041415     49.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50851468                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.533592                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2037758                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.040073                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                123835547                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52419362                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50732005                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52888006                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50786977                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        795355                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     56311                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25822925                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       12125401                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     25027570                       # Number of stores executed (Count)
system.cpu.numRate                           2.530379                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             229                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999996                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001216                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.401418                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.401418                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.491169                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.491169                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   77567173                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  13657283                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 330944600                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                 20326314500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         899867                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25092994                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        36503                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       150162                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                12393273                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12163769                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             24522                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11962721                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11947343                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998715                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   70261                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                107                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           32477                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              19864                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            12613                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         2470                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1208245                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2684                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             21221                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19820877                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.522654                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.632653                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4384785     22.12%     22.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          901870      4.55%     26.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          893922      4.51%     31.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10071645     50.81%     82.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1422228      7.18%     89.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1470907      7.42%     96.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          675520      3.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19820877                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999996                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001216                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25470177                       # Number of memory references committed (Count)
system.cpu.commit.loads                        569486                       # Number of loads committed (Count)
system.cpu.commit.amos                           1464                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   12004399                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49969118                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 36475                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1220      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24524509     49.05%     49.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2974      0.01%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2336      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       570950      1.14%     50.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24899227     49.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001216                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        675520                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1456996                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1456996                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1456996                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1456996                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     24022783                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        24022783                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24022783                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24022783                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 190120460471                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 190120460471                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 190120460471                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 190120460471                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25479779                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25479779                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25479779                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25479779                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.942818                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.942818                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.942818                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.942818                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  7914.172994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  7914.172994                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  7914.172994                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  7914.172994                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        23787                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          652                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2444                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           44                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       9.732815                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    14.818182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3083106                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3083106                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20919732                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20919732                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20919732                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20919732                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3103051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3103051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3103051                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3103051                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  26440086207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  26440086207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  26440086207                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  26440086207                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.121785                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.121785                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.121785                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.121785                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  8520.674074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  8520.674074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  8520.674074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  8520.674074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3103051                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        10000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        10000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            5                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data         2000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total         2000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            5                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       517119                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          517119                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        63416                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         63416                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3544261500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3544261500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       580535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       580535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.109237                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.109237                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55889.073735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55889.073735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        34743                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        34743                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        28673                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        28673                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1702701000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1702701000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.049391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.049391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59383.426917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59383.426917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1464                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1464                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       939877                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         939877                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     23959367                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     23959367                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 186576198971                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 186576198971                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24899244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24899244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.962253                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.962253                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  7787.192332                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  7787.192332                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     20884989                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     20884989                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3074378                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3074378                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  24737385207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  24737385207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  8046.305694                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  8046.305694                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4571633                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3105099                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.472299                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1956                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          206953035                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         206953035                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   676131                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6179015                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11922721                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1267577                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  25226                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11907399                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3350                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               51515249                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 15983                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         2731                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         2731                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         2731                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         2731                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         6398                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         6398                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         6398                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         6398                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    437254500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    437254500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    437254500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    437254500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         9129                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         9129                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         9129                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         9129                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.700843                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.700843                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.700843                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.700843                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 68342.372616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 68342.372616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 68342.372616                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 68342.372616                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         6398                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         6398                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         6398                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         6398                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    430856500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    430856500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    430856500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    430856500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.700843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.700843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.700843                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.700843                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67342.372616                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 67342.372616                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67342.372616                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 67342.372616                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         6398                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         2731                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         2731                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         6398                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         6398                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    437254500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    437254500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         9129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         9129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.700843                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.700843                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 68342.372616                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 68342.372616                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         6398                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         6398                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    430856500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    430856500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.700843                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.700843                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67342.372616                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 67342.372616                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         9243                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         6414                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.441066                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        24656                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        24656                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              26091                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52053693                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    12393273                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12037468                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20015952                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   57054                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        100                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.cacheLines                    505844                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    10                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       10                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20070670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.593708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.172275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5428071     27.04%     27.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   323127      1.61%     28.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1614614      8.04%     36.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 10082736     50.24%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   236661      1.18%     88.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   234373      1.17%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   471983      2.35%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   126353      0.63%     92.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1552752      7.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20070670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.617475                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.593491                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         505835                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            505835                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        505835                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           505835                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            9                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               9                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            9                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              9                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       689500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       689500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       689500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       689500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       505844                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        505844                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       505844                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       505844                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 76611.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 76611.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 76611.111111                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 76611.111111                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            9                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       685000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       685000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       505835                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          505835                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       689500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       689500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       505844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       505844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 76611.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 76611.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            9                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76111.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76111.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           791.626308                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1061663                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                797                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1332.074028                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   791.626308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.386536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.386536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          797                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          788                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.389160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4046761                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4046761                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     25226                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     239376                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   372802                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51207909                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2720                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   899867                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25092994                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2763                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       208                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   372630                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4993                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9635                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        14864                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                24499                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50750600                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50732005                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  12940222                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  40441617                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.527640                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.319973                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           17                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           17                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           17                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           17                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           13                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           13                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           13                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       896500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       896500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       896500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       896500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           30                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           30                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           30                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           30                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.433333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.433333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.433333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.433333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 68961.538462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 68961.538462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 68961.538462                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 68961.538462                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           13                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           13                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       883500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       883500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       883500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       883500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.433333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.433333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.433333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.433333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           13                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           17                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           17                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           13                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           13                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       896500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       896500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           30                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           30                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.433333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.433333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 68961.538462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 68961.538462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           13                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           13                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       883500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       883500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.433333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.433333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67961.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67961.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          116                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           29                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           73                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           73                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      198330                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  330381                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  716                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4993                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 192296                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  906                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 369019                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             569486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.949360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.542171                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 531666     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5772      1.01%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  370      0.06%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  294      0.05%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  304      0.05%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  479      0.08%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  465      0.08%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  370      0.06%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  471      0.08%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  556      0.10%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               8377      1.47%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1665      0.29%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                836      0.15%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4271      0.75%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1327      0.23%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                963      0.17%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5807      1.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1678      0.29%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                602      0.11%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                303      0.05%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                399      0.07%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                238      0.04%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                276      0.05%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                250      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                223      0.04%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                158      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 59      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 53      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 79      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 61      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1114      0.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               569486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    779902                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    5899                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                785801                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                 25027569                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   2319                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses             25029888                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25807471                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        8218                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25815689                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    505844                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      10                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                505854                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        505844                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          10                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    505854                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  25226                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1241070                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1584655                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4339                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12617105                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4598275                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51392856                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 31234                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    487                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  36449                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4132220                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           11760                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            14078243                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88389671                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 78344254                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              13134834                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   943395                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  64                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5564186                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         70354818                       # The number of ROB reads (Count)
system.cpu.rob.writes                       102670493                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999996                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001216                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                1240694                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1240694                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data               1240694                       # number of overall hits (Count)
system.l2.overallHits::total                  1240694                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         6398                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    9                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               186076                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  192496                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         6398                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           13                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   9                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              186076                       # number of overall misses (Count)
system.l2.overallMisses::total                 192496                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    421139000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       863000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst          676000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     12017047497                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12439725497                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    421139000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       863000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         676000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    12017047497                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12439725497                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         6398                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           13                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1426770                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1433190                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         6398                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           13                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1426770                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1433190                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.130418                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.134313                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.130418                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.134313                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 65823.538606                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 66384.615385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 75111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64581.394145                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    64623.293455                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 65823.538606                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 66384.615385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 75111.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64581.394145                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   64623.293455                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               173602                       # number of writebacks (Count)
system.l2.writebacks::total                    173602                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         6398                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           186076                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              192496                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         6398                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           13                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          186076                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             192496                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    408343000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       837000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst       658000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  11644895497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    12054733497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    408343000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       837000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       658000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  11644895497                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   12054733497                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.130418                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.134313                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.130418                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.134313                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63823.538606                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64384.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62581.394145                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62623.293455                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63823.538606                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64384.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62581.394145                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62623.293455                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         173602                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        22332                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          22332                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data        1668760                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total           1668760                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         7521                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            7521                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      1676281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       1676281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.004487                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.004487                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         7521                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         7521                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     85953959                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     85953959                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.004487                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.004487                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 11428.527988                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 11428.527988                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst             9                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                9                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       676000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       676000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            9                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              9                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 75111.111111                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 75111.111111                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       658000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       658000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73111.111111                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73111.111111                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data            1233653                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1233653                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           164444                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              164444                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  10364941497                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    10364941497                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1398097                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1398097                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.117620                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.117620                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63030.219996                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63030.219996                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       164444                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          164444                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  10036053497                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  10036053497                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.117620                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.117620                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61030.219996                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61030.219996                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           7041                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              7041                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         6398                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        21632                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           28043                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    421139000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       863000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1652106000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2074108000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         6398                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        28673                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         35084                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.754438                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.799310                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 65823.538606                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 66384.615385                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76373.243343                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 73961.701672                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         6398                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        21632                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        28043                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    408343000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       837000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1608842000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2018022000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.754438                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.799310                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63823.538606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 64384.615385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74373.243343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71961.701672                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      3083113                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3083113                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3083113                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3083113                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14279.083145                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      6006856                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3097402                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.939321                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14279.083145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.871526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.871526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14346                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 2201                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                11331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   57                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  583                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  174                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.875610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   52802441                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  52802441                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    173602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      6398.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    152812.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000052434456                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4268                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4268                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              366294                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             171441                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      192496                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     173602                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    192496                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   173602                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  33264                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                192496                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               173602                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   31511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   25052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   20735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   40876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   12973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   10132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   12975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   7314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   7575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   9577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   9443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  10428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  11747                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  14505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  22434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  12336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   6530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   5872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   5386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   5159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   1136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.278351                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     72.284318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           2366     55.44%     55.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31           906     21.23%     76.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           129      3.02%     79.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63           152      3.56%     83.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           140      3.28%     86.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95           151      3.54%     90.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111           49      1.15%     91.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            9      0.21%     91.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           11      0.26%     91.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159          114      2.67%     94.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            2      0.05%     94.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            4      0.09%     94.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            6      0.14%     94.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223           13      0.30%     94.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            9      0.21%     95.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255           13      0.30%     95.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271           15      0.35%     95.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287           27      0.63%     96.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303           82      1.92%     98.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319           24      0.56%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            5      0.12%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            9      0.21%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            8      0.19%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            9      0.21%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      0.02%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            4      0.09%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            3      0.07%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.02%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            3      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::528-543            1      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-591            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::592-607            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      40.677366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     32.119255                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     30.224156                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17          1259     29.50%     29.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           356      8.34%     37.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           200      4.69%     42.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           219      5.13%     47.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25           114      2.67%     50.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            75      1.76%     52.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            76      1.78%     53.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            57      1.34%     55.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33            65      1.52%     56.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35            53      1.24%     57.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37            23      0.54%     58.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            37      0.87%     59.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            29      0.68%     60.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            42      0.98%     61.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            25      0.59%     61.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            21      0.49%     62.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49           120      2.81%     64.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            56      1.31%     66.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            51      1.19%     67.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            22      0.52%     67.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57             7      0.16%     68.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            13      0.30%     68.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           118      2.76%     71.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63            95      2.23%     73.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65           489     11.46%     84.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            92      2.16%     87.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69           156      3.66%     90.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71            36      0.84%     91.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            34      0.80%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75            11      0.26%     92.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77            20      0.47%     93.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            14      0.33%     93.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            62      1.45%     94.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83             1      0.02%     94.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103            1      0.02%     94.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111            1      0.02%     94.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-113            1      0.02%     94.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            1      0.02%     94.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            2      0.05%     94.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129           73      1.71%     96.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::130-131            6      0.14%     96.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::132-133           16      0.37%     97.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::134-135           21      0.49%     97.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-137           23      0.54%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::138-139           13      0.30%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-141           23      0.54%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::142-143           22      0.52%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-145           17      0.40%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2128896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12319744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             11110528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1227622539.47867513                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1107128086.29050446                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10035267500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27411.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       409472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      9779968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     11111104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 40802556.975649170578                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 82906.102013666648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 57396.532163307682                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 974542096.993263721466                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1107185482.822667837143                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         6398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           13                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       186076                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       173602                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    197812080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       400142                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       369828                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   5654932044                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 531807361838                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     30917.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30780.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     41092.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30390.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3063371.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       409472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     11908864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12319744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     11110528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     11110528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         6398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       186076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          192496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       173602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         173602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     40802557                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        82906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          57397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1186679680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1227622539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        57397                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         57397                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1107128086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1107128086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1107128086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     40802557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        82906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         57397                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1186679680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2334750626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               159232                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              173611                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        17362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        26129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        11163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         6978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        20988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        13762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        21520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        23577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        31024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         7709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        10069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         6199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        30565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        14164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3068227950                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             530561024                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5853514094                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19268.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36760.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              135837                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             156200                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        40827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   521.809979                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   290.268307                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   436.838376                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        12619     30.91%     30.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5892     14.43%     45.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1827      4.47%     49.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1404      3.44%     53.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          801      1.96%     55.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          843      2.06%     57.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1078      2.64%     59.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          675      1.65%     61.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15688     38.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        40827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10190848                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           11111104                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1015.484957                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1107.185483                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    73443490.848000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    97675350.225600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   400575961.497600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  383374108.992001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1785751761.460748                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6993161308.123194                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1177864761.561603                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  10911846742.708784                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1087.330143                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1744260226                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    451150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7840039274                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    53820303.264000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    71607305.616000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   269204275.200000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  269142140.064000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1785751761.460748                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 6844949840.433592                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1291744759.334404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  10586220385.372795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1054.882533                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1928037466                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    451150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7656262034                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               28052                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        173602                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             22332                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             164444                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            164444                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           28052                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           7521                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       588447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       588447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  588447                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     23430272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     23430272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 23430272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             200017                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   200017    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               200017                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          1124097214                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          982972018                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         395952                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       199962                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              35093                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3256715                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            26357                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1398097                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1398096                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         35084                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       1676281                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      1676281                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9309160                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           39                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        19194                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9328411                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    288632448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       409472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               289043328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          173602                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  11110528                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3299680                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001220                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.034913                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3295653     99.88%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4027      0.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3299680                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4716544752                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2264912993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             13499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           6416962                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6284646                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3158570                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4025                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  10035449500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
