Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 17 11:01:46 2022
| Host         : Eliana-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top2_0_timing_summary_routed.rpt -pb au_top2_0_timing_summary_routed.pb -rpx au_top2_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top2_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: slowClock/M_ctr_q_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.307        0.000                      0                   61        0.087        0.000                      0                   61        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.307        0.000                      0                   61        0.087        0.000                      0                   61        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.474%)  route 0.541ns (20.526%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  slowClock/M_ctr_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    slowClock/M_ctr_q_reg[24]_i_1_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.794 r  slowClock/M_ctr_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    slowClock/M_ctr_q_reg[28]_i_1_n_7
    SLICE_X56Y55         FDRE                                         r  slowClock/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y55         FDRE                                         r  slowClock/M_ctr_q_reg[28]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.372%)  route 0.541ns (20.628%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.781 r  slowClock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.781    slowClock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[25]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.309%)  route 0.541ns (20.691%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.773 r  slowClock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.773    slowClock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[27]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.690%)  route 0.541ns (21.310%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.697 r  slowClock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.697    slowClock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[26]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.521%)  route 0.541ns (21.479%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  slowClock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    slowClock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.677 r  slowClock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.677    slowClock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y54         FDRE                                         r  slowClock/M_ctr_q_reg[24]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.410%)  route 0.541ns (21.590%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.664 r  slowClock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.664    slowClock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[21]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.341%)  route 0.541ns (21.659%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.656 r  slowClock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.656    slowClock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[23]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.661%)  route 0.541ns (22.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.580 r  slowClock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.580    slowClock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[22]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.475%)  route 0.541ns (22.525%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  slowClock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    slowClock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.560 r  slowClock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.560    slowClock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.847    slowClock/clk
    SLICE_X56Y53         FDRE                                         r  slowClock/M_ctr_q_reg[20]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.109    15.100    slowClock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.353%)  route 0.541ns (22.647%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.572     5.156    slowClock/clk
    SLICE_X56Y48         FDRE                                         r  slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  slowClock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.215    slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.872 r  slowClock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    slowClock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.989 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.990    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  slowClock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    slowClock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.547 r  slowClock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.547    slowClock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X56Y52         FDRE                                         r  slowClock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.848    slowClock/clk
    SLICE_X56Y52         FDRE                                         r  slowClock/M_ctr_q_reg[17]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.109    15.101    slowClock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.001 r  slowClock/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    slowClock/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.014 r  slowClock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    slowClock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.303%)  route 0.215ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X54Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.215     1.889    slowClock/Q[0]
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    slowClock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.303%)  route 0.215ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X54Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.215     1.889    slowClock/Q[0]
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.303%)  route 0.215ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X54Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.215     1.889    slowClock/Q[0]
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    slowClock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.303%)  route 0.215ns (56.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.511    reset_cond/CLK
    SLICE_X54Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.164     1.675 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.215     1.889    slowClock/Q[0]
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    slowClock/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.037 r  slowClock/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    slowClock/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.039 r  slowClock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    slowClock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y50         FDRE                                         r  slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.988 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.041 r  slowClock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    slowClock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X56Y51         FDRE                                         r  slowClock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y51         FDRE                                         r  slowClock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.513    slowClock/clk
    SLICE_X56Y49         FDRE                                         r  slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.791    slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.947 r  slowClock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    slowClock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.988 r  slowClock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    slowClock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.054 r  slowClock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.054    slowClock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X56Y51         FDRE                                         r  slowClock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.025    slowClock/clk
    SLICE_X56Y51         FDRE                                         r  slowClock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    slowClock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y48   slowClock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y50   slowClock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y50   slowClock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y51   slowClock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y51   slowClock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   slowClock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y50   slowClock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y50   slowClock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y48   slowClock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y50   slowClock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y50   slowClock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   slowClock/M_ctr_q_reg[14]/C



