eagle_s20
13 4172 3662 30550 8867210 0 0
0.177 0.175 TOP_L2_SWITCH eagle_s20 BG256 Detail 12 11
clock: phy0_ref_clk
13 21008 588 4
Setup check
23 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
23 5.401000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
25 5.401000 23.336000 17.935000 16 21
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
91 5.436000 23.336000 17.900000 17 19
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
153 5.589000 23.336000 17.747000 17 21
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
219 5.435000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
221 5.435000 23.336000 17.901000 16 21
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
287 5.436000 23.336000 17.900000 17 19
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u11320.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
349 5.463000 23.336000 17.873000 17 19
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.d[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u11317.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u11318.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u11319.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
411 5.962000 1881 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
413 5.962000 23.336000 17.374000 16 21
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
479 5.962000 23.336000 17.374000 16 21
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
545 5.962000 23.336000 17.374000 16 21
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[6] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b3.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5.e[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[2] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_2|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_1.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_3.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c5 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci



Hold check
611 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8
613 0.466000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8
615 0.466000 3.343000 3.809000 1 1
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.mi[0]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
641 0.466000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
643 0.466000 3.343000 3.809000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[0]


Endpoint: _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1
669 0.480000 1 1
Timing path: PHY_RX_INTERFACE[0]$phy_rx/reg4_b3|PHY_RX_INTERFACE[0]$phy_rx/reg4_b5.clk->_al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1
PHY_RX_INTERFACE[0]$phy_rx/reg4_b3|PHY_RX_INTERFACE[0]$phy_rx/reg4_b5.clk
_al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1
671 0.480000 3.450000 3.930000 1 1
PHY_RX_INTERFACE[0]$phy_rx/seq_reg[3] _al_u3440|PHY_RX_INTERFACE[0]$phy_rx/reg4_b1.mi[0]



Recovery check
697 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
699 16.869000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
701 16.869000 23.202000 6.333000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
727 18.166000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
729 18.166000 23.202000 5.036000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
755 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
757 0.917000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
759 0.917000 3.626000 4.543000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
785 2.097000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u4386.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
787 2.097000 3.626000 5.723000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy1_ref_clk
813 20766 590 4
Setup check
823 3
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
823 6.197000 1911 3
Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
825 6.197000 23.336000 17.139000 17 22
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6] _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2] _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
893 6.197000 23.336000 17.139000 17 22
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6] _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2] _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13
961 6.249000 23.336000 17.087000 17 22
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11] _al_u3069|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9] _al_u3197|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[6] _al_u3290|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4] _al_u3292|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[2] _al_u3294|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b1.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b2.c[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1029 6.664000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1031 6.664000 23.336000 16.672000 17 21
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1097 6.761000 23.336000 16.575000 17 21
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1163 7.041000 23.336000 16.295000 16 21
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1229 7.014000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1231 7.014000 23.336000 16.322000 17 21
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1297 7.111000 23.336000 16.225000 17 21
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
1363 7.223000 23.336000 16.113000 17 19
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.c[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u11329.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u11330.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u11331.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u11332.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci



Hold check
1425 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11
1427 0.347000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11
1429 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.mi[0]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3
1455 0.347000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b5.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b5.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3
1457 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b3.mi[1]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6
1483 0.359000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b2.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b2.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6
1485 0.359000 3.450000 3.809000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.mi[1]



Recovery check
1511 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1513 17.794000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1515 17.794000 23.202000 5.408000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1541 18.345000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1543 18.345000 23.202000 4.857000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
1569 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1571 0.768000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1573 0.768000 3.626000 4.394000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1599 1.231000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1601 1.231000 3.626000 4.857000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy2_ref_clk
1627 20174 590 4
Setup check
1637 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1637 4.549000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1639 4.549000 23.336000 18.787000 17 19
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1701 4.844000 23.336000 18.492000 17 19
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1763 4.883000 23.336000 18.453000 17 19
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.a[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1825 4.642000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1827 4.642000 23.443000 18.801000 17 21
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1893 4.655000 23.443000 18.788000 16 21
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1959 4.832000 23.443000 18.611000 17 19
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u11341.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u11342.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u11343.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u11344.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
2021 6.274000 1911 3
Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
2023 6.274000 23.336000 17.062000 17 22
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3] _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2] _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
2091 6.274000 23.336000 17.062000 17 22
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3] _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2] _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13
2159 6.274000 23.336000 17.062000 17 22
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11] _al_u3075|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9] _al_u3206|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7] _al_u3208|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4] _al_u3306|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[3] _al_u3516|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[2] _al_u3308|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci



Hold check
2227 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2229 0.230000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2231 0.230000 3.817000 4.047000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2257 0.432000 22 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b9.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b9.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2259 0.432000 3.576000 4.008000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[9] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b5|_al_u3978.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b5|_al_u3978.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2285 0.514000 3.576000 4.090000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[5] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2311 0.565000 3.576000 4.141000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4
2337 0.446000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4
2339 0.446000 3.386000 3.832000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.sr



Recovery check
2365 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2367 17.351000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2369 17.351000 23.121000 5.770000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2395 18.053000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2397 18.053000 23.202000 5.149000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2423 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2425 1.021000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2427 1.021000 3.626000 4.647000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2453 1.508000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2455 1.508000 3.707000 5.215000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy3_ref_clk
2481 23714 594 4
Setup check
2491 3
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2491 6.727000 1911 3
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2493 6.727000 24.042000 17.315000 17 22
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2561 6.727000 24.042000 17.315000 17 22
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2629 6.727000 24.042000 17.315000 17 22
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.b[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9] _al_u3214|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7] _al_u3216|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b6.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[5] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4] _al_u3320|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c1 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2697 6.773000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2699 6.773000 24.042000 17.269000 15 20
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2763 7.094000 24.042000 16.948000 16 19
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2825 7.196000 24.042000 16.846000 16 18
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2885 6.789000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2887 6.789000 24.042000 17.253000 15 20
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2951 6.806000 24.042000 17.236000 16 19
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u11355.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
3013 7.082000 24.042000 16.960000 16 20
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u11353.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u11354.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci



Hold check
3077 3
Endpoint: _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10
3079 0.347000 1 1
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b10|_al_u4823.clk->_al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b10|_al_u4823.clk
_al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10
3081 0.347000 4.130000 4.477000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[10] _al_u3081|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10.mi[0]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1
3107 0.359000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b7.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b7.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1
3109 0.359000 4.130000 4.489000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.mi[0]


Endpoint: _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1
3135 0.466000 1 1
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1|_al_u4827.clk->_al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b1|_al_u4827.clk
_al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1
3137 0.466000 4.023000 4.489000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[1] _al_u3322|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.mi[0]



Recovery check
3163 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3165 18.130000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3167 18.130000 23.827000 5.697000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3193 18.563000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3195 18.563000 23.908000 5.345000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
3221 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3223 0.542000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3225 0.542000 4.306000 4.848000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3251 0.800000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3253 0.800000 4.387000 5.187000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: raw_clock
3279 0 0 0

clock: pll_impl/pll_inst.clkc[0]
3290 269902 23706 4
Setup check
3300 3
Endpoint: mac_switch/MAC_cam/cam_inst/reg383_b27
3300 0.491000 1170 3
Timing path: mac_switch/reg5_b13|mac_switch/reg5_b33.clk->mac_switch/MAC_cam/cam_inst/reg383_b27
mac_switch/reg5_b13|mac_switch/reg5_b33.clk
mac_switch/MAC_cam/cam_inst/reg383_b27
3302 0.491000 12.306000 11.815000 7 7
mac_switch/table_compare_data_reg[33] mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1]
_al_u6436_o mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0]
mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv _al_u6438|_al_u9118.c[1]
_al_u6438_o _al_u6443.a[1]
_al_u6443_o _al_u6444.a[1]
_al_u6444_o _al_u6460|_al_u6423.c[1]
_al_u6460_o mac_switch/MAC_cam/cam_inst/reg383_b27.d[1]

Timing path: mac_switch/reg5_b13|mac_switch/reg5_b33.clk->mac_switch/MAC_cam/cam_inst/reg383_b27
mac_switch/reg5_b13|mac_switch/reg5_b33.clk
mac_switch/MAC_cam/cam_inst/reg383_b27
3340 0.491000 12.306000 11.815000 7 7
mac_switch/table_compare_data_reg[33] mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1]
_al_u6436_o mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0]
mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv _al_u6438|_al_u9118.c[1]
_al_u6438_o _al_u6443.a[1]
_al_u6443_o _al_u6444.a[0]
_al_u6444_o _al_u6460|_al_u6423.c[1]
_al_u6460_o mac_switch/MAC_cam/cam_inst/reg383_b27.d[1]

Timing path: mac_switch/reg5_b13|mac_switch/reg5_b33.clk->mac_switch/MAC_cam/cam_inst/reg383_b27
mac_switch/reg5_b13|mac_switch/reg5_b33.clk
mac_switch/MAC_cam/cam_inst/reg383_b27
3378 0.491000 12.306000 11.815000 7 7
mac_switch/table_compare_data_reg[33] mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.c[1]
_al_u6436_o mac_switch/MAC_cam/cam_inst/reg331_b5|mac_switch/MAC_cam/cam_inst/reg331_b4.a[0]
mac_switch/MAC_cam/cam_inst/mux389_b27/B1_1_lutinv _al_u6438|_al_u9118.c[1]
_al_u6438_o _al_u6443.a[1]
_al_u6443_o _al_u6444.a[1]
_al_u6444_o _al_u6460|_al_u6423.c[1]
_al_u6460_o mac_switch/MAC_cam/cam_inst/reg383_b27.d[0]


Endpoint: reg0_b11
3416 0.558000 1288 3
Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b11
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b11
3418 0.558000 12.134000 11.576000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.a[0]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1]
sel0_b11/B8 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1]
_al_u5733_o _al_u5520|_al_u5735.b[0]
_al_u5735_o reg0_b11.a[1]

Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b11
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b11
3458 0.558000 12.134000 11.576000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.a[0]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1]
sel0_b11/B8 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1]
_al_u5733_o _al_u5520|_al_u5735.b[0]
_al_u5735_o reg0_b11.a[0]

Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b11
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b11
3498 0.633000 12.134000 11.501000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.b[1]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv PHY_RX_INTERFACE[2]$phy_rx/reg2_b4|PHY_RX_INTERFACE[2]$phy_rx/reg2_b3.c[1]
sel0_b11/B8 PHY_TX_INTERFACE[2]$phy_tx/reg1_b4|PHY_TX_INTERFACE[2]$phy_tx/reg1_b3.e[1]
_al_u5733_o _al_u5520|_al_u5735.b[0]
_al_u5735_o reg0_b11.a[1]


Endpoint: reg0_b9
3538 0.620000 2162 3
Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b9
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b9
3540 0.620000 12.134000 11.514000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.a[0]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1]
sel0_b9/B8 _al_u5511|_al_u5508.c[1]
_al_u5511_o _al_u5512.a[1]
_al_u5512_o reg0_b9.a[1]

Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b9
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b9
3580 0.620000 12.134000 11.514000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.a[0]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1]
sel0_b9/B8 _al_u5511|_al_u5508.c[1]
_al_u5511_o _al_u5512.a[0]
_al_u5512_o reg0_b9.a[1]

Timing path: _al_u10536|soc/cpu/reg2_b23.clk->reg0_b9
_al_u10536|soc/cpu/reg2_b23.clk
reg0_b9
3620 0.620000 12.134000 11.514000 8 8
iomem_addr[23] _al_u4562|soc/cpu/reg2_b22.a[1]
_al_u4562_o _al_u4566.a[0]
_al_u4566_o _al_u5476|_al_u5489.a[0]
_al_u5489_o _al_u5509|PHY_RX_INTERFACE[0]$phy_rx/reg2_b5.b[1]
n33_lutinv _al_u5510|PHY_RX_INTERFACE[2]$phy_rx/reg2_b10.b[1]
sel0_b9/B8 _al_u5511|_al_u5508.c[1]
_al_u5511_o _al_u5512.a[1]
_al_u5512_o reg0_b9.a[0]



Hold check
3660 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3662 0.175000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3664 0.175000 2.403000 2.578000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3690 0.238000 15 3
Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b1.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b2|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b1.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3692 0.238000 2.162000 2.400000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2]

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b9.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3718 0.383000 2.162000 2.545000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10]

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b5.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg6_b5.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3744 0.383000 2.162000 2.545000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6]


Endpoint: mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4
3770 0.266000 1 1
Timing path: mac_switch/MAC_cam/cam_inst/reg336_b2|mac_switch/MAC_cam/cam_inst/reg336_b3.clk->mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4
mac_switch/MAC_cam/cam_inst/reg336_b2|mac_switch/MAC_cam/cam_inst/reg336_b3.clk
mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4
3772 0.266000 2.117000 2.383000 1 1
mac_switch/MAC_cam/cam_inst/row[28]$slice[1]$srl_mem[3] mac_switch/MAC_cam/cam_inst/reg336_b5|mac_switch/MAC_cam/cam_inst/reg336_b4.mi[0]



Recovery check
3798 3
Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3800 2.363000 6 3
Timing path: reg2_b2|reg2_b1.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
reg2_b2|reg2_b1.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3802 2.363000 12.172000 9.809000 3 3
reset_cnt[2] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta

Timing path: reg2_b5_al_u11391.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
reg2_b5_al_u11391.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3832 2.453000 12.172000 9.719000 3 3
reset_cnt[5] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta

Timing path: reg2_b4|reg2_b3.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
reg2_b4|reg2_b3.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3862 2.525000 12.172000 9.647000 3 3
reset_cnt[3] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.rsta


Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
3892 2.651000 6 3
Timing path: reg2_b2|reg2_b1.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
reg2_b2|reg2_b1.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
3894 2.651000 12.172000 9.521000 3 3
reset_cnt[2] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta

Timing path: reg2_b5_al_u11391.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
reg2_b5_al_u11391.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
3924 2.741000 12.172000 9.431000 3 3
reset_cnt[5] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta

Timing path: reg2_b4|reg2_b3.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
reg2_b4|reg2_b3.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090
3954 2.813000 12.172000 9.359000 3 3
reset_cnt[3] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_090.rsta


Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
3984 3.222000 6 3
Timing path: reg2_b2|reg2_b1.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
reg2_b2|reg2_b1.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
3986 3.222000 12.172000 8.950000 3 3
reset_cnt[2] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.b[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta

Timing path: reg2_b5_al_u11391.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
reg2_b5_al_u11391.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
4016 3.312000 12.172000 8.860000 3 3
reset_cnt[5] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.c[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta

Timing path: reg2_b4|reg2_b3.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
reg2_b4|reg2_b3.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099
4046 3.384000 12.172000 8.788000 3 3
reset_cnt[3] _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.a[1]
_al_u3224_o _al_u3224|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0]
rst_n_placeOpt_1 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_099.rsta



Removal check
4076 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4078 0.208000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_12.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_12.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4080 0.208000 2.212000 2.420000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_12 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4106 0.208000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4108 0.208000 2.212000 2.420000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4134 0.354000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_5.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4136 0.354000 2.212000 2.566000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: pll_impl/pll_inst.clkc[1]
4162 8511498 4366 2
Setup check
4172 3
Endpoint: _al_u10931|soc/cpu/reg0_b22
4172 0.177000 1439 3
Timing path: iomem_ready_reg.clk->_al_u10931|soc/cpu/reg0_b22
iomem_ready_reg.clk
_al_u10931|soc/cpu/reg0_b22
4174 0.177000 12.225000 12.048000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10932.b[0]
_al_u10932_o _al_u10931|soc/cpu/reg0_b22.b[0]

Timing path: iomem_ready_reg.clk->_al_u10931|soc/cpu/reg0_b22
iomem_ready_reg.clk
_al_u10931|soc/cpu/reg0_b22
4216 0.177000 12.225000 12.048000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[0]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10932.b[0]
_al_u10932_o _al_u10931|soc/cpu/reg0_b22.b[0]

Timing path: iomem_ready_reg.clk->_al_u10931|soc/cpu/reg0_b22
iomem_ready_reg.clk
_al_u10931|soc/cpu/reg0_b22
4258 0.177000 12.225000 12.048000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[0]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10932.b[0]
_al_u10932_o _al_u10931|soc/cpu/reg0_b22.b[0]


Endpoint: soc/cpu/reg0_b13
4300 0.285000 1355 3
Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b13
iomem_ready_reg.clk
soc/cpu/reg0_b13
4302 0.285000 12.225000 11.940000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10943|_al_u11003.b[1]
_al_u10943_o _al_u11085|_al_u11081.a[1]
_al_u11085_o soc/cpu/reg0_b13.a[1]

Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b13
iomem_ready_reg.clk
soc/cpu/reg0_b13
4344 0.285000 12.225000 11.940000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[0]
_al_u10889_o _al_u10943|_al_u11003.b[1]
_al_u10943_o _al_u11085|_al_u11081.a[1]
_al_u11085_o soc/cpu/reg0_b13.a[1]

Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b13
iomem_ready_reg.clk
soc/cpu/reg0_b13
4386 0.285000 12.225000 11.940000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10943|_al_u11003.b[1]
_al_u10943_o _al_u11085|_al_u11081.a[1]
_al_u11085_o soc/cpu/reg0_b13.a[0]


Endpoint: soc/cpu/reg0_b21
4428 0.299000 2037 3
Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b21
iomem_ready_reg.clk
soc/cpu/reg0_b21
4430 0.299000 12.225000 11.926000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10893|_al_u10892.c[1]
_al_u10893_o soc/cpu/reg0_b21.a[1]

Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b21
iomem_ready_reg.clk
soc/cpu/reg0_b21
4472 0.299000 12.225000 11.926000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[0]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10893|_al_u10892.c[1]
_al_u10893_o soc/cpu/reg0_b21.a[1]

Timing path: iomem_ready_reg.clk->soc/cpu/reg0_b21
iomem_ready_reg.clk
soc/cpu/reg0_b21
4514 0.299000 12.225000 11.926000 9 9
iomem_ready _al_u10009|_al_u5427.e[0]
_al_u5427_o _al_u10090|_al_u5429.d[0]
soc/cpu/n47_lutinv _al_u11025|_al_u10062.a[0]
_al_u10062_o _al_u10521|_al_u10064.a[0]
_al_u10064_o _al_u10299.a[1]
_al_u10299_o _al_u10889.b[1]
_al_u10889_o _al_u10890.a[0]
_al_u10890_o _al_u10893|_al_u10892.c[1]
_al_u10893_o soc/cpu/reg0_b21.a[0]



Hold check
4556 3
Endpoint: soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
4558 0.357000 118 3
Timing path: soc/cpu/reg2_b12|soc/cpu/reg2_b2.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
soc/cpu/reg2_b12|soc/cpu/reg2_b2.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
4560 0.357000 2.253000 2.610000 1 1
iomem_addr[2] soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[1]

Timing path: soc/cpu/reg2_b13|soc/cpu/reg2_b8.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
soc/cpu/reg2_b13|soc/cpu/reg2_b8.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
4586 0.459000 2.253000 2.712000 1 1
iomem_addr[8] soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[7]

Timing path: soc/cpu/reg2_b10|soc/cpu/reg2_b9.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
soc/cpu/reg2_b10|soc/cpu/reg2_b9.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_030
4612 0.467000 2.253000 2.720000 1 1
iomem_addr[10] soc/memory/sram9k_impl/inst_4096x32_sub_000000_030.addra[9]


Endpoint: soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
4638 0.406000 118 3
Timing path: soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
4640 0.406000 2.253000 2.659000 1 1
iomem_addr[11] soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[10]

Timing path: soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
4666 0.427000 2.253000 2.680000 1 1
iomem_addr[6] soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[5]

Timing path: soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_008
4692 0.450000 2.253000 2.703000 1 1
iomem_addr[5] soc/memory/sram9k_impl/inst_4096x32_sub_000000_008.addra[4]


Endpoint: soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
4718 0.437000 118 3
Timing path: soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
soc/cpu/reg2_b15|soc/cpu/reg2_b6.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
4720 0.437000 2.253000 2.690000 1 1
iomem_addr[6] soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[5]

Timing path: soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
soc/cpu/reg2_b11|soc/cpu/reg2_b4.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
4746 0.561000 2.253000 2.814000 1 1
iomem_addr[11] soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[10]

Timing path: soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk->soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
soc/cpu/reg2_b17|soc/cpu/reg2_b5.clk
soc/memory/sram9k_impl/inst_4096x32_sub_000000_016
4772 0.564000 2.253000 2.817000 1 1
iomem_addr[5] soc/memory/sram9k_impl/inst_4096x32_sub_000000_016.addra[4]




Set input delay: , and 2ns min. 
4798 37 29 1
Hold check
4807 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
4809 1.630000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
4811 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229
4838 3.694000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229
4840 3.694000 3.654000 7.348000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o PHY_RX_INTERFACE[0]$phy_rx/add0/ucin_al_u11229.ce


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13
4871 3.823000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13
4873 3.823000 3.654000 7.477000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u5516|PHY_RX_INTERFACE[0]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[0]$phy_rx/mux12_b0_sel_is_4_o PHY_RX_INTERFACE[0]$phy_rx/reg3_b12|PHY_RX_INTERFACE[0]$phy_rx/reg3_b13.ce




Set input delay: , and 2ns min. 
4904 37 29 1
Hold check
4913 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
4915 1.630000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
4917 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4944 2.785000 2 2
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4946 2.785000 3.654000 6.439000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1]

Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
4975 3.655000 3.654000 7.309000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u3462|PHY_RX_INTERFACE[1]$phy_rx/reg3_b0.d[1]
frame_fifo_rx_EOD_in[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
5006 3.060000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
5008 3.060000 3.654000 6.714000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0]




Set input delay: , and 2ns min. 
5037 37 29 1
Hold check
5046 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
5048 1.630000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
5050 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
5077 3.354000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
5079 3.354000 3.654000 7.008000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.c[0]


Endpoint: _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0
5108 3.554000 1 1
Timing path: PHY_CRS_DV[2]->_al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0
PHY_CRS_DV[2]
_al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0
5110 3.554000 3.654000 7.208000 2 3
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.e[0]
PHY_RX_INTERFACE[2]$phy_rx/mux12_b0_sel_is_4_o _al_u3260|PHY_RX_INTERFACE[2]$phy_rx/reg3_b0.ce




Set input delay: , and 2ns min. 
5141 37 29 1
Hold check
5150 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
5152 0.924000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
5154 0.924000 4.255000 5.179000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0
5181 4.464000 1 1
Timing path: PHY_CRS_DV[3]->_al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0
PHY_CRS_DV[3]
_al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0
5183 4.464000 4.360000 8.824000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.ce


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259
5214 4.561000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259
5216 4.561000 4.360000 8.921000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u5532|PHY_RX_INTERFACE[3]$phy_rx/reg3_b0.d[0]
PHY_RX_INTERFACE[3]$phy_rx/mux12_b0_sel_is_4_o PHY_RX_INTERFACE[3]$phy_rx/add0/ucin_al_u11259.ce





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (96.006MHz)          9.925ns     100.756MHz        0.491ns      4082        0.000ns
	  pll_impl/pll_inst.clkc[1] (48.001MHz)         20.656ns      48.412MHz        0.316ns       826        0.000ns
	  phy3_ref_clk (50.000MHz)                      13.273ns      75.341MHz        0.488ns       175        0.000ns
	  phy2_ref_clk (50.000MHz)                      15.451ns      64.721MHz        0.399ns       152        0.000ns
	  phy0_ref_clk (50.000MHz)                      14.599ns      68.498MHz        0.399ns       150        0.000ns
	  phy1_ref_clk (50.000MHz)                      13.803ns      72.448MHz        0.399ns       149        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

