

================================================================
== Vitis HLS Report for 'decay_eligibility_traces'
================================================================
* Date:           Mon Dec  8 20:49:13 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |        Type       |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46   |decay_eligibility_traces_Pipeline_DECAY_PRE   |       11|       11|  0.110 us|  0.110 us|    0|    0|  loop pipeline stp|
        |grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66  |decay_eligibility_traces_Pipeline_DECAY_POST  |       11|       11|  0.110 us|  0.110 us|    0|    0|  loop pipeline stp|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     248|    344|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     252|    360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66  |decay_eligibility_traces_Pipeline_DECAY_POST  |        0|   0|  124|  172|    0|
    |grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46   |decay_eligibility_traces_Pipeline_DECAY_PRE   |        0|   0|  124|  172|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   0|  248|  344|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  2|   0|    2|          0|
    |grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66_ap_start_reg  |  1|   0|    1|          0|
    |grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46_ap_start_reg   |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  4|   0|    4|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  decay_eligibility_traces|  return value|
|p_ZL15pre_eligibility_0_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_0_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_0|         array|
|p_ZL15pre_eligibility_1_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_1_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_1|         array|
|p_ZL15pre_eligibility_2_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_2_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_2|         array|
|p_ZL15pre_eligibility_3_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_3_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_3|         array|
|p_ZL15pre_eligibility_4_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_4_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_4|         array|
|p_ZL15pre_eligibility_5_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_5_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_5|         array|
|p_ZL15pre_eligibility_6_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_6_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_6|         array|
|p_ZL15pre_eligibility_7_address0   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_ce0        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_q0         |   in|    8|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_address1   |  out|    3|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_ce1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_we1        |  out|    1|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL15pre_eligibility_7_d1         |  out|    8|   ap_memory|   p_ZL15pre_eligibility_7|         array|
|p_ZL16post_eligibility_0_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_0_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_0|         array|
|p_ZL16post_eligibility_1_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_1_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_1|         array|
|p_ZL16post_eligibility_2_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_2_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_2|         array|
|p_ZL16post_eligibility_3_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_3_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_3|         array|
|p_ZL16post_eligibility_4_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_4_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_4|         array|
|p_ZL16post_eligibility_5_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_5_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_5|         array|
|p_ZL16post_eligibility_6_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_6_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_6|         array|
|p_ZL16post_eligibility_7_address0  |  out|    3|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_ce0       |  out|    1|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_q0        |   in|    8|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_address1  |  out|    3|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_ce1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_we1       |  out|    1|   ap_memory|  p_ZL16post_eligibility_7|         array|
|p_ZL16post_eligibility_7_d1        |  out|    8|   ap_memory|  p_ZL16post_eligibility_7|         array|
+-----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decay_eligibility_traces_Pipeline_DECAY_PRE, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7"   --->   Operation 3 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decay_eligibility_traces_Pipeline_DECAY_POST, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7"   --->   Operation 4 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decay_eligibility_traces_Pipeline_DECAY_PRE, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decay_eligibility_traces_Pipeline_DECAY_POST, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln285 = ret" [src/snn_top_hls.cpp:285]   --->   Operation 23 'ret' 'ret_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_ZL15pre_eligibility_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL15pre_eligibility_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL16post_eligibility_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
specmemcore_ln0 (specmemcore) [ 000]
call_ln0        (call       ) [ 000]
call_ln0        (call       ) [ 000]
ret_ln285       (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_ZL15pre_eligibility_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZL15pre_eligibility_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL15pre_eligibility_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL15pre_eligibility_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL15pre_eligibility_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL15pre_eligibility_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL15pre_eligibility_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL15pre_eligibility_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL15pre_eligibility_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL16post_eligibility_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL16post_eligibility_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL16post_eligibility_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL16post_eligibility_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL16post_eligibility_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL16post_eligibility_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL16post_eligibility_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL16post_eligibility_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL16post_eligibility_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decay_eligibility_traces_Pipeline_DECAY_PRE"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decay_eligibility_traces_Pipeline_DECAY_POST"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="0" index="3" bw="8" slack="0"/>
<pin id="51" dir="0" index="4" bw="8" slack="0"/>
<pin id="52" dir="0" index="5" bw="8" slack="0"/>
<pin id="53" dir="0" index="6" bw="8" slack="0"/>
<pin id="54" dir="0" index="7" bw="8" slack="0"/>
<pin id="55" dir="0" index="8" bw="8" slack="0"/>
<pin id="56" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="0" index="3" bw="8" slack="0"/>
<pin id="71" dir="0" index="4" bw="8" slack="0"/>
<pin id="72" dir="0" index="5" bw="8" slack="0"/>
<pin id="73" dir="0" index="6" bw="8" slack="0"/>
<pin id="74" dir="0" index="7" bw="8" slack="0"/>
<pin id="75" dir="0" index="8" bw="8" slack="0"/>
<pin id="76" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="46" pin=5"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="46" pin=7"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="46" pin=8"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="66" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZL15pre_eligibility_0 | {1 2 }
	Port: p_ZL15pre_eligibility_1 | {1 2 }
	Port: p_ZL15pre_eligibility_2 | {1 2 }
	Port: p_ZL15pre_eligibility_3 | {1 2 }
	Port: p_ZL15pre_eligibility_4 | {1 2 }
	Port: p_ZL15pre_eligibility_5 | {1 2 }
	Port: p_ZL15pre_eligibility_6 | {1 2 }
	Port: p_ZL15pre_eligibility_7 | {1 2 }
	Port: p_ZL16post_eligibility_0 | {1 2 }
	Port: p_ZL16post_eligibility_1 | {1 2 }
	Port: p_ZL16post_eligibility_2 | {1 2 }
	Port: p_ZL16post_eligibility_3 | {1 2 }
	Port: p_ZL16post_eligibility_4 | {1 2 }
	Port: p_ZL16post_eligibility_5 | {1 2 }
	Port: p_ZL16post_eligibility_6 | {1 2 }
	Port: p_ZL16post_eligibility_7 | {1 2 }
 - Input state : 
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_0 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_1 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_2 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_3 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_4 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_5 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_6 | {1 2 }
	Port: decay_eligibility_traces : p_ZL15pre_eligibility_7 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_0 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_1 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_2 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_3 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_4 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_5 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_6 | {1 2 }
	Port: decay_eligibility_traces : p_ZL16post_eligibility_7 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   |  grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46 |  12.704 |    96   |   206   |
|          | grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66 |  12.704 |    96   |   206   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |  25.408 |   192   |   412   |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |   192  |   412  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   192  |   412  |
+-----------+--------+--------+--------+
