

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-b32b0f488042627854bdd7ff62dfc6aac88efa35_modified_2.2] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
PREETANSH creating schedulers 4 
self exe links to: /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23
self exe links to: /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23
10.2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe dabb5f65737297dce297386abd428de8  /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23
Extracting PTX file and ptxas options    1: TSP_GPU23.1.sm_35.ptx -arch=sm_35
links to: /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23
Running md5sum using "md5sum /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23 "
self exe links to: /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/TSP_GPU23
Extracting specific PTX file named TSP_GPU23.1.sm_35.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6TwoOptiPfS_Pi : hostFun 0x0x401f30, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing TSP_GPU23.1.sm_35.ptx
GPGPU-Sim PTX: allocating global region for "precalc_xorwow_matrix" from 0x100 to 0x6500 (global memory space)
GPGPU-Sim PTX: allocating global region for "precalc_xorwow_offset_matrix" from 0x6500 to 0xc900 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM1" from 0xc900 to 0xd200 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM2" from 0xd200 to 0xdb00 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM1SubSeq" from 0xdb00 to 0xe2e0 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM2SubSeq" from 0xe300 to 0xeae0 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM1Seq" from 0xeb00 to 0xf400 (global memory space)
GPGPU-Sim PTX: allocating global region for "mrg32k3aM2Seq" from 0xf400 to 0xfd00 (global memory space)
GPGPU-Sim PTX: allocating constant region for "__cr_lgamma_table" from 0xfd00 to 0xfd48 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "climbs_d" from 0xfd48 to 0xfd4c (global memory space)
GPGPU-Sim PTX: allocating global region for "best_d" from 0xfd4c to 0xfd50 (global memory space)
GPGPU-Sim PTX: allocating global region for "lock_d" from 0xfd50 to 0xfd54 (global memory space)
GPGPU-Sim PTX: allocating global region for "soln_d" from 0xfd58 to 0xfd60 (global memory space)
GPGPU-Sim PTX: allocating shared region for "buf_s" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4Initv'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_ZZ6TwoOptiPfS_PiE4px_s" from 0x0 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ6TwoOptiPfS_PiE4py_s" from 0x200 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ6TwoOptiPfS_PiE4bf_s" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6TwoOptiPfS_Pi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file TSP_GPU23.1.sm_35.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing 'precalc_xorwow_matrix' ...  wrote 25600 bytes
GPGPU-Sim PTX:     initializing 'precalc_xorwow_offset_matrix' ...  wrote 25600 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM1' ...  wrote 2304 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM2' ...  wrote 2304 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM1SubSeq' ...  wrote 2016 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM2SubSeq' ...  wrote 2016 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM1Seq' ...  wrote 2304 bytes
GPGPU-Sim PTX:     initializing 'mrg32k3aM2Seq' ...  wrote 2304 bytes
GPGPU-Sim PTX: finished loading globals (64448 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from TSP_GPU23.1.sm_35.ptx
GPGPU-Sim PTX: Binary info : gmem=64468, cmem=72
GPGPU-Sim PTX: Kernel '_Z6TwoOptiPfS_Pi' : regs=32, lmem=0, smem=1536, cmem=356
GPGPU-Sim PTX: Kernel '_Z4Initv' : regs=10, lmem=0, smem=0, cmem=320
GPGPU-Sim PTX: __cudaRegisterFunction _Z4Initv : hostFun 0x0x402040, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63a9e0; deviceAddress = precalc_xorwow_matrix; deviceName = precalc_xorwow_matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 25600 bytes
GPGPU-Sim PTX registering global precalc_xorwow_matrix hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6345e0; deviceAddress = precalc_xorwow_offset_matrix; deviceName = precalc_xorwow_offset_matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 25600 bytes
GPGPU-Sim PTX registering global precalc_xorwow_offset_matrix hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x633ce0; deviceAddress = mrg32k3aM1; deviceName = mrg32k3aM1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2304 bytes
GPGPU-Sim PTX registering global mrg32k3aM1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6333e0; deviceAddress = mrg32k3aM2; deviceName = mrg32k3aM2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2304 bytes
GPGPU-Sim PTX registering global mrg32k3aM2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x632c00; deviceAddress = mrg32k3aM1SubSeq; deviceName = mrg32k3aM1SubSeq
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2016 bytes
GPGPU-Sim PTX registering global mrg32k3aM1SubSeq hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x632420; deviceAddress = mrg32k3aM2SubSeq; deviceName = mrg32k3aM2SubSeq
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2016 bytes
GPGPU-Sim PTX registering global mrg32k3aM2SubSeq hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x631b20; deviceAddress = mrg32k3aM1Seq; deviceName = mrg32k3aM1Seq
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2304 bytes
GPGPU-Sim PTX registering global mrg32k3aM1Seq hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x631220; deviceAddress = mrg32k3aM2Seq; deviceName = mrg32k3aM2Seq
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2304 bytes
GPGPU-Sim PTX registering global mrg32k3aM2Seq hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6311c0; deviceAddress = __cr_lgamma_table; deviceName = __cr_lgamma_table
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 72 bytes
GPGPU-Sim PTX registering constant __cr_lgamma_table (72 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6311b8; deviceAddress = climbs_d; deviceName = climbs_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global climbs_d hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6311b4; deviceAddress = best_d; deviceName = best_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global best_d hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6311b0; deviceAddress = lock_d; deviceName = lock_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global lock_d hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6311a8; deviceAddress = soln_d; deviceName = soln_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global soln_d hostVar to name mapping
2-opt TSP CUDA GPU code v2.3
Copyright (c) 2014-2020, Texas State University. All rights reserved.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
configuration: 107 cities, 9 restarts, /afs/andrew.cmu.edu/usr21/gautamj/private/tsp/pr107.tsp input
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402040 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4Initv'...
GPGPU-Sim PTX: Finding dominators for '_Z4Initv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4Initv'...
GPGPU-Sim PTX: Finding postdominators for '_Z4Initv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4Initv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4Initv'...
GPGPU-Sim PTX: reconvergence points for _Z4Initv...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4Initv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4Initv'.
GPGPU-Sim PTX: pushing kernel '_Z4Initv' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4Initv'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z4Initv 
kernel_launch_uid = 1 
gpu_sim_cycle = 5211
gpu_sim_insn = 8
gpu_ipc =       0.0015
gpu_tot_sim_cycle = 5211
gpu_tot_sim_insn = 8
gpu_tot_ipc =       0.0015
gpu_tot_issued_cta = 1
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 3.1250% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0008
partiton_level_parallism_total  =       0.0008
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0335 GB/Sec
L2_BW_total  =       0.0335 GB/Sec
gpu_total_sim_rate=8

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4
	L1D_total_cache_misses = 4
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8, 
gpgpu_n_tot_thrd_icount = 256
gpgpu_n_tot_w_icount = 8
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 4
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:820	W0_Scoreboard:12	W1:8	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160 {40:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13359 n_nop=13359 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13359i bk1: 0a 13359i bk2: 0a 13359i bk3: 0a 13359i bk4: 0a 13359i bk5: 0a 13359i bk6: 0a 13359i bk7: 0a 13359i bk8: 0a 13359i bk9: 0a 13359i bk10: 0a 13359i bk11: 0a 13359i bk12: 0a 13359i bk13: 0a 13359i bk14: 0a 13359i bk15: 0a 13359i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13359 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13359 
n_nop = 13359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4
L2_total_cache_misses = 4
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4
icnt_total_pkts_simt_to_mem=4
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4
Req_Network_cycles = 5211
Req_Network_injected_packets_per_cycle =       0.0008 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 4
Reply_Network_cycles = 5211
Reply_Network_injected_packets_per_cycle =        0.0008
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 8 (inst/sec)
gpgpu_simulation_rate = 5211 (cycle/sec)
gpgpu_silicon_slowdown = 261945x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfd00b580..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfd00b5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfd00b5d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfd00b5e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6TwoOptiPfS_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z6TwoOptiPfS_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d8 (TSP_GPU23.1.sm_35.ptx:88) @%p3 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (TSP_GPU23.1.sm_35.ptx:129) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (TSP_GPU23.1.sm_35.ptx:106) @%p4 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (TSP_GPU23.1.sm_35.ptx:108) mov.u32 %r444, %tid.x;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x168 (TSP_GPU23.1.sm_35.ptx:110) @%p5 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (TSP_GPU23.1.sm_35.ptx:129) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d0 (TSP_GPU23.1.sm_35.ptx:126) @%p6 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (TSP_GPU23.1.sm_35.ptx:129) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (TSP_GPU23.1.sm_35.ptx:131) @%p7 bra BB1_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (TSP_GPU23.1.sm_35.ptx:445) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x210 (TSP_GPU23.1.sm_35.ptx:137) @%p8 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (TSP_GPU23.1.sm_35.ptx:429) cvta.to.global.u64 %rd122, %rd22;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x260 (TSP_GPU23.1.sm_35.ptx:148) @%p9 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (TSP_GPU23.1.sm_35.ptx:297) setp.lt.u32%p12, %r185, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x270 (TSP_GPU23.1.sm_35.ptx:151) @%p10 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560 (TSP_GPU23.1.sm_35.ptx:259) shr.u32 %r215, %r457, 2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x278 (TSP_GPU23.1.sm_35.ptx:152) bra.uni BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (TSP_GPU23.1.sm_35.ptx:171) setp.eq.s32%p11, %r184, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2a8 (TSP_GPU23.1.sm_35.ptx:160) bra.uni BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560 (TSP_GPU23.1.sm_35.ptx:259) shr.u32 %r215, %r457, 2;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d8 (TSP_GPU23.1.sm_35.ptx:168) bra.uni BB1_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (TSP_GPU23.1.sm_35.ptx:297) setp.lt.u32%p12, %r185, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2e8 (TSP_GPU23.1.sm_35.ptx:172) @%p11 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (TSP_GPU23.1.sm_35.ptx:221) shr.u32 %r204, %r12, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2f0 (TSP_GPU23.1.sm_35.ptx:173) bra.uni BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (TSP_GPU23.1.sm_35.ptx:181) add.s32 %r192, %r11, 123456789;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x308 (TSP_GPU23.1.sm_35.ptx:178) bra.uni BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (TSP_GPU23.1.sm_35.ptx:221) shr.u32 %r204, %r12, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x688 (TSP_GPU23.1.sm_35.ptx:298) @%p12 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (TSP_GPU23.1.sm_35.ptx:429) cvta.to.global.u64 %rd122, %rd22;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa70 (TSP_GPU23.1.sm_35.ptx:426) @%p13 bra BB1_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (TSP_GPU23.1.sm_35.ptx:429) cvta.to.global.u64 %rd122, %rd22;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb00 (TSP_GPU23.1.sm_35.ptx:450) @%p3 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe0 (TSP_GPU23.1.sm_35.ptx:482) add.s32 %r272, %r162, -2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xbd8 (TSP_GPU23.1.sm_35.ptx:479) @%p15 bra BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe0 (TSP_GPU23.1.sm_35.ptx:482) add.s32 %r272, %r162, -2;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc20 (TSP_GPU23.1.sm_35.ptx:490) @!%p1 bra BB1_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (TSP_GPU23.1.sm_35.ptx:874) mov.u32 %r137, %tid.x;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc28 (TSP_GPU23.1.sm_35.ptx:491) bra.uni BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc30 (TSP_GPU23.1.sm_35.ptx:494) add.s32 %r442, %r162, -2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc80 (TSP_GPU23.1.sm_35.ptx:504) @%p16 bra BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (TSP_GPU23.1.sm_35.ptx:532) add.s32 %r481, %r162, -1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xd60 (TSP_GPU23.1.sm_35.ptx:535) @%p17 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (TSP_GPU23.1.sm_35.ptx:858) add.s32 %r439, %r162, -2;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xdc8 (TSP_GPU23.1.sm_35.ptx:551) @%p18 bra BB1_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (TSP_GPU23.1.sm_35.ptx:592) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xdf0 (TSP_GPU23.1.sm_35.ptx:558) @%p19 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (TSP_GPU23.1.sm_35.ptx:587) add.s32 %r485, %r519, %r485;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xed0 (TSP_GPU23.1.sm_35.ptx:589) @%p20 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (TSP_GPU23.1.sm_35.ptx:592) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xef8 (TSP_GPU23.1.sm_35.ptx:596) @%p21 bra BB1_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (TSP_GPU23.1.sm_35.ptx:850) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xf20 (TSP_GPU23.1.sm_35.ptx:602) @%p22 bra BB1_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c0 (TSP_GPU23.1.sm_35.ptx:736) setp.lt.u32%p28, %r80, 4;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xf28 (TSP_GPU23.1.sm_35.ptx:603) bra.uni BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (TSP_GPU23.1.sm_35.ptx:620) setp.eq.s32%p23, %r85, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf88 (TSP_GPU23.1.sm_35.ptx:617) bra.uni BB1_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c0 (TSP_GPU23.1.sm_35.ptx:736) setp.lt.u32%p28, %r80, 4;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf98 (TSP_GPU23.1.sm_35.ptx:621) @%p23 bra BB1_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (TSP_GPU23.1.sm_35.ptx:698) sub.s32 %r333, %r490, %r307;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfa0 (TSP_GPU23.1.sm_35.ptx:622) bra.uni BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (TSP_GPU23.1.sm_35.ptx:629) setp.eq.s32%p24, %r85, 2;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xfb0 (TSP_GPU23.1.sm_35.ptx:626) bra.uni BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (TSP_GPU23.1.sm_35.ptx:698) sub.s32 %r333, %r490, %r307;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xfc0 (TSP_GPU23.1.sm_35.ptx:630) @%p24 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (TSP_GPU23.1.sm_35.ptx:665) sub.s32 %r318, %r486, %r307;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xfc8 (TSP_GPU23.1.sm_35.ptx:631) bra.uni BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff0 (TSP_GPU23.1.sm_35.ptx:640) ld.shared.f32 %f211, [_ZZ6TwoOptiPfS_PiE4px_s+508];
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xfe8 (TSP_GPU23.1.sm_35.ptx:637) bra.uni BB1_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (TSP_GPU23.1.sm_35.ptx:665) sub.s32 %r318, %r486, %r307;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x12c8 (TSP_GPU23.1.sm_35.ptx:737) @%p28 bra BB1_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (TSP_GPU23.1.sm_35.ptx:850) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1628 (TSP_GPU23.1.sm_35.ptx:847) @%p40 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (TSP_GPU23.1.sm_35.ptx:850) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1658 (TSP_GPU23.1.sm_35.ptx:855) @%p41 bra BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (TSP_GPU23.1.sm_35.ptx:858) add.s32 %r439, %r162, -2;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1678 (TSP_GPU23.1.sm_35.ptx:861) @%p42 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1690 (TSP_GPU23.1.sm_35.ptx:867) add.s32 %r440, %r162, -2;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x16b0 (TSP_GPU23.1.sm_35.ptx:871) @%p43 bra BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (TSP_GPU23.1.sm_35.ptx:874) mov.u32 %r137, %tid.x;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x16f0 (TSP_GPU23.1.sm_35.ptx:881) @!%p2 bra BB1_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1710 (TSP_GPU23.1.sm_35.ptx:889) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x16f8 (TSP_GPU23.1.sm_35.ptx:882) bra.uni BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (TSP_GPU23.1.sm_35.ptx:885) mov.u64 %rd190, climbs_d;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1760 (TSP_GPU23.1.sm_35.ptx:901) @%p44 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (TSP_GPU23.1.sm_35.ptx:913) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x17c0 (TSP_GPU23.1.sm_35.ptx:916) @%p45 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (TSP_GPU23.1.sm_35.ptx:918) ld.shared.u32 %r402, [buf_s];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x17d8 (TSP_GPU23.1.sm_35.ptx:920) @%p46 bra BB1_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f0 (TSP_GPU23.1.sm_35.ptx:926) bar.sync 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1808 (TSP_GPU23.1.sm_35.ptx:929) @%p47 bra BB1_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (TSP_GPU23.1.sm_35.ptx:936) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1868 (TSP_GPU23.1.sm_35.ptx:944) @%p48 bra BB1_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (TSP_GPU23.1.sm_35.ptx:983) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1878 (TSP_GPU23.1.sm_35.ptx:948) @%p49 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1948 (TSP_GPU23.1.sm_35.ptx:977) add.s32 %r515, %r515, %r519;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1960 (TSP_GPU23.1.sm_35.ptx:980) @%p50 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (TSP_GPU23.1.sm_35.ptx:983) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1978 (TSP_GPU23.1.sm_35.ptx:985) @%p51 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (TSP_GPU23.1.sm_35.ptx:987) cvta.to.global.u64 %rd18, %rd22;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x19a0 (TSP_GPU23.1.sm_35.ptx:991) @%p52 bra BB1_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (TSP_GPU23.1.sm_35.ptx:1017) mov.u32 %r415, %tid.x;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1a48 (TSP_GPU23.1.sm_35.ptx:1014) @%p53 bra BB1_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (TSP_GPU23.1.sm_35.ptx:1017) mov.u32 %r415, %tid.x;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1aa8 (TSP_GPU23.1.sm_35.ptx:1030) @%p54 bra BB1_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad0 (TSP_GPU23.1.sm_35.ptx:1038) bar.sync 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1ad8 (TSP_GPU23.1.sm_35.ptx:1039) @%p54 bra BB1_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (TSP_GPU23.1.sm_35.ptx:1044) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1b00 (TSP_GPU23.1.sm_35.ptx:1047) @%p56 bra BB1_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (TSP_GPU23.1.sm_35.ptx:1049) setp.ne.s32%p57, %r415, 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1b10 (TSP_GPU23.1.sm_35.ptx:1050) @%p57 bra BB1_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (TSP_GPU23.1.sm_35.ptx:1078) ret;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1b38 (TSP_GPU23.1.sm_35.ptx:1056) @%p58 bra BB1_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (TSP_GPU23.1.sm_35.ptx:1078) ret;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1b58 (TSP_GPU23.1.sm_35.ptx:1062) @%p59 bra BB1_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (TSP_GPU23.1.sm_35.ptx:1064) ld.volatile.global.u32 %r434, [best_d];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1b70 (TSP_GPU23.1.sm_35.ptx:1066) @%p60 bra BB1_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (TSP_GPU23.1.sm_35.ptx:1073) mov.u32 %r435, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6TwoOptiPfS_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6TwoOptiPfS_Pi'.
GPGPU-Sim PTX: pushing kernel '_Z6TwoOptiPfS_Pi' to stream 0, gridDim= (9,1,1) blockDim = (105,1,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6TwoOptiPfS_Pi'
Destroy streams for kernel 2: size 0
kernel_name = _Z6TwoOptiPfS_Pi 
kernel_launch_uid = 2 
gpu_sim_cycle = 5348154
gpu_sim_insn = 183765470
gpu_ipc =      34.3605
gpu_tot_sim_cycle = 5353365
gpu_tot_sim_insn = 183765478
gpu_tot_ipc =      34.3271
gpu_tot_issued_cta = 10
gpu_occupancy = 12.4992% 
gpu_tot_occupancy = 12.4992% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0107
partiton_level_parallism_total  =       0.0107
partiton_level_parallism_util =       1.0823
partiton_level_parallism_util_total  =       1.0823
L2_BW  =       0.4677 GB/Sec
L2_BW_total  =       0.4673 GB/Sec
gpu_total_sim_rate=172065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 29734, Miss = 4699, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30767, Miss = 4588, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 31080, Miss = 4696, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 31085, Miss = 4987, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 29224, Miss = 4393, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 30127, Miss = 4379, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32018, Miss = 4711, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 29913, Miss = 4683, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 30810, Miss = 4390, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 274762
	L1D_total_cache_misses = 41530
	L1D_total_cache_miss_rate = 0.1511
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19405
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2977
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29983

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8, 
gpgpu_n_tot_thrd_icount = 254632704
gpgpu_n_tot_w_icount = 7957272
gpgpu_n_stall_shd_mem = 182510
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27292
gpgpu_n_mem_write_global = 29983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1679936
gpgpu_n_store_insn = 162145
gpgpu_n_shmem_insn = 18301177
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3780
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 182510
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:80791708	W0_Scoreboard:93937848	W1:52524	W2:523916	W3:12640	W4:36735	W5:1229	W6:444540	W7:49383	W8:130397	W9:295787	W10:333268	W11:966	W12:947	W13:9049	W14:332987	W15:656	W16:105522	W17:648	W18:332861	W19:622	W20:9018	W21:862	W22:332965	W23:34655	W24:120679	W25:480	W26:340832	W27:381	W28:568	W29:896	W30:332476	W31:394	W32:4118389
single_issue_nums: WS0:3435275	WS1:2407520	WS2:1504669	WS3:609808	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 210056 {8:26257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1199320 {40:29983,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 41400 {40:1035,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1050280 {40:26257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 239864 {8:29983,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 41400 {40:1035,}
maxmflatency = 306 
max_icnt2mem_latency = 109 
maxmrqlatency = 6 
max_icnt2sh_latency = 6 
averagemflatency = 186 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:80 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57173 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1035 	0 	0 	56007 	172 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	57232 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 82/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         3         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 82
min_bank_accesses = 0!
chip skew: 9/5 = 1.80
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     141468     88681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     263659    144235    174839    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     252448    137303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     166420    164110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     141741    138374    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      84912     98030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      50352    142896    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      80587    251296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     141384    261037    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     136975    163153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     171320    102049    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     104062     51478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        306       306       285         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        306       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726563 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.04e-06
n_activity=214 dram_eff=0.1308
bk0: 3a 13726552i bk1: 4a 13726551i bk2: 0a 13726570i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726504 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726563 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726563 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.748e-06
n_activity=240 dram_eff=0.1
bk0: 2a 13726552i bk1: 3a 13726551i bk2: 1a 13726550i bk3: 0a 13726571i bk4: 0a 13726571i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726573i bk14: 0a 13726573i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 24 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 13726488 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726563 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726565 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.457e-06
n_activity=178 dram_eff=0.1124
bk0: 2a 13726552i bk1: 3a 13726551i bk2: 0a 13726570i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000001 
total_CMD = 13726572 
util_bw = 20 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726512 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726565 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726564 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.748e-06
n_activity=196 dram_eff=0.1224
bk0: 3a 13726552i bk1: 3a 13726551i bk2: 0a 13726570i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 24 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726508 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726564 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726562 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.331e-06
n_activity=232 dram_eff=0.1379
bk0: 4a 13726552i bk1: 4a 13726551i bk2: 0a 13726570i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726500 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726562 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726561 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.623e-06
n_activity=232 dram_eff=0.1552
bk0: 5a 13726549i bk1: 4a 13726551i bk2: 0a 13726570i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000003 
total_CMD = 13726572 
util_bw = 36 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726496 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726561 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.16562e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726562 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.331e-06
n_activity=214 dram_eff=0.1495
bk0: 5a 13726552i bk1: 3a 13726548i bk2: 0a 13726570i bk3: 0a 13726571i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726573i bk15: 0a 13726573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726500 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726562 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.16562e-06
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726564 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.748e-06
n_activity=196 dram_eff=0.1224
bk0: 4a 13726552i bk1: 2a 13726552i bk2: 0a 13726571i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 24 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726508 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726564 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726565 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.457e-06
n_activity=178 dram_eff=0.1124
bk0: 3a 13726552i bk1: 2a 13726552i bk2: 0a 13726572i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000001 
total_CMD = 13726572 
util_bw = 20 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726512 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726565 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726564 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.748e-06
n_activity=196 dram_eff=0.1224
bk0: 3a 13726552i bk1: 3a 13726552i bk2: 0a 13726571i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 24 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726508 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726564 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726563 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.04e-06
n_activity=214 dram_eff=0.1308
bk0: 3a 13726553i bk1: 4a 13726552i bk2: 0a 13726571i bk3: 0a 13726571i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000002 
total_CMD = 13726572 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726504 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726563 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=13726572 n_nop=13726561 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.623e-06
n_activity=250 dram_eff=0.144
bk0: 4a 13726552i bk1: 5a 13726552i bk2: 0a 13726572i bk3: 0a 13726572i bk4: 0a 13726572i bk5: 0a 13726572i bk6: 0a 13726572i bk7: 0a 13726572i bk8: 0a 13726572i bk9: 0a 13726572i bk10: 0a 13726572i bk11: 0a 13726572i bk12: 0a 13726572i bk13: 0a 13726572i bk14: 0a 13726572i bk15: 0a 13726572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000003 
total_CMD = 13726572 
util_bw = 36 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 13726496 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13726572 
n_nop = 13726561 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000001 
Either_Row_CoL_Bus_Util = 0.000001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2258, Miss = 22, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1891, Miss = 21, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3855, Miss = 25, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2309, Miss = 17, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2696, Miss = 20, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2198, Miss = 17, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2665, Miss = 23, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2628, Miss = 21, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3029, Miss = 29, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2957, Miss = 27, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2267, Miss = 27, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2094, Miss = 23, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1343, Miss = 23, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2290, Miss = 22, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1721, Miss = 21, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2686, Miss = 20, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2266, Miss = 17, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2790, Miss = 20, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2195, Miss = 17, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2615, Miss = 23, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2746, Miss = 21, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2180, Miss = 25, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2223, Miss = 23, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1373, Miss = 23, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57275
L2_total_cache_misses = 527
L2_total_cache_miss_rate = 0.0092
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 82
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 29983
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57275
icnt_total_pkts_simt_to_mem=57275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57275
Req_Network_cycles = 5353365
Req_Network_injected_packets_per_cycle =       0.0107 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0326
Req_Bank_Level_Parallism =       1.0823
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 57275
Reply_Network_cycles = 5353365
Reply_Network_injected_packets_per_cycle =        0.0107
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0032
Reply_Bank_Level_Parallism =       1.0815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 48 sec (1068 sec)
gpgpu_simulation_rate = 172065 (inst/sec)
gpgpu_simulation_rate = 5012 (cycle/sec)
gpgpu_silicon_slowdown = 272346x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: cudaMemcpyFromSymbol: symbol = 0x6311b8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6311b8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6311b8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes from symbol climbs_d+0 @0xfd48 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: cudaMemcpyFromSymbol: symbol = 0x6311b4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6311b4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6311b4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes from symbol best_d+0 @0xfd4c ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: cudaMemcpyFromSymbol: symbol = 0x6311a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6311a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6311a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 8 bytes from symbol soln_d+0 @0xfd58 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
runtime = 1067.9385 s, 0.000 Gmoves/s
best found tour length = 45749
8375.0 4700.0
8175.0 4900.0
8375.0 4900.0
8775.0 5400.0
8775.0 5600.0
8575.0 5600.0
8375.0 5450.0
8175.0 5650.0
8375.0 5650.0
8775.0 6200.0
8775.0 6400.0
8575.0 6400.0
8375.0 6200.0
8375.0 6400.0
8175.0 6400.0
8375.0 7000.0
8775.0 7000.0
8775.0 7200.0
8575.0 7200.0
8375.0 7200.0
8175.0 7200.0
8375.0 7800.0
8775.0 7800.0
8775.0 8000.0
8575.0 8000.0
8375.0 8000.0
8175.0 8000.0
8375.0 8700.0
8175.0 8900.0
8375.0 8900.0
8575.0 8900.0
8775.0 8700.0
8775.0 8900.0
8775.0 9600.0
8775.0 9800.0
8575.0 9800.0
8375.0 9800.0
8375.0 9600.0
8175.0 9800.0
8375.0 10500.0
8375.0 10700.0
8175.0 10700.0
8375.0 11300.0
8175.0 11500.0
8375.0 11500.0
8575.0 11500.0
8775.0 11500.0
8775.0 11300.0
8575.0 10650.0
8775.0 10650.0
8775.0 10450.0
15825.0 10700.0
16025.0 10700.0
16025.0 11300.0
15825.0 11500.0
16025.0 11500.0
16225.0 11500.0
16425.0 11300.0
16425.0 10650.0
16425.0 10450.0
16225.0 10650.0
16025.0 10500.0
15825.0 9800.0
16025.0 9800.0
16025.0 9600.0
16225.0 9800.0
16425.0 9800.0
16425.0 9600.0
16425.0 8900.0
16425.0 8700.0
16225.0 8900.0
16025.0 8900.0
15825.0 8900.0
16025.0 8700.0
15825.0 8000.0
16025.0 7800.0
16025.0 8000.0
16225.0 8000.0
16425.0 8000.0
16425.0 7800.0
16425.0 7200.0
16425.0 7000.0
16225.0 7200.0
16025.0 7200.0
15825.0 7200.0
16025.0 7000.0
15825.0 6400.0
16025.0 6200.0
16025.0 6400.0
16225.0 6400.0
16425.0 6400.0
16425.0 6200.0
16425.0 5600.0
16225.0 5600.0
16025.0 5650.0
15825.0 5650.0
16025.0 5450.0
16425.0 5400.0
16425.0 4900.0
16425.0 4700.0
16225.0 4900.0
16025.0 4700.0
16025.0 4900.0
15825.0 4900.0
8775.0 4700.0
8775.0 4900.0
8575.0 4900.0
GPGPU-Sim: *** exit detected ***
