$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module ring_counter_testbench $end
  $var wire 1 # clock $end
  $var wire 1 $ reset_n $end
  $var wire 1 % enable $end
  $var wire 4 & ring_output [3:0] $end
  $scope module RING_COUNTER_INSTANCE $end
   $var wire 1 # clock $end
   $var wire 1 $ reset_n $end
   $var wire 1 % enable $end
   $var wire 4 & ring_output [3:0] $end
   $var wire 4 & ring_register [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b0000 &
#5
1#
b0001 &
#10
0#
1$
#15
1#
1%
b0010 &
#20
0#
#25
1#
b0100 &
#30
0#
#35
1#
b1000 &
#40
0#
#45
1#
b0001 &
#50
0#
#55
1#
b0010 &
#60
0#
#65
1#
b0100 &
#70
0#
#75
1#
b1000 &
#80
0#
#85
1#
b0001 &
#90
0#
#95
1#
b0010 &
#100
0#
#105
1#
b0100 &
#110
0#
#115
1#
b1000 &
#120
0#
#125
1#
b0001 &
#130
0#
#135
1#
0%
#140
0#
#145
1#
#150
0#
#155
1#
1%
b0010 &
#160
0#
#165
1#
b0100 &
#170
0#
#175
1#
b1000 &
#180
0#
#185
1#
0$
b0001 &
#190
0#
#195
1#
1$
b0010 &
#200
0#
#205
1#
b0100 &
#210
0#
#215
1#
b1000 &
