// Seed: 1837899121
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  assign id_1 = id_1;
  wire id_3;
  id_4(
      .id_0(1'h0), .id_1(1), .id_2(1), .id_3(1'h0), .id_4(id_1)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1
);
  wire id_3;
  id_4 :
  assert property (@(id_4 or posedge id_1 == id_4) 1)
  else;
  module_0(
      id_4, id_4
  );
  assign id_4 = 1;
  assign id_3 = id_0;
endmodule
