
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000014a  00800200  00001ca8  00001d3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ca8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000039  0080034a  0080034a  00001e86  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e86  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001ee4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002f0  00000000  00000000  00001f24  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002e30  00000000  00000000  00002214  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ae6  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001902  00000000  00000000  00006b2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006dc  00000000  00000000  0000842c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c29  00000000  00000000  00008b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013e5  00000000  00000000  00009731  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000220  00000000  00000000  0000ab16  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	de c5       	rjmp	.+3004   	; 0xc5a <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	4b 06       	cpc	r4, r27
      e6:	9d 06       	cpc	r9, r29
      e8:	9d 06       	cpc	r9, r29
      ea:	9d 06       	cpc	r9, r29
      ec:	9d 06       	cpc	r9, r29
      ee:	9d 06       	cpc	r9, r29
      f0:	9d 06       	cpc	r9, r29
      f2:	9d 06       	cpc	r9, r29
      f4:	4b 06       	cpc	r4, r27
      f6:	9d 06       	cpc	r9, r29
      f8:	9d 06       	cpc	r9, r29
      fa:	9d 06       	cpc	r9, r29
      fc:	9d 06       	cpc	r9, r29
      fe:	9d 06       	cpc	r9, r29
     100:	9d 06       	cpc	r9, r29
     102:	9d 06       	cpc	r9, r29
     104:	4d 06       	cpc	r4, r29
     106:	9d 06       	cpc	r9, r29
     108:	9d 06       	cpc	r9, r29
     10a:	9d 06       	cpc	r9, r29
     10c:	9d 06       	cpc	r9, r29
     10e:	9d 06       	cpc	r9, r29
     110:	9d 06       	cpc	r9, r29
     112:	9d 06       	cpc	r9, r29
     114:	9d 06       	cpc	r9, r29
     116:	9d 06       	cpc	r9, r29
     118:	9d 06       	cpc	r9, r29
     11a:	9d 06       	cpc	r9, r29
     11c:	9d 06       	cpc	r9, r29
     11e:	9d 06       	cpc	r9, r29
     120:	9d 06       	cpc	r9, r29
     122:	9d 06       	cpc	r9, r29
     124:	4d 06       	cpc	r4, r29
     126:	9d 06       	cpc	r9, r29
     128:	9d 06       	cpc	r9, r29
     12a:	9d 06       	cpc	r9, r29
     12c:	9d 06       	cpc	r9, r29
     12e:	9d 06       	cpc	r9, r29
     130:	9d 06       	cpc	r9, r29
     132:	9d 06       	cpc	r9, r29
     134:	9d 06       	cpc	r9, r29
     136:	9d 06       	cpc	r9, r29
     138:	9d 06       	cpc	r9, r29
     13a:	9d 06       	cpc	r9, r29
     13c:	9d 06       	cpc	r9, r29
     13e:	9d 06       	cpc	r9, r29
     140:	9d 06       	cpc	r9, r29
     142:	9d 06       	cpc	r9, r29
     144:	99 06       	cpc	r9, r25
     146:	9d 06       	cpc	r9, r29
     148:	9d 06       	cpc	r9, r29
     14a:	9d 06       	cpc	r9, r29
     14c:	9d 06       	cpc	r9, r29
     14e:	9d 06       	cpc	r9, r29
     150:	9d 06       	cpc	r9, r29
     152:	9d 06       	cpc	r9, r29
     154:	76 06       	cpc	r7, r22
     156:	9d 06       	cpc	r9, r29
     158:	9d 06       	cpc	r9, r29
     15a:	9d 06       	cpc	r9, r29
     15c:	9d 06       	cpc	r9, r29
     15e:	9d 06       	cpc	r9, r29
     160:	9d 06       	cpc	r9, r29
     162:	9d 06       	cpc	r9, r29
     164:	9d 06       	cpc	r9, r29
     166:	9d 06       	cpc	r9, r29
     168:	9d 06       	cpc	r9, r29
     16a:	9d 06       	cpc	r9, r29
     16c:	9d 06       	cpc	r9, r29
     16e:	9d 06       	cpc	r9, r29
     170:	9d 06       	cpc	r9, r29
     172:	9d 06       	cpc	r9, r29
     174:	6a 06       	cpc	r6, r26
     176:	9d 06       	cpc	r9, r29
     178:	9d 06       	cpc	r9, r29
     17a:	9d 06       	cpc	r9, r29
     17c:	9d 06       	cpc	r9, r29
     17e:	9d 06       	cpc	r9, r29
     180:	9d 06       	cpc	r9, r29
     182:	9d 06       	cpc	r9, r29
     184:	88 06       	cpc	r8, r24
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e8 ea       	ldi	r30, 0xA8	; 168
     1cc:	fc e1       	ldi	r31, 0x1C	; 28
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	aa 34       	cpi	r26, 0x4A	; 74
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	aa e4       	ldi	r26, 0x4A	; 74
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a3 38       	cpi	r26, 0x83	; 131
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "motor.h"
#include "encoder.h"
#include "slider.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 4c 03 	sts	0x034C, r24	; 0x80034c <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 4a 03 	sts	0x034A, r24	; 0x80034a <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:



int main(void)
//p.23 for can read instructions
{
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	cd b7       	in	r28, 0x3d	; 61
     238:	de b7       	in	r29, 0x3e	; 62
     23a:	2b 97       	sbiw	r28, 0x0b	; 11
     23c:	0f b6       	in	r0, 0x3f	; 63
     23e:	f8 94       	cli
     240:	de bf       	out	0x3e, r29	; 62
     242:	0f be       	out	0x3f, r0	; 63
     244:	cd bf       	out	0x3d, r28	; 61
	setupInit();
     246:	f6 d3       	rcall	.+2028   	; 0xa34 <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     248:	87 e0       	ldi	r24, 0x07	; 7
     24a:	92 e0       	ldi	r25, 0x02	; 2
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <printf>


	//test_SRAM();
	volatile CAN_message_t message;
	message.ID = 0b10101010111;
     254:	87 e5       	ldi	r24, 0x57	; 87
     256:	95 e0       	ldi	r25, 0x05	; 5
     258:	9a 87       	std	Y+10, r25	; 0x0a
     25a:	89 87       	std	Y+9, r24	; 0x09
	message.data_length = 3;
     25c:	83 e0       	ldi	r24, 0x03	; 3
     25e:	8b 87       	std	Y+11, r24	; 0x0b
	message.data[0] = 13;
     260:	8d e0       	ldi	r24, 0x0D	; 13
     262:	89 83       	std	Y+1, r24	; 0x01
	message.data[1] = 22;
     264:	86 e1       	ldi	r24, 0x16	; 22
     266:	8a 83       	std	Y+2, r24	; 0x02
	message.data[2] = 33;
     268:	81 e2       	ldi	r24, 0x21	; 33
     26a:	8b 83       	std	Y+3, r24	; 0x03
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26c:	2f ef       	ldi	r18, 0xFF	; 255
     26e:	87 ea       	ldi	r24, 0xA7	; 167
     270:	91 e6       	ldi	r25, 0x61	; 97
     272:	21 50       	subi	r18, 0x01	; 1
     274:	80 40       	sbci	r24, 0x00	; 0
     276:	90 40       	sbci	r25, 0x00	; 0
     278:	e1 f7       	brne	.-8      	; 0x272 <main+0x40>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <main+0x4a>
     27c:	00 00       	nop
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	80 e0       	ldi	r24, 0x00	; 0
     284:	90 e4       	ldi	r25, 0x40	; 64
     286:	aa d3       	rcall	.+1876   	; 0x9dc <pwm_setPulseWidth>
    CAN_controller_setMode(MODE_NORMAL);
     288:	80 e0       	ldi	r24, 0x00	; 0
     28a:	d8 d0       	rcall	.+432    	; 0x43c <CAN_controller_setMode>
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0c e5       	ldi	r16, 0x5C	; 92
			cli();
			//printf("Message received");
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     292:	13 e0       	ldi	r17, 0x03	; 3
     294:	0f 2e       	mov	r0, r31
			CAN_controller_bitModify(mask, CANINTF, 0b00);
			sei();
			
		}
		if (timerFlag) {
			TCNT3 = 0x00;
     296:	f4 e9       	ldi	r31, 0x94	; 148
     298:	ef 2e       	mov	r14, r31
     29a:	f1 2c       	mov	r15, r1
     29c:	f0 2d       	mov	r31, r0
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
				//printf("reg on2");
				regulatorOn = 1;
     29e:	dd 24       	eor	r13, r13
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		encoder_readValues();
     2a0:	d3 94       	inc	r13
     2a2:	b0 d1       	rcall	.+864    	; 0x604 <encoder_readValues>

		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     2a4:	f5 d3       	rcall	.+2026   	; 0xa90 <sleep_now>
     2a6:	80 91 4a 03 	lds	r24, 0x034A	; 0x80034a <__data_end>
		if (CANFlag) {
     2aa:	88 23       	and	r24, r24
     2ac:	d9 f0       	breq	.+54     	; 0x2e4 <main+0xb2>
			
			cli();
     2ae:	f8 94       	cli
			//printf("Message received");
			CANFlag=0;
     2b0:	10 92 4a 03 	sts	0x034A, r1	; 0x80034a <__data_end>
			CAN_receiveMessage();
     2b4:	25 d0       	rcall	.+74     	; 0x300 <CAN_receiveMessage>
     2b6:	f8 01       	movw	r30, r16
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     2b8:	80 81       	ld	r24, Z
     2ba:	91 81       	ldd	r25, Z+1	; 0x01
     2bc:	a2 81       	ldd	r26, Z+2	; 0x02
     2be:	b3 81       	ldd	r27, Z+3	; 0x03
     2c0:	18 16       	cp	r1, r24
     2c2:	19 06       	cpc	r1, r25
     2c4:	1a 06       	cpc	r1, r26
     2c6:	1b 06       	cpc	r1, r27
     2c8:	1c f4       	brge	.+6      	; 0x2d0 <main+0x9e>
				//printf("reg on2");
				regulatorOn = 1;
     2ca:	d0 92 4b 03 	sts	0x034B, r13	; 0x80034b <regulatorOn>
			} else {
				motor_setSpeed(0);
     2ce:	04 c0       	rjmp	.+8      	; 0x2d8 <main+0xa6>
     2d0:	80 e0       	ldi	r24, 0x00	; 0
				regulatorOn = 0;
     2d2:	66 d2       	rcall	.+1228   	; 0x7a0 <motor_setSpeed>
     2d4:	10 92 4b 03 	sts	0x034B, r1	; 0x80034b <regulatorOn>
			}
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2d8:	2a d2       	rcall	.+1108   	; 0x72e <joystick_setServo>
			uint8_t mask = 0b11; 
			
			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2da:	40 e0       	ldi	r20, 0x00	; 0
     2dc:	6c e2       	ldi	r22, 0x2C	; 44
     2de:	83 e0       	ldi	r24, 0x03	; 3
     2e0:	84 d0       	rcall	.+264    	; 0x3ea <CAN_controller_bitModify>
			sei();
     2e2:	78 94       	sei
			
		}
		if (timerFlag) {
     2e4:	80 91 4c 03 	lds	r24, 0x034C	; 0x80034c <timerFlag>
     2e8:	88 23       	and	r24, r24
			TCNT3 = 0x00;
     2ea:	d9 f2       	breq	.-74     	; 0x2a2 <main+0x70>
     2ec:	f7 01       	movw	r30, r14
     2ee:	11 82       	std	Z+1, r1	; 0x01
			encoder_readValues();
     2f0:	10 82       	st	Z, r1
     2f2:	88 d1       	rcall	.+784    	; 0x604 <encoder_readValues>
			if (regulatorOn) {
     2f4:	80 91 4b 03 	lds	r24, 0x034B	; 0x80034b <regulatorOn>
     2f8:	88 23       	and	r24, r24
     2fa:	99 f2       	breq	.-90     	; 0x2a2 <main+0x70>
				motor_control();
     2fc:	80 d2       	rcall	.+1280   	; 0x7fe <motor_control>
     2fe:	d1 cf       	rjmp	.-94     	; 0x2a2 <main+0x70>

00000300 <CAN_receiveMessage>:
     300:	ef 92       	push	r14
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     302:	ff 92       	push	r15
     304:	0f 93       	push	r16
     306:	1f 93       	push	r17
     308:	cf 93       	push	r28
     30a:	df 93       	push	r29
     30c:	cd b7       	in	r28, 0x3d	; 61
     30e:	de b7       	in	r29, 0x3e	; 62
     310:	2b 97       	sbiw	r28, 0x0b	; 11
     312:	0f b6       	in	r0, 0x3f	; 63
     314:	f8 94       	cli
     316:	de bf       	out	0x3e, r29	; 62
     318:	0f be       	out	0x3f, r0	; 63
     31a:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     31c:	82 e6       	ldi	r24, 0x62	; 98
     31e:	54 d0       	rcall	.+168    	; 0x3c8 <CAN_controller_read>
     320:	18 2f       	mov	r17, r24
     322:	81 e6       	ldi	r24, 0x61	; 97
     324:	51 d0       	rcall	.+162    	; 0x3c8 <CAN_controller_read>
     326:	12 95       	swap	r17
     328:	16 95       	lsr	r17
     32a:	17 70       	andi	r17, 0x07	; 7
     32c:	28 e0       	ldi	r18, 0x08	; 8
     32e:	82 9f       	mul	r24, r18
     330:	c0 01       	movw	r24, r0
     332:	11 24       	eor	r1, r1
     334:	81 0f       	add	r24, r17
     336:	91 1d       	adc	r25, r1
     338:	9a 87       	std	Y+10, r25	; 0x0a
     33a:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     33c:	85 e6       	ldi	r24, 0x65	; 101
     33e:	44 d0       	rcall	.+136    	; 0x3c8 <CAN_controller_read>
     340:	8f 70       	andi	r24, 0x0F	; 15
     342:	8b 87       	std	Y+11, r24	; 0x0b
     344:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     346:	88 23       	and	r24, r24
     348:	89 f0       	breq	.+34     	; 0x36c <CAN_receiveMessage+0x6c>
     34a:	10 e0       	ldi	r17, 0x00	; 0
     34c:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     34e:	f1 2c       	mov	r15, r1
     350:	86 e6       	ldi	r24, 0x66	; 102
     352:	81 0f       	add	r24, r17
     354:	39 d0       	rcall	.+114    	; 0x3c8 <CAN_controller_read>
     356:	e1 e0       	ldi	r30, 0x01	; 1
     358:	f0 e0       	ldi	r31, 0x00	; 0
     35a:	ec 0f       	add	r30, r28
     35c:	fd 1f       	adc	r31, r29
     35e:	ee 0d       	add	r30, r14
     360:	ff 1d       	adc	r31, r15
     362:	80 83       	st	Z, r24
     364:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     366:	8b 85       	ldd	r24, Y+11	; 0x0b
     368:	81 13       	cpse	r24, r17
     36a:	f0 cf       	rjmp	.-32     	; 0x34c <CAN_receiveMessage+0x4c>
     36c:	89 85       	ldd	r24, Y+9	; 0x09
				}
				break;
				*/
	}
	
	switch(received_message.ID) {
     36e:	9a 85       	ldd	r25, Y+10	; 0x0a
     370:	81 30       	cpi	r24, 0x01	; 1
     372:	91 05       	cpc	r25, r1
     374:	19 f0       	breq	.+6      	; 0x37c <CAN_receiveMessage+0x7c>
     376:	02 97       	sbiw	r24, 0x02	; 2
     378:	71 f0       	breq	.+28     	; 0x396 <CAN_receiveMessage+0x96>
     37a:	19 c0       	rjmp	.+50     	; 0x3ae <CAN_receiveMessage+0xae>
     37c:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			joystick_readPositionOverCAN(received_message);
     37e:	fa 80       	ldd	r15, Y+2	; 0x02
     380:	0b 81       	ldd	r16, Y+3	; 0x03
     382:	1c 81       	ldd	r17, Y+4	; 0x04
     384:	2d 81       	ldd	r18, Y+5	; 0x05
     386:	3e 81       	ldd	r19, Y+6	; 0x06
     388:	4f 81       	ldd	r20, Y+7	; 0x07
     38a:	58 85       	ldd	r21, Y+8	; 0x08
     38c:	69 85       	ldd	r22, Y+9	; 0x09
     38e:	7a 85       	ldd	r23, Y+10	; 0x0a
     390:	8b 85       	ldd	r24, Y+11	; 0x0b
     392:	6e d1       	rcall	.+732    	; 0x670 <joystick_readPositionOverCAN>
     394:	0c c0       	rjmp	.+24     	; 0x3ae <CAN_receiveMessage+0xae>
			break;
     396:	e9 80       	ldd	r14, Y+1	; 0x01
		case 2:
			slider_readPositionOverCAN(received_message);
     398:	fa 80       	ldd	r15, Y+2	; 0x02
     39a:	0b 81       	ldd	r16, Y+3	; 0x03
     39c:	1c 81       	ldd	r17, Y+4	; 0x04
     39e:	2d 81       	ldd	r18, Y+5	; 0x05
     3a0:	3e 81       	ldd	r19, Y+6	; 0x06
     3a2:	4f 81       	ldd	r20, Y+7	; 0x07
     3a4:	58 85       	ldd	r21, Y+8	; 0x08
     3a6:	69 85       	ldd	r22, Y+9	; 0x09
     3a8:	7a 85       	ldd	r23, Y+10	; 0x0a
     3aa:	8b 85       	ldd	r24, Y+11	; 0x0b
     3ac:	84 d3       	rcall	.+1800   	; 0xab6 <slider_readPositionOverCAN>
     3ae:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	
	
}
     3b0:	0f b6       	in	r0, 0x3f	; 63
     3b2:	f8 94       	cli
     3b4:	de bf       	out	0x3e, r29	; 62
     3b6:	0f be       	out	0x3f, r0	; 63
     3b8:	cd bf       	out	0x3d, r28	; 61
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	1f 91       	pop	r17
     3c0:	0f 91       	pop	r16
     3c2:	ff 90       	pop	r15
     3c4:	ef 90       	pop	r14
     3c6:	08 95       	ret

000003c8 <CAN_controller_read>:
     3c8:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     3ca:	c8 2f       	mov	r28, r24
     3cc:	60 e0       	ldi	r22, 0x00	; 0
     3ce:	87 e0       	ldi	r24, 0x07	; 7
     3d0:	e5 d3       	rcall	.+1994   	; 0xb9c <SPI_setChipSelect>
     3d2:	83 e0       	ldi	r24, 0x03	; 3
     3d4:	d8 d3       	rcall	.+1968   	; 0xb86 <SPI_masterWrite>
     3d6:	8c 2f       	mov	r24, r28
     3d8:	d6 d3       	rcall	.+1964   	; 0xb86 <SPI_masterWrite>
     3da:	da d3       	rcall	.+1972   	; 0xb90 <SPI_masterRead>
     3dc:	c8 2f       	mov	r28, r24
     3de:	61 e0       	ldi	r22, 0x01	; 1
     3e0:	87 e0       	ldi	r24, 0x07	; 7
     3e2:	dc d3       	rcall	.+1976   	; 0xb9c <SPI_setChipSelect>
     3e4:	8c 2f       	mov	r24, r28
     3e6:	cf 91       	pop	r28
     3e8:	08 95       	ret

000003ea <CAN_controller_bitModify>:
     3ea:	1f 93       	push	r17
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	d8 2f       	mov	r29, r24
     3f2:	16 2f       	mov	r17, r22
     3f4:	c4 2f       	mov	r28, r20
     3f6:	60 e0       	ldi	r22, 0x00	; 0
     3f8:	87 e0       	ldi	r24, 0x07	; 7
     3fa:	d0 d3       	rcall	.+1952   	; 0xb9c <SPI_setChipSelect>
     3fc:	85 e0       	ldi	r24, 0x05	; 5
     3fe:	c3 d3       	rcall	.+1926   	; 0xb86 <SPI_masterWrite>
     400:	81 2f       	mov	r24, r17
     402:	c1 d3       	rcall	.+1922   	; 0xb86 <SPI_masterWrite>
     404:	8d 2f       	mov	r24, r29
     406:	bf d3       	rcall	.+1918   	; 0xb86 <SPI_masterWrite>
     408:	8c 2f       	mov	r24, r28
     40a:	bd d3       	rcall	.+1914   	; 0xb86 <SPI_masterWrite>
     40c:	61 e0       	ldi	r22, 0x01	; 1
     40e:	87 e0       	ldi	r24, 0x07	; 7
     410:	c5 d3       	rcall	.+1930   	; 0xb9c <SPI_setChipSelect>
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	1f 91       	pop	r17
     418:	08 95       	ret

0000041a <CAN_controller_reset>:
     41a:	60 e0       	ldi	r22, 0x00	; 0
     41c:	87 e0       	ldi	r24, 0x07	; 7
     41e:	be d3       	rcall	.+1916   	; 0xb9c <SPI_setChipSelect>
     420:	88 e3       	ldi	r24, 0x38	; 56
     422:	92 e0       	ldi	r25, 0x02	; 2
     424:	9f 93       	push	r25
     426:	8f 93       	push	r24
     428:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <printf>
     42c:	80 ec       	ldi	r24, 0xC0	; 192
     42e:	ab d3       	rcall	.+1878   	; 0xb86 <SPI_masterWrite>
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	87 e0       	ldi	r24, 0x07	; 7
     434:	b3 d3       	rcall	.+1894   	; 0xb9c <SPI_setChipSelect>
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	08 95       	ret

0000043c <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
     440:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     442:	eb df       	rcall	.-42     	; 0x41a <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     444:	8e e0       	ldi	r24, 0x0E	; 14
     446:	c0 df       	rcall	.-128    	; 0x3c8 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     448:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     44a:	80 38       	cpi	r24, 0x80	; 128
     44c:	69 f0       	breq	.+26     	; 0x468 <CAN_controller_setMode+0x2c>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     44e:	1f 92       	push	r1
     450:	8f 93       	push	r24
     452:	84 e4       	ldi	r24, 0x44	; 68
     454:	92 e0       	ldi	r25, 0x02	; 2
     456:	9f 93       	push	r25
     458:	8f 93       	push	r24
     45a:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <printf>
		return;
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
     466:	32 c0       	rjmp	.+100    	; 0x4cc <CAN_controller_setMode+0x90>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     468:	4c 2f       	mov	r20, r28
     46a:	4c 60       	ori	r20, 0x0C	; 12
     46c:	6f e0       	ldi	r22, 0x0F	; 15
     46e:	8e ee       	ldi	r24, 0xEE	; 238
     470:	bc df       	rcall	.-136    	; 0x3ea <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     472:	41 e0       	ldi	r20, 0x01	; 1
     474:	6b e2       	ldi	r22, 0x2B	; 43
     476:	8f ef       	ldi	r24, 0xFF	; 255
     478:	b8 df       	rcall	.-144    	; 0x3ea <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     47a:	40 e6       	ldi	r20, 0x60	; 96
     47c:	60 e6       	ldi	r22, 0x60	; 96
     47e:	80 e6       	ldi	r24, 0x60	; 96
     480:	b4 df       	rcall	.-152    	; 0x3ea <CAN_controller_bitModify>
     482:	2f ef       	ldi	r18, 0xFF	; 255
     484:	83 ec       	ldi	r24, 0xC3	; 195
     486:	99 e0       	ldi	r25, 0x09	; 9
     488:	21 50       	subi	r18, 0x01	; 1
     48a:	80 40       	sbci	r24, 0x00	; 0
     48c:	90 40       	sbci	r25, 0x00	; 0
     48e:	e1 f7       	brne	.-8      	; 0x488 <CAN_controller_setMode+0x4c>
     490:	00 c0       	rjmp	.+0      	; 0x492 <CAN_controller_setMode+0x56>
     492:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     494:	8e e0       	ldi	r24, 0x0E	; 14
     496:	98 df       	rcall	.-208    	; 0x3c8 <CAN_controller_read>
     498:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     49a:	d0 7e       	andi	r29, 0xE0	; 224
     49c:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     49e:	59 f0       	breq	.+22     	; 0x4b6 <CAN_controller_setMode+0x7a>
     4a0:	1f 92       	push	r1
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     4a2:	df 93       	push	r29
     4a4:	8f e5       	ldi	r24, 0x5F	; 95
     4a6:	92 e0       	ldi	r25, 0x02	; 2
     4a8:	9f 93       	push	r25
     4aa:	8f 93       	push	r24
     4ac:	f9 d7       	rcall	.+4082   	; 0x14a0 <printf>
     4ae:	0f 90       	pop	r0
     4b0:	0f 90       	pop	r0
     4b2:	0f 90       	pop	r0
     4b4:	0f 90       	pop	r0
     4b6:	1f 92       	push	r1

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     4b8:	df 93       	push	r29
     4ba:	8f e7       	ldi	r24, 0x7F	; 127
     4bc:	92 e0       	ldi	r25, 0x02	; 2
     4be:	9f 93       	push	r25
     4c0:	8f 93       	push	r24
     4c2:	ee d7       	rcall	.+4060   	; 0x14a0 <printf>
     4c4:	0f 90       	pop	r0
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	df 91       	pop	r29
}
     4ce:	cf 91       	pop	r28
     4d0:	08 95       	ret

000004d2 <CAN_controller_init>:
     4d2:	8e e8       	ldi	r24, 0x8E	; 142
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     4d4:	92 e0       	ldi	r25, 0x02	; 2
     4d6:	9f 93       	push	r25
     4d8:	8f 93       	push	r24
     4da:	e2 d7       	rcall	.+4036   	; 0x14a0 <printf>
	SPI_masterInit();
     4dc:	4b d3       	rcall	.+1686   	; 0xb74 <SPI_masterInit>
	printf("SPI master init done \n\r");
     4de:	85 ea       	ldi	r24, 0xA5	; 165
     4e0:	92 e0       	ldi	r25, 0x02	; 2
     4e2:	9f 93       	push	r25
     4e4:	8f 93       	push	r24
     4e6:	dc d7       	rcall	.+4024   	; 0x14a0 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     4e8:	80 e4       	ldi	r24, 0x40	; 64
     4ea:	a8 df       	rcall	.-176    	; 0x43c <CAN_controller_setMode>
	printf("Modes set \n\r");
     4ec:	8d eb       	ldi	r24, 0xBD	; 189
     4ee:	92 e0       	ldi	r25, 0x02	; 2
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	d5 d7       	rcall	.+4010   	; 0x14a0 <printf>

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     4f6:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     4f8:	ea e6       	ldi	r30, 0x6A	; 106
     4fa:	f0 e0       	ldi	r31, 0x00	; 0
     4fc:	80 81       	ld	r24, Z
     4fe:	82 60       	ori	r24, 0x02	; 2
     500:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     502:	80 81       	ld	r24, Z
     504:	8e 7f       	andi	r24, 0xFE	; 254
     506:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     508:	8d b1       	in	r24, 0x0d	; 13
     50a:	80 71       	andi	r24, 0x10	; 16
     50c:	8d b9       	out	0x0d, r24	; 13
     50e:	2f ef       	ldi	r18, 0xFF	; 255
     510:	83 ec       	ldi	r24, 0xC3	; 195
     512:	99 e0       	ldi	r25, 0x09	; 9
     514:	21 50       	subi	r18, 0x01	; 1
     516:	80 40       	sbci	r24, 0x00	; 0
     518:	90 40       	sbci	r25, 0x00	; 0
     51a:	e1 f7       	brne	.-8      	; 0x514 <CAN_controller_init+0x42>
     51c:	00 c0       	rjmp	.+0      	; 0x51e <CAN_controller_init+0x4c>
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     51e:	00 00       	nop
     520:	8a ec       	ldi	r24, 0xCA	; 202
     522:	92 e0       	ldi	r25, 0x02	; 2
     524:	9f 93       	push	r25
     526:	8f 93       	push	r24
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     528:	bb d7       	rcall	.+3958   	; 0x14a0 <printf>
     52a:	8e e0       	ldi	r24, 0x0E	; 14
	printf("Data: %i\n\r", status);
     52c:	4d df       	rcall	.-358    	; 0x3c8 <CAN_controller_read>
     52e:	1f 92       	push	r1
     530:	8f 93       	push	r24
     532:	83 ee       	ldi	r24, 0xE3	; 227
     534:	92 e0       	ldi	r25, 0x02	; 2
     536:	9f 93       	push	r25
     538:	8f 93       	push	r24
     53a:	b2 d7       	rcall	.+3940   	; 0x14a0 <printf>
}
     53c:	8d b7       	in	r24, 0x3d	; 61
     53e:	9e b7       	in	r25, 0x3e	; 62
     540:	0c 96       	adiw	r24, 0x0c	; 12
     542:	0f b6       	in	r0, 0x3f	; 63
     544:	f8 94       	cli
     546:	9e bf       	out	0x3e, r25	; 62
     548:	0f be       	out	0x3f, r0	; 63
     54a:	8d bf       	out	0x3d, r24	; 61
     54c:	08 95       	ret

0000054e <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     54e:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     550:	aa e7       	ldi	r26, 0x7A	; 122
     552:	b0 e0       	ldi	r27, 0x00	; 0
     554:	8c 91       	ld	r24, X
     556:	87 60       	ori	r24, 0x07	; 7
     558:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     55a:	ec e7       	ldi	r30, 0x7C	; 124
     55c:	f0 e0       	ldi	r31, 0x00	; 0
     55e:	80 81       	ld	r24, Z
     560:	8f 7d       	andi	r24, 0xDF	; 223
     562:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     564:	80 81       	ld	r24, Z
     566:	8f 77       	andi	r24, 0x7F	; 127
     568:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     56a:	80 81       	ld	r24, Z
     56c:	80 64       	ori	r24, 0x40	; 64
     56e:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     570:	8c 91       	ld	r24, X
     572:	80 68       	ori	r24, 0x80	; 128
     574:	8c 93       	st	X, r24
     576:	08 95       	ret

00000578 <encoder_init>:

#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     578:	e1 e0       	ldi	r30, 0x01	; 1
     57a:	f1 e0       	ldi	r31, 0x01	; 1
     57c:	80 81       	ld	r24, Z
     57e:	80 62       	ori	r24, 0x20	; 32
     580:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     582:	80 81       	ld	r24, Z
     584:	88 60       	ori	r24, 0x08	; 8
     586:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     588:	80 81       	ld	r24, Z
     58a:	80 64       	ori	r24, 0x40	; 64
     58c:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     58e:	e2 e0       	ldi	r30, 0x02	; 2
     590:	f1 e0       	ldi	r31, 0x01	; 1
     592:	80 81       	ld	r24, Z
     594:	8f 7d       	andi	r24, 0xDF	; 223
     596:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     598:	8a e6       	ldi	r24, 0x6A	; 106
     59a:	8a 95       	dec	r24
     59c:	f1 f7       	brne	.-4      	; 0x59a <encoder_init+0x22>
     59e:	00 c0       	rjmp	.+0      	; 0x5a0 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     5a0:	80 81       	ld	r24, Z
     5a2:	80 64       	ori	r24, 0x40	; 64
     5a4:	80 83       	st	Z, r24
     5a6:	8a e6       	ldi	r24, 0x6A	; 106
     5a8:	8a 95       	dec	r24
     5aa:	f1 f7       	brne	.-4      	; 0x5a8 <encoder_init+0x30>
     5ac:	00 c0       	rjmp	.+0      	; 0x5ae <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     5ae:	80 81       	ld	r24, Z
     5b0:	8f 7b       	andi	r24, 0xBF	; 191
     5b2:	80 83       	st	Z, r24
     5b4:	8a e6       	ldi	r24, 0x6A	; 106
     5b6:	8a 95       	dec	r24
     5b8:	f1 f7       	brne	.-4      	; 0x5b6 <encoder_init+0x3e>
     5ba:	00 c0       	rjmp	.+0      	; 0x5bc <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     5bc:	80 81       	ld	r24, Z
     5be:	80 64       	ori	r24, 0x40	; 64
     5c0:	80 83       	st	Z, r24
     5c2:	8a e6       	ldi	r24, 0x6A	; 106
     5c4:	8a 95       	dec	r24
     5c6:	f1 f7       	brne	.-4      	; 0x5c4 <encoder_init+0x4c>
     5c8:	00 c0       	rjmp	.+0      	; 0x5ca <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     5ca:	80 81       	ld	r24, Z
     5cc:	80 62       	ori	r24, 0x20	; 32
     5ce:	80 83       	st	Z, r24
     5d0:	08 95       	ret

000005d2 <encoder_convertValues>:
}

void encoder_convertValues() {
	float a = -0.02309;
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     5d2:	60 91 54 03 	lds	r22, 0x0354	; 0x800354 <encoder_value>
     5d6:	70 91 55 03 	lds	r23, 0x0355	; 0x800355 <encoder_value+0x1>
     5da:	07 2e       	mov	r0, r23
     5dc:	00 0c       	add	r0, r0
     5de:	88 0b       	sbc	r24, r24
     5e0:	99 0b       	sbc	r25, r25
     5e2:	52 d5       	rcall	.+2724   	; 0x1088 <__floatsisf>
     5e4:	2d e3       	ldi	r18, 0x3D	; 61
     5e6:	37 e2       	ldi	r19, 0x27	; 39
     5e8:	4d eb       	ldi	r20, 0xBD	; 189
     5ea:	5c eb       	ldi	r21, 0xBC	; 188
     5ec:	2d d6       	rcall	.+3162   	; 0x1248 <__mulsf3>
     5ee:	20 e0       	ldi	r18, 0x00	; 0
     5f0:	30 e0       	ldi	r19, 0x00	; 0
     5f2:	48 ec       	ldi	r20, 0xC8	; 200
     5f4:	52 e4       	ldi	r21, 0x42	; 66
     5f6:	e2 d3       	rcall	.+1988   	; 0xdbc <__subsf3>
     5f8:	14 d5       	rcall	.+2600   	; 0x1022 <__fixsfsi>
     5fa:	70 93 5b 03 	sts	0x035B, r23	; 0x80035b <converted_encoderValue+0x1>
     5fe:	60 93 5a 03 	sts	0x035A, r22	; 0x80035a <converted_encoderValue>
     602:	08 95       	ret

00000604 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     604:	e2 e0       	ldi	r30, 0x02	; 2
     606:	f1 e0       	ldi	r31, 0x01	; 1
     608:	80 81       	ld	r24, Z
     60a:	8f 7d       	andi	r24, 0xDF	; 223
     60c:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     60e:	80 81       	ld	r24, Z
     610:	87 7f       	andi	r24, 0xF7	; 247
     612:	80 83       	st	Z, r24
     614:	2a e6       	ldi	r18, 0x6A	; 106
     616:	2a 95       	dec	r18
     618:	f1 f7       	brne	.-4      	; 0x616 <encoder_readValues+0x12>
     61a:	00 c0       	rjmp	.+0      	; 0x61c <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     61c:	a6 e0       	ldi	r26, 0x06	; 6
     61e:	b1 e0       	ldi	r27, 0x01	; 1
     620:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     622:	90 81       	ld	r25, Z
     624:	98 60       	ori	r25, 0x08	; 8
     626:	90 83       	st	Z, r25
     628:	9a e6       	ldi	r25, 0x6A	; 106
     62a:	9a 95       	dec	r25
     62c:	f1 f7       	brne	.-4      	; 0x62a <encoder_readValues+0x26>
     62e:	00 c0       	rjmp	.+0      	; 0x630 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     630:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     632:	90 81       	ld	r25, Z
     634:	90 62       	ori	r25, 0x20	; 32
     636:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	98 2f       	mov	r25, r24
     63c:	88 27       	eor	r24, r24
     63e:	82 0f       	add	r24, r18
     640:	91 1d       	adc	r25, r1
	//convert from two-complement
	if (rec_data >= 0) {
		encoder_value = rec_data;
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     642:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <encoder_value+0x1>
     646:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <encoder_value>
	}
	if (encoder_value>0) {
     64a:	18 16       	cp	r1, r24
     64c:	19 06       	cpc	r1, r25
     64e:	2c f4       	brge	.+10     	; 0x65a <encoder_readValues+0x56>
		encoder_value = 0;
     650:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <encoder_value+0x1>
     654:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <encoder_value>
     658:	09 c0       	rjmp	.+18     	; 0x66c <encoder_readValues+0x68>
		
	} else if (encoder_value <-8368) {
     65a:	80 35       	cpi	r24, 0x50	; 80
     65c:	9f 4d       	sbci	r25, 0xDF	; 223
     65e:	34 f4       	brge	.+12     	; 0x66c <encoder_readValues+0x68>
		encoder_value = -8368;
     660:	80 e5       	ldi	r24, 0x50	; 80
     662:	9f ed       	ldi	r25, 0xDF	; 223
     664:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <encoder_value+0x1>
     668:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <encoder_value>
	}
	encoder_convertValues();
     66c:	b2 cf       	rjmp	.-156    	; 0x5d2 <encoder_convertValues>
     66e:	08 95       	ret

00000670 <joystick_readPositionOverCAN>:
	}
}

void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}
     670:	8f 92       	push	r8
     672:	9f 92       	push	r9
     674:	af 92       	push	r10
     676:	bf 92       	push	r11
     678:	ef 92       	push	r14
     67a:	ff 92       	push	r15
     67c:	0f 93       	push	r16
     67e:	1f 93       	push	r17
     680:	cf 93       	push	r28
     682:	df 93       	push	r29
     684:	cd b7       	in	r28, 0x3d	; 61
     686:	de b7       	in	r29, 0x3e	; 62
     688:	2b 97       	sbiw	r28, 0x0b	; 11
     68a:	0f b6       	in	r0, 0x3f	; 63
     68c:	f8 94       	cli
     68e:	de bf       	out	0x3e, r29	; 62
     690:	0f be       	out	0x3f, r0	; 63
     692:	cd bf       	out	0x3d, r28	; 61
     694:	e9 82       	std	Y+1, r14	; 0x01
     696:	fa 82       	std	Y+2, r15	; 0x02
     698:	0b 83       	std	Y+3, r16	; 0x03
     69a:	1c 83       	std	Y+4, r17	; 0x04
     69c:	2d 83       	std	Y+5, r18	; 0x05
     69e:	3e 83       	std	Y+6, r19	; 0x06
     6a0:	4f 83       	std	Y+7, r20	; 0x07
     6a2:	58 87       	std	Y+8, r21	; 0x08
     6a4:	69 87       	std	Y+9, r22	; 0x09
     6a6:	7a 87       	std	Y+10, r23	; 0x0a
     6a8:	8b 87       	std	Y+11, r24	; 0x0b
     6aa:	89 85       	ldd	r24, Y+9	; 0x09
     6ac:	9a 85       	ldd	r25, Y+10	; 0x0a
     6ae:	01 97       	sbiw	r24, 0x01	; 1
     6b0:	69 f5       	brne	.+90     	; 0x70c <joystick_readPositionOverCAN+0x9c>
     6b2:	89 81       	ldd	r24, Y+1	; 0x01
     6b4:	06 e5       	ldi	r16, 0x56	; 86
     6b6:	13 e0       	ldi	r17, 0x03	; 3
     6b8:	f8 01       	movw	r30, r16
     6ba:	80 83       	st	Z, r24
     6bc:	8a 81       	ldd	r24, Y+2	; 0x02
     6be:	81 83       	std	Z+1, r24	; 0x01
     6c0:	60 81       	ld	r22, Z
     6c2:	f1 80       	ldd	r15, Z+1	; 0x01
     6c4:	06 2e       	mov	r0, r22
     6c6:	00 0c       	add	r0, r0
     6c8:	77 0b       	sbc	r23, r23
     6ca:	88 0b       	sbc	r24, r24
     6cc:	99 0b       	sbc	r25, r25
     6ce:	dc d4       	rcall	.+2488   	; 0x1088 <__floatsisf>
     6d0:	4b 01       	movw	r8, r22
     6d2:	5c 01       	movw	r10, r24
     6d4:	6f 2d       	mov	r22, r15
     6d6:	ff 0c       	add	r15, r15
     6d8:	77 0b       	sbc	r23, r23
     6da:	88 0b       	sbc	r24, r24
     6dc:	99 0b       	sbc	r25, r25
     6de:	d4 d4       	rcall	.+2472   	; 0x1088 <__floatsisf>
     6e0:	a5 01       	movw	r20, r10
     6e2:	94 01       	movw	r18, r8
     6e4:	df d3       	rcall	.+1982   	; 0xea4 <atan2>
     6e6:	20 e0       	ldi	r18, 0x00	; 0
     6e8:	30 e0       	ldi	r19, 0x00	; 0
     6ea:	44 eb       	ldi	r20, 0xB4	; 180
     6ec:	53 e4       	ldi	r21, 0x43	; 67
     6ee:	ac d5       	rcall	.+2904   	; 0x1248 <__mulsf3>
     6f0:	20 e0       	ldi	r18, 0x00	; 0
     6f2:	30 e0       	ldi	r19, 0x00	; 0
     6f4:	40 e0       	ldi	r20, 0x00	; 0
     6f6:	5f e3       	ldi	r21, 0x3F	; 63
     6f8:	a7 d5       	rcall	.+2894   	; 0x1248 <__mulsf3>
     6fa:	23 ec       	ldi	r18, 0xC3	; 195
     6fc:	35 ef       	ldi	r19, 0xF5	; 245
     6fe:	48 e4       	ldi	r20, 0x48	; 72
     700:	50 e4       	ldi	r21, 0x40	; 64
     702:	27 d4       	rcall	.+2126   	; 0xf52 <__divsf3>
     704:	8e d4       	rcall	.+2332   	; 0x1022 <__fixsfsi>
     706:	f8 01       	movw	r30, r16
     708:	73 83       	std	Z+3, r23	; 0x03
     70a:	62 83       	std	Z+2, r22	; 0x02
     70c:	2b 96       	adiw	r28, 0x0b	; 11
     70e:	0f b6       	in	r0, 0x3f	; 63
     710:	f8 94       	cli
     712:	de bf       	out	0x3e, r29	; 62
     714:	0f be       	out	0x3f, r0	; 63
     716:	cd bf       	out	0x3d, r28	; 61
     718:	df 91       	pop	r29
     71a:	cf 91       	pop	r28
     71c:	1f 91       	pop	r17
     71e:	0f 91       	pop	r16
     720:	ff 90       	pop	r15
     722:	ef 90       	pop	r14
     724:	bf 90       	pop	r11
     726:	af 90       	pop	r10
     728:	9f 90       	pop	r9
     72a:	8f 90       	pop	r8
     72c:	08 95       	ret

0000072e <joystick_setServo>:

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     72e:	60 91 56 03 	lds	r22, 0x0356	; 0x800356 <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     732:	06 2e       	mov	r0, r22
     734:	00 0c       	add	r0, r0
     736:	77 0b       	sbc	r23, r23
     738:	88 0b       	sbc	r24, r24
     73a:	99 0b       	sbc	r25, r25
     73c:	a5 d4       	rcall	.+2378   	; 0x1088 <__floatsisf>
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	30 e0       	ldi	r19, 0x00	; 0
     742:	48 ec       	ldi	r20, 0xC8	; 200
     744:	52 e4       	ldi	r21, 0x42	; 66
     746:	3b d3       	rcall	.+1654   	; 0xdbe <__addsf3>
     748:	20 e0       	ldi	r18, 0x00	; 0
     74a:	30 e0       	ldi	r19, 0x00	; 0
     74c:	48 e4       	ldi	r20, 0x48	; 72
     74e:	53 e4       	ldi	r21, 0x43	; 67
     750:	00 d4       	rcall	.+2048   	; 0xf52 <__divsf3>
     752:	29 e9       	ldi	r18, 0x99	; 153
     754:	39 e9       	ldi	r19, 0x99	; 153
     756:	49 e9       	ldi	r20, 0x99	; 153
     758:	5f e3       	ldi	r21, 0x3F	; 63
     75a:	76 d5       	rcall	.+2796   	; 0x1248 <__mulsf3>
     75c:	26 e6       	ldi	r18, 0x66	; 102
     75e:	36 e6       	ldi	r19, 0x66	; 102
     760:	46 e6       	ldi	r20, 0x66	; 102
     762:	5f e3       	ldi	r21, 0x3F	; 63
     764:	2c d3       	rcall	.+1624   	; 0xdbe <__addsf3>
     766:	9b 01       	movw	r18, r22
     768:	ac 01       	movw	r20, r24
     76a:	60 e0       	ldi	r22, 0x00	; 0
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	80 e4       	ldi	r24, 0x40	; 64
     770:	90 e4       	ldi	r25, 0x40	; 64
     772:	24 d3       	rcall	.+1608   	; 0xdbc <__subsf3>
     774:	33 c1       	rjmp	.+614    	; 0x9dc <pwm_setPulseWidth>
     776:	08 95       	ret

00000778 <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     778:	e2 e0       	ldi	r30, 0x02	; 2
     77a:	f1 e0       	ldi	r31, 0x01	; 1
     77c:	80 81       	ld	r24, Z
     77e:	80 61       	ori	r24, 0x10	; 16
     780:	80 83       	st	Z, r24
     782:	08 95       	ret

00000784 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     784:	88 23       	and	r24, r24
     786:	31 f0       	breq	.+12     	; 0x794 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     788:	e2 e0       	ldi	r30, 0x02	; 2
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	80 81       	ld	r24, Z
     78e:	82 60       	ori	r24, 0x02	; 2
     790:	80 83       	st	Z, r24
     792:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     794:	e2 e0       	ldi	r30, 0x02	; 2
     796:	f1 e0       	ldi	r31, 0x01	; 1
     798:	80 81       	ld	r24, Z
     79a:	8d 7f       	andi	r24, 0xFD	; 253
     79c:	80 83       	st	Z, r24
     79e:	08 95       	ret

000007a0 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     7a0:	cf 93       	push	r28
     7a2:	df 93       	push	r29
     7a4:	00 d0       	rcall	.+0      	; 0x7a6 <motor_setSpeed+0x6>
     7a6:	cd b7       	in	r28, 0x3d	; 61
     7a8:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     7aa:	90 e5       	ldi	r25, 0x50	; 80
     7ac:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     7ae:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     7b0:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     7b2:	63 e0       	ldi	r22, 0x03	; 3
     7b4:	ce 01       	movw	r24, r28
     7b6:	01 96       	adiw	r24, 0x01	; 1
     7b8:	2e d2       	rcall	.+1116   	; 0xc16 <TWI_Start_Transceiver_With_Data>
}
     7ba:	0f 90       	pop	r0
     7bc:	0f 90       	pop	r0
     7be:	0f 90       	pop	r0
     7c0:	df 91       	pop	r29
     7c2:	cf 91       	pop	r28
     7c4:	08 95       	ret

000007c6 <motor_init>:
float summed_error;
float prev_error; 

void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     7c6:	e1 e0       	ldi	r30, 0x01	; 1
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	80 81       	ld	r24, Z
     7cc:	82 60       	ori	r24, 0x02	; 2
     7ce:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     7d0:	80 81       	ld	r24, Z
     7d2:	80 61       	ori	r24, 0x10	; 16
     7d4:	80 83       	st	Z, r24
	
	motor_setSpeed(0);
     7d6:	80 e0       	ldi	r24, 0x00	; 0
     7d8:	e3 df       	rcall	.-58     	; 0x7a0 <motor_setSpeed>
	motor_enable();
     7da:	ce df       	rcall	.-100    	; 0x778 <motor_enable>
     7dc:	10 92 6f 03 	sts	0x036F, r1	; 0x80036f <summed_error>
	summed_error = 0;
     7e0:	10 92 70 03 	sts	0x0370, r1	; 0x800370 <summed_error+0x1>
     7e4:	10 92 71 03 	sts	0x0371, r1	; 0x800371 <summed_error+0x2>
     7e8:	10 92 72 03 	sts	0x0372, r1	; 0x800372 <summed_error+0x3>
     7ec:	10 92 73 03 	sts	0x0373, r1	; 0x800373 <prev_error>
	prev_error = 0;
     7f0:	10 92 74 03 	sts	0x0374, r1	; 0x800374 <prev_error+0x1>
     7f4:	10 92 75 03 	sts	0x0375, r1	; 0x800375 <prev_error+0x2>
     7f8:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <prev_error+0x3>
     7fc:	08 95       	ret

000007fe <motor_control>:
     7fe:	4f 92       	push	r4
	data[1] = command_byte;
	data[2] = speed;
	TWI_Start_Transceiver_With_Data(data, 3);
}

void motor_control() {
     800:	5f 92       	push	r5
     802:	6f 92       	push	r6
     804:	7f 92       	push	r7
     806:	8f 92       	push	r8
     808:	9f 92       	push	r9
     80a:	af 92       	push	r10
     80c:	bf 92       	push	r11
     80e:	cf 92       	push	r12
     810:	df 92       	push	r13
     812:	ef 92       	push	r14
     814:	ff 92       	push	r15
     816:	cf 93       	push	r28
     818:	df 93       	push	r29
     81a:	00 d0       	rcall	.+0      	; 0x81c <motor_control+0x1e>
     81c:	1f 92       	push	r1
     81e:	cd b7       	in	r28, 0x3d	; 61
     820:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     822:	80 91 60 03 	lds	r24, 0x0360	; 0x800360 <slider_pos+0x4>
     826:	90 91 61 03 	lds	r25, 0x0361	; 0x800361 <slider_pos+0x5>
     82a:	a0 91 62 03 	lds	r26, 0x0362	; 0x800362 <slider_pos+0x6>
     82e:	b0 91 63 03 	lds	r27, 0x0363	; 0x800363 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.2;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
	summed_error += error*TIMER3_SECONDS;
     832:	20 91 5a 03 	lds	r18, 0x035A	; 0x80035a <converted_encoderValue>
     836:	30 91 5b 03 	lds	r19, 0x035B	; 0x80035b <converted_encoderValue+0x1>
     83a:	bc 01       	movw	r22, r24
     83c:	62 1b       	sub	r22, r18
     83e:	73 0b       	sbc	r23, r19
     840:	07 2e       	mov	r0, r23
     842:	00 0c       	add	r0, r0
     844:	88 0b       	sbc	r24, r24
     846:	99 0b       	sbc	r25, r25
     848:	1f d4       	rcall	.+2110   	; 0x1088 <__floatsisf>
     84a:	6b 01       	movw	r12, r22
     84c:	7c 01       	movw	r14, r24
     84e:	2d ec       	ldi	r18, 0xCD	; 205
     850:	3c ec       	ldi	r19, 0xCC	; 204
     852:	4c e4       	ldi	r20, 0x4C	; 76
     854:	5d e3       	ldi	r21, 0x3D	; 61
     856:	f8 d4       	rcall	.+2544   	; 0x1248 <__mulsf3>
     858:	20 91 6f 03 	lds	r18, 0x036F	; 0x80036f <summed_error>
     85c:	30 91 70 03 	lds	r19, 0x0370	; 0x800370 <summed_error+0x1>
     860:	40 91 71 03 	lds	r20, 0x0371	; 0x800371 <summed_error+0x2>
     864:	50 91 72 03 	lds	r21, 0x0372	; 0x800372 <summed_error+0x3>
     868:	aa d2       	rcall	.+1364   	; 0xdbe <__addsf3>
     86a:	4b 01       	movw	r8, r22
     86c:	5c 01       	movw	r10, r24
     86e:	60 93 6f 03 	sts	0x036F, r22	; 0x80036f <summed_error>
     872:	70 93 70 03 	sts	0x0370, r23	; 0x800370 <summed_error+0x1>
     876:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <summed_error+0x2>
     87a:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     87e:	20 91 73 03 	lds	r18, 0x0373	; 0x800373 <prev_error>
     882:	30 91 74 03 	lds	r19, 0x0374	; 0x800374 <prev_error+0x1>
     886:	40 91 75 03 	lds	r20, 0x0375	; 0x800375 <prev_error+0x2>
     88a:	50 91 76 03 	lds	r21, 0x0376	; 0x800376 <prev_error+0x3>
     88e:	c7 01       	movw	r24, r14
     890:	b6 01       	movw	r22, r12
     892:	94 d2       	rcall	.+1320   	; 0xdbc <__subsf3>
     894:	2d ec       	ldi	r18, 0xCD	; 205
     896:	3c ec       	ldi	r19, 0xCC	; 204
     898:	4c e4       	ldi	r20, 0x4C	; 76
     89a:	5d e3       	ldi	r21, 0x3D	; 61
     89c:	5a d3       	rcall	.+1716   	; 0xf52 <__divsf3>
     89e:	69 83       	std	Y+1, r22	; 0x01
     8a0:	7a 83       	std	Y+2, r23	; 0x02
     8a2:	8b 83       	std	Y+3, r24	; 0x03
     8a4:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     8a6:	c0 92 73 03 	sts	0x0373, r12	; 0x800373 <prev_error>
     8aa:	d0 92 74 03 	sts	0x0374, r13	; 0x800374 <prev_error+0x1>
     8ae:	e0 92 75 03 	sts	0x0375, r14	; 0x800375 <prev_error+0x2>
     8b2:	f0 92 76 03 	sts	0x0376, r15	; 0x800376 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     8b6:	20 e0       	ldi	r18, 0x00	; 0
     8b8:	30 e0       	ldi	r19, 0x00	; 0
     8ba:	40 e0       	ldi	r20, 0x00	; 0
     8bc:	5f e3       	ldi	r21, 0x3F	; 63
     8be:	c7 01       	movw	r24, r14
     8c0:	b6 01       	movw	r22, r12
     8c2:	c2 d4       	rcall	.+2436   	; 0x1248 <__mulsf3>
     8c4:	2b 01       	movw	r4, r22
     8c6:	3c 01       	movw	r6, r24
     8c8:	2d ec       	ldi	r18, 0xCD	; 205
     8ca:	3c ec       	ldi	r19, 0xCC	; 204
     8cc:	4c e4       	ldi	r20, 0x4C	; 76
     8ce:	5e e3       	ldi	r21, 0x3E	; 62
     8d0:	c5 01       	movw	r24, r10
     8d2:	b4 01       	movw	r22, r8
     8d4:	b9 d4       	rcall	.+2418   	; 0x1248 <__mulsf3>
     8d6:	9b 01       	movw	r18, r22
     8d8:	ac 01       	movw	r20, r24
     8da:	c3 01       	movw	r24, r6
     8dc:	b2 01       	movw	r22, r4
     8de:	6f d2       	rcall	.+1246   	; 0xdbe <__addsf3>
     8e0:	4b 01       	movw	r8, r22
     8e2:	5c 01       	movw	r10, r24
     8e4:	2f e8       	ldi	r18, 0x8F	; 143
     8e6:	32 ec       	ldi	r19, 0xC2	; 194
     8e8:	45 e7       	ldi	r20, 0x75	; 117
     8ea:	5d e3       	ldi	r21, 0x3D	; 61
     8ec:	69 81       	ldd	r22, Y+1	; 0x01
     8ee:	7a 81       	ldd	r23, Y+2	; 0x02
     8f0:	8b 81       	ldd	r24, Y+3	; 0x03
     8f2:	9c 81       	ldd	r25, Y+4	; 0x04
     8f4:	a9 d4       	rcall	.+2386   	; 0x1248 <__mulsf3>
     8f6:	9b 01       	movw	r18, r22
     8f8:	ac 01       	movw	r20, r24
     8fa:	c5 01       	movw	r24, r10
     8fc:	b4 01       	movw	r22, r8
     8fe:	5f d2       	rcall	.+1214   	; 0xdbe <__addsf3>
     900:	90 d3       	rcall	.+1824   	; 0x1022 <__fixsfsi>
     902:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     904:	5c 01       	movw	r10, r24
     906:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     908:	17 06       	cpc	r1, r23
     90a:	64 f4       	brge	.+24     	; 0x924 <motor_control+0x126>
		u = (u*255)/100;
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	3a df       	rcall	.-396    	; 0x784 <motor_setDirection>
     910:	2f ef       	ldi	r18, 0xFF	; 255
     912:	28 9d       	mul	r18, r8
     914:	c0 01       	movw	r24, r0
     916:	29 9d       	mul	r18, r9
     918:	90 0d       	add	r25, r0
     91a:	11 24       	eor	r1, r1
     91c:	64 e6       	ldi	r22, 0x64	; 100
     91e:	70 e0       	ldi	r23, 0x00	; 0
		
	} else {
		motor_setDirection(0);
     920:	f9 d4       	rcall	.+2546   	; 0x1314 <__divmodhi4>
     922:	0c c0       	rjmp	.+24     	; 0x93c <motor_control+0x13e>
     924:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     926:	2e df       	rcall	.-420    	; 0x784 <motor_setDirection>
     928:	21 e0       	ldi	r18, 0x01	; 1
     92a:	28 9d       	mul	r18, r8
     92c:	c0 01       	movw	r24, r0
     92e:	29 9d       	mul	r18, r9
     930:	90 0d       	add	r25, r0
     932:	98 19       	sub	r25, r8
     934:	11 24       	eor	r1, r1
     936:	64 e6       	ldi	r22, 0x64	; 100
     938:	70 e0       	ldi	r23, 0x00	; 0
     93a:	ec d4       	rcall	.+2520   	; 0x1314 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     93c:	cb 01       	movw	r24, r22

	if (u>255) {
     93e:	49 96       	adiw	r24, 0x19	; 25
     940:	8f 3f       	cpi	r24, 0xFF	; 255
     942:	91 05       	cpc	r25, r1
     944:	b1 f0       	breq	.+44     	; 0x972 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     946:	ac f0       	brlt	.+42     	; 0x972 <motor_control+0x174>
     948:	a7 01       	movw	r20, r14
     94a:	96 01       	movw	r18, r12
     94c:	60 91 6f 03 	lds	r22, 0x036F	; 0x80036f <summed_error>
     950:	70 91 70 03 	lds	r23, 0x0370	; 0x800370 <summed_error+0x1>
     954:	80 91 71 03 	lds	r24, 0x0371	; 0x800371 <summed_error+0x2>
     958:	90 91 72 03 	lds	r25, 0x0372	; 0x800372 <summed_error+0x3>
     95c:	2f d2       	rcall	.+1118   	; 0xdbc <__subsf3>
     95e:	60 93 6f 03 	sts	0x036F, r22	; 0x80036f <summed_error>
     962:	70 93 70 03 	sts	0x0370, r23	; 0x800370 <summed_error+0x1>
     966:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <summed_error+0x2>
     96a:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     96e:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	16 df       	rcall	.-468    	; 0x7a0 <motor_setSpeed>
	
	

}
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
     97a:	0f 90       	pop	r0
     97c:	df 91       	pop	r29
     97e:	cf 91       	pop	r28
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	bf 90       	pop	r11
     98a:	af 90       	pop	r10
     98c:	9f 90       	pop	r9
     98e:	8f 90       	pop	r8
     990:	7f 90       	pop	r7
     992:	6f 90       	pop	r6
     994:	5f 90       	pop	r5
     996:	4f 90       	pop	r4
     998:	08 95       	ret

0000099a <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     99a:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     99c:	e1 e8       	ldi	r30, 0x81	; 129
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	80 81       	ld	r24, Z
     9a2:	88 7f       	andi	r24, 0xF8	; 248
     9a4:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     9a6:	80 81       	ld	r24, Z
     9a8:	82 60       	ori	r24, 0x02	; 2
     9aa:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     9ac:	a0 e8       	ldi	r26, 0x80	; 128
     9ae:	b0 e0       	ldi	r27, 0x00	; 0
     9b0:	8c 91       	ld	r24, X
     9b2:	82 60       	ori	r24, 0x02	; 2
     9b4:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     9b6:	80 81       	ld	r24, Z
     9b8:	88 61       	ori	r24, 0x18	; 24
     9ba:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     9bc:	8c 91       	ld	r24, X
     9be:	80 68       	ori	r24, 0x80	; 128
     9c0:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     9c2:	80 e4       	ldi	r24, 0x40	; 64
     9c4:	9c e9       	ldi	r25, 0x9C	; 156
     9c6:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     9ca:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     9ce:	88 eb       	ldi	r24, 0xB8	; 184
     9d0:	9b e0       	ldi	r25, 0x0B	; 11
     9d2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     9d6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     9da:	08 95       	ret

000009dc <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     9dc:	cf 92       	push	r12
     9de:	df 92       	push	r13
     9e0:	ef 92       	push	r14
     9e2:	ff 92       	push	r15
     9e4:	6b 01       	movw	r12, r22
     9e6:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     9e8:	26 e6       	ldi	r18, 0x66	; 102
     9ea:	36 e6       	ldi	r19, 0x66	; 102
     9ec:	46 e6       	ldi	r20, 0x66	; 102
     9ee:	5f e3       	ldi	r21, 0x3F	; 63
     9f0:	20 d4       	rcall	.+2112   	; 0x1232 <__gesf2>
     9f2:	88 23       	and	r24, r24
     9f4:	d4 f0       	brlt	.+52     	; 0xa2a <pwm_setPulseWidth+0x4e>
     9f6:	26 e6       	ldi	r18, 0x66	; 102
     9f8:	36 e6       	ldi	r19, 0x66	; 102
     9fa:	46 e0       	ldi	r20, 0x06	; 6
     9fc:	50 e4       	ldi	r21, 0x40	; 64
     9fe:	c7 01       	movw	r24, r14
     a00:	b6 01       	movw	r22, r12
     a02:	a3 d2       	rcall	.+1350   	; 0xf4a <__cmpsf2>
     a04:	18 16       	cp	r1, r24
     a06:	8c f0       	brlt	.+34     	; 0xa2a <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     a08:	20 e0       	ldi	r18, 0x00	; 0
     a0a:	30 e0       	ldi	r19, 0x00	; 0
     a0c:	40 ea       	ldi	r20, 0xA0	; 160
     a0e:	51 e4       	ldi	r21, 0x41	; 65
     a10:	c7 01       	movw	r24, r14
     a12:	b6 01       	movw	r22, r12
     a14:	9e d2       	rcall	.+1340   	; 0xf52 <__divsf3>
     a16:	20 e0       	ldi	r18, 0x00	; 0
     a18:	30 e4       	ldi	r19, 0x40	; 64
     a1a:	4c e1       	ldi	r20, 0x1C	; 28
     a1c:	57 e4       	ldi	r21, 0x47	; 71
     a1e:	14 d4       	rcall	.+2088   	; 0x1248 <__mulsf3>
     a20:	05 d3       	rcall	.+1546   	; 0x102c <__fixunssfsi>
     a22:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a26:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     a2a:	ff 90       	pop	r15
     a2c:	ef 90       	pop	r14
     a2e:	df 90       	pop	r13
     a30:	cf 90       	pop	r12
     a32:	08 95       	ret

00000a34 <setupInit>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"

void setupInit(void){
	cli();
     a34:	f8 94       	cli
	USART_init(MYUBRR);
     a36:	87 e6       	ldi	r24, 0x67	; 103
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	a5 d1       	rcall	.+842    	; 0xd86 <USART_init>
	printf("finished uart setup2)");
     a3c:	8e ee       	ldi	r24, 0xEE	; 238
     a3e:	92 e0       	ldi	r25, 0x02	; 2
     a40:	9f 93       	push	r25
     a42:	8f 93       	push	r24
	CAN_controller_init();
     a44:	2d d5       	rcall	.+2650   	; 0x14a0 <printf>
     a46:	45 dd       	rcall	.-1398   	; 0x4d2 <CAN_controller_init>
	printf("finished can setup");
     a48:	84 e0       	ldi	r24, 0x04	; 4
     a4a:	93 e0       	ldi	r25, 0x03	; 3
     a4c:	9f 93       	push	r25
     a4e:	8f 93       	push	r24
	pwm_init();
     a50:	27 d5       	rcall	.+2638   	; 0x14a0 <printf>
	printf("finished pwm");
     a52:	a3 df       	rcall	.-186    	; 0x99a <pwm_init>
     a54:	87 e1       	ldi	r24, 0x17	; 23
     a56:	93 e0       	ldi	r25, 0x03	; 3
     a58:	9f 93       	push	r25
     a5a:	8f 93       	push	r24
	ADC_init();
     a5c:	21 d5       	rcall	.+2626   	; 0x14a0 <printf>
	printf("Finished setup");
     a5e:	77 dd       	rcall	.-1298   	; 0x54e <ADC_init>
     a60:	84 e2       	ldi	r24, 0x24	; 36
     a62:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     a64:	9f 93       	push	r25
     a66:	8f 93       	push	r24
	sleep_init();
     a68:	1b d5       	rcall	.+2614   	; 0x14a0 <printf>
     a6a:	b5 d0       	rcall	.+362    	; 0xbd6 <timer_init>
	TWI_Master_Initialise();
     a6c:	0d d0       	rcall	.+26     	; 0xa88 <sleep_init>
     a6e:	c9 d0       	rcall	.+402    	; 0xc02 <TWI_Master_Initialise>
	motor_init();
     a70:	aa de       	rcall	.-684    	; 0x7c6 <motor_init>
     a72:	82 dd       	rcall	.-1276   	; 0x578 <encoder_init>
	encoder_init();
     a74:	78 94       	sei
     a76:	8d b7       	in	r24, 0x3d	; 61
	sei();
     a78:	9e b7       	in	r25, 0x3e	; 62
     a7a:	08 96       	adiw	r24, 0x08	; 8
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	f8 94       	cli
     a80:	9e bf       	out	0x3e, r25	; 62
     a82:	0f be       	out	0x3f, r0	; 63
     a84:	8d bf       	out	0x3d, r24	; 61
     a86:	08 95       	ret

00000a88 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     a88:	83 b7       	in	r24, 0x33	; 51
     a8a:	81 7f       	andi	r24, 0xF1	; 241
     a8c:	83 bf       	out	0x33, r24	; 51
     a8e:	08 95       	ret

00000a90 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     a90:	80 b7       	in	r24, 0x30	; 48
     a92:	88 68       	ori	r24, 0x88	; 136
     a94:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     a96:	ea e7       	ldi	r30, 0x7A	; 122
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	80 81       	ld	r24, Z
     a9c:	8f 77       	andi	r24, 0x7F	; 127
     a9e:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     aa0:	83 b7       	in	r24, 0x33	; 51
     aa2:	81 60       	ori	r24, 0x01	; 1
     aa4:	83 bf       	out	0x33, r24	; 51
     aa6:	88 95       	sleep
     aa8:	83 b7       	in	r24, 0x33	; 51
     aaa:	8e 7f       	andi	r24, 0xFE	; 254
     aac:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     aae:	80 81       	ld	r24, Z
     ab0:	80 68       	ori	r24, 0x80	; 128
     ab2:	80 83       	st	Z, r24
     ab4:	08 95       	ret

00000ab6 <slider_readPositionOverCAN>:
 *
 * Created: 01.11.2019 10:48:07
 *  Author: sanderfu
 */ 
#include "slider.h"
void slider_readPositionOverCAN(CAN_message_t mess) {
     ab6:	8f 92       	push	r8
     ab8:	9f 92       	push	r9
     aba:	af 92       	push	r10
     abc:	bf 92       	push	r11
     abe:	ef 92       	push	r14
     ac0:	ff 92       	push	r15
     ac2:	0f 93       	push	r16
     ac4:	1f 93       	push	r17
     ac6:	cf 93       	push	r28
     ac8:	df 93       	push	r29
     aca:	cd b7       	in	r28, 0x3d	; 61
     acc:	de b7       	in	r29, 0x3e	; 62
     ace:	2b 97       	sbiw	r28, 0x0b	; 11
     ad0:	0f b6       	in	r0, 0x3f	; 63
     ad2:	f8 94       	cli
     ad4:	de bf       	out	0x3e, r29	; 62
     ad6:	0f be       	out	0x3f, r0	; 63
     ad8:	cd bf       	out	0x3d, r28	; 61
     ada:	e9 82       	std	Y+1, r14	; 0x01
     adc:	fa 82       	std	Y+2, r15	; 0x02
     ade:	0b 83       	std	Y+3, r16	; 0x03
     ae0:	1c 83       	std	Y+4, r17	; 0x04
     ae2:	2d 83       	std	Y+5, r18	; 0x05
     ae4:	3e 83       	std	Y+6, r19	; 0x06
     ae6:	4f 83       	std	Y+7, r20	; 0x07
     ae8:	58 87       	std	Y+8, r21	; 0x08
     aea:	69 87       	std	Y+9, r22	; 0x09
     aec:	7a 87       	std	Y+10, r23	; 0x0a
     aee:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x02) {
     af0:	89 85       	ldd	r24, Y+9	; 0x09
     af2:	9a 85       	ldd	r25, Y+10	; 0x0a
     af4:	02 97       	sbiw	r24, 0x02	; 2
     af6:	69 f5       	brne	.+90     	; 0xb52 <slider_readPositionOverCAN+0x9c>
		int32_t dataLeft = mess.data[0];
     af8:	29 81       	ldd	r18, Y+1	; 0x01
		int32_t dataRight = mess.data[1];
     afa:	fa 80       	ldd	r15, Y+2	; 0x02

		slider_pos.left_pos = (dataLeft*200)/255-100;
     afc:	30 e0       	ldi	r19, 0x00	; 0
     afe:	a8 ec       	ldi	r26, 0xC8	; 200
     b00:	b0 e0       	ldi	r27, 0x00	; 0
     b02:	3f d4       	rcall	.+2174   	; 0x1382 <__umulhisi3>
     b04:	81 2c       	mov	r8, r1
     b06:	91 2c       	mov	r9, r1
     b08:	54 01       	movw	r10, r8
     b0a:	8a 94       	dec	r8
     b0c:	a5 01       	movw	r20, r10
     b0e:	94 01       	movw	r18, r8
     b10:	14 d4       	rcall	.+2088   	; 0x133a <__divmodsi4>
     b12:	da 01       	movw	r26, r20
     b14:	c9 01       	movw	r24, r18
     b16:	84 56       	subi	r24, 0x64	; 100
     b18:	91 09       	sbc	r25, r1
     b1a:	a1 09       	sbc	r26, r1
     b1c:	b1 09       	sbc	r27, r1
     b1e:	0c e5       	ldi	r16, 0x5C	; 92
     b20:	13 e0       	ldi	r17, 0x03	; 3
     b22:	f8 01       	movw	r30, r16
     b24:	80 83       	st	Z, r24
     b26:	91 83       	std	Z+1, r25	; 0x01
     b28:	a2 83       	std	Z+2, r26	; 0x02
     b2a:	b3 83       	std	Z+3, r27	; 0x03
		slider_pos.right_pos = (dataRight*200)/255-100;
     b2c:	2f 2d       	mov	r18, r15
     b2e:	30 e0       	ldi	r19, 0x00	; 0
     b30:	a8 ec       	ldi	r26, 0xC8	; 200
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	26 d4       	rcall	.+2124   	; 0x1382 <__umulhisi3>
     b36:	a5 01       	movw	r20, r10
     b38:	94 01       	movw	r18, r8
     b3a:	ff d3       	rcall	.+2046   	; 0x133a <__divmodsi4>
     b3c:	da 01       	movw	r26, r20
     b3e:	c9 01       	movw	r24, r18
     b40:	84 56       	subi	r24, 0x64	; 100
     b42:	91 09       	sbc	r25, r1
     b44:	a1 09       	sbc	r26, r1
     b46:	b1 09       	sbc	r27, r1
     b48:	f8 01       	movw	r30, r16
     b4a:	84 83       	std	Z+4, r24	; 0x04
     b4c:	95 83       	std	Z+5, r25	; 0x05
     b4e:	a6 83       	std	Z+6, r26	; 0x06
     b50:	b7 83       	std	Z+7, r27	; 0x07
	}
}
     b52:	2b 96       	adiw	r28, 0x0b	; 11
     b54:	0f b6       	in	r0, 0x3f	; 63
     b56:	f8 94       	cli
     b58:	de bf       	out	0x3e, r29	; 62
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	cd bf       	out	0x3d, r28	; 61
     b5e:	df 91       	pop	r29
     b60:	cf 91       	pop	r28
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	ff 90       	pop	r15
     b68:	ef 90       	pop	r14
     b6a:	bf 90       	pop	r11
     b6c:	af 90       	pop	r10
     b6e:	9f 90       	pop	r9
     b70:	8f 90       	pop	r8
     b72:	08 95       	ret

00000b74 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     b74:	84 b1       	in	r24, 0x04	; 4
     b76:	87 60       	ori	r24, 0x07	; 7
     b78:	84 b9       	out	0x04, r24	; 4
     b7a:	27 9a       	sbi	0x04, 7	; 4
     b7c:	8c b5       	in	r24, 0x2c	; 44
     b7e:	81 65       	ori	r24, 0x51	; 81
     b80:	8c bd       	out	0x2c, r24	; 44
     b82:	2f 9a       	sbi	0x05, 7	; 5
     b84:	08 95       	ret

00000b86 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     b86:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     b88:	0d b4       	in	r0, 0x2d	; 45
     b8a:	07 fe       	sbrs	r0, 7
     b8c:	fd cf       	rjmp	.-6      	; 0xb88 <SPI_masterWrite+0x2>

}
     b8e:	08 95       	ret

00000b90 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     b90:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     b92:	0d b4       	in	r0, 0x2d	; 45
     b94:	07 fe       	sbrs	r0, 7
     b96:	fd cf       	rjmp	.-6      	; 0xb92 <SPI_masterRead+0x2>
	return SPDR;
     b98:	8e b5       	in	r24, 0x2e	; 46
}
     b9a:	08 95       	ret

00000b9c <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     b9c:	66 23       	and	r22, r22
     b9e:	69 f0       	breq	.+26     	; 0xbba <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     ba0:	45 b1       	in	r20, 0x05	; 5
     ba2:	21 e0       	ldi	r18, 0x01	; 1
     ba4:	30 e0       	ldi	r19, 0x00	; 0
     ba6:	b9 01       	movw	r22, r18
     ba8:	02 c0       	rjmp	.+4      	; 0xbae <SPI_setChipSelect+0x12>
     baa:	66 0f       	add	r22, r22
     bac:	77 1f       	adc	r23, r23
     bae:	8a 95       	dec	r24
     bb0:	e2 f7       	brpl	.-8      	; 0xbaa <SPI_setChipSelect+0xe>
     bb2:	cb 01       	movw	r24, r22
     bb4:	84 2b       	or	r24, r20
     bb6:	85 b9       	out	0x05, r24	; 5
     bb8:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     bba:	45 b1       	in	r20, 0x05	; 5
     bbc:	21 e0       	ldi	r18, 0x01	; 1
     bbe:	30 e0       	ldi	r19, 0x00	; 0
     bc0:	b9 01       	movw	r22, r18
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <SPI_setChipSelect+0x2c>
     bc4:	66 0f       	add	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	e2 f7       	brpl	.-8      	; 0xbc4 <SPI_setChipSelect+0x28>
     bcc:	cb 01       	movw	r24, r22
     bce:	80 95       	com	r24
     bd0:	84 23       	and	r24, r20
     bd2:	85 b9       	out	0x05, r24	; 5
     bd4:	08 95       	ret

00000bd6 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     bd6:	e1 e7       	ldi	r30, 0x71	; 113
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	84 60       	ori	r24, 0x04	; 4
     bde:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     be0:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     be4:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     be8:	80 e3       	ldi	r24, 0x30	; 48
     bea:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     bee:	85 e0       	ldi	r24, 0x05	; 5
     bf0:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     bf4:	8d e0       	ldi	r24, 0x0D	; 13
     bf6:	93 e0       	ldi	r25, 0x03	; 3
     bf8:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     bfc:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     c00:	08 95       	ret

00000c02 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     c02:	8c e0       	ldi	r24, 0x0C	; 12
     c04:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     c08:	8f ef       	ldi	r24, 0xFF	; 255
     c0a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     c0e:	84 e0       	ldi	r24, 0x04	; 4
     c10:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c14:	08 95       	ret

00000c16 <TWI_Start_Transceiver_With_Data>:
     c16:	dc 01       	movw	r26, r24
     c18:	ec eb       	ldi	r30, 0xBC	; 188
     c1a:	f0 e0       	ldi	r31, 0x00	; 0
     c1c:	90 81       	ld	r25, Z
     c1e:	90 fd       	sbrc	r25, 0
     c20:	fd cf       	rjmp	.-6      	; 0xc1c <TWI_Start_Transceiver_With_Data+0x6>
     c22:	60 93 4f 03 	sts	0x034F, r22	; 0x80034f <TWI_msgSize>
     c26:	8c 91       	ld	r24, X
     c28:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <TWI_buf>
     c2c:	80 fd       	sbrc	r24, 0
     c2e:	0c c0       	rjmp	.+24     	; 0xc48 <TWI_Start_Transceiver_With_Data+0x32>
     c30:	62 30       	cpi	r22, 0x02	; 2
     c32:	50 f0       	brcs	.+20     	; 0xc48 <TWI_Start_Transceiver_With_Data+0x32>
     c34:	fd 01       	movw	r30, r26
     c36:	31 96       	adiw	r30, 0x01	; 1
     c38:	a1 e5       	ldi	r26, 0x51	; 81
     c3a:	b3 e0       	ldi	r27, 0x03	; 3
     c3c:	81 e0       	ldi	r24, 0x01	; 1
     c3e:	91 91       	ld	r25, Z+
     c40:	9d 93       	st	X+, r25
     c42:	8f 5f       	subi	r24, 0xFF	; 255
     c44:	68 13       	cpse	r22, r24
     c46:	fb cf       	rjmp	.-10     	; 0xc3e <TWI_Start_Transceiver_With_Data+0x28>
     c48:	10 92 4e 03 	sts	0x034E, r1	; 0x80034e <TWI_statusReg>
     c4c:	88 ef       	ldi	r24, 0xF8	; 248
     c4e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     c52:	85 ea       	ldi	r24, 0xA5	; 165
     c54:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c58:	08 95       	ret

00000c5a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c5a:	1f 92       	push	r1
     c5c:	0f 92       	push	r0
     c5e:	0f b6       	in	r0, 0x3f	; 63
     c60:	0f 92       	push	r0
     c62:	11 24       	eor	r1, r1
     c64:	0b b6       	in	r0, 0x3b	; 59
     c66:	0f 92       	push	r0
     c68:	2f 93       	push	r18
     c6a:	3f 93       	push	r19
     c6c:	8f 93       	push	r24
     c6e:	9f 93       	push	r25
     c70:	af 93       	push	r26
     c72:	bf 93       	push	r27
     c74:	ef 93       	push	r30
     c76:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c78:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     c7c:	8e 2f       	mov	r24, r30
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	fc 01       	movw	r30, r24
     c82:	38 97       	sbiw	r30, 0x08	; 8
     c84:	e1 35       	cpi	r30, 0x51	; 81
     c86:	f1 05       	cpc	r31, r1
     c88:	08 f0       	brcs	.+2      	; 0xc8c <__vector_39+0x32>
     c8a:	57 c0       	rjmp	.+174    	; 0xd3a <__vector_39+0xe0>
     c8c:	88 27       	eor	r24, r24
     c8e:	ee 58       	subi	r30, 0x8E	; 142
     c90:	ff 4f       	sbci	r31, 0xFF	; 255
     c92:	8f 4f       	sbci	r24, 0xFF	; 255
     c94:	6e c3       	rjmp	.+1756   	; 0x1372 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c96:	10 92 4d 03 	sts	0x034D, r1	; 0x80034d <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c9a:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     c9e:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <TWI_msgSize>
     ca2:	e8 17       	cp	r30, r24
     ca4:	70 f4       	brcc	.+28     	; 0xcc2 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	8e 0f       	add	r24, r30
     caa:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <TWI_bufPtr.1672>
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	e0 5b       	subi	r30, 0xB0	; 176
     cb2:	fc 4f       	sbci	r31, 0xFC	; 252
     cb4:	80 81       	ld	r24, Z
     cb6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cba:	85 e8       	ldi	r24, 0x85	; 133
     cbc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cc0:	43 c0       	rjmp	.+134    	; 0xd48 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     cc2:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <TWI_statusReg>
     cc6:	81 60       	ori	r24, 0x01	; 1
     cc8:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ccc:	84 e9       	ldi	r24, 0x94	; 148
     cce:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cd2:	3a c0       	rjmp	.+116    	; 0xd48 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     cd4:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	8e 0f       	add	r24, r30
     cdc:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <TWI_bufPtr.1672>
     ce0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	e0 5b       	subi	r30, 0xB0	; 176
     ce8:	fc 4f       	sbci	r31, 0xFC	; 252
     cea:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cec:	20 91 4d 03 	lds	r18, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <TWI_msgSize>
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	01 97       	sbiw	r24, 0x01	; 1
     cfa:	28 17       	cp	r18, r24
     cfc:	39 07       	cpc	r19, r25
     cfe:	24 f4       	brge	.+8      	; 0xd08 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d00:	85 ec       	ldi	r24, 0xC5	; 197
     d02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     d06:	20 c0       	rjmp	.+64     	; 0xd48 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d08:	85 e8       	ldi	r24, 0x85	; 133
     d0a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     d0e:	1c c0       	rjmp	.+56     	; 0xd48 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     d10:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     d14:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <TWI_bufPtr.1672>
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	e0 5b       	subi	r30, 0xB0	; 176
     d1c:	fc 4f       	sbci	r31, 0xFC	; 252
     d1e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d20:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <TWI_statusReg>
     d24:	81 60       	ori	r24, 0x01	; 1
     d26:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d2a:	84 e9       	ldi	r24, 0x94	; 148
     d2c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     d30:	0b c0       	rjmp	.+22     	; 0xd48 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d32:	85 ea       	ldi	r24, 0xA5	; 165
     d34:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     d38:	07 c0       	rjmp	.+14     	; 0xd48 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d3a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     d3e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d42:	84 e0       	ldi	r24, 0x04	; 4
     d44:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     d48:	ff 91       	pop	r31
     d4a:	ef 91       	pop	r30
     d4c:	bf 91       	pop	r27
     d4e:	af 91       	pop	r26
     d50:	9f 91       	pop	r25
     d52:	8f 91       	pop	r24
     d54:	3f 91       	pop	r19
     d56:	2f 91       	pop	r18
     d58:	0f 90       	pop	r0
     d5a:	0b be       	out	0x3b, r0	; 59
     d5c:	0f 90       	pop	r0
     d5e:	0f be       	out	0x3f, r0	; 63
     d60:	0f 90       	pop	r0
     d62:	1f 90       	pop	r1
     d64:	18 95       	reti

00000d66 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     d66:	e0 ec       	ldi	r30, 0xC0	; 192
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	90 81       	ld	r25, Z
     d6c:	95 ff       	sbrs	r25, 5
     d6e:	fd cf       	rjmp	.-6      	; 0xd6a <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     d70:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d74:	08 95       	ret

00000d76 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     d76:	e0 ec       	ldi	r30, 0xC0	; 192
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 81       	ld	r24, Z
     d7c:	88 23       	and	r24, r24
     d7e:	ec f7       	brge	.-6      	; 0xd7a <USART_receiveChar+0x4>
		;
	
	return UDR0;
     d80:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d84:	08 95       	ret

00000d86 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     d86:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     d8a:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     d8e:	88 e1       	ldi	r24, 0x18	; 24
     d90:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     d94:	8e e0       	ldi	r24, 0x0E	; 14
     d96:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     d9a:	6b eb       	ldi	r22, 0xBB	; 187
     d9c:	76 e0       	ldi	r23, 0x06	; 6
     d9e:	83 eb       	ldi	r24, 0xB3	; 179
     da0:	96 e0       	ldi	r25, 0x06	; 6
     da2:	34 d3       	rcall	.+1640   	; 0x140c <fdevopen>
     da4:	90 93 78 03 	sts	0x0378, r25	; 0x800378 <uart+0x1>
     da8:	80 93 77 03 	sts	0x0377, r24	; 0x800377 <uart>
	printf("uart setup finished\n\r");
     dac:	83 e3       	ldi	r24, 0x33	; 51
     dae:	93 e0       	ldi	r25, 0x03	; 3
     db0:	9f 93       	push	r25
     db2:	8f 93       	push	r24
     db4:	75 d3       	rcall	.+1770   	; 0x14a0 <printf>
}
     db6:	0f 90       	pop	r0
     db8:	0f 90       	pop	r0
     dba:	08 95       	ret

00000dbc <__subsf3>:
     dbc:	50 58       	subi	r21, 0x80	; 128

00000dbe <__addsf3>:
     dbe:	bb 27       	eor	r27, r27
     dc0:	aa 27       	eor	r26, r26
     dc2:	0e d0       	rcall	.+28     	; 0xde0 <__addsf3x>
     dc4:	fc c1       	rjmp	.+1016   	; 0x11be <__fp_round>
     dc6:	ed d1       	rcall	.+986    	; 0x11a2 <__fp_pscA>
     dc8:	30 f0       	brcs	.+12     	; 0xdd6 <__addsf3+0x18>
     dca:	f2 d1       	rcall	.+996    	; 0x11b0 <__fp_pscB>
     dcc:	20 f0       	brcs	.+8      	; 0xdd6 <__addsf3+0x18>
     dce:	31 f4       	brne	.+12     	; 0xddc <__addsf3+0x1e>
     dd0:	9f 3f       	cpi	r25, 0xFF	; 255
     dd2:	11 f4       	brne	.+4      	; 0xdd8 <__addsf3+0x1a>
     dd4:	1e f4       	brtc	.+6      	; 0xddc <__addsf3+0x1e>
     dd6:	bd c1       	rjmp	.+890    	; 0x1152 <__fp_nan>
     dd8:	0e f4       	brtc	.+2      	; 0xddc <__addsf3+0x1e>
     dda:	e0 95       	com	r30
     ddc:	e7 fb       	bst	r30, 7
     dde:	b3 c1       	rjmp	.+870    	; 0x1146 <__fp_inf>

00000de0 <__addsf3x>:
     de0:	e9 2f       	mov	r30, r25
     de2:	fe d1       	rcall	.+1020   	; 0x11e0 <__fp_split3>
     de4:	80 f3       	brcs	.-32     	; 0xdc6 <__addsf3+0x8>
     de6:	ba 17       	cp	r27, r26
     de8:	62 07       	cpc	r22, r18
     dea:	73 07       	cpc	r23, r19
     dec:	84 07       	cpc	r24, r20
     dee:	95 07       	cpc	r25, r21
     df0:	18 f0       	brcs	.+6      	; 0xdf8 <__addsf3x+0x18>
     df2:	71 f4       	brne	.+28     	; 0xe10 <__addsf3x+0x30>
     df4:	9e f5       	brtc	.+102    	; 0xe5c <__addsf3x+0x7c>
     df6:	16 c2       	rjmp	.+1068   	; 0x1224 <__fp_zero>
     df8:	0e f4       	brtc	.+2      	; 0xdfc <__addsf3x+0x1c>
     dfa:	e0 95       	com	r30
     dfc:	0b 2e       	mov	r0, r27
     dfe:	ba 2f       	mov	r27, r26
     e00:	a0 2d       	mov	r26, r0
     e02:	0b 01       	movw	r0, r22
     e04:	b9 01       	movw	r22, r18
     e06:	90 01       	movw	r18, r0
     e08:	0c 01       	movw	r0, r24
     e0a:	ca 01       	movw	r24, r20
     e0c:	a0 01       	movw	r20, r0
     e0e:	11 24       	eor	r1, r1
     e10:	ff 27       	eor	r31, r31
     e12:	59 1b       	sub	r21, r25
     e14:	99 f0       	breq	.+38     	; 0xe3c <__addsf3x+0x5c>
     e16:	59 3f       	cpi	r21, 0xF9	; 249
     e18:	50 f4       	brcc	.+20     	; 0xe2e <__addsf3x+0x4e>
     e1a:	50 3e       	cpi	r21, 0xE0	; 224
     e1c:	68 f1       	brcs	.+90     	; 0xe78 <__addsf3x+0x98>
     e1e:	1a 16       	cp	r1, r26
     e20:	f0 40       	sbci	r31, 0x00	; 0
     e22:	a2 2f       	mov	r26, r18
     e24:	23 2f       	mov	r18, r19
     e26:	34 2f       	mov	r19, r20
     e28:	44 27       	eor	r20, r20
     e2a:	58 5f       	subi	r21, 0xF8	; 248
     e2c:	f3 cf       	rjmp	.-26     	; 0xe14 <__addsf3x+0x34>
     e2e:	46 95       	lsr	r20
     e30:	37 95       	ror	r19
     e32:	27 95       	ror	r18
     e34:	a7 95       	ror	r26
     e36:	f0 40       	sbci	r31, 0x00	; 0
     e38:	53 95       	inc	r21
     e3a:	c9 f7       	brne	.-14     	; 0xe2e <__addsf3x+0x4e>
     e3c:	7e f4       	brtc	.+30     	; 0xe5c <__addsf3x+0x7c>
     e3e:	1f 16       	cp	r1, r31
     e40:	ba 0b       	sbc	r27, r26
     e42:	62 0b       	sbc	r22, r18
     e44:	73 0b       	sbc	r23, r19
     e46:	84 0b       	sbc	r24, r20
     e48:	ba f0       	brmi	.+46     	; 0xe78 <__addsf3x+0x98>
     e4a:	91 50       	subi	r25, 0x01	; 1
     e4c:	a1 f0       	breq	.+40     	; 0xe76 <__addsf3x+0x96>
     e4e:	ff 0f       	add	r31, r31
     e50:	bb 1f       	adc	r27, r27
     e52:	66 1f       	adc	r22, r22
     e54:	77 1f       	adc	r23, r23
     e56:	88 1f       	adc	r24, r24
     e58:	c2 f7       	brpl	.-16     	; 0xe4a <__addsf3x+0x6a>
     e5a:	0e c0       	rjmp	.+28     	; 0xe78 <__addsf3x+0x98>
     e5c:	ba 0f       	add	r27, r26
     e5e:	62 1f       	adc	r22, r18
     e60:	73 1f       	adc	r23, r19
     e62:	84 1f       	adc	r24, r20
     e64:	48 f4       	brcc	.+18     	; 0xe78 <__addsf3x+0x98>
     e66:	87 95       	ror	r24
     e68:	77 95       	ror	r23
     e6a:	67 95       	ror	r22
     e6c:	b7 95       	ror	r27
     e6e:	f7 95       	ror	r31
     e70:	9e 3f       	cpi	r25, 0xFE	; 254
     e72:	08 f0       	brcs	.+2      	; 0xe76 <__addsf3x+0x96>
     e74:	b3 cf       	rjmp	.-154    	; 0xddc <__addsf3+0x1e>
     e76:	93 95       	inc	r25
     e78:	88 0f       	add	r24, r24
     e7a:	08 f0       	brcs	.+2      	; 0xe7e <__addsf3x+0x9e>
     e7c:	99 27       	eor	r25, r25
     e7e:	ee 0f       	add	r30, r30
     e80:	97 95       	ror	r25
     e82:	87 95       	ror	r24
     e84:	08 95       	ret
     e86:	8d d1       	rcall	.+794    	; 0x11a2 <__fp_pscA>
     e88:	58 f0       	brcs	.+22     	; 0xea0 <__addsf3x+0xc0>
     e8a:	80 e8       	ldi	r24, 0x80	; 128
     e8c:	91 e0       	ldi	r25, 0x01	; 1
     e8e:	09 f4       	brne	.+2      	; 0xe92 <__addsf3x+0xb2>
     e90:	9e ef       	ldi	r25, 0xFE	; 254
     e92:	8e d1       	rcall	.+796    	; 0x11b0 <__fp_pscB>
     e94:	28 f0       	brcs	.+10     	; 0xea0 <__addsf3x+0xc0>
     e96:	40 e8       	ldi	r20, 0x80	; 128
     e98:	51 e0       	ldi	r21, 0x01	; 1
     e9a:	59 f4       	brne	.+22     	; 0xeb2 <atan2+0xe>
     e9c:	5e ef       	ldi	r21, 0xFE	; 254
     e9e:	09 c0       	rjmp	.+18     	; 0xeb2 <atan2+0xe>
     ea0:	58 c1       	rjmp	.+688    	; 0x1152 <__fp_nan>
     ea2:	c0 c1       	rjmp	.+896    	; 0x1224 <__fp_zero>

00000ea4 <atan2>:
     ea4:	e9 2f       	mov	r30, r25
     ea6:	e0 78       	andi	r30, 0x80	; 128
     ea8:	9b d1       	rcall	.+822    	; 0x11e0 <__fp_split3>
     eaa:	68 f3       	brcs	.-38     	; 0xe86 <__addsf3x+0xa6>
     eac:	09 2e       	mov	r0, r25
     eae:	05 2a       	or	r0, r21
     eb0:	c1 f3       	breq	.-16     	; 0xea2 <__addsf3x+0xc2>
     eb2:	26 17       	cp	r18, r22
     eb4:	37 07       	cpc	r19, r23
     eb6:	48 07       	cpc	r20, r24
     eb8:	59 07       	cpc	r21, r25
     eba:	38 f0       	brcs	.+14     	; 0xeca <atan2+0x26>
     ebc:	0e 2e       	mov	r0, r30
     ebe:	07 f8       	bld	r0, 7
     ec0:	e0 25       	eor	r30, r0
     ec2:	69 f0       	breq	.+26     	; 0xede <atan2+0x3a>
     ec4:	e0 25       	eor	r30, r0
     ec6:	e0 64       	ori	r30, 0x40	; 64
     ec8:	0a c0       	rjmp	.+20     	; 0xede <atan2+0x3a>
     eca:	ef 63       	ori	r30, 0x3F	; 63
     ecc:	07 f8       	bld	r0, 7
     ece:	00 94       	com	r0
     ed0:	07 fa       	bst	r0, 7
     ed2:	db 01       	movw	r26, r22
     ed4:	b9 01       	movw	r22, r18
     ed6:	9d 01       	movw	r18, r26
     ed8:	dc 01       	movw	r26, r24
     eda:	ca 01       	movw	r24, r20
     edc:	ad 01       	movw	r20, r26
     ede:	ef 93       	push	r30
     ee0:	47 d0       	rcall	.+142    	; 0xf70 <__divsf3_pse>
     ee2:	6d d1       	rcall	.+730    	; 0x11be <__fp_round>
     ee4:	0a d0       	rcall	.+20     	; 0xefa <atan>
     ee6:	5f 91       	pop	r21
     ee8:	55 23       	and	r21, r21
     eea:	31 f0       	breq	.+12     	; 0xef8 <atan2+0x54>
     eec:	2b ed       	ldi	r18, 0xDB	; 219
     eee:	3f e0       	ldi	r19, 0x0F	; 15
     ef0:	49 e4       	ldi	r20, 0x49	; 73
     ef2:	50 fd       	sbrc	r21, 0
     ef4:	49 ec       	ldi	r20, 0xC9	; 201
     ef6:	63 cf       	rjmp	.-314    	; 0xdbe <__addsf3>
     ef8:	08 95       	ret

00000efa <atan>:
     efa:	df 93       	push	r29
     efc:	dd 27       	eor	r29, r29
     efe:	b9 2f       	mov	r27, r25
     f00:	bf 77       	andi	r27, 0x7F	; 127
     f02:	40 e8       	ldi	r20, 0x80	; 128
     f04:	5f e3       	ldi	r21, 0x3F	; 63
     f06:	16 16       	cp	r1, r22
     f08:	17 06       	cpc	r1, r23
     f0a:	48 07       	cpc	r20, r24
     f0c:	5b 07       	cpc	r21, r27
     f0e:	10 f4       	brcc	.+4      	; 0xf14 <atan+0x1a>
     f10:	d9 2f       	mov	r29, r25
     f12:	93 d1       	rcall	.+806    	; 0x123a <inverse>
     f14:	9f 93       	push	r25
     f16:	8f 93       	push	r24
     f18:	7f 93       	push	r23
     f1a:	6f 93       	push	r22
     f1c:	f8 d1       	rcall	.+1008   	; 0x130e <square>
     f1e:	e6 e8       	ldi	r30, 0x86	; 134
     f20:	f1 e0       	ldi	r31, 0x01	; 1
     f22:	1a d1       	rcall	.+564    	; 0x1158 <__fp_powser>
     f24:	4c d1       	rcall	.+664    	; 0x11be <__fp_round>
     f26:	2f 91       	pop	r18
     f28:	3f 91       	pop	r19
     f2a:	4f 91       	pop	r20
     f2c:	5f 91       	pop	r21
     f2e:	98 d1       	rcall	.+816    	; 0x1260 <__mulsf3x>
     f30:	dd 23       	and	r29, r29
     f32:	49 f0       	breq	.+18     	; 0xf46 <atan+0x4c>
     f34:	90 58       	subi	r25, 0x80	; 128
     f36:	a2 ea       	ldi	r26, 0xA2	; 162
     f38:	2a ed       	ldi	r18, 0xDA	; 218
     f3a:	3f e0       	ldi	r19, 0x0F	; 15
     f3c:	49 ec       	ldi	r20, 0xC9	; 201
     f3e:	5f e3       	ldi	r21, 0x3F	; 63
     f40:	d0 78       	andi	r29, 0x80	; 128
     f42:	5d 27       	eor	r21, r29
     f44:	4d df       	rcall	.-358    	; 0xde0 <__addsf3x>
     f46:	df 91       	pop	r29
     f48:	3a c1       	rjmp	.+628    	; 0x11be <__fp_round>

00000f4a <__cmpsf2>:
     f4a:	d9 d0       	rcall	.+434    	; 0x10fe <__fp_cmp>
     f4c:	08 f4       	brcc	.+2      	; 0xf50 <__cmpsf2+0x6>
     f4e:	81 e0       	ldi	r24, 0x01	; 1
     f50:	08 95       	ret

00000f52 <__divsf3>:
     f52:	0c d0       	rcall	.+24     	; 0xf6c <__divsf3x>
     f54:	34 c1       	rjmp	.+616    	; 0x11be <__fp_round>
     f56:	2c d1       	rcall	.+600    	; 0x11b0 <__fp_pscB>
     f58:	40 f0       	brcs	.+16     	; 0xf6a <__divsf3+0x18>
     f5a:	23 d1       	rcall	.+582    	; 0x11a2 <__fp_pscA>
     f5c:	30 f0       	brcs	.+12     	; 0xf6a <__divsf3+0x18>
     f5e:	21 f4       	brne	.+8      	; 0xf68 <__divsf3+0x16>
     f60:	5f 3f       	cpi	r21, 0xFF	; 255
     f62:	19 f0       	breq	.+6      	; 0xf6a <__divsf3+0x18>
     f64:	f0 c0       	rjmp	.+480    	; 0x1146 <__fp_inf>
     f66:	51 11       	cpse	r21, r1
     f68:	5e c1       	rjmp	.+700    	; 0x1226 <__fp_szero>
     f6a:	f3 c0       	rjmp	.+486    	; 0x1152 <__fp_nan>

00000f6c <__divsf3x>:
     f6c:	39 d1       	rcall	.+626    	; 0x11e0 <__fp_split3>
     f6e:	98 f3       	brcs	.-26     	; 0xf56 <__divsf3+0x4>

00000f70 <__divsf3_pse>:
     f70:	99 23       	and	r25, r25
     f72:	c9 f3       	breq	.-14     	; 0xf66 <__divsf3+0x14>
     f74:	55 23       	and	r21, r21
     f76:	b1 f3       	breq	.-20     	; 0xf64 <__divsf3+0x12>
     f78:	95 1b       	sub	r25, r21
     f7a:	55 0b       	sbc	r21, r21
     f7c:	bb 27       	eor	r27, r27
     f7e:	aa 27       	eor	r26, r26
     f80:	62 17       	cp	r22, r18
     f82:	73 07       	cpc	r23, r19
     f84:	84 07       	cpc	r24, r20
     f86:	38 f0       	brcs	.+14     	; 0xf96 <__divsf3_pse+0x26>
     f88:	9f 5f       	subi	r25, 0xFF	; 255
     f8a:	5f 4f       	sbci	r21, 0xFF	; 255
     f8c:	22 0f       	add	r18, r18
     f8e:	33 1f       	adc	r19, r19
     f90:	44 1f       	adc	r20, r20
     f92:	aa 1f       	adc	r26, r26
     f94:	a9 f3       	breq	.-22     	; 0xf80 <__divsf3_pse+0x10>
     f96:	33 d0       	rcall	.+102    	; 0xffe <__divsf3_pse+0x8e>
     f98:	0e 2e       	mov	r0, r30
     f9a:	3a f0       	brmi	.+14     	; 0xfaa <__divsf3_pse+0x3a>
     f9c:	e0 e8       	ldi	r30, 0x80	; 128
     f9e:	30 d0       	rcall	.+96     	; 0x1000 <__divsf3_pse+0x90>
     fa0:	91 50       	subi	r25, 0x01	; 1
     fa2:	50 40       	sbci	r21, 0x00	; 0
     fa4:	e6 95       	lsr	r30
     fa6:	00 1c       	adc	r0, r0
     fa8:	ca f7       	brpl	.-14     	; 0xf9c <__divsf3_pse+0x2c>
     faa:	29 d0       	rcall	.+82     	; 0xffe <__divsf3_pse+0x8e>
     fac:	fe 2f       	mov	r31, r30
     fae:	27 d0       	rcall	.+78     	; 0xffe <__divsf3_pse+0x8e>
     fb0:	66 0f       	add	r22, r22
     fb2:	77 1f       	adc	r23, r23
     fb4:	88 1f       	adc	r24, r24
     fb6:	bb 1f       	adc	r27, r27
     fb8:	26 17       	cp	r18, r22
     fba:	37 07       	cpc	r19, r23
     fbc:	48 07       	cpc	r20, r24
     fbe:	ab 07       	cpc	r26, r27
     fc0:	b0 e8       	ldi	r27, 0x80	; 128
     fc2:	09 f0       	breq	.+2      	; 0xfc6 <__divsf3_pse+0x56>
     fc4:	bb 0b       	sbc	r27, r27
     fc6:	80 2d       	mov	r24, r0
     fc8:	bf 01       	movw	r22, r30
     fca:	ff 27       	eor	r31, r31
     fcc:	93 58       	subi	r25, 0x83	; 131
     fce:	5f 4f       	sbci	r21, 0xFF	; 255
     fd0:	2a f0       	brmi	.+10     	; 0xfdc <__divsf3_pse+0x6c>
     fd2:	9e 3f       	cpi	r25, 0xFE	; 254
     fd4:	51 05       	cpc	r21, r1
     fd6:	68 f0       	brcs	.+26     	; 0xff2 <__divsf3_pse+0x82>
     fd8:	b6 c0       	rjmp	.+364    	; 0x1146 <__fp_inf>
     fda:	25 c1       	rjmp	.+586    	; 0x1226 <__fp_szero>
     fdc:	5f 3f       	cpi	r21, 0xFF	; 255
     fde:	ec f3       	brlt	.-6      	; 0xfda <__divsf3_pse+0x6a>
     fe0:	98 3e       	cpi	r25, 0xE8	; 232
     fe2:	dc f3       	brlt	.-10     	; 0xfda <__divsf3_pse+0x6a>
     fe4:	86 95       	lsr	r24
     fe6:	77 95       	ror	r23
     fe8:	67 95       	ror	r22
     fea:	b7 95       	ror	r27
     fec:	f7 95       	ror	r31
     fee:	9f 5f       	subi	r25, 0xFF	; 255
     ff0:	c9 f7       	brne	.-14     	; 0xfe4 <__divsf3_pse+0x74>
     ff2:	88 0f       	add	r24, r24
     ff4:	91 1d       	adc	r25, r1
     ff6:	96 95       	lsr	r25
     ff8:	87 95       	ror	r24
     ffa:	97 f9       	bld	r25, 7
     ffc:	08 95       	ret
     ffe:	e1 e0       	ldi	r30, 0x01	; 1
    1000:	66 0f       	add	r22, r22
    1002:	77 1f       	adc	r23, r23
    1004:	88 1f       	adc	r24, r24
    1006:	bb 1f       	adc	r27, r27
    1008:	62 17       	cp	r22, r18
    100a:	73 07       	cpc	r23, r19
    100c:	84 07       	cpc	r24, r20
    100e:	ba 07       	cpc	r27, r26
    1010:	20 f0       	brcs	.+8      	; 0x101a <__divsf3_pse+0xaa>
    1012:	62 1b       	sub	r22, r18
    1014:	73 0b       	sbc	r23, r19
    1016:	84 0b       	sbc	r24, r20
    1018:	ba 0b       	sbc	r27, r26
    101a:	ee 1f       	adc	r30, r30
    101c:	88 f7       	brcc	.-30     	; 0x1000 <__divsf3_pse+0x90>
    101e:	e0 95       	com	r30
    1020:	08 95       	ret

00001022 <__fixsfsi>:
    1022:	04 d0       	rcall	.+8      	; 0x102c <__fixunssfsi>
    1024:	68 94       	set
    1026:	b1 11       	cpse	r27, r1
    1028:	fe c0       	rjmp	.+508    	; 0x1226 <__fp_szero>
    102a:	08 95       	ret

0000102c <__fixunssfsi>:
    102c:	e1 d0       	rcall	.+450    	; 0x11f0 <__fp_splitA>
    102e:	88 f0       	brcs	.+34     	; 0x1052 <__fixunssfsi+0x26>
    1030:	9f 57       	subi	r25, 0x7F	; 127
    1032:	90 f0       	brcs	.+36     	; 0x1058 <__fixunssfsi+0x2c>
    1034:	b9 2f       	mov	r27, r25
    1036:	99 27       	eor	r25, r25
    1038:	b7 51       	subi	r27, 0x17	; 23
    103a:	a0 f0       	brcs	.+40     	; 0x1064 <__fixunssfsi+0x38>
    103c:	d1 f0       	breq	.+52     	; 0x1072 <__fixunssfsi+0x46>
    103e:	66 0f       	add	r22, r22
    1040:	77 1f       	adc	r23, r23
    1042:	88 1f       	adc	r24, r24
    1044:	99 1f       	adc	r25, r25
    1046:	1a f0       	brmi	.+6      	; 0x104e <__fixunssfsi+0x22>
    1048:	ba 95       	dec	r27
    104a:	c9 f7       	brne	.-14     	; 0x103e <__fixunssfsi+0x12>
    104c:	12 c0       	rjmp	.+36     	; 0x1072 <__fixunssfsi+0x46>
    104e:	b1 30       	cpi	r27, 0x01	; 1
    1050:	81 f0       	breq	.+32     	; 0x1072 <__fixunssfsi+0x46>
    1052:	e8 d0       	rcall	.+464    	; 0x1224 <__fp_zero>
    1054:	b1 e0       	ldi	r27, 0x01	; 1
    1056:	08 95       	ret
    1058:	e5 c0       	rjmp	.+458    	; 0x1224 <__fp_zero>
    105a:	67 2f       	mov	r22, r23
    105c:	78 2f       	mov	r23, r24
    105e:	88 27       	eor	r24, r24
    1060:	b8 5f       	subi	r27, 0xF8	; 248
    1062:	39 f0       	breq	.+14     	; 0x1072 <__fixunssfsi+0x46>
    1064:	b9 3f       	cpi	r27, 0xF9	; 249
    1066:	cc f3       	brlt	.-14     	; 0x105a <__fixunssfsi+0x2e>
    1068:	86 95       	lsr	r24
    106a:	77 95       	ror	r23
    106c:	67 95       	ror	r22
    106e:	b3 95       	inc	r27
    1070:	d9 f7       	brne	.-10     	; 0x1068 <__fixunssfsi+0x3c>
    1072:	3e f4       	brtc	.+14     	; 0x1082 <__fixunssfsi+0x56>
    1074:	90 95       	com	r25
    1076:	80 95       	com	r24
    1078:	70 95       	com	r23
    107a:	61 95       	neg	r22
    107c:	7f 4f       	sbci	r23, 0xFF	; 255
    107e:	8f 4f       	sbci	r24, 0xFF	; 255
    1080:	9f 4f       	sbci	r25, 0xFF	; 255
    1082:	08 95       	ret

00001084 <__floatunsisf>:
    1084:	e8 94       	clt
    1086:	09 c0       	rjmp	.+18     	; 0x109a <__floatsisf+0x12>

00001088 <__floatsisf>:
    1088:	97 fb       	bst	r25, 7
    108a:	3e f4       	brtc	.+14     	; 0x109a <__floatsisf+0x12>
    108c:	90 95       	com	r25
    108e:	80 95       	com	r24
    1090:	70 95       	com	r23
    1092:	61 95       	neg	r22
    1094:	7f 4f       	sbci	r23, 0xFF	; 255
    1096:	8f 4f       	sbci	r24, 0xFF	; 255
    1098:	9f 4f       	sbci	r25, 0xFF	; 255
    109a:	99 23       	and	r25, r25
    109c:	a9 f0       	breq	.+42     	; 0x10c8 <__floatsisf+0x40>
    109e:	f9 2f       	mov	r31, r25
    10a0:	96 e9       	ldi	r25, 0x96	; 150
    10a2:	bb 27       	eor	r27, r27
    10a4:	93 95       	inc	r25
    10a6:	f6 95       	lsr	r31
    10a8:	87 95       	ror	r24
    10aa:	77 95       	ror	r23
    10ac:	67 95       	ror	r22
    10ae:	b7 95       	ror	r27
    10b0:	f1 11       	cpse	r31, r1
    10b2:	f8 cf       	rjmp	.-16     	; 0x10a4 <__floatsisf+0x1c>
    10b4:	fa f4       	brpl	.+62     	; 0x10f4 <__floatsisf+0x6c>
    10b6:	bb 0f       	add	r27, r27
    10b8:	11 f4       	brne	.+4      	; 0x10be <__floatsisf+0x36>
    10ba:	60 ff       	sbrs	r22, 0
    10bc:	1b c0       	rjmp	.+54     	; 0x10f4 <__floatsisf+0x6c>
    10be:	6f 5f       	subi	r22, 0xFF	; 255
    10c0:	7f 4f       	sbci	r23, 0xFF	; 255
    10c2:	8f 4f       	sbci	r24, 0xFF	; 255
    10c4:	9f 4f       	sbci	r25, 0xFF	; 255
    10c6:	16 c0       	rjmp	.+44     	; 0x10f4 <__floatsisf+0x6c>
    10c8:	88 23       	and	r24, r24
    10ca:	11 f0       	breq	.+4      	; 0x10d0 <__floatsisf+0x48>
    10cc:	96 e9       	ldi	r25, 0x96	; 150
    10ce:	11 c0       	rjmp	.+34     	; 0x10f2 <__floatsisf+0x6a>
    10d0:	77 23       	and	r23, r23
    10d2:	21 f0       	breq	.+8      	; 0x10dc <__floatsisf+0x54>
    10d4:	9e e8       	ldi	r25, 0x8E	; 142
    10d6:	87 2f       	mov	r24, r23
    10d8:	76 2f       	mov	r23, r22
    10da:	05 c0       	rjmp	.+10     	; 0x10e6 <__floatsisf+0x5e>
    10dc:	66 23       	and	r22, r22
    10de:	71 f0       	breq	.+28     	; 0x10fc <__floatsisf+0x74>
    10e0:	96 e8       	ldi	r25, 0x86	; 134
    10e2:	86 2f       	mov	r24, r22
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	60 e0       	ldi	r22, 0x00	; 0
    10e8:	2a f0       	brmi	.+10     	; 0x10f4 <__floatsisf+0x6c>
    10ea:	9a 95       	dec	r25
    10ec:	66 0f       	add	r22, r22
    10ee:	77 1f       	adc	r23, r23
    10f0:	88 1f       	adc	r24, r24
    10f2:	da f7       	brpl	.-10     	; 0x10ea <__floatsisf+0x62>
    10f4:	88 0f       	add	r24, r24
    10f6:	96 95       	lsr	r25
    10f8:	87 95       	ror	r24
    10fa:	97 f9       	bld	r25, 7
    10fc:	08 95       	ret

000010fe <__fp_cmp>:
    10fe:	99 0f       	add	r25, r25
    1100:	00 08       	sbc	r0, r0
    1102:	55 0f       	add	r21, r21
    1104:	aa 0b       	sbc	r26, r26
    1106:	e0 e8       	ldi	r30, 0x80	; 128
    1108:	fe ef       	ldi	r31, 0xFE	; 254
    110a:	16 16       	cp	r1, r22
    110c:	17 06       	cpc	r1, r23
    110e:	e8 07       	cpc	r30, r24
    1110:	f9 07       	cpc	r31, r25
    1112:	c0 f0       	brcs	.+48     	; 0x1144 <__fp_cmp+0x46>
    1114:	12 16       	cp	r1, r18
    1116:	13 06       	cpc	r1, r19
    1118:	e4 07       	cpc	r30, r20
    111a:	f5 07       	cpc	r31, r21
    111c:	98 f0       	brcs	.+38     	; 0x1144 <__fp_cmp+0x46>
    111e:	62 1b       	sub	r22, r18
    1120:	73 0b       	sbc	r23, r19
    1122:	84 0b       	sbc	r24, r20
    1124:	95 0b       	sbc	r25, r21
    1126:	39 f4       	brne	.+14     	; 0x1136 <__fp_cmp+0x38>
    1128:	0a 26       	eor	r0, r26
    112a:	61 f0       	breq	.+24     	; 0x1144 <__fp_cmp+0x46>
    112c:	23 2b       	or	r18, r19
    112e:	24 2b       	or	r18, r20
    1130:	25 2b       	or	r18, r21
    1132:	21 f4       	brne	.+8      	; 0x113c <__fp_cmp+0x3e>
    1134:	08 95       	ret
    1136:	0a 26       	eor	r0, r26
    1138:	09 f4       	brne	.+2      	; 0x113c <__fp_cmp+0x3e>
    113a:	a1 40       	sbci	r26, 0x01	; 1
    113c:	a6 95       	lsr	r26
    113e:	8f ef       	ldi	r24, 0xFF	; 255
    1140:	81 1d       	adc	r24, r1
    1142:	81 1d       	adc	r24, r1
    1144:	08 95       	ret

00001146 <__fp_inf>:
    1146:	97 f9       	bld	r25, 7
    1148:	9f 67       	ori	r25, 0x7F	; 127
    114a:	80 e8       	ldi	r24, 0x80	; 128
    114c:	70 e0       	ldi	r23, 0x00	; 0
    114e:	60 e0       	ldi	r22, 0x00	; 0
    1150:	08 95       	ret

00001152 <__fp_nan>:
    1152:	9f ef       	ldi	r25, 0xFF	; 255
    1154:	80 ec       	ldi	r24, 0xC0	; 192
    1156:	08 95       	ret

00001158 <__fp_powser>:
    1158:	df 93       	push	r29
    115a:	cf 93       	push	r28
    115c:	1f 93       	push	r17
    115e:	0f 93       	push	r16
    1160:	ff 92       	push	r15
    1162:	ef 92       	push	r14
    1164:	df 92       	push	r13
    1166:	7b 01       	movw	r14, r22
    1168:	8c 01       	movw	r16, r24
    116a:	68 94       	set
    116c:	05 c0       	rjmp	.+10     	; 0x1178 <__fp_powser+0x20>
    116e:	da 2e       	mov	r13, r26
    1170:	ef 01       	movw	r28, r30
    1172:	76 d0       	rcall	.+236    	; 0x1260 <__mulsf3x>
    1174:	fe 01       	movw	r30, r28
    1176:	e8 94       	clt
    1178:	a5 91       	lpm	r26, Z+
    117a:	25 91       	lpm	r18, Z+
    117c:	35 91       	lpm	r19, Z+
    117e:	45 91       	lpm	r20, Z+
    1180:	55 91       	lpm	r21, Z+
    1182:	ae f3       	brts	.-22     	; 0x116e <__fp_powser+0x16>
    1184:	ef 01       	movw	r28, r30
    1186:	2c de       	rcall	.-936    	; 0xde0 <__addsf3x>
    1188:	fe 01       	movw	r30, r28
    118a:	97 01       	movw	r18, r14
    118c:	a8 01       	movw	r20, r16
    118e:	da 94       	dec	r13
    1190:	79 f7       	brne	.-34     	; 0x1170 <__fp_powser+0x18>
    1192:	df 90       	pop	r13
    1194:	ef 90       	pop	r14
    1196:	ff 90       	pop	r15
    1198:	0f 91       	pop	r16
    119a:	1f 91       	pop	r17
    119c:	cf 91       	pop	r28
    119e:	df 91       	pop	r29
    11a0:	08 95       	ret

000011a2 <__fp_pscA>:
    11a2:	00 24       	eor	r0, r0
    11a4:	0a 94       	dec	r0
    11a6:	16 16       	cp	r1, r22
    11a8:	17 06       	cpc	r1, r23
    11aa:	18 06       	cpc	r1, r24
    11ac:	09 06       	cpc	r0, r25
    11ae:	08 95       	ret

000011b0 <__fp_pscB>:
    11b0:	00 24       	eor	r0, r0
    11b2:	0a 94       	dec	r0
    11b4:	12 16       	cp	r1, r18
    11b6:	13 06       	cpc	r1, r19
    11b8:	14 06       	cpc	r1, r20
    11ba:	05 06       	cpc	r0, r21
    11bc:	08 95       	ret

000011be <__fp_round>:
    11be:	09 2e       	mov	r0, r25
    11c0:	03 94       	inc	r0
    11c2:	00 0c       	add	r0, r0
    11c4:	11 f4       	brne	.+4      	; 0x11ca <__fp_round+0xc>
    11c6:	88 23       	and	r24, r24
    11c8:	52 f0       	brmi	.+20     	; 0x11de <__fp_round+0x20>
    11ca:	bb 0f       	add	r27, r27
    11cc:	40 f4       	brcc	.+16     	; 0x11de <__fp_round+0x20>
    11ce:	bf 2b       	or	r27, r31
    11d0:	11 f4       	brne	.+4      	; 0x11d6 <__fp_round+0x18>
    11d2:	60 ff       	sbrs	r22, 0
    11d4:	04 c0       	rjmp	.+8      	; 0x11de <__fp_round+0x20>
    11d6:	6f 5f       	subi	r22, 0xFF	; 255
    11d8:	7f 4f       	sbci	r23, 0xFF	; 255
    11da:	8f 4f       	sbci	r24, 0xFF	; 255
    11dc:	9f 4f       	sbci	r25, 0xFF	; 255
    11de:	08 95       	ret

000011e0 <__fp_split3>:
    11e0:	57 fd       	sbrc	r21, 7
    11e2:	90 58       	subi	r25, 0x80	; 128
    11e4:	44 0f       	add	r20, r20
    11e6:	55 1f       	adc	r21, r21
    11e8:	59 f0       	breq	.+22     	; 0x1200 <__fp_splitA+0x10>
    11ea:	5f 3f       	cpi	r21, 0xFF	; 255
    11ec:	71 f0       	breq	.+28     	; 0x120a <__fp_splitA+0x1a>
    11ee:	47 95       	ror	r20

000011f0 <__fp_splitA>:
    11f0:	88 0f       	add	r24, r24
    11f2:	97 fb       	bst	r25, 7
    11f4:	99 1f       	adc	r25, r25
    11f6:	61 f0       	breq	.+24     	; 0x1210 <__fp_splitA+0x20>
    11f8:	9f 3f       	cpi	r25, 0xFF	; 255
    11fa:	79 f0       	breq	.+30     	; 0x121a <__fp_splitA+0x2a>
    11fc:	87 95       	ror	r24
    11fe:	08 95       	ret
    1200:	12 16       	cp	r1, r18
    1202:	13 06       	cpc	r1, r19
    1204:	14 06       	cpc	r1, r20
    1206:	55 1f       	adc	r21, r21
    1208:	f2 cf       	rjmp	.-28     	; 0x11ee <__fp_split3+0xe>
    120a:	46 95       	lsr	r20
    120c:	f1 df       	rcall	.-30     	; 0x11f0 <__fp_splitA>
    120e:	08 c0       	rjmp	.+16     	; 0x1220 <__fp_splitA+0x30>
    1210:	16 16       	cp	r1, r22
    1212:	17 06       	cpc	r1, r23
    1214:	18 06       	cpc	r1, r24
    1216:	99 1f       	adc	r25, r25
    1218:	f1 cf       	rjmp	.-30     	; 0x11fc <__fp_splitA+0xc>
    121a:	86 95       	lsr	r24
    121c:	71 05       	cpc	r23, r1
    121e:	61 05       	cpc	r22, r1
    1220:	08 94       	sec
    1222:	08 95       	ret

00001224 <__fp_zero>:
    1224:	e8 94       	clt

00001226 <__fp_szero>:
    1226:	bb 27       	eor	r27, r27
    1228:	66 27       	eor	r22, r22
    122a:	77 27       	eor	r23, r23
    122c:	cb 01       	movw	r24, r22
    122e:	97 f9       	bld	r25, 7
    1230:	08 95       	ret

00001232 <__gesf2>:
    1232:	65 df       	rcall	.-310    	; 0x10fe <__fp_cmp>
    1234:	08 f4       	brcc	.+2      	; 0x1238 <__gesf2+0x6>
    1236:	8f ef       	ldi	r24, 0xFF	; 255
    1238:	08 95       	ret

0000123a <inverse>:
    123a:	9b 01       	movw	r18, r22
    123c:	ac 01       	movw	r20, r24
    123e:	60 e0       	ldi	r22, 0x00	; 0
    1240:	70 e0       	ldi	r23, 0x00	; 0
    1242:	80 e8       	ldi	r24, 0x80	; 128
    1244:	9f e3       	ldi	r25, 0x3F	; 63
    1246:	85 ce       	rjmp	.-758    	; 0xf52 <__divsf3>

00001248 <__mulsf3>:
    1248:	0b d0       	rcall	.+22     	; 0x1260 <__mulsf3x>
    124a:	b9 cf       	rjmp	.-142    	; 0x11be <__fp_round>
    124c:	aa df       	rcall	.-172    	; 0x11a2 <__fp_pscA>
    124e:	28 f0       	brcs	.+10     	; 0x125a <__mulsf3+0x12>
    1250:	af df       	rcall	.-162    	; 0x11b0 <__fp_pscB>
    1252:	18 f0       	brcs	.+6      	; 0x125a <__mulsf3+0x12>
    1254:	95 23       	and	r25, r21
    1256:	09 f0       	breq	.+2      	; 0x125a <__mulsf3+0x12>
    1258:	76 cf       	rjmp	.-276    	; 0x1146 <__fp_inf>
    125a:	7b cf       	rjmp	.-266    	; 0x1152 <__fp_nan>
    125c:	11 24       	eor	r1, r1
    125e:	e3 cf       	rjmp	.-58     	; 0x1226 <__fp_szero>

00001260 <__mulsf3x>:
    1260:	bf df       	rcall	.-130    	; 0x11e0 <__fp_split3>
    1262:	a0 f3       	brcs	.-24     	; 0x124c <__mulsf3+0x4>

00001264 <__mulsf3_pse>:
    1264:	95 9f       	mul	r25, r21
    1266:	d1 f3       	breq	.-12     	; 0x125c <__mulsf3+0x14>
    1268:	95 0f       	add	r25, r21
    126a:	50 e0       	ldi	r21, 0x00	; 0
    126c:	55 1f       	adc	r21, r21
    126e:	62 9f       	mul	r22, r18
    1270:	f0 01       	movw	r30, r0
    1272:	72 9f       	mul	r23, r18
    1274:	bb 27       	eor	r27, r27
    1276:	f0 0d       	add	r31, r0
    1278:	b1 1d       	adc	r27, r1
    127a:	63 9f       	mul	r22, r19
    127c:	aa 27       	eor	r26, r26
    127e:	f0 0d       	add	r31, r0
    1280:	b1 1d       	adc	r27, r1
    1282:	aa 1f       	adc	r26, r26
    1284:	64 9f       	mul	r22, r20
    1286:	66 27       	eor	r22, r22
    1288:	b0 0d       	add	r27, r0
    128a:	a1 1d       	adc	r26, r1
    128c:	66 1f       	adc	r22, r22
    128e:	82 9f       	mul	r24, r18
    1290:	22 27       	eor	r18, r18
    1292:	b0 0d       	add	r27, r0
    1294:	a1 1d       	adc	r26, r1
    1296:	62 1f       	adc	r22, r18
    1298:	73 9f       	mul	r23, r19
    129a:	b0 0d       	add	r27, r0
    129c:	a1 1d       	adc	r26, r1
    129e:	62 1f       	adc	r22, r18
    12a0:	83 9f       	mul	r24, r19
    12a2:	a0 0d       	add	r26, r0
    12a4:	61 1d       	adc	r22, r1
    12a6:	22 1f       	adc	r18, r18
    12a8:	74 9f       	mul	r23, r20
    12aa:	33 27       	eor	r19, r19
    12ac:	a0 0d       	add	r26, r0
    12ae:	61 1d       	adc	r22, r1
    12b0:	23 1f       	adc	r18, r19
    12b2:	84 9f       	mul	r24, r20
    12b4:	60 0d       	add	r22, r0
    12b6:	21 1d       	adc	r18, r1
    12b8:	82 2f       	mov	r24, r18
    12ba:	76 2f       	mov	r23, r22
    12bc:	6a 2f       	mov	r22, r26
    12be:	11 24       	eor	r1, r1
    12c0:	9f 57       	subi	r25, 0x7F	; 127
    12c2:	50 40       	sbci	r21, 0x00	; 0
    12c4:	8a f0       	brmi	.+34     	; 0x12e8 <__mulsf3_pse+0x84>
    12c6:	e1 f0       	breq	.+56     	; 0x1300 <__mulsf3_pse+0x9c>
    12c8:	88 23       	and	r24, r24
    12ca:	4a f0       	brmi	.+18     	; 0x12de <__mulsf3_pse+0x7a>
    12cc:	ee 0f       	add	r30, r30
    12ce:	ff 1f       	adc	r31, r31
    12d0:	bb 1f       	adc	r27, r27
    12d2:	66 1f       	adc	r22, r22
    12d4:	77 1f       	adc	r23, r23
    12d6:	88 1f       	adc	r24, r24
    12d8:	91 50       	subi	r25, 0x01	; 1
    12da:	50 40       	sbci	r21, 0x00	; 0
    12dc:	a9 f7       	brne	.-22     	; 0x12c8 <__mulsf3_pse+0x64>
    12de:	9e 3f       	cpi	r25, 0xFE	; 254
    12e0:	51 05       	cpc	r21, r1
    12e2:	70 f0       	brcs	.+28     	; 0x1300 <__mulsf3_pse+0x9c>
    12e4:	30 cf       	rjmp	.-416    	; 0x1146 <__fp_inf>
    12e6:	9f cf       	rjmp	.-194    	; 0x1226 <__fp_szero>
    12e8:	5f 3f       	cpi	r21, 0xFF	; 255
    12ea:	ec f3       	brlt	.-6      	; 0x12e6 <__mulsf3_pse+0x82>
    12ec:	98 3e       	cpi	r25, 0xE8	; 232
    12ee:	dc f3       	brlt	.-10     	; 0x12e6 <__mulsf3_pse+0x82>
    12f0:	86 95       	lsr	r24
    12f2:	77 95       	ror	r23
    12f4:	67 95       	ror	r22
    12f6:	b7 95       	ror	r27
    12f8:	f7 95       	ror	r31
    12fa:	e7 95       	ror	r30
    12fc:	9f 5f       	subi	r25, 0xFF	; 255
    12fe:	c1 f7       	brne	.-16     	; 0x12f0 <__mulsf3_pse+0x8c>
    1300:	fe 2b       	or	r31, r30
    1302:	88 0f       	add	r24, r24
    1304:	91 1d       	adc	r25, r1
    1306:	96 95       	lsr	r25
    1308:	87 95       	ror	r24
    130a:	97 f9       	bld	r25, 7
    130c:	08 95       	ret

0000130e <square>:
    130e:	9b 01       	movw	r18, r22
    1310:	ac 01       	movw	r20, r24
    1312:	9a cf       	rjmp	.-204    	; 0x1248 <__mulsf3>

00001314 <__divmodhi4>:
    1314:	97 fb       	bst	r25, 7
    1316:	07 2e       	mov	r0, r23
    1318:	16 f4       	brtc	.+4      	; 0x131e <__divmodhi4+0xa>
    131a:	00 94       	com	r0
    131c:	06 d0       	rcall	.+12     	; 0x132a <__divmodhi4_neg1>
    131e:	77 fd       	sbrc	r23, 7
    1320:	08 d0       	rcall	.+16     	; 0x1332 <__divmodhi4_neg2>
    1322:	3e d0       	rcall	.+124    	; 0x13a0 <__udivmodhi4>
    1324:	07 fc       	sbrc	r0, 7
    1326:	05 d0       	rcall	.+10     	; 0x1332 <__divmodhi4_neg2>
    1328:	3e f4       	brtc	.+14     	; 0x1338 <__divmodhi4_exit>

0000132a <__divmodhi4_neg1>:
    132a:	90 95       	com	r25
    132c:	81 95       	neg	r24
    132e:	9f 4f       	sbci	r25, 0xFF	; 255
    1330:	08 95       	ret

00001332 <__divmodhi4_neg2>:
    1332:	70 95       	com	r23
    1334:	61 95       	neg	r22
    1336:	7f 4f       	sbci	r23, 0xFF	; 255

00001338 <__divmodhi4_exit>:
    1338:	08 95       	ret

0000133a <__divmodsi4>:
    133a:	05 2e       	mov	r0, r21
    133c:	97 fb       	bst	r25, 7
    133e:	16 f4       	brtc	.+4      	; 0x1344 <__divmodsi4+0xa>
    1340:	00 94       	com	r0
    1342:	0f d0       	rcall	.+30     	; 0x1362 <__negsi2>
    1344:	57 fd       	sbrc	r21, 7
    1346:	05 d0       	rcall	.+10     	; 0x1352 <__divmodsi4_neg2>
    1348:	3f d0       	rcall	.+126    	; 0x13c8 <__udivmodsi4>
    134a:	07 fc       	sbrc	r0, 7
    134c:	02 d0       	rcall	.+4      	; 0x1352 <__divmodsi4_neg2>
    134e:	46 f4       	brtc	.+16     	; 0x1360 <__divmodsi4_exit>
    1350:	08 c0       	rjmp	.+16     	; 0x1362 <__negsi2>

00001352 <__divmodsi4_neg2>:
    1352:	50 95       	com	r21
    1354:	40 95       	com	r20
    1356:	30 95       	com	r19
    1358:	21 95       	neg	r18
    135a:	3f 4f       	sbci	r19, 0xFF	; 255
    135c:	4f 4f       	sbci	r20, 0xFF	; 255
    135e:	5f 4f       	sbci	r21, 0xFF	; 255

00001360 <__divmodsi4_exit>:
    1360:	08 95       	ret

00001362 <__negsi2>:
    1362:	90 95       	com	r25
    1364:	80 95       	com	r24
    1366:	70 95       	com	r23
    1368:	61 95       	neg	r22
    136a:	7f 4f       	sbci	r23, 0xFF	; 255
    136c:	8f 4f       	sbci	r24, 0xFF	; 255
    136e:	9f 4f       	sbci	r25, 0xFF	; 255
    1370:	08 95       	ret

00001372 <__tablejump2__>:
    1372:	ee 0f       	add	r30, r30
    1374:	ff 1f       	adc	r31, r31
    1376:	88 1f       	adc	r24, r24
    1378:	8b bf       	out	0x3b, r24	; 59
    137a:	07 90       	elpm	r0, Z+
    137c:	f6 91       	elpm	r31, Z
    137e:	e0 2d       	mov	r30, r0
    1380:	19 94       	eijmp

00001382 <__umulhisi3>:
    1382:	a2 9f       	mul	r26, r18
    1384:	b0 01       	movw	r22, r0
    1386:	b3 9f       	mul	r27, r19
    1388:	c0 01       	movw	r24, r0
    138a:	a3 9f       	mul	r26, r19
    138c:	70 0d       	add	r23, r0
    138e:	81 1d       	adc	r24, r1
    1390:	11 24       	eor	r1, r1
    1392:	91 1d       	adc	r25, r1
    1394:	b2 9f       	mul	r27, r18
    1396:	70 0d       	add	r23, r0
    1398:	81 1d       	adc	r24, r1
    139a:	11 24       	eor	r1, r1
    139c:	91 1d       	adc	r25, r1
    139e:	08 95       	ret

000013a0 <__udivmodhi4>:
    13a0:	aa 1b       	sub	r26, r26
    13a2:	bb 1b       	sub	r27, r27
    13a4:	51 e1       	ldi	r21, 0x11	; 17
    13a6:	07 c0       	rjmp	.+14     	; 0x13b6 <__udivmodhi4_ep>

000013a8 <__udivmodhi4_loop>:
    13a8:	aa 1f       	adc	r26, r26
    13aa:	bb 1f       	adc	r27, r27
    13ac:	a6 17       	cp	r26, r22
    13ae:	b7 07       	cpc	r27, r23
    13b0:	10 f0       	brcs	.+4      	; 0x13b6 <__udivmodhi4_ep>
    13b2:	a6 1b       	sub	r26, r22
    13b4:	b7 0b       	sbc	r27, r23

000013b6 <__udivmodhi4_ep>:
    13b6:	88 1f       	adc	r24, r24
    13b8:	99 1f       	adc	r25, r25
    13ba:	5a 95       	dec	r21
    13bc:	a9 f7       	brne	.-22     	; 0x13a8 <__udivmodhi4_loop>
    13be:	80 95       	com	r24
    13c0:	90 95       	com	r25
    13c2:	bc 01       	movw	r22, r24
    13c4:	cd 01       	movw	r24, r26
    13c6:	08 95       	ret

000013c8 <__udivmodsi4>:
    13c8:	a1 e2       	ldi	r26, 0x21	; 33
    13ca:	1a 2e       	mov	r1, r26
    13cc:	aa 1b       	sub	r26, r26
    13ce:	bb 1b       	sub	r27, r27
    13d0:	fd 01       	movw	r30, r26
    13d2:	0d c0       	rjmp	.+26     	; 0x13ee <__udivmodsi4_ep>

000013d4 <__udivmodsi4_loop>:
    13d4:	aa 1f       	adc	r26, r26
    13d6:	bb 1f       	adc	r27, r27
    13d8:	ee 1f       	adc	r30, r30
    13da:	ff 1f       	adc	r31, r31
    13dc:	a2 17       	cp	r26, r18
    13de:	b3 07       	cpc	r27, r19
    13e0:	e4 07       	cpc	r30, r20
    13e2:	f5 07       	cpc	r31, r21
    13e4:	20 f0       	brcs	.+8      	; 0x13ee <__udivmodsi4_ep>
    13e6:	a2 1b       	sub	r26, r18
    13e8:	b3 0b       	sbc	r27, r19
    13ea:	e4 0b       	sbc	r30, r20
    13ec:	f5 0b       	sbc	r31, r21

000013ee <__udivmodsi4_ep>:
    13ee:	66 1f       	adc	r22, r22
    13f0:	77 1f       	adc	r23, r23
    13f2:	88 1f       	adc	r24, r24
    13f4:	99 1f       	adc	r25, r25
    13f6:	1a 94       	dec	r1
    13f8:	69 f7       	brne	.-38     	; 0x13d4 <__udivmodsi4_loop>
    13fa:	60 95       	com	r22
    13fc:	70 95       	com	r23
    13fe:	80 95       	com	r24
    1400:	90 95       	com	r25
    1402:	9b 01       	movw	r18, r22
    1404:	ac 01       	movw	r20, r24
    1406:	bd 01       	movw	r22, r26
    1408:	cf 01       	movw	r24, r30
    140a:	08 95       	ret

0000140c <fdevopen>:
    140c:	0f 93       	push	r16
    140e:	1f 93       	push	r17
    1410:	cf 93       	push	r28
    1412:	df 93       	push	r29
    1414:	00 97       	sbiw	r24, 0x00	; 0
    1416:	31 f4       	brne	.+12     	; 0x1424 <fdevopen+0x18>
    1418:	61 15       	cp	r22, r1
    141a:	71 05       	cpc	r23, r1
    141c:	19 f4       	brne	.+6      	; 0x1424 <fdevopen+0x18>
    141e:	80 e0       	ldi	r24, 0x00	; 0
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	39 c0       	rjmp	.+114    	; 0x1496 <fdevopen+0x8a>
    1424:	8b 01       	movw	r16, r22
    1426:	ec 01       	movw	r28, r24
    1428:	6e e0       	ldi	r22, 0x0E	; 14
    142a:	70 e0       	ldi	r23, 0x00	; 0
    142c:	81 e0       	ldi	r24, 0x01	; 1
    142e:	90 e0       	ldi	r25, 0x00	; 0
    1430:	47 d2       	rcall	.+1166   	; 0x18c0 <calloc>
    1432:	fc 01       	movw	r30, r24
    1434:	89 2b       	or	r24, r25
    1436:	99 f3       	breq	.-26     	; 0x141e <fdevopen+0x12>
    1438:	80 e8       	ldi	r24, 0x80	; 128
    143a:	83 83       	std	Z+3, r24	; 0x03
    143c:	01 15       	cp	r16, r1
    143e:	11 05       	cpc	r17, r1
    1440:	71 f0       	breq	.+28     	; 0x145e <fdevopen+0x52>
    1442:	13 87       	std	Z+11, r17	; 0x0b
    1444:	02 87       	std	Z+10, r16	; 0x0a
    1446:	81 e8       	ldi	r24, 0x81	; 129
    1448:	83 83       	std	Z+3, r24	; 0x03
    144a:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <__iob>
    144e:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <__iob+0x1>
    1452:	89 2b       	or	r24, r25
    1454:	21 f4       	brne	.+8      	; 0x145e <fdevopen+0x52>
    1456:	f0 93 7a 03 	sts	0x037A, r31	; 0x80037a <__iob+0x1>
    145a:	e0 93 79 03 	sts	0x0379, r30	; 0x800379 <__iob>
    145e:	20 97       	sbiw	r28, 0x00	; 0
    1460:	c9 f0       	breq	.+50     	; 0x1494 <fdevopen+0x88>
    1462:	d1 87       	std	Z+9, r29	; 0x09
    1464:	c0 87       	std	Z+8, r28	; 0x08
    1466:	83 81       	ldd	r24, Z+3	; 0x03
    1468:	82 60       	ori	r24, 0x02	; 2
    146a:	83 83       	std	Z+3, r24	; 0x03
    146c:	80 91 7b 03 	lds	r24, 0x037B	; 0x80037b <__iob+0x2>
    1470:	90 91 7c 03 	lds	r25, 0x037C	; 0x80037c <__iob+0x3>
    1474:	89 2b       	or	r24, r25
    1476:	71 f4       	brne	.+28     	; 0x1494 <fdevopen+0x88>
    1478:	f0 93 7c 03 	sts	0x037C, r31	; 0x80037c <__iob+0x3>
    147c:	e0 93 7b 03 	sts	0x037B, r30	; 0x80037b <__iob+0x2>
    1480:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <__iob+0x4>
    1484:	90 91 7e 03 	lds	r25, 0x037E	; 0x80037e <__iob+0x5>
    1488:	89 2b       	or	r24, r25
    148a:	21 f4       	brne	.+8      	; 0x1494 <fdevopen+0x88>
    148c:	f0 93 7e 03 	sts	0x037E, r31	; 0x80037e <__iob+0x5>
    1490:	e0 93 7d 03 	sts	0x037D, r30	; 0x80037d <__iob+0x4>
    1494:	cf 01       	movw	r24, r30
    1496:	df 91       	pop	r29
    1498:	cf 91       	pop	r28
    149a:	1f 91       	pop	r17
    149c:	0f 91       	pop	r16
    149e:	08 95       	ret

000014a0 <printf>:
    14a0:	cf 93       	push	r28
    14a2:	df 93       	push	r29
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	ae 01       	movw	r20, r28
    14aa:	4a 5f       	subi	r20, 0xFA	; 250
    14ac:	5f 4f       	sbci	r21, 0xFF	; 255
    14ae:	fa 01       	movw	r30, r20
    14b0:	61 91       	ld	r22, Z+
    14b2:	71 91       	ld	r23, Z+
    14b4:	af 01       	movw	r20, r30
    14b6:	80 91 7b 03 	lds	r24, 0x037B	; 0x80037b <__iob+0x2>
    14ba:	90 91 7c 03 	lds	r25, 0x037C	; 0x80037c <__iob+0x3>
    14be:	03 d0       	rcall	.+6      	; 0x14c6 <vfprintf>
    14c0:	df 91       	pop	r29
    14c2:	cf 91       	pop	r28
    14c4:	08 95       	ret

000014c6 <vfprintf>:
    14c6:	2f 92       	push	r2
    14c8:	3f 92       	push	r3
    14ca:	4f 92       	push	r4
    14cc:	5f 92       	push	r5
    14ce:	6f 92       	push	r6
    14d0:	7f 92       	push	r7
    14d2:	8f 92       	push	r8
    14d4:	9f 92       	push	r9
    14d6:	af 92       	push	r10
    14d8:	bf 92       	push	r11
    14da:	cf 92       	push	r12
    14dc:	df 92       	push	r13
    14de:	ef 92       	push	r14
    14e0:	ff 92       	push	r15
    14e2:	0f 93       	push	r16
    14e4:	1f 93       	push	r17
    14e6:	cf 93       	push	r28
    14e8:	df 93       	push	r29
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
    14ee:	2b 97       	sbiw	r28, 0x0b	; 11
    14f0:	0f b6       	in	r0, 0x3f	; 63
    14f2:	f8 94       	cli
    14f4:	de bf       	out	0x3e, r29	; 62
    14f6:	0f be       	out	0x3f, r0	; 63
    14f8:	cd bf       	out	0x3d, r28	; 61
    14fa:	6c 01       	movw	r12, r24
    14fc:	7b 01       	movw	r14, r22
    14fe:	8a 01       	movw	r16, r20
    1500:	fc 01       	movw	r30, r24
    1502:	17 82       	std	Z+7, r1	; 0x07
    1504:	16 82       	std	Z+6, r1	; 0x06
    1506:	83 81       	ldd	r24, Z+3	; 0x03
    1508:	81 ff       	sbrs	r24, 1
    150a:	bf c1       	rjmp	.+894    	; 0x188a <vfprintf+0x3c4>
    150c:	ce 01       	movw	r24, r28
    150e:	01 96       	adiw	r24, 0x01	; 1
    1510:	3c 01       	movw	r6, r24
    1512:	f6 01       	movw	r30, r12
    1514:	93 81       	ldd	r25, Z+3	; 0x03
    1516:	f7 01       	movw	r30, r14
    1518:	93 fd       	sbrc	r25, 3
    151a:	85 91       	lpm	r24, Z+
    151c:	93 ff       	sbrs	r25, 3
    151e:	81 91       	ld	r24, Z+
    1520:	7f 01       	movw	r14, r30
    1522:	88 23       	and	r24, r24
    1524:	09 f4       	brne	.+2      	; 0x1528 <vfprintf+0x62>
    1526:	ad c1       	rjmp	.+858    	; 0x1882 <vfprintf+0x3bc>
    1528:	85 32       	cpi	r24, 0x25	; 37
    152a:	39 f4       	brne	.+14     	; 0x153a <vfprintf+0x74>
    152c:	93 fd       	sbrc	r25, 3
    152e:	85 91       	lpm	r24, Z+
    1530:	93 ff       	sbrs	r25, 3
    1532:	81 91       	ld	r24, Z+
    1534:	7f 01       	movw	r14, r30
    1536:	85 32       	cpi	r24, 0x25	; 37
    1538:	21 f4       	brne	.+8      	; 0x1542 <vfprintf+0x7c>
    153a:	b6 01       	movw	r22, r12
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	18 d3       	rcall	.+1584   	; 0x1b70 <fputc>
    1540:	e8 cf       	rjmp	.-48     	; 0x1512 <vfprintf+0x4c>
    1542:	91 2c       	mov	r9, r1
    1544:	21 2c       	mov	r2, r1
    1546:	31 2c       	mov	r3, r1
    1548:	ff e1       	ldi	r31, 0x1F	; 31
    154a:	f3 15       	cp	r31, r3
    154c:	d8 f0       	brcs	.+54     	; 0x1584 <vfprintf+0xbe>
    154e:	8b 32       	cpi	r24, 0x2B	; 43
    1550:	79 f0       	breq	.+30     	; 0x1570 <vfprintf+0xaa>
    1552:	38 f4       	brcc	.+14     	; 0x1562 <vfprintf+0x9c>
    1554:	80 32       	cpi	r24, 0x20	; 32
    1556:	79 f0       	breq	.+30     	; 0x1576 <vfprintf+0xb0>
    1558:	83 32       	cpi	r24, 0x23	; 35
    155a:	a1 f4       	brne	.+40     	; 0x1584 <vfprintf+0xbe>
    155c:	23 2d       	mov	r18, r3
    155e:	20 61       	ori	r18, 0x10	; 16
    1560:	1d c0       	rjmp	.+58     	; 0x159c <vfprintf+0xd6>
    1562:	8d 32       	cpi	r24, 0x2D	; 45
    1564:	61 f0       	breq	.+24     	; 0x157e <vfprintf+0xb8>
    1566:	80 33       	cpi	r24, 0x30	; 48
    1568:	69 f4       	brne	.+26     	; 0x1584 <vfprintf+0xbe>
    156a:	23 2d       	mov	r18, r3
    156c:	21 60       	ori	r18, 0x01	; 1
    156e:	16 c0       	rjmp	.+44     	; 0x159c <vfprintf+0xd6>
    1570:	83 2d       	mov	r24, r3
    1572:	82 60       	ori	r24, 0x02	; 2
    1574:	38 2e       	mov	r3, r24
    1576:	e3 2d       	mov	r30, r3
    1578:	e4 60       	ori	r30, 0x04	; 4
    157a:	3e 2e       	mov	r3, r30
    157c:	2a c0       	rjmp	.+84     	; 0x15d2 <vfprintf+0x10c>
    157e:	f3 2d       	mov	r31, r3
    1580:	f8 60       	ori	r31, 0x08	; 8
    1582:	1d c0       	rjmp	.+58     	; 0x15be <vfprintf+0xf8>
    1584:	37 fc       	sbrc	r3, 7
    1586:	2d c0       	rjmp	.+90     	; 0x15e2 <vfprintf+0x11c>
    1588:	20 ed       	ldi	r18, 0xD0	; 208
    158a:	28 0f       	add	r18, r24
    158c:	2a 30       	cpi	r18, 0x0A	; 10
    158e:	40 f0       	brcs	.+16     	; 0x15a0 <vfprintf+0xda>
    1590:	8e 32       	cpi	r24, 0x2E	; 46
    1592:	b9 f4       	brne	.+46     	; 0x15c2 <vfprintf+0xfc>
    1594:	36 fc       	sbrc	r3, 6
    1596:	75 c1       	rjmp	.+746    	; 0x1882 <vfprintf+0x3bc>
    1598:	23 2d       	mov	r18, r3
    159a:	20 64       	ori	r18, 0x40	; 64
    159c:	32 2e       	mov	r3, r18
    159e:	19 c0       	rjmp	.+50     	; 0x15d2 <vfprintf+0x10c>
    15a0:	36 fe       	sbrs	r3, 6
    15a2:	06 c0       	rjmp	.+12     	; 0x15b0 <vfprintf+0xea>
    15a4:	8a e0       	ldi	r24, 0x0A	; 10
    15a6:	98 9e       	mul	r9, r24
    15a8:	20 0d       	add	r18, r0
    15aa:	11 24       	eor	r1, r1
    15ac:	92 2e       	mov	r9, r18
    15ae:	11 c0       	rjmp	.+34     	; 0x15d2 <vfprintf+0x10c>
    15b0:	ea e0       	ldi	r30, 0x0A	; 10
    15b2:	2e 9e       	mul	r2, r30
    15b4:	20 0d       	add	r18, r0
    15b6:	11 24       	eor	r1, r1
    15b8:	22 2e       	mov	r2, r18
    15ba:	f3 2d       	mov	r31, r3
    15bc:	f0 62       	ori	r31, 0x20	; 32
    15be:	3f 2e       	mov	r3, r31
    15c0:	08 c0       	rjmp	.+16     	; 0x15d2 <vfprintf+0x10c>
    15c2:	8c 36       	cpi	r24, 0x6C	; 108
    15c4:	21 f4       	brne	.+8      	; 0x15ce <vfprintf+0x108>
    15c6:	83 2d       	mov	r24, r3
    15c8:	80 68       	ori	r24, 0x80	; 128
    15ca:	38 2e       	mov	r3, r24
    15cc:	02 c0       	rjmp	.+4      	; 0x15d2 <vfprintf+0x10c>
    15ce:	88 36       	cpi	r24, 0x68	; 104
    15d0:	41 f4       	brne	.+16     	; 0x15e2 <vfprintf+0x11c>
    15d2:	f7 01       	movw	r30, r14
    15d4:	93 fd       	sbrc	r25, 3
    15d6:	85 91       	lpm	r24, Z+
    15d8:	93 ff       	sbrs	r25, 3
    15da:	81 91       	ld	r24, Z+
    15dc:	7f 01       	movw	r14, r30
    15de:	81 11       	cpse	r24, r1
    15e0:	b3 cf       	rjmp	.-154    	; 0x1548 <vfprintf+0x82>
    15e2:	98 2f       	mov	r25, r24
    15e4:	9f 7d       	andi	r25, 0xDF	; 223
    15e6:	95 54       	subi	r25, 0x45	; 69
    15e8:	93 30       	cpi	r25, 0x03	; 3
    15ea:	28 f4       	brcc	.+10     	; 0x15f6 <vfprintf+0x130>
    15ec:	0c 5f       	subi	r16, 0xFC	; 252
    15ee:	1f 4f       	sbci	r17, 0xFF	; 255
    15f0:	9f e3       	ldi	r25, 0x3F	; 63
    15f2:	99 83       	std	Y+1, r25	; 0x01
    15f4:	0d c0       	rjmp	.+26     	; 0x1610 <vfprintf+0x14a>
    15f6:	83 36       	cpi	r24, 0x63	; 99
    15f8:	31 f0       	breq	.+12     	; 0x1606 <vfprintf+0x140>
    15fa:	83 37       	cpi	r24, 0x73	; 115
    15fc:	71 f0       	breq	.+28     	; 0x161a <vfprintf+0x154>
    15fe:	83 35       	cpi	r24, 0x53	; 83
    1600:	09 f0       	breq	.+2      	; 0x1604 <vfprintf+0x13e>
    1602:	55 c0       	rjmp	.+170    	; 0x16ae <vfprintf+0x1e8>
    1604:	20 c0       	rjmp	.+64     	; 0x1646 <vfprintf+0x180>
    1606:	f8 01       	movw	r30, r16
    1608:	80 81       	ld	r24, Z
    160a:	89 83       	std	Y+1, r24	; 0x01
    160c:	0e 5f       	subi	r16, 0xFE	; 254
    160e:	1f 4f       	sbci	r17, 0xFF	; 255
    1610:	88 24       	eor	r8, r8
    1612:	83 94       	inc	r8
    1614:	91 2c       	mov	r9, r1
    1616:	53 01       	movw	r10, r6
    1618:	12 c0       	rjmp	.+36     	; 0x163e <vfprintf+0x178>
    161a:	28 01       	movw	r4, r16
    161c:	f2 e0       	ldi	r31, 0x02	; 2
    161e:	4f 0e       	add	r4, r31
    1620:	51 1c       	adc	r5, r1
    1622:	f8 01       	movw	r30, r16
    1624:	a0 80       	ld	r10, Z
    1626:	b1 80       	ldd	r11, Z+1	; 0x01
    1628:	36 fe       	sbrs	r3, 6
    162a:	03 c0       	rjmp	.+6      	; 0x1632 <vfprintf+0x16c>
    162c:	69 2d       	mov	r22, r9
    162e:	70 e0       	ldi	r23, 0x00	; 0
    1630:	02 c0       	rjmp	.+4      	; 0x1636 <vfprintf+0x170>
    1632:	6f ef       	ldi	r22, 0xFF	; 255
    1634:	7f ef       	ldi	r23, 0xFF	; 255
    1636:	c5 01       	movw	r24, r10
    1638:	90 d2       	rcall	.+1312   	; 0x1b5a <strnlen>
    163a:	4c 01       	movw	r8, r24
    163c:	82 01       	movw	r16, r4
    163e:	f3 2d       	mov	r31, r3
    1640:	ff 77       	andi	r31, 0x7F	; 127
    1642:	3f 2e       	mov	r3, r31
    1644:	15 c0       	rjmp	.+42     	; 0x1670 <vfprintf+0x1aa>
    1646:	28 01       	movw	r4, r16
    1648:	22 e0       	ldi	r18, 0x02	; 2
    164a:	42 0e       	add	r4, r18
    164c:	51 1c       	adc	r5, r1
    164e:	f8 01       	movw	r30, r16
    1650:	a0 80       	ld	r10, Z
    1652:	b1 80       	ldd	r11, Z+1	; 0x01
    1654:	36 fe       	sbrs	r3, 6
    1656:	03 c0       	rjmp	.+6      	; 0x165e <vfprintf+0x198>
    1658:	69 2d       	mov	r22, r9
    165a:	70 e0       	ldi	r23, 0x00	; 0
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <vfprintf+0x19c>
    165e:	6f ef       	ldi	r22, 0xFF	; 255
    1660:	7f ef       	ldi	r23, 0xFF	; 255
    1662:	c5 01       	movw	r24, r10
    1664:	68 d2       	rcall	.+1232   	; 0x1b36 <strnlen_P>
    1666:	4c 01       	movw	r8, r24
    1668:	f3 2d       	mov	r31, r3
    166a:	f0 68       	ori	r31, 0x80	; 128
    166c:	3f 2e       	mov	r3, r31
    166e:	82 01       	movw	r16, r4
    1670:	33 fc       	sbrc	r3, 3
    1672:	19 c0       	rjmp	.+50     	; 0x16a6 <vfprintf+0x1e0>
    1674:	82 2d       	mov	r24, r2
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	88 16       	cp	r8, r24
    167a:	99 06       	cpc	r9, r25
    167c:	a0 f4       	brcc	.+40     	; 0x16a6 <vfprintf+0x1e0>
    167e:	b6 01       	movw	r22, r12
    1680:	80 e2       	ldi	r24, 0x20	; 32
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	75 d2       	rcall	.+1258   	; 0x1b70 <fputc>
    1686:	2a 94       	dec	r2
    1688:	f5 cf       	rjmp	.-22     	; 0x1674 <vfprintf+0x1ae>
    168a:	f5 01       	movw	r30, r10
    168c:	37 fc       	sbrc	r3, 7
    168e:	85 91       	lpm	r24, Z+
    1690:	37 fe       	sbrs	r3, 7
    1692:	81 91       	ld	r24, Z+
    1694:	5f 01       	movw	r10, r30
    1696:	b6 01       	movw	r22, r12
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	6a d2       	rcall	.+1236   	; 0x1b70 <fputc>
    169c:	21 10       	cpse	r2, r1
    169e:	2a 94       	dec	r2
    16a0:	21 e0       	ldi	r18, 0x01	; 1
    16a2:	82 1a       	sub	r8, r18
    16a4:	91 08       	sbc	r9, r1
    16a6:	81 14       	cp	r8, r1
    16a8:	91 04       	cpc	r9, r1
    16aa:	79 f7       	brne	.-34     	; 0x168a <vfprintf+0x1c4>
    16ac:	e1 c0       	rjmp	.+450    	; 0x1870 <vfprintf+0x3aa>
    16ae:	84 36       	cpi	r24, 0x64	; 100
    16b0:	11 f0       	breq	.+4      	; 0x16b6 <vfprintf+0x1f0>
    16b2:	89 36       	cpi	r24, 0x69	; 105
    16b4:	39 f5       	brne	.+78     	; 0x1704 <vfprintf+0x23e>
    16b6:	f8 01       	movw	r30, r16
    16b8:	37 fe       	sbrs	r3, 7
    16ba:	07 c0       	rjmp	.+14     	; 0x16ca <vfprintf+0x204>
    16bc:	60 81       	ld	r22, Z
    16be:	71 81       	ldd	r23, Z+1	; 0x01
    16c0:	82 81       	ldd	r24, Z+2	; 0x02
    16c2:	93 81       	ldd	r25, Z+3	; 0x03
    16c4:	0c 5f       	subi	r16, 0xFC	; 252
    16c6:	1f 4f       	sbci	r17, 0xFF	; 255
    16c8:	08 c0       	rjmp	.+16     	; 0x16da <vfprintf+0x214>
    16ca:	60 81       	ld	r22, Z
    16cc:	71 81       	ldd	r23, Z+1	; 0x01
    16ce:	07 2e       	mov	r0, r23
    16d0:	00 0c       	add	r0, r0
    16d2:	88 0b       	sbc	r24, r24
    16d4:	99 0b       	sbc	r25, r25
    16d6:	0e 5f       	subi	r16, 0xFE	; 254
    16d8:	1f 4f       	sbci	r17, 0xFF	; 255
    16da:	f3 2d       	mov	r31, r3
    16dc:	ff 76       	andi	r31, 0x6F	; 111
    16de:	3f 2e       	mov	r3, r31
    16e0:	97 ff       	sbrs	r25, 7
    16e2:	09 c0       	rjmp	.+18     	; 0x16f6 <vfprintf+0x230>
    16e4:	90 95       	com	r25
    16e6:	80 95       	com	r24
    16e8:	70 95       	com	r23
    16ea:	61 95       	neg	r22
    16ec:	7f 4f       	sbci	r23, 0xFF	; 255
    16ee:	8f 4f       	sbci	r24, 0xFF	; 255
    16f0:	9f 4f       	sbci	r25, 0xFF	; 255
    16f2:	f0 68       	ori	r31, 0x80	; 128
    16f4:	3f 2e       	mov	r3, r31
    16f6:	2a e0       	ldi	r18, 0x0A	; 10
    16f8:	30 e0       	ldi	r19, 0x00	; 0
    16fa:	a3 01       	movw	r20, r6
    16fc:	75 d2       	rcall	.+1258   	; 0x1be8 <__ultoa_invert>
    16fe:	88 2e       	mov	r8, r24
    1700:	86 18       	sub	r8, r6
    1702:	44 c0       	rjmp	.+136    	; 0x178c <vfprintf+0x2c6>
    1704:	85 37       	cpi	r24, 0x75	; 117
    1706:	31 f4       	brne	.+12     	; 0x1714 <vfprintf+0x24e>
    1708:	23 2d       	mov	r18, r3
    170a:	2f 7e       	andi	r18, 0xEF	; 239
    170c:	b2 2e       	mov	r11, r18
    170e:	2a e0       	ldi	r18, 0x0A	; 10
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	25 c0       	rjmp	.+74     	; 0x175e <vfprintf+0x298>
    1714:	93 2d       	mov	r25, r3
    1716:	99 7f       	andi	r25, 0xF9	; 249
    1718:	b9 2e       	mov	r11, r25
    171a:	8f 36       	cpi	r24, 0x6F	; 111
    171c:	c1 f0       	breq	.+48     	; 0x174e <vfprintf+0x288>
    171e:	18 f4       	brcc	.+6      	; 0x1726 <vfprintf+0x260>
    1720:	88 35       	cpi	r24, 0x58	; 88
    1722:	79 f0       	breq	.+30     	; 0x1742 <vfprintf+0x27c>
    1724:	ae c0       	rjmp	.+348    	; 0x1882 <vfprintf+0x3bc>
    1726:	80 37       	cpi	r24, 0x70	; 112
    1728:	19 f0       	breq	.+6      	; 0x1730 <vfprintf+0x26a>
    172a:	88 37       	cpi	r24, 0x78	; 120
    172c:	21 f0       	breq	.+8      	; 0x1736 <vfprintf+0x270>
    172e:	a9 c0       	rjmp	.+338    	; 0x1882 <vfprintf+0x3bc>
    1730:	e9 2f       	mov	r30, r25
    1732:	e0 61       	ori	r30, 0x10	; 16
    1734:	be 2e       	mov	r11, r30
    1736:	b4 fe       	sbrs	r11, 4
    1738:	0d c0       	rjmp	.+26     	; 0x1754 <vfprintf+0x28e>
    173a:	fb 2d       	mov	r31, r11
    173c:	f4 60       	ori	r31, 0x04	; 4
    173e:	bf 2e       	mov	r11, r31
    1740:	09 c0       	rjmp	.+18     	; 0x1754 <vfprintf+0x28e>
    1742:	34 fe       	sbrs	r3, 4
    1744:	0a c0       	rjmp	.+20     	; 0x175a <vfprintf+0x294>
    1746:	29 2f       	mov	r18, r25
    1748:	26 60       	ori	r18, 0x06	; 6
    174a:	b2 2e       	mov	r11, r18
    174c:	06 c0       	rjmp	.+12     	; 0x175a <vfprintf+0x294>
    174e:	28 e0       	ldi	r18, 0x08	; 8
    1750:	30 e0       	ldi	r19, 0x00	; 0
    1752:	05 c0       	rjmp	.+10     	; 0x175e <vfprintf+0x298>
    1754:	20 e1       	ldi	r18, 0x10	; 16
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	02 c0       	rjmp	.+4      	; 0x175e <vfprintf+0x298>
    175a:	20 e1       	ldi	r18, 0x10	; 16
    175c:	32 e0       	ldi	r19, 0x02	; 2
    175e:	f8 01       	movw	r30, r16
    1760:	b7 fe       	sbrs	r11, 7
    1762:	07 c0       	rjmp	.+14     	; 0x1772 <vfprintf+0x2ac>
    1764:	60 81       	ld	r22, Z
    1766:	71 81       	ldd	r23, Z+1	; 0x01
    1768:	82 81       	ldd	r24, Z+2	; 0x02
    176a:	93 81       	ldd	r25, Z+3	; 0x03
    176c:	0c 5f       	subi	r16, 0xFC	; 252
    176e:	1f 4f       	sbci	r17, 0xFF	; 255
    1770:	06 c0       	rjmp	.+12     	; 0x177e <vfprintf+0x2b8>
    1772:	60 81       	ld	r22, Z
    1774:	71 81       	ldd	r23, Z+1	; 0x01
    1776:	80 e0       	ldi	r24, 0x00	; 0
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	0e 5f       	subi	r16, 0xFE	; 254
    177c:	1f 4f       	sbci	r17, 0xFF	; 255
    177e:	a3 01       	movw	r20, r6
    1780:	33 d2       	rcall	.+1126   	; 0x1be8 <__ultoa_invert>
    1782:	88 2e       	mov	r8, r24
    1784:	86 18       	sub	r8, r6
    1786:	fb 2d       	mov	r31, r11
    1788:	ff 77       	andi	r31, 0x7F	; 127
    178a:	3f 2e       	mov	r3, r31
    178c:	36 fe       	sbrs	r3, 6
    178e:	0d c0       	rjmp	.+26     	; 0x17aa <vfprintf+0x2e4>
    1790:	23 2d       	mov	r18, r3
    1792:	2e 7f       	andi	r18, 0xFE	; 254
    1794:	a2 2e       	mov	r10, r18
    1796:	89 14       	cp	r8, r9
    1798:	58 f4       	brcc	.+22     	; 0x17b0 <vfprintf+0x2ea>
    179a:	34 fe       	sbrs	r3, 4
    179c:	0b c0       	rjmp	.+22     	; 0x17b4 <vfprintf+0x2ee>
    179e:	32 fc       	sbrc	r3, 2
    17a0:	09 c0       	rjmp	.+18     	; 0x17b4 <vfprintf+0x2ee>
    17a2:	83 2d       	mov	r24, r3
    17a4:	8e 7e       	andi	r24, 0xEE	; 238
    17a6:	a8 2e       	mov	r10, r24
    17a8:	05 c0       	rjmp	.+10     	; 0x17b4 <vfprintf+0x2ee>
    17aa:	b8 2c       	mov	r11, r8
    17ac:	a3 2c       	mov	r10, r3
    17ae:	03 c0       	rjmp	.+6      	; 0x17b6 <vfprintf+0x2f0>
    17b0:	b8 2c       	mov	r11, r8
    17b2:	01 c0       	rjmp	.+2      	; 0x17b6 <vfprintf+0x2f0>
    17b4:	b9 2c       	mov	r11, r9
    17b6:	a4 fe       	sbrs	r10, 4
    17b8:	0f c0       	rjmp	.+30     	; 0x17d8 <vfprintf+0x312>
    17ba:	fe 01       	movw	r30, r28
    17bc:	e8 0d       	add	r30, r8
    17be:	f1 1d       	adc	r31, r1
    17c0:	80 81       	ld	r24, Z
    17c2:	80 33       	cpi	r24, 0x30	; 48
    17c4:	21 f4       	brne	.+8      	; 0x17ce <vfprintf+0x308>
    17c6:	9a 2d       	mov	r25, r10
    17c8:	99 7e       	andi	r25, 0xE9	; 233
    17ca:	a9 2e       	mov	r10, r25
    17cc:	09 c0       	rjmp	.+18     	; 0x17e0 <vfprintf+0x31a>
    17ce:	a2 fe       	sbrs	r10, 2
    17d0:	06 c0       	rjmp	.+12     	; 0x17de <vfprintf+0x318>
    17d2:	b3 94       	inc	r11
    17d4:	b3 94       	inc	r11
    17d6:	04 c0       	rjmp	.+8      	; 0x17e0 <vfprintf+0x31a>
    17d8:	8a 2d       	mov	r24, r10
    17da:	86 78       	andi	r24, 0x86	; 134
    17dc:	09 f0       	breq	.+2      	; 0x17e0 <vfprintf+0x31a>
    17de:	b3 94       	inc	r11
    17e0:	a3 fc       	sbrc	r10, 3
    17e2:	10 c0       	rjmp	.+32     	; 0x1804 <vfprintf+0x33e>
    17e4:	a0 fe       	sbrs	r10, 0
    17e6:	06 c0       	rjmp	.+12     	; 0x17f4 <vfprintf+0x32e>
    17e8:	b2 14       	cp	r11, r2
    17ea:	80 f4       	brcc	.+32     	; 0x180c <vfprintf+0x346>
    17ec:	28 0c       	add	r2, r8
    17ee:	92 2c       	mov	r9, r2
    17f0:	9b 18       	sub	r9, r11
    17f2:	0d c0       	rjmp	.+26     	; 0x180e <vfprintf+0x348>
    17f4:	b2 14       	cp	r11, r2
    17f6:	58 f4       	brcc	.+22     	; 0x180e <vfprintf+0x348>
    17f8:	b6 01       	movw	r22, r12
    17fa:	80 e2       	ldi	r24, 0x20	; 32
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	b8 d1       	rcall	.+880    	; 0x1b70 <fputc>
    1800:	b3 94       	inc	r11
    1802:	f8 cf       	rjmp	.-16     	; 0x17f4 <vfprintf+0x32e>
    1804:	b2 14       	cp	r11, r2
    1806:	18 f4       	brcc	.+6      	; 0x180e <vfprintf+0x348>
    1808:	2b 18       	sub	r2, r11
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <vfprintf+0x34a>
    180c:	98 2c       	mov	r9, r8
    180e:	21 2c       	mov	r2, r1
    1810:	a4 fe       	sbrs	r10, 4
    1812:	0f c0       	rjmp	.+30     	; 0x1832 <vfprintf+0x36c>
    1814:	b6 01       	movw	r22, r12
    1816:	80 e3       	ldi	r24, 0x30	; 48
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	aa d1       	rcall	.+852    	; 0x1b70 <fputc>
    181c:	a2 fe       	sbrs	r10, 2
    181e:	16 c0       	rjmp	.+44     	; 0x184c <vfprintf+0x386>
    1820:	a1 fc       	sbrc	r10, 1
    1822:	03 c0       	rjmp	.+6      	; 0x182a <vfprintf+0x364>
    1824:	88 e7       	ldi	r24, 0x78	; 120
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	02 c0       	rjmp	.+4      	; 0x182e <vfprintf+0x368>
    182a:	88 e5       	ldi	r24, 0x58	; 88
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	b6 01       	movw	r22, r12
    1830:	0c c0       	rjmp	.+24     	; 0x184a <vfprintf+0x384>
    1832:	8a 2d       	mov	r24, r10
    1834:	86 78       	andi	r24, 0x86	; 134
    1836:	51 f0       	breq	.+20     	; 0x184c <vfprintf+0x386>
    1838:	a1 fe       	sbrs	r10, 1
    183a:	02 c0       	rjmp	.+4      	; 0x1840 <vfprintf+0x37a>
    183c:	8b e2       	ldi	r24, 0x2B	; 43
    183e:	01 c0       	rjmp	.+2      	; 0x1842 <vfprintf+0x37c>
    1840:	80 e2       	ldi	r24, 0x20	; 32
    1842:	a7 fc       	sbrc	r10, 7
    1844:	8d e2       	ldi	r24, 0x2D	; 45
    1846:	b6 01       	movw	r22, r12
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	92 d1       	rcall	.+804    	; 0x1b70 <fputc>
    184c:	89 14       	cp	r8, r9
    184e:	30 f4       	brcc	.+12     	; 0x185c <vfprintf+0x396>
    1850:	b6 01       	movw	r22, r12
    1852:	80 e3       	ldi	r24, 0x30	; 48
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	8c d1       	rcall	.+792    	; 0x1b70 <fputc>
    1858:	9a 94       	dec	r9
    185a:	f8 cf       	rjmp	.-16     	; 0x184c <vfprintf+0x386>
    185c:	8a 94       	dec	r8
    185e:	f3 01       	movw	r30, r6
    1860:	e8 0d       	add	r30, r8
    1862:	f1 1d       	adc	r31, r1
    1864:	80 81       	ld	r24, Z
    1866:	b6 01       	movw	r22, r12
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	82 d1       	rcall	.+772    	; 0x1b70 <fputc>
    186c:	81 10       	cpse	r8, r1
    186e:	f6 cf       	rjmp	.-20     	; 0x185c <vfprintf+0x396>
    1870:	22 20       	and	r2, r2
    1872:	09 f4       	brne	.+2      	; 0x1876 <vfprintf+0x3b0>
    1874:	4e ce       	rjmp	.-868    	; 0x1512 <vfprintf+0x4c>
    1876:	b6 01       	movw	r22, r12
    1878:	80 e2       	ldi	r24, 0x20	; 32
    187a:	90 e0       	ldi	r25, 0x00	; 0
    187c:	79 d1       	rcall	.+754    	; 0x1b70 <fputc>
    187e:	2a 94       	dec	r2
    1880:	f7 cf       	rjmp	.-18     	; 0x1870 <vfprintf+0x3aa>
    1882:	f6 01       	movw	r30, r12
    1884:	86 81       	ldd	r24, Z+6	; 0x06
    1886:	97 81       	ldd	r25, Z+7	; 0x07
    1888:	02 c0       	rjmp	.+4      	; 0x188e <vfprintf+0x3c8>
    188a:	8f ef       	ldi	r24, 0xFF	; 255
    188c:	9f ef       	ldi	r25, 0xFF	; 255
    188e:	2b 96       	adiw	r28, 0x0b	; 11
    1890:	0f b6       	in	r0, 0x3f	; 63
    1892:	f8 94       	cli
    1894:	de bf       	out	0x3e, r29	; 62
    1896:	0f be       	out	0x3f, r0	; 63
    1898:	cd bf       	out	0x3d, r28	; 61
    189a:	df 91       	pop	r29
    189c:	cf 91       	pop	r28
    189e:	1f 91       	pop	r17
    18a0:	0f 91       	pop	r16
    18a2:	ff 90       	pop	r15
    18a4:	ef 90       	pop	r14
    18a6:	df 90       	pop	r13
    18a8:	cf 90       	pop	r12
    18aa:	bf 90       	pop	r11
    18ac:	af 90       	pop	r10
    18ae:	9f 90       	pop	r9
    18b0:	8f 90       	pop	r8
    18b2:	7f 90       	pop	r7
    18b4:	6f 90       	pop	r6
    18b6:	5f 90       	pop	r5
    18b8:	4f 90       	pop	r4
    18ba:	3f 90       	pop	r3
    18bc:	2f 90       	pop	r2
    18be:	08 95       	ret

000018c0 <calloc>:
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	86 9f       	mul	r24, r22
    18ca:	80 01       	movw	r16, r0
    18cc:	87 9f       	mul	r24, r23
    18ce:	10 0d       	add	r17, r0
    18d0:	96 9f       	mul	r25, r22
    18d2:	10 0d       	add	r17, r0
    18d4:	11 24       	eor	r1, r1
    18d6:	c8 01       	movw	r24, r16
    18d8:	0d d0       	rcall	.+26     	; 0x18f4 <malloc>
    18da:	ec 01       	movw	r28, r24
    18dc:	00 97       	sbiw	r24, 0x00	; 0
    18de:	21 f0       	breq	.+8      	; 0x18e8 <calloc+0x28>
    18e0:	a8 01       	movw	r20, r16
    18e2:	60 e0       	ldi	r22, 0x00	; 0
    18e4:	70 e0       	ldi	r23, 0x00	; 0
    18e6:	32 d1       	rcall	.+612    	; 0x1b4c <memset>
    18e8:	ce 01       	movw	r24, r28
    18ea:	df 91       	pop	r29
    18ec:	cf 91       	pop	r28
    18ee:	1f 91       	pop	r17
    18f0:	0f 91       	pop	r16
    18f2:	08 95       	ret

000018f4 <malloc>:
    18f4:	0f 93       	push	r16
    18f6:	1f 93       	push	r17
    18f8:	cf 93       	push	r28
    18fa:	df 93       	push	r29
    18fc:	82 30       	cpi	r24, 0x02	; 2
    18fe:	91 05       	cpc	r25, r1
    1900:	10 f4       	brcc	.+4      	; 0x1906 <malloc+0x12>
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	e0 91 81 03 	lds	r30, 0x0381	; 0x800381 <__flp>
    190a:	f0 91 82 03 	lds	r31, 0x0382	; 0x800382 <__flp+0x1>
    190e:	20 e0       	ldi	r18, 0x00	; 0
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	a0 e0       	ldi	r26, 0x00	; 0
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	30 97       	sbiw	r30, 0x00	; 0
    1918:	19 f1       	breq	.+70     	; 0x1960 <malloc+0x6c>
    191a:	40 81       	ld	r20, Z
    191c:	51 81       	ldd	r21, Z+1	; 0x01
    191e:	02 81       	ldd	r16, Z+2	; 0x02
    1920:	13 81       	ldd	r17, Z+3	; 0x03
    1922:	48 17       	cp	r20, r24
    1924:	59 07       	cpc	r21, r25
    1926:	c8 f0       	brcs	.+50     	; 0x195a <malloc+0x66>
    1928:	84 17       	cp	r24, r20
    192a:	95 07       	cpc	r25, r21
    192c:	69 f4       	brne	.+26     	; 0x1948 <malloc+0x54>
    192e:	10 97       	sbiw	r26, 0x00	; 0
    1930:	31 f0       	breq	.+12     	; 0x193e <malloc+0x4a>
    1932:	12 96       	adiw	r26, 0x02	; 2
    1934:	0c 93       	st	X, r16
    1936:	12 97       	sbiw	r26, 0x02	; 2
    1938:	13 96       	adiw	r26, 0x03	; 3
    193a:	1c 93       	st	X, r17
    193c:	27 c0       	rjmp	.+78     	; 0x198c <malloc+0x98>
    193e:	00 93 81 03 	sts	0x0381, r16	; 0x800381 <__flp>
    1942:	10 93 82 03 	sts	0x0382, r17	; 0x800382 <__flp+0x1>
    1946:	22 c0       	rjmp	.+68     	; 0x198c <malloc+0x98>
    1948:	21 15       	cp	r18, r1
    194a:	31 05       	cpc	r19, r1
    194c:	19 f0       	breq	.+6      	; 0x1954 <malloc+0x60>
    194e:	42 17       	cp	r20, r18
    1950:	53 07       	cpc	r21, r19
    1952:	18 f4       	brcc	.+6      	; 0x195a <malloc+0x66>
    1954:	9a 01       	movw	r18, r20
    1956:	bd 01       	movw	r22, r26
    1958:	ef 01       	movw	r28, r30
    195a:	df 01       	movw	r26, r30
    195c:	f8 01       	movw	r30, r16
    195e:	db cf       	rjmp	.-74     	; 0x1916 <malloc+0x22>
    1960:	21 15       	cp	r18, r1
    1962:	31 05       	cpc	r19, r1
    1964:	f9 f0       	breq	.+62     	; 0x19a4 <malloc+0xb0>
    1966:	28 1b       	sub	r18, r24
    1968:	39 0b       	sbc	r19, r25
    196a:	24 30       	cpi	r18, 0x04	; 4
    196c:	31 05       	cpc	r19, r1
    196e:	80 f4       	brcc	.+32     	; 0x1990 <malloc+0x9c>
    1970:	8a 81       	ldd	r24, Y+2	; 0x02
    1972:	9b 81       	ldd	r25, Y+3	; 0x03
    1974:	61 15       	cp	r22, r1
    1976:	71 05       	cpc	r23, r1
    1978:	21 f0       	breq	.+8      	; 0x1982 <malloc+0x8e>
    197a:	fb 01       	movw	r30, r22
    197c:	93 83       	std	Z+3, r25	; 0x03
    197e:	82 83       	std	Z+2, r24	; 0x02
    1980:	04 c0       	rjmp	.+8      	; 0x198a <malloc+0x96>
    1982:	90 93 82 03 	sts	0x0382, r25	; 0x800382 <__flp+0x1>
    1986:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <__flp>
    198a:	fe 01       	movw	r30, r28
    198c:	32 96       	adiw	r30, 0x02	; 2
    198e:	44 c0       	rjmp	.+136    	; 0x1a18 <malloc+0x124>
    1990:	fe 01       	movw	r30, r28
    1992:	e2 0f       	add	r30, r18
    1994:	f3 1f       	adc	r31, r19
    1996:	81 93       	st	Z+, r24
    1998:	91 93       	st	Z+, r25
    199a:	22 50       	subi	r18, 0x02	; 2
    199c:	31 09       	sbc	r19, r1
    199e:	39 83       	std	Y+1, r19	; 0x01
    19a0:	28 83       	st	Y, r18
    19a2:	3a c0       	rjmp	.+116    	; 0x1a18 <malloc+0x124>
    19a4:	20 91 7f 03 	lds	r18, 0x037F	; 0x80037f <__brkval>
    19a8:	30 91 80 03 	lds	r19, 0x0380	; 0x800380 <__brkval+0x1>
    19ac:	23 2b       	or	r18, r19
    19ae:	41 f4       	brne	.+16     	; 0x19c0 <malloc+0xcc>
    19b0:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    19b4:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    19b8:	30 93 80 03 	sts	0x0380, r19	; 0x800380 <__brkval+0x1>
    19bc:	20 93 7f 03 	sts	0x037F, r18	; 0x80037f <__brkval>
    19c0:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    19c4:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    19c8:	21 15       	cp	r18, r1
    19ca:	31 05       	cpc	r19, r1
    19cc:	41 f4       	brne	.+16     	; 0x19de <malloc+0xea>
    19ce:	2d b7       	in	r18, 0x3d	; 61
    19d0:	3e b7       	in	r19, 0x3e	; 62
    19d2:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    19d6:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    19da:	24 1b       	sub	r18, r20
    19dc:	35 0b       	sbc	r19, r21
    19de:	e0 91 7f 03 	lds	r30, 0x037F	; 0x80037f <__brkval>
    19e2:	f0 91 80 03 	lds	r31, 0x0380	; 0x800380 <__brkval+0x1>
    19e6:	e2 17       	cp	r30, r18
    19e8:	f3 07       	cpc	r31, r19
    19ea:	a0 f4       	brcc	.+40     	; 0x1a14 <malloc+0x120>
    19ec:	2e 1b       	sub	r18, r30
    19ee:	3f 0b       	sbc	r19, r31
    19f0:	28 17       	cp	r18, r24
    19f2:	39 07       	cpc	r19, r25
    19f4:	78 f0       	brcs	.+30     	; 0x1a14 <malloc+0x120>
    19f6:	ac 01       	movw	r20, r24
    19f8:	4e 5f       	subi	r20, 0xFE	; 254
    19fa:	5f 4f       	sbci	r21, 0xFF	; 255
    19fc:	24 17       	cp	r18, r20
    19fe:	35 07       	cpc	r19, r21
    1a00:	48 f0       	brcs	.+18     	; 0x1a14 <malloc+0x120>
    1a02:	4e 0f       	add	r20, r30
    1a04:	5f 1f       	adc	r21, r31
    1a06:	50 93 80 03 	sts	0x0380, r21	; 0x800380 <__brkval+0x1>
    1a0a:	40 93 7f 03 	sts	0x037F, r20	; 0x80037f <__brkval>
    1a0e:	81 93       	st	Z+, r24
    1a10:	91 93       	st	Z+, r25
    1a12:	02 c0       	rjmp	.+4      	; 0x1a18 <malloc+0x124>
    1a14:	e0 e0       	ldi	r30, 0x00	; 0
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	cf 01       	movw	r24, r30
    1a1a:	df 91       	pop	r29
    1a1c:	cf 91       	pop	r28
    1a1e:	1f 91       	pop	r17
    1a20:	0f 91       	pop	r16
    1a22:	08 95       	ret

00001a24 <free>:
    1a24:	cf 93       	push	r28
    1a26:	df 93       	push	r29
    1a28:	00 97       	sbiw	r24, 0x00	; 0
    1a2a:	09 f4       	brne	.+2      	; 0x1a2e <free+0xa>
    1a2c:	81 c0       	rjmp	.+258    	; 0x1b30 <free+0x10c>
    1a2e:	fc 01       	movw	r30, r24
    1a30:	32 97       	sbiw	r30, 0x02	; 2
    1a32:	13 82       	std	Z+3, r1	; 0x03
    1a34:	12 82       	std	Z+2, r1	; 0x02
    1a36:	a0 91 81 03 	lds	r26, 0x0381	; 0x800381 <__flp>
    1a3a:	b0 91 82 03 	lds	r27, 0x0382	; 0x800382 <__flp+0x1>
    1a3e:	10 97       	sbiw	r26, 0x00	; 0
    1a40:	81 f4       	brne	.+32     	; 0x1a62 <free+0x3e>
    1a42:	20 81       	ld	r18, Z
    1a44:	31 81       	ldd	r19, Z+1	; 0x01
    1a46:	82 0f       	add	r24, r18
    1a48:	93 1f       	adc	r25, r19
    1a4a:	20 91 7f 03 	lds	r18, 0x037F	; 0x80037f <__brkval>
    1a4e:	30 91 80 03 	lds	r19, 0x0380	; 0x800380 <__brkval+0x1>
    1a52:	28 17       	cp	r18, r24
    1a54:	39 07       	cpc	r19, r25
    1a56:	51 f5       	brne	.+84     	; 0x1aac <free+0x88>
    1a58:	f0 93 80 03 	sts	0x0380, r31	; 0x800380 <__brkval+0x1>
    1a5c:	e0 93 7f 03 	sts	0x037F, r30	; 0x80037f <__brkval>
    1a60:	67 c0       	rjmp	.+206    	; 0x1b30 <free+0x10c>
    1a62:	ed 01       	movw	r28, r26
    1a64:	20 e0       	ldi	r18, 0x00	; 0
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	ce 17       	cp	r28, r30
    1a6a:	df 07       	cpc	r29, r31
    1a6c:	40 f4       	brcc	.+16     	; 0x1a7e <free+0x5a>
    1a6e:	4a 81       	ldd	r20, Y+2	; 0x02
    1a70:	5b 81       	ldd	r21, Y+3	; 0x03
    1a72:	9e 01       	movw	r18, r28
    1a74:	41 15       	cp	r20, r1
    1a76:	51 05       	cpc	r21, r1
    1a78:	f1 f0       	breq	.+60     	; 0x1ab6 <free+0x92>
    1a7a:	ea 01       	movw	r28, r20
    1a7c:	f5 cf       	rjmp	.-22     	; 0x1a68 <free+0x44>
    1a7e:	d3 83       	std	Z+3, r29	; 0x03
    1a80:	c2 83       	std	Z+2, r28	; 0x02
    1a82:	40 81       	ld	r20, Z
    1a84:	51 81       	ldd	r21, Z+1	; 0x01
    1a86:	84 0f       	add	r24, r20
    1a88:	95 1f       	adc	r25, r21
    1a8a:	c8 17       	cp	r28, r24
    1a8c:	d9 07       	cpc	r29, r25
    1a8e:	59 f4       	brne	.+22     	; 0x1aa6 <free+0x82>
    1a90:	88 81       	ld	r24, Y
    1a92:	99 81       	ldd	r25, Y+1	; 0x01
    1a94:	84 0f       	add	r24, r20
    1a96:	95 1f       	adc	r25, r21
    1a98:	02 96       	adiw	r24, 0x02	; 2
    1a9a:	91 83       	std	Z+1, r25	; 0x01
    1a9c:	80 83       	st	Z, r24
    1a9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa0:	9b 81       	ldd	r25, Y+3	; 0x03
    1aa2:	93 83       	std	Z+3, r25	; 0x03
    1aa4:	82 83       	std	Z+2, r24	; 0x02
    1aa6:	21 15       	cp	r18, r1
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	29 f4       	brne	.+10     	; 0x1ab6 <free+0x92>
    1aac:	f0 93 82 03 	sts	0x0382, r31	; 0x800382 <__flp+0x1>
    1ab0:	e0 93 81 03 	sts	0x0381, r30	; 0x800381 <__flp>
    1ab4:	3d c0       	rjmp	.+122    	; 0x1b30 <free+0x10c>
    1ab6:	e9 01       	movw	r28, r18
    1ab8:	fb 83       	std	Y+3, r31	; 0x03
    1aba:	ea 83       	std	Y+2, r30	; 0x02
    1abc:	49 91       	ld	r20, Y+
    1abe:	59 91       	ld	r21, Y+
    1ac0:	c4 0f       	add	r28, r20
    1ac2:	d5 1f       	adc	r29, r21
    1ac4:	ec 17       	cp	r30, r28
    1ac6:	fd 07       	cpc	r31, r29
    1ac8:	61 f4       	brne	.+24     	; 0x1ae2 <free+0xbe>
    1aca:	80 81       	ld	r24, Z
    1acc:	91 81       	ldd	r25, Z+1	; 0x01
    1ace:	84 0f       	add	r24, r20
    1ad0:	95 1f       	adc	r25, r21
    1ad2:	02 96       	adiw	r24, 0x02	; 2
    1ad4:	e9 01       	movw	r28, r18
    1ad6:	99 83       	std	Y+1, r25	; 0x01
    1ad8:	88 83       	st	Y, r24
    1ada:	82 81       	ldd	r24, Z+2	; 0x02
    1adc:	93 81       	ldd	r25, Z+3	; 0x03
    1ade:	9b 83       	std	Y+3, r25	; 0x03
    1ae0:	8a 83       	std	Y+2, r24	; 0x02
    1ae2:	e0 e0       	ldi	r30, 0x00	; 0
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	12 96       	adiw	r26, 0x02	; 2
    1ae8:	8d 91       	ld	r24, X+
    1aea:	9c 91       	ld	r25, X
    1aec:	13 97       	sbiw	r26, 0x03	; 3
    1aee:	00 97       	sbiw	r24, 0x00	; 0
    1af0:	19 f0       	breq	.+6      	; 0x1af8 <free+0xd4>
    1af2:	fd 01       	movw	r30, r26
    1af4:	dc 01       	movw	r26, r24
    1af6:	f7 cf       	rjmp	.-18     	; 0x1ae6 <free+0xc2>
    1af8:	8d 91       	ld	r24, X+
    1afa:	9c 91       	ld	r25, X
    1afc:	11 97       	sbiw	r26, 0x01	; 1
    1afe:	9d 01       	movw	r18, r26
    1b00:	2e 5f       	subi	r18, 0xFE	; 254
    1b02:	3f 4f       	sbci	r19, 0xFF	; 255
    1b04:	82 0f       	add	r24, r18
    1b06:	93 1f       	adc	r25, r19
    1b08:	20 91 7f 03 	lds	r18, 0x037F	; 0x80037f <__brkval>
    1b0c:	30 91 80 03 	lds	r19, 0x0380	; 0x800380 <__brkval+0x1>
    1b10:	28 17       	cp	r18, r24
    1b12:	39 07       	cpc	r19, r25
    1b14:	69 f4       	brne	.+26     	; 0x1b30 <free+0x10c>
    1b16:	30 97       	sbiw	r30, 0x00	; 0
    1b18:	29 f4       	brne	.+10     	; 0x1b24 <free+0x100>
    1b1a:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <__flp+0x1>
    1b1e:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <__flp>
    1b22:	02 c0       	rjmp	.+4      	; 0x1b28 <free+0x104>
    1b24:	13 82       	std	Z+3, r1	; 0x03
    1b26:	12 82       	std	Z+2, r1	; 0x02
    1b28:	b0 93 80 03 	sts	0x0380, r27	; 0x800380 <__brkval+0x1>
    1b2c:	a0 93 7f 03 	sts	0x037F, r26	; 0x80037f <__brkval>
    1b30:	df 91       	pop	r29
    1b32:	cf 91       	pop	r28
    1b34:	08 95       	ret

00001b36 <strnlen_P>:
    1b36:	fc 01       	movw	r30, r24
    1b38:	05 90       	lpm	r0, Z+
    1b3a:	61 50       	subi	r22, 0x01	; 1
    1b3c:	70 40       	sbci	r23, 0x00	; 0
    1b3e:	01 10       	cpse	r0, r1
    1b40:	d8 f7       	brcc	.-10     	; 0x1b38 <strnlen_P+0x2>
    1b42:	80 95       	com	r24
    1b44:	90 95       	com	r25
    1b46:	8e 0f       	add	r24, r30
    1b48:	9f 1f       	adc	r25, r31
    1b4a:	08 95       	ret

00001b4c <memset>:
    1b4c:	dc 01       	movw	r26, r24
    1b4e:	01 c0       	rjmp	.+2      	; 0x1b52 <memset+0x6>
    1b50:	6d 93       	st	X+, r22
    1b52:	41 50       	subi	r20, 0x01	; 1
    1b54:	50 40       	sbci	r21, 0x00	; 0
    1b56:	e0 f7       	brcc	.-8      	; 0x1b50 <memset+0x4>
    1b58:	08 95       	ret

00001b5a <strnlen>:
    1b5a:	fc 01       	movw	r30, r24
    1b5c:	61 50       	subi	r22, 0x01	; 1
    1b5e:	70 40       	sbci	r23, 0x00	; 0
    1b60:	01 90       	ld	r0, Z+
    1b62:	01 10       	cpse	r0, r1
    1b64:	d8 f7       	brcc	.-10     	; 0x1b5c <strnlen+0x2>
    1b66:	80 95       	com	r24
    1b68:	90 95       	com	r25
    1b6a:	8e 0f       	add	r24, r30
    1b6c:	9f 1f       	adc	r25, r31
    1b6e:	08 95       	ret

00001b70 <fputc>:
    1b70:	0f 93       	push	r16
    1b72:	1f 93       	push	r17
    1b74:	cf 93       	push	r28
    1b76:	df 93       	push	r29
    1b78:	fb 01       	movw	r30, r22
    1b7a:	23 81       	ldd	r18, Z+3	; 0x03
    1b7c:	21 fd       	sbrc	r18, 1
    1b7e:	03 c0       	rjmp	.+6      	; 0x1b86 <fputc+0x16>
    1b80:	8f ef       	ldi	r24, 0xFF	; 255
    1b82:	9f ef       	ldi	r25, 0xFF	; 255
    1b84:	2c c0       	rjmp	.+88     	; 0x1bde <fputc+0x6e>
    1b86:	22 ff       	sbrs	r18, 2
    1b88:	16 c0       	rjmp	.+44     	; 0x1bb6 <fputc+0x46>
    1b8a:	46 81       	ldd	r20, Z+6	; 0x06
    1b8c:	57 81       	ldd	r21, Z+7	; 0x07
    1b8e:	24 81       	ldd	r18, Z+4	; 0x04
    1b90:	35 81       	ldd	r19, Z+5	; 0x05
    1b92:	42 17       	cp	r20, r18
    1b94:	53 07       	cpc	r21, r19
    1b96:	44 f4       	brge	.+16     	; 0x1ba8 <fputc+0x38>
    1b98:	a0 81       	ld	r26, Z
    1b9a:	b1 81       	ldd	r27, Z+1	; 0x01
    1b9c:	9d 01       	movw	r18, r26
    1b9e:	2f 5f       	subi	r18, 0xFF	; 255
    1ba0:	3f 4f       	sbci	r19, 0xFF	; 255
    1ba2:	31 83       	std	Z+1, r19	; 0x01
    1ba4:	20 83       	st	Z, r18
    1ba6:	8c 93       	st	X, r24
    1ba8:	26 81       	ldd	r18, Z+6	; 0x06
    1baa:	37 81       	ldd	r19, Z+7	; 0x07
    1bac:	2f 5f       	subi	r18, 0xFF	; 255
    1bae:	3f 4f       	sbci	r19, 0xFF	; 255
    1bb0:	37 83       	std	Z+7, r19	; 0x07
    1bb2:	26 83       	std	Z+6, r18	; 0x06
    1bb4:	14 c0       	rjmp	.+40     	; 0x1bde <fputc+0x6e>
    1bb6:	8b 01       	movw	r16, r22
    1bb8:	ec 01       	movw	r28, r24
    1bba:	fb 01       	movw	r30, r22
    1bbc:	00 84       	ldd	r0, Z+8	; 0x08
    1bbe:	f1 85       	ldd	r31, Z+9	; 0x09
    1bc0:	e0 2d       	mov	r30, r0
    1bc2:	19 95       	eicall
    1bc4:	89 2b       	or	r24, r25
    1bc6:	e1 f6       	brne	.-72     	; 0x1b80 <fputc+0x10>
    1bc8:	d8 01       	movw	r26, r16
    1bca:	16 96       	adiw	r26, 0x06	; 6
    1bcc:	8d 91       	ld	r24, X+
    1bce:	9c 91       	ld	r25, X
    1bd0:	17 97       	sbiw	r26, 0x07	; 7
    1bd2:	01 96       	adiw	r24, 0x01	; 1
    1bd4:	17 96       	adiw	r26, 0x07	; 7
    1bd6:	9c 93       	st	X, r25
    1bd8:	8e 93       	st	-X, r24
    1bda:	16 97       	sbiw	r26, 0x06	; 6
    1bdc:	ce 01       	movw	r24, r28
    1bde:	df 91       	pop	r29
    1be0:	cf 91       	pop	r28
    1be2:	1f 91       	pop	r17
    1be4:	0f 91       	pop	r16
    1be6:	08 95       	ret

00001be8 <__ultoa_invert>:
    1be8:	fa 01       	movw	r30, r20
    1bea:	aa 27       	eor	r26, r26
    1bec:	28 30       	cpi	r18, 0x08	; 8
    1bee:	51 f1       	breq	.+84     	; 0x1c44 <__ultoa_invert+0x5c>
    1bf0:	20 31       	cpi	r18, 0x10	; 16
    1bf2:	81 f1       	breq	.+96     	; 0x1c54 <__ultoa_invert+0x6c>
    1bf4:	e8 94       	clt
    1bf6:	6f 93       	push	r22
    1bf8:	6e 7f       	andi	r22, 0xFE	; 254
    1bfa:	6e 5f       	subi	r22, 0xFE	; 254
    1bfc:	7f 4f       	sbci	r23, 0xFF	; 255
    1bfe:	8f 4f       	sbci	r24, 0xFF	; 255
    1c00:	9f 4f       	sbci	r25, 0xFF	; 255
    1c02:	af 4f       	sbci	r26, 0xFF	; 255
    1c04:	b1 e0       	ldi	r27, 0x01	; 1
    1c06:	3e d0       	rcall	.+124    	; 0x1c84 <__ultoa_invert+0x9c>
    1c08:	b4 e0       	ldi	r27, 0x04	; 4
    1c0a:	3c d0       	rcall	.+120    	; 0x1c84 <__ultoa_invert+0x9c>
    1c0c:	67 0f       	add	r22, r23
    1c0e:	78 1f       	adc	r23, r24
    1c10:	89 1f       	adc	r24, r25
    1c12:	9a 1f       	adc	r25, r26
    1c14:	a1 1d       	adc	r26, r1
    1c16:	68 0f       	add	r22, r24
    1c18:	79 1f       	adc	r23, r25
    1c1a:	8a 1f       	adc	r24, r26
    1c1c:	91 1d       	adc	r25, r1
    1c1e:	a1 1d       	adc	r26, r1
    1c20:	6a 0f       	add	r22, r26
    1c22:	71 1d       	adc	r23, r1
    1c24:	81 1d       	adc	r24, r1
    1c26:	91 1d       	adc	r25, r1
    1c28:	a1 1d       	adc	r26, r1
    1c2a:	20 d0       	rcall	.+64     	; 0x1c6c <__ultoa_invert+0x84>
    1c2c:	09 f4       	brne	.+2      	; 0x1c30 <__ultoa_invert+0x48>
    1c2e:	68 94       	set
    1c30:	3f 91       	pop	r19
    1c32:	2a e0       	ldi	r18, 0x0A	; 10
    1c34:	26 9f       	mul	r18, r22
    1c36:	11 24       	eor	r1, r1
    1c38:	30 19       	sub	r19, r0
    1c3a:	30 5d       	subi	r19, 0xD0	; 208
    1c3c:	31 93       	st	Z+, r19
    1c3e:	de f6       	brtc	.-74     	; 0x1bf6 <__ultoa_invert+0xe>
    1c40:	cf 01       	movw	r24, r30
    1c42:	08 95       	ret
    1c44:	46 2f       	mov	r20, r22
    1c46:	47 70       	andi	r20, 0x07	; 7
    1c48:	40 5d       	subi	r20, 0xD0	; 208
    1c4a:	41 93       	st	Z+, r20
    1c4c:	b3 e0       	ldi	r27, 0x03	; 3
    1c4e:	0f d0       	rcall	.+30     	; 0x1c6e <__ultoa_invert+0x86>
    1c50:	c9 f7       	brne	.-14     	; 0x1c44 <__ultoa_invert+0x5c>
    1c52:	f6 cf       	rjmp	.-20     	; 0x1c40 <__ultoa_invert+0x58>
    1c54:	46 2f       	mov	r20, r22
    1c56:	4f 70       	andi	r20, 0x0F	; 15
    1c58:	40 5d       	subi	r20, 0xD0	; 208
    1c5a:	4a 33       	cpi	r20, 0x3A	; 58
    1c5c:	18 f0       	brcs	.+6      	; 0x1c64 <__ultoa_invert+0x7c>
    1c5e:	49 5d       	subi	r20, 0xD9	; 217
    1c60:	31 fd       	sbrc	r19, 1
    1c62:	40 52       	subi	r20, 0x20	; 32
    1c64:	41 93       	st	Z+, r20
    1c66:	02 d0       	rcall	.+4      	; 0x1c6c <__ultoa_invert+0x84>
    1c68:	a9 f7       	brne	.-22     	; 0x1c54 <__ultoa_invert+0x6c>
    1c6a:	ea cf       	rjmp	.-44     	; 0x1c40 <__ultoa_invert+0x58>
    1c6c:	b4 e0       	ldi	r27, 0x04	; 4
    1c6e:	a6 95       	lsr	r26
    1c70:	97 95       	ror	r25
    1c72:	87 95       	ror	r24
    1c74:	77 95       	ror	r23
    1c76:	67 95       	ror	r22
    1c78:	ba 95       	dec	r27
    1c7a:	c9 f7       	brne	.-14     	; 0x1c6e <__ultoa_invert+0x86>
    1c7c:	00 97       	sbiw	r24, 0x00	; 0
    1c7e:	61 05       	cpc	r22, r1
    1c80:	71 05       	cpc	r23, r1
    1c82:	08 95       	ret
    1c84:	9b 01       	movw	r18, r22
    1c86:	ac 01       	movw	r20, r24
    1c88:	0a 2e       	mov	r0, r26
    1c8a:	06 94       	lsr	r0
    1c8c:	57 95       	ror	r21
    1c8e:	47 95       	ror	r20
    1c90:	37 95       	ror	r19
    1c92:	27 95       	ror	r18
    1c94:	ba 95       	dec	r27
    1c96:	c9 f7       	brne	.-14     	; 0x1c8a <__ultoa_invert+0xa2>
    1c98:	62 0f       	add	r22, r18
    1c9a:	73 1f       	adc	r23, r19
    1c9c:	84 1f       	adc	r24, r20
    1c9e:	95 1f       	adc	r25, r21
    1ca0:	a0 1d       	adc	r26, r0
    1ca2:	08 95       	ret

00001ca4 <_exit>:
    1ca4:	f8 94       	cli

00001ca6 <__stop_program>:
    1ca6:	ff cf       	rjmp	.-2      	; 0x1ca6 <__stop_program>
