{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.896575",
   "Default View_TopLeft":"-1087,1",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI_WR1 -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port AXI_RD1 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port AXI_WR0 -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port AXI_RD0 -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port hbm_refclk -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_axi_nn_aclk -pg 1 -lvl 5 -x 1600 -y 140 -defaultsOSRD -right
preplace port port-id_axi_nn_resetn -pg 1 -lvl 5 -x 1600 -y 560 -defaultsOSRD -right
preplace port port-id_hbm_cattrip -pg 1 -lvl 5 -x 1600 -y 1200 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 5 -x 1600 -y 1240 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 4 -x 1350 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 528 481 505 480 482 506 483 484 508 486 485 509 489 487 511 492 488 512 495 490 514 498 491 515 501 493 517 504 494 518 507 496 520 510 497 521 513 499 523 516 500 524 519 502 526 522 503 527 525 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 548 547 549} -defaultsOSRD -pinDir SAXI_00_8HI left -pinY SAXI_00_8HI 0L -pinDir SAXI_01_8HI left -pinY SAXI_01_8HI 20L -pinDir SAXI_02_8HI left -pinY SAXI_02_8HI 40L -pinDir SAXI_03_8HI left -pinY SAXI_03_8HI 60L -pinDir SAXI_04_8HI left -pinY SAXI_04_8HI 80L -pinDir SAXI_05_8HI left -pinY SAXI_05_8HI 180L -pinDir SAXI_06_8HI left -pinY SAXI_06_8HI 200L -pinDir SAXI_07_8HI left -pinY SAXI_07_8HI 220L -pinDir SAXI_08_8HI left -pinY SAXI_08_8HI 240L -pinDir SAXI_09_8HI left -pinY SAXI_09_8HI 340L -pinDir SAXI_10_8HI left -pinY SAXI_10_8HI 360L -pinDir SAXI_11_8HI left -pinY SAXI_11_8HI 380L -pinDir SAXI_12_8HI left -pinY SAXI_12_8HI 400L -pinDir SAXI_13_8HI left -pinY SAXI_13_8HI 500L -pinDir SAXI_14_8HI left -pinY SAXI_14_8HI 520L -pinDir SAXI_15_8HI left -pinY SAXI_15_8HI 540L -pinDir HBM_REF_CLK_0 left -pinY HBM_REF_CLK_0 880L -pinDir AXI_00_ACLK right -pinY AXI_00_ACLK 0R -pinDir AXI_00_ARESET_N right -pinY AXI_00_ARESET_N 320R -pinBusDir AXI_00_WDATA_PARITY left -pinBusY AXI_00_WDATA_PARITY 560L -pinDir AXI_01_ACLK right -pinY AXI_01_ACLK 20R -pinDir AXI_01_ARESET_N right -pinY AXI_01_ARESET_N 340R -pinBusDir AXI_01_WDATA_PARITY left -pinBusY AXI_01_WDATA_PARITY 580L -pinDir AXI_02_ACLK right -pinY AXI_02_ACLK 40R -pinDir AXI_02_ARESET_N right -pinY AXI_02_ARESET_N 360R -pinBusDir AXI_02_WDATA_PARITY left -pinBusY AXI_02_WDATA_PARITY 600L -pinDir AXI_03_ACLK right -pinY AXI_03_ACLK 60R -pinDir AXI_03_ARESET_N right -pinY AXI_03_ARESET_N 380R -pinBusDir AXI_03_WDATA_PARITY left -pinBusY AXI_03_WDATA_PARITY 620L -pinDir AXI_04_ACLK right -pinY AXI_04_ACLK 80R -pinDir AXI_04_ARESET_N right -pinY AXI_04_ARESET_N 400R -pinBusDir AXI_04_WDATA_PARITY left -pinBusY AXI_04_WDATA_PARITY 640L -pinDir AXI_05_ACLK right -pinY AXI_05_ACLK 100R -pinDir AXI_05_ARESET_N right -pinY AXI_05_ARESET_N 420R -pinBusDir AXI_05_WDATA_PARITY left -pinBusY AXI_05_WDATA_PARITY 660L -pinDir AXI_06_ACLK right -pinY AXI_06_ACLK 120R -pinDir AXI_06_ARESET_N right -pinY AXI_06_ARESET_N 440R -pinBusDir AXI_06_WDATA_PARITY left -pinBusY AXI_06_WDATA_PARITY 680L -pinDir AXI_07_ACLK right -pinY AXI_07_ACLK 140R -pinDir AXI_07_ARESET_N right -pinY AXI_07_ARESET_N 460R -pinBusDir AXI_07_WDATA_PARITY left -pinBusY AXI_07_WDATA_PARITY 700L -pinDir AXI_08_ACLK right -pinY AXI_08_ACLK 160R -pinDir AXI_08_ARESET_N right -pinY AXI_08_ARESET_N 480R -pinBusDir AXI_08_WDATA_PARITY left -pinBusY AXI_08_WDATA_PARITY 720L -pinDir AXI_09_ACLK right -pinY AXI_09_ACLK 180R -pinDir AXI_09_ARESET_N right -pinY AXI_09_ARESET_N 500R -pinBusDir AXI_09_WDATA_PARITY left -pinBusY AXI_09_WDATA_PARITY 740L -pinDir AXI_10_ACLK right -pinY AXI_10_ACLK 200R -pinDir AXI_10_ARESET_N right -pinY AXI_10_ARESET_N 520R -pinBusDir AXI_10_WDATA_PARITY left -pinBusY AXI_10_WDATA_PARITY 760L -pinDir AXI_11_ACLK right -pinY AXI_11_ACLK 220R -pinDir AXI_11_ARESET_N right -pinY AXI_11_ARESET_N 540R -pinBusDir AXI_11_WDATA_PARITY left -pinBusY AXI_11_WDATA_PARITY 780L -pinDir AXI_12_ACLK right -pinY AXI_12_ACLK 240R -pinDir AXI_12_ARESET_N right -pinY AXI_12_ARESET_N 560R -pinBusDir AXI_12_WDATA_PARITY left -pinBusY AXI_12_WDATA_PARITY 800L -pinDir AXI_13_ACLK right -pinY AXI_13_ACLK 260R -pinDir AXI_13_ARESET_N right -pinY AXI_13_ARESET_N 580R -pinBusDir AXI_13_WDATA_PARITY left -pinBusY AXI_13_WDATA_PARITY 820L -pinDir AXI_14_ACLK right -pinY AXI_14_ACLK 280R -pinDir AXI_14_ARESET_N right -pinY AXI_14_ARESET_N 600R -pinBusDir AXI_14_WDATA_PARITY left -pinBusY AXI_14_WDATA_PARITY 840L -pinDir AXI_15_ACLK right -pinY AXI_15_ACLK 300R -pinDir AXI_15_ARESET_N right -pinY AXI_15_ARESET_N 620R -pinBusDir AXI_15_WDATA_PARITY left -pinBusY AXI_15_WDATA_PARITY 860L -pinDir APB_0_PCLK left -pinY APB_0_PCLK 900L -pinDir APB_0_PRESET_N left -pinY APB_0_PRESET_N 980L -pinBusDir AXI_00_RDATA_PARITY right -pinBusY AXI_00_RDATA_PARITY 640R -pinBusDir AXI_01_RDATA_PARITY right -pinBusY AXI_01_RDATA_PARITY 660R -pinBusDir AXI_02_RDATA_PARITY right -pinBusY AXI_02_RDATA_PARITY 680R -pinBusDir AXI_03_RDATA_PARITY right -pinBusY AXI_03_RDATA_PARITY 700R -pinBusDir AXI_04_RDATA_PARITY right -pinBusY AXI_04_RDATA_PARITY 720R -pinBusDir AXI_05_RDATA_PARITY right -pinBusY AXI_05_RDATA_PARITY 740R -pinBusDir AXI_06_RDATA_PARITY right -pinBusY AXI_06_RDATA_PARITY 760R -pinBusDir AXI_07_RDATA_PARITY right -pinBusY AXI_07_RDATA_PARITY 780R -pinBusDir AXI_08_RDATA_PARITY right -pinBusY AXI_08_RDATA_PARITY 800R -pinBusDir AXI_09_RDATA_PARITY right -pinBusY AXI_09_RDATA_PARITY 820R -pinBusDir AXI_10_RDATA_PARITY right -pinBusY AXI_10_RDATA_PARITY 840R -pinBusDir AXI_11_RDATA_PARITY right -pinBusY AXI_11_RDATA_PARITY 860R -pinBusDir AXI_12_RDATA_PARITY right -pinBusY AXI_12_RDATA_PARITY 880R -pinBusDir AXI_13_RDATA_PARITY right -pinBusY AXI_13_RDATA_PARITY 900R -pinBusDir AXI_14_RDATA_PARITY right -pinBusY AXI_14_RDATA_PARITY 920R -pinBusDir AXI_15_RDATA_PARITY right -pinBusY AXI_15_RDATA_PARITY 940R -pinDir apb_complete_0 right -pinY apb_complete_0 980R -pinDir DRAM_0_STAT_CATTRIP right -pinY DRAM_0_STAT_CATTRIP 960R -pinBusDir DRAM_0_STAT_TEMP right -pinBusY DRAM_0_STAT_TEMP 1000R
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 910 -y 240 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst smartconnect_1 -pg 1 -lvl 3 -x 910 -y 400 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst smartconnect_2 -pg 1 -lvl 3 -x 910 -y 560 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst smartconnect_3 -pg 1 -lvl 3 -x 910 -y 720 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst bank0_crossbar -pg 1 -lvl 1 -x 180 -y 320 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst bank1_crossbar -pg 1 -lvl 1 -x 180 -y 520 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst one -pg 1 -lvl 3 -x 910 -y 1220 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst clock_buffer -pg 1 -lvl 3 -x 910 -y 1120 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst bank0_splitter -pg 1 -lvl 2 -x 530 -y 380 -defaultsOSRD -pinDir M0_AXI right -pinY M0_AXI 0R -pinDir M1_AXI right -pinY M1_AXI 40R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst bank1_splitter -pg 1 -lvl 2 -x 530 -y 560 -defaultsOSRD -pinDir M0_AXI right -pinY M0_AXI 0R -pinDir M1_AXI right -pinY M1_AXI 40R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1350 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 102 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 68 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 60L -pinDir SLOT_3_AXI left -pinY SLOT_3_AXI 40L -pinDir clk right -pinY clk 80R -pinDir resetn left -pinY resetn 80L
preplace inst system_ila_1 -pg 1 -lvl 2 -x 530 -y 700 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir SLOT_2_AXI right -pinY SLOT_2_AXI 0R -pinDir SLOT_3_AXI right -pinY SLOT_3_AXI 20R -pinDir SLOT_4_AXI right -pinY SLOT_4_AXI 40R -pinDir SLOT_5_AXI right -pinY SLOT_5_AXI 60R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace netloc aclk_1 1 0 3 40 440 340 480 750
preplace netloc aresetn_1 1 0 3 20 460 380 500 770
preplace netloc clk_1 1 4 1 1580 140n
preplace netloc hbm_0_DRAM_0_STAT_CATTRIP 1 4 1 NJ 1200
preplace netloc hbm_0_DRAM_0_STAT_TEMP 1 4 1 NJ 1240
preplace netloc resetn_1 1 4 1 1580 560n
preplace netloc util_ds_buf_0_IBUF_OUT 1 3 1 1070 1120n
preplace netloc xlconstant_0_dout 1 3 1 NJ 1220
preplace netloc AXI_RD0_1 1 0 1 NJ 340
preplace netloc AXI_RD1_1 1 0 1 NJ 540
preplace netloc AXI_WR0_1 1 0 1 NJ 320
preplace netloc AXI_WR1_1 1 0 1 NJ 520
preplace netloc axi4_splitter_0_M0_AXI 1 2 1 730 260n
preplace netloc axi4_splitter_0_M1_AXI 1 2 1 670 420n
preplace netloc axi_crossbar_0_M00_AXI 1 1 1 360 380n
preplace netloc axi_crossbar_1_M00_AXI 1 1 1 320 560n
preplace netloc bank1_splitter_M0_AXI 1 2 1 710 560n
preplace netloc bank1_splitter_M1_AXI 1 2 1 690 600n
preplace netloc hbm_refclk_1 1 0 3 NJ 1120 NJ 1120 NJ
preplace netloc smartconnect_0_M00_AXI 1 3 1 1070 60n
preplace netloc smartconnect_0_M01_AXI 1 3 1 N 260
preplace netloc smartconnect_0_M02_AXI 1 3 1 N 280
preplace netloc smartconnect_0_M03_AXI 1 3 1 N 300
preplace netloc smartconnect_1_M00_AXI 1 3 1 1050 80n
preplace netloc smartconnect_1_M01_AXI 1 3 1 N 420
preplace netloc smartconnect_1_M02_AXI 1 3 1 N 440
preplace netloc smartconnect_1_M03_AXI 1 3 1 N 460
preplace netloc smartconnect_2_M00_AXI 1 3 1 1090 100n
preplace netloc smartconnect_2_M01_AXI 1 3 1 N 580
preplace netloc smartconnect_2_M02_AXI 1 3 1 N 600
preplace netloc smartconnect_2_M03_AXI 1 3 1 N 620
preplace netloc smartconnect_3_M00_AXI 1 3 1 1110 120n
preplace netloc smartconnect_3_M01_AXI 1 3 1 N 740
preplace netloc smartconnect_3_M02_AXI 1 3 1 N 760
preplace netloc smartconnect_3_M03_AXI 1 3 1 N 780
levelinfo -pg 1 0 180 530 910 1350 1600
pagesize -pg 1 -db -bbox -sgen -130 0 1760 1300
",
   "No Loops_ScaleFactor":"0.66628",
   "No Loops_TopLeft":"-72,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI_WR1 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port AXI_RD1 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port AXI_WR0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port AXI_RD0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_hbm_cattrip -pg 1 -lvl 2 -x 520 -y 890 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 2 -x 520 -y 910 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 1 -x 270 -y 730 -defaultsOSRD
preplace netloc hbm_0_DRAM_0_STAT_CATTRIP 1 1 1 NJ 890
preplace netloc hbm_0_DRAM_0_STAT_TEMP 1 1 1 NJ 910
preplace netloc clk_1 1 0 1 30 420n
preplace netloc resetn_1 1 0 1 20 440n
levelinfo -pg 1 0 270 520
pagesize -pg 1 -db -bbox -sgen -120 0 680 1460
"
}
0
