// Seed: 2628217007
module module_0 (
    output supply0 id_0,
    output wor id_1
);
  assign id_1 = 1 ? -1 : -1'b0;
  integer id_3;
  wire id_4;
  assign module_1.id_3 = 0;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    input wor id_0,
    input uwire _id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    output uwire id_7
);
  logic [7:0][id_1 : -1] id_9;
  assign id_9[1] = -1'b0 - 1;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  wire id_10;
  specify
    (id_11 => id_12) = (id_12  : id_5  : 1, id_11);
  endspecify
endmodule
