module exercise4(SW,KEY,HEX0);
	input [2:0]SW;
	input [1:0]KEY0;
	wire clk,rst;
	wire [1:0]in;
	assign clk = KEY[0];
	assign rst = SW[0];
	assign in = {SW[2],SW[1]};
	
endmodule
