<dec f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h' l='128' type='void llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<def f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='181' ll='194' type='void llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses(llvm::Register Reg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='190' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='238' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='244' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='251' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='258' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='264' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE'/>
