<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/embedded-hal-0.2.7/src/blocking/i2c.rs`."><title>i2c.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="embedded_hal" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">embedded_hal/blocking/</div>i2c.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Blocking I2C API
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! This API supports 7-bit and 10-bit addresses. Traits feature an `AddressMode`
<a href=#4 id=4 data-nosnippet>4</a>//! marker type parameter. Two implementation of the `AddressMode` exist:
<a href=#5 id=5 data-nosnippet>5</a>//! `SevenBitAddress` and `TenBitAddress`.
<a href=#6 id=6 data-nosnippet>6</a>//!
<a href=#7 id=7 data-nosnippet>7</a>//! Through this marker types it is possible to implement each address mode for
<a href=#8 id=8 data-nosnippet>8</a>//! the traits independently in `embedded-hal` implementations and device drivers
<a href=#9 id=9 data-nosnippet>9</a>//! can depend only on the mode that they support.
<a href=#10 id=10 data-nosnippet>10</a>//!
<a href=#11 id=11 data-nosnippet>11</a>//! Additionally, the I2C 10-bit address mode has been developed to be fully
<a href=#12 id=12 data-nosnippet>12</a>//! backwards compatible with the 7-bit address mode. This allows for a
<a href=#13 id=13 data-nosnippet>13</a>//! software-emulated 10-bit addressing implementation if the address mode
<a href=#14 id=14 data-nosnippet>14</a>//! is not supported by the hardware.
<a href=#15 id=15 data-nosnippet>15</a>//!
<a href=#16 id=16 data-nosnippet>16</a>//! Since 7-bit addressing is the mode of the majority of I2C devices,
<a href=#17 id=17 data-nosnippet>17</a>//! `SevenBitAddress` has been set as default mode and thus can be omitted if desired.
<a href=#18 id=18 data-nosnippet>18</a>//!
<a href=#19 id=19 data-nosnippet>19</a>//! ## Examples
<a href=#20 id=20 data-nosnippet>20</a>//!
<a href=#21 id=21 data-nosnippet>21</a>//! ### `embedded-hal` implementation for an MCU
<a href=#22 id=22 data-nosnippet>22</a>//! Here is an example of an embedded-hal implementation of the `Write` trait
<a href=#23 id=23 data-nosnippet>23</a>//! for both modes:
<a href=#24 id=24 data-nosnippet>24</a>//! ```
<a href=#25 id=25 data-nosnippet>25</a>//! # use embedded_hal::blocking::i2c::{SevenBitAddress, TenBitAddress, Write};
<a href=#26 id=26 data-nosnippet>26</a>//! /// I2C0 hardware peripheral which supports both 7-bit and 10-bit addressing.
<a href=#27 id=27 data-nosnippet>27</a>//! pub struct I2c0;
<a href=#28 id=28 data-nosnippet>28</a>//!
<a href=#29 id=29 data-nosnippet>29</a>//! impl Write&lt;SevenBitAddress&gt; for I2c0
<a href=#30 id=30 data-nosnippet>30</a>//! {
<a href=#31 id=31 data-nosnippet>31</a>//! #   type Error = ();
<a href=#32 id=32 data-nosnippet>32</a>//! #
<a href=#33 id=33 data-nosnippet>33</a>//!     fn write(&amp;mut self, addr: u8, output: &amp;[u8]) -&gt; Result&lt;(), Self::Error&gt; {
<a href=#34 id=34 data-nosnippet>34</a>//!         // ...
<a href=#35 id=35 data-nosnippet>35</a>//! #       Ok(())
<a href=#36 id=36 data-nosnippet>36</a>//!     }
<a href=#37 id=37 data-nosnippet>37</a>//! }
<a href=#38 id=38 data-nosnippet>38</a>//!
<a href=#39 id=39 data-nosnippet>39</a>//! impl Write&lt;TenBitAddress&gt; for I2c0
<a href=#40 id=40 data-nosnippet>40</a>//! {
<a href=#41 id=41 data-nosnippet>41</a>//! #   type Error = ();
<a href=#42 id=42 data-nosnippet>42</a>//! #
<a href=#43 id=43 data-nosnippet>43</a>//!     fn write(&amp;mut self, addr: u16, output: &amp;[u8]) -&gt; Result&lt;(), Self::Error&gt; {
<a href=#44 id=44 data-nosnippet>44</a>//!         // ...
<a href=#45 id=45 data-nosnippet>45</a>//! #       Ok(())
<a href=#46 id=46 data-nosnippet>46</a>//!     }
<a href=#47 id=47 data-nosnippet>47</a>//! }
<a href=#48 id=48 data-nosnippet>48</a>//! ```
<a href=#49 id=49 data-nosnippet>49</a>//!
<a href=#50 id=50 data-nosnippet>50</a>//! ### Device driver compatible only with 7-bit addresses
<a href=#51 id=51 data-nosnippet>51</a>//!
<a href=#52 id=52 data-nosnippet>52</a>//! For demonstration purposes the address mode parameter has been omitted in this example.
<a href=#53 id=53 data-nosnippet>53</a>//!
<a href=#54 id=54 data-nosnippet>54</a>//! ```
<a href=#55 id=55 data-nosnippet>55</a>//! # use embedded_hal::blocking::i2c::WriteRead;
<a href=#56 id=56 data-nosnippet>56</a>//! const ADDR: u8  = 0x15;
<a href=#57 id=57 data-nosnippet>57</a>//! # const TEMP_REGISTER: u8 = 0x1;
<a href=#58 id=58 data-nosnippet>58</a>//! pub struct TemperatureSensorDriver&lt;I2C&gt; {
<a href=#59 id=59 data-nosnippet>59</a>//!     i2c: I2C,
<a href=#60 id=60 data-nosnippet>60</a>//! }
<a href=#61 id=61 data-nosnippet>61</a>//!
<a href=#62 id=62 data-nosnippet>62</a>//! impl&lt;I2C, E&gt; TemperatureSensorDriver&lt;I2C&gt;
<a href=#63 id=63 data-nosnippet>63</a>//! where
<a href=#64 id=64 data-nosnippet>64</a>//!     I2C: WriteRead&lt;Error = E&gt;,
<a href=#65 id=65 data-nosnippet>65</a>//! {
<a href=#66 id=66 data-nosnippet>66</a>//!     pub fn read_temperature(&amp;mut self) -&gt; Result&lt;u8, E&gt; {
<a href=#67 id=67 data-nosnippet>67</a>//!         let mut temp = [0];
<a href=#68 id=68 data-nosnippet>68</a>//!         self.i2c
<a href=#69 id=69 data-nosnippet>69</a>//!             .write_read(ADDR, &amp;[TEMP_REGISTER], &amp;mut temp)
<a href=#70 id=70 data-nosnippet>70</a>//!             .and(Ok(temp[0]))
<a href=#71 id=71 data-nosnippet>71</a>//!     }
<a href=#72 id=72 data-nosnippet>72</a>//! }
<a href=#73 id=73 data-nosnippet>73</a>//! ```
<a href=#74 id=74 data-nosnippet>74</a>//!
<a href=#75 id=75 data-nosnippet>75</a>//! ### Device driver compatible only with 10-bit addresses
<a href=#76 id=76 data-nosnippet>76</a>//!
<a href=#77 id=77 data-nosnippet>77</a>//! ```
<a href=#78 id=78 data-nosnippet>78</a>//! # use embedded_hal::blocking::i2c::{TenBitAddress, WriteRead};
<a href=#79 id=79 data-nosnippet>79</a>//! const ADDR: u16  = 0x158;
<a href=#80 id=80 data-nosnippet>80</a>//! # const TEMP_REGISTER: u8 = 0x1;
<a href=#81 id=81 data-nosnippet>81</a>//! pub struct TemperatureSensorDriver&lt;I2C&gt; {
<a href=#82 id=82 data-nosnippet>82</a>//!     i2c: I2C,
<a href=#83 id=83 data-nosnippet>83</a>//! }
<a href=#84 id=84 data-nosnippet>84</a>//!
<a href=#85 id=85 data-nosnippet>85</a>//! impl&lt;I2C, E&gt; TemperatureSensorDriver&lt;I2C&gt;
<a href=#86 id=86 data-nosnippet>86</a>//! where
<a href=#87 id=87 data-nosnippet>87</a>//!     I2C: WriteRead&lt;TenBitAddress, Error = E&gt;,
<a href=#88 id=88 data-nosnippet>88</a>//! {
<a href=#89 id=89 data-nosnippet>89</a>//!     pub fn read_temperature(&amp;mut self) -&gt; Result&lt;u8, E&gt; {
<a href=#90 id=90 data-nosnippet>90</a>//!         let mut temp = [0];
<a href=#91 id=91 data-nosnippet>91</a>//!         self.i2c
<a href=#92 id=92 data-nosnippet>92</a>//!             .write_read(ADDR, &amp;[TEMP_REGISTER], &amp;mut temp)
<a href=#93 id=93 data-nosnippet>93</a>//!             .and(Ok(temp[0]))
<a href=#94 id=94 data-nosnippet>94</a>//!     }
<a href=#95 id=95 data-nosnippet>95</a>//! }
<a href=#96 id=96 data-nosnippet>96</a>//! ```
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a></span><span class="kw">use </span><span class="kw">crate</span>::private;
<a href=#99 id=99 data-nosnippet>99</a>
<a href=#100 id=100 data-nosnippet>100</a><span class="kw">impl </span>private::Sealed <span class="kw">for </span>SevenBitAddress {}
<a href=#101 id=101 data-nosnippet>101</a><span class="kw">impl </span>private::Sealed <span class="kw">for </span>TenBitAddress {}
<a href=#102 id=102 data-nosnippet>102</a>
<a href=#103 id=103 data-nosnippet>103</a><span class="doccomment">/// Address mode (7-bit / 10-bit)
<a href=#104 id=104 data-nosnippet>104</a>///
<a href=#105 id=105 data-nosnippet>105</a>/// Note: This trait is sealed and should not be implemented outside of this crate.
<a href=#106 id=106 data-nosnippet>106</a></span><span class="kw">pub trait </span>AddressMode: private::Sealed {}
<a href=#107 id=107 data-nosnippet>107</a>
<a href=#108 id=108 data-nosnippet>108</a><span class="doccomment">/// 7-bit address mode type
<a href=#109 id=109 data-nosnippet>109</a></span><span class="kw">pub type </span>SevenBitAddress = u8;
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a><span class="doccomment">/// 10-bit address mode type
<a href=#112 id=112 data-nosnippet>112</a></span><span class="kw">pub type </span>TenBitAddress = u16;
<a href=#113 id=113 data-nosnippet>113</a>
<a href=#114 id=114 data-nosnippet>114</a><span class="kw">impl </span>AddressMode <span class="kw">for </span>SevenBitAddress {}
<a href=#115 id=115 data-nosnippet>115</a>
<a href=#116 id=116 data-nosnippet>116</a><span class="kw">impl </span>AddressMode <span class="kw">for </span>TenBitAddress {}
<a href=#117 id=117 data-nosnippet>117</a>
<a href=#118 id=118 data-nosnippet>118</a><span class="doccomment">/// Blocking read
<a href=#119 id=119 data-nosnippet>119</a></span><span class="kw">pub trait </span>Read&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#120 id=120 data-nosnippet>120</a>    <span class="doccomment">/// Error type
<a href=#121 id=121 data-nosnippet>121</a>    </span><span class="kw">type </span>Error;
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>    <span class="doccomment">/// Reads enough bytes from slave with `address` to fill `buffer`
<a href=#124 id=124 data-nosnippet>124</a>    ///
<a href=#125 id=125 data-nosnippet>125</a>    /// # I2C Events (contract)
<a href=#126 id=126 data-nosnippet>126</a>    ///
<a href=#127 id=127 data-nosnippet>127</a>    /// ``` text
<a href=#128 id=128 data-nosnippet>128</a>    /// Master: ST SAD+R        MAK    MAK ...    NMAK SP
<a href=#129 id=129 data-nosnippet>129</a>    /// Slave:           SAK B0     B1     ... BN
<a href=#130 id=130 data-nosnippet>130</a>    /// ```
<a href=#131 id=131 data-nosnippet>131</a>    ///
<a href=#132 id=132 data-nosnippet>132</a>    /// Where
<a href=#133 id=133 data-nosnippet>133</a>    ///
<a href=#134 id=134 data-nosnippet>134</a>    /// - `ST` = start condition
<a href=#135 id=135 data-nosnippet>135</a>    /// - `SAD+R` = slave address followed by bit 1 to indicate reading
<a href=#136 id=136 data-nosnippet>136</a>    /// - `SAK` = slave acknowledge
<a href=#137 id=137 data-nosnippet>137</a>    /// - `Bi` = ith byte of data
<a href=#138 id=138 data-nosnippet>138</a>    /// - `MAK` = master acknowledge
<a href=#139 id=139 data-nosnippet>139</a>    /// - `NMAK` = master no acknowledge
<a href=#140 id=140 data-nosnippet>140</a>    /// - `SP` = stop condition
<a href=#141 id=141 data-nosnippet>141</a>    </span><span class="kw">fn </span>read(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: A, buffer: <span class="kw-2">&amp;mut </span>[u8]) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;;
<a href=#142 id=142 data-nosnippet>142</a>}
<a href=#143 id=143 data-nosnippet>143</a>
<a href=#144 id=144 data-nosnippet>144</a><span class="doccomment">/// Blocking write
<a href=#145 id=145 data-nosnippet>145</a></span><span class="kw">pub trait </span>Write&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#146 id=146 data-nosnippet>146</a>    <span class="doccomment">/// Error type
<a href=#147 id=147 data-nosnippet>147</a>    </span><span class="kw">type </span>Error;
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a>    <span class="doccomment">/// Writes bytes to slave with address `address`
<a href=#150 id=150 data-nosnippet>150</a>    ///
<a href=#151 id=151 data-nosnippet>151</a>    /// # I2C Events (contract)
<a href=#152 id=152 data-nosnippet>152</a>    ///
<a href=#153 id=153 data-nosnippet>153</a>    /// ``` text
<a href=#154 id=154 data-nosnippet>154</a>    /// Master: ST SAD+W     B0     B1     ... BN     SP
<a href=#155 id=155 data-nosnippet>155</a>    /// Slave:           SAK    SAK    SAK ...    SAK
<a href=#156 id=156 data-nosnippet>156</a>    /// ```
<a href=#157 id=157 data-nosnippet>157</a>    ///
<a href=#158 id=158 data-nosnippet>158</a>    /// Where
<a href=#159 id=159 data-nosnippet>159</a>    ///
<a href=#160 id=160 data-nosnippet>160</a>    /// - `ST` = start condition
<a href=#161 id=161 data-nosnippet>161</a>    /// - `SAD+W` = slave address followed by bit 0 to indicate writing
<a href=#162 id=162 data-nosnippet>162</a>    /// - `SAK` = slave acknowledge
<a href=#163 id=163 data-nosnippet>163</a>    /// - `Bi` = ith byte of data
<a href=#164 id=164 data-nosnippet>164</a>    /// - `SP` = stop condition
<a href=#165 id=165 data-nosnippet>165</a>    </span><span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: A, bytes: <span class="kw-2">&amp;</span>[u8]) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;;
<a href=#166 id=166 data-nosnippet>166</a>}
<a href=#167 id=167 data-nosnippet>167</a>
<a href=#168 id=168 data-nosnippet>168</a><span class="doccomment">/// Blocking write (iterator version)
<a href=#169 id=169 data-nosnippet>169</a></span><span class="kw">pub trait </span>WriteIter&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#170 id=170 data-nosnippet>170</a>    <span class="doccomment">/// Error type
<a href=#171 id=171 data-nosnippet>171</a>    </span><span class="kw">type </span>Error;
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a>    <span class="doccomment">/// Writes bytes to slave with address `address`
<a href=#174 id=174 data-nosnippet>174</a>    ///
<a href=#175 id=175 data-nosnippet>175</a>    /// # I2C Events (contract)
<a href=#176 id=176 data-nosnippet>176</a>    ///
<a href=#177 id=177 data-nosnippet>177</a>    /// Same as `Write`
<a href=#178 id=178 data-nosnippet>178</a>    </span><span class="kw">fn </span>write&lt;B&gt;(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: A, bytes: B) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;
<a href=#179 id=179 data-nosnippet>179</a>    <span class="kw">where
<a href=#180 id=180 data-nosnippet>180</a>        </span>B: IntoIterator&lt;Item = u8&gt;;
<a href=#181 id=181 data-nosnippet>181</a>}
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a><span class="doccomment">/// Blocking write + read
<a href=#184 id=184 data-nosnippet>184</a></span><span class="kw">pub trait </span>WriteRead&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#185 id=185 data-nosnippet>185</a>    <span class="doccomment">/// Error type
<a href=#186 id=186 data-nosnippet>186</a>    </span><span class="kw">type </span>Error;
<a href=#187 id=187 data-nosnippet>187</a>
<a href=#188 id=188 data-nosnippet>188</a>    <span class="doccomment">/// Writes bytes to slave with address `address` and then reads enough bytes to fill `buffer` *in a
<a href=#189 id=189 data-nosnippet>189</a>    /// single transaction*
<a href=#190 id=190 data-nosnippet>190</a>    ///
<a href=#191 id=191 data-nosnippet>191</a>    /// # I2C Events (contract)
<a href=#192 id=192 data-nosnippet>192</a>    ///
<a href=#193 id=193 data-nosnippet>193</a>    /// ``` text
<a href=#194 id=194 data-nosnippet>194</a>    /// Master: ST SAD+W     O0     O1     ... OM     SR SAD+R        MAK    MAK ...    NMAK SP
<a href=#195 id=195 data-nosnippet>195</a>    /// Slave:           SAK    SAK    SAK ...    SAK          SAK I0     I1     ... IN
<a href=#196 id=196 data-nosnippet>196</a>    /// ```
<a href=#197 id=197 data-nosnippet>197</a>    ///
<a href=#198 id=198 data-nosnippet>198</a>    /// Where
<a href=#199 id=199 data-nosnippet>199</a>    ///
<a href=#200 id=200 data-nosnippet>200</a>    /// - `ST` = start condition
<a href=#201 id=201 data-nosnippet>201</a>    /// - `SAD+W` = slave address followed by bit 0 to indicate writing
<a href=#202 id=202 data-nosnippet>202</a>    /// - `SAK` = slave acknowledge
<a href=#203 id=203 data-nosnippet>203</a>    /// - `Oi` = ith outgoing byte of data
<a href=#204 id=204 data-nosnippet>204</a>    /// - `SR` = repeated start condition
<a href=#205 id=205 data-nosnippet>205</a>    /// - `SAD+R` = slave address followed by bit 1 to indicate reading
<a href=#206 id=206 data-nosnippet>206</a>    /// - `Ii` = ith incoming byte of data
<a href=#207 id=207 data-nosnippet>207</a>    /// - `MAK` = master acknowledge
<a href=#208 id=208 data-nosnippet>208</a>    /// - `NMAK` = master no acknowledge
<a href=#209 id=209 data-nosnippet>209</a>    /// - `SP` = stop condition
<a href=#210 id=210 data-nosnippet>210</a>    </span><span class="kw">fn </span>write_read(
<a href=#211 id=211 data-nosnippet>211</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#212 id=212 data-nosnippet>212</a>        address: A,
<a href=#213 id=213 data-nosnippet>213</a>        bytes: <span class="kw-2">&amp;</span>[u8],
<a href=#214 id=214 data-nosnippet>214</a>        buffer: <span class="kw-2">&amp;mut </span>[u8],
<a href=#215 id=215 data-nosnippet>215</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;;
<a href=#216 id=216 data-nosnippet>216</a>}
<a href=#217 id=217 data-nosnippet>217</a>
<a href=#218 id=218 data-nosnippet>218</a><span class="doccomment">/// Blocking write (iterator version) + read
<a href=#219 id=219 data-nosnippet>219</a></span><span class="kw">pub trait </span>WriteIterRead&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#220 id=220 data-nosnippet>220</a>    <span class="doccomment">/// Error type
<a href=#221 id=221 data-nosnippet>221</a>    </span><span class="kw">type </span>Error;
<a href=#222 id=222 data-nosnippet>222</a>
<a href=#223 id=223 data-nosnippet>223</a>    <span class="doccomment">/// Writes bytes to slave with address `address` and then reads enough bytes to fill `buffer` *in a
<a href=#224 id=224 data-nosnippet>224</a>    /// single transaction*
<a href=#225 id=225 data-nosnippet>225</a>    ///
<a href=#226 id=226 data-nosnippet>226</a>    /// # I2C Events (contract)
<a href=#227 id=227 data-nosnippet>227</a>    ///
<a href=#228 id=228 data-nosnippet>228</a>    /// Same as the `WriteRead` trait
<a href=#229 id=229 data-nosnippet>229</a>    </span><span class="kw">fn </span>write_iter_read&lt;B&gt;(
<a href=#230 id=230 data-nosnippet>230</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#231 id=231 data-nosnippet>231</a>        address: A,
<a href=#232 id=232 data-nosnippet>232</a>        bytes: B,
<a href=#233 id=233 data-nosnippet>233</a>        buffer: <span class="kw-2">&amp;mut </span>[u8],
<a href=#234 id=234 data-nosnippet>234</a>    ) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;
<a href=#235 id=235 data-nosnippet>235</a>    <span class="kw">where
<a href=#236 id=236 data-nosnippet>236</a>        </span>B: IntoIterator&lt;Item = u8&gt;;
<a href=#237 id=237 data-nosnippet>237</a>}
<a href=#238 id=238 data-nosnippet>238</a>
<a href=#239 id=239 data-nosnippet>239</a><span class="doccomment">/// Transactional I2C operation.
<a href=#240 id=240 data-nosnippet>240</a>///
<a href=#241 id=241 data-nosnippet>241</a>/// Several operations can be combined as part of a transaction.
<a href=#242 id=242 data-nosnippet>242</a></span><span class="attr">#[derive(Debug, PartialEq)]
<a href=#243 id=243 data-nosnippet>243</a></span><span class="kw">pub enum </span>Operation&lt;<span class="lifetime">'a</span>&gt; {
<a href=#244 id=244 data-nosnippet>244</a>    <span class="doccomment">/// Read data into the provided buffer
<a href=#245 id=245 data-nosnippet>245</a>    </span>Read(<span class="kw-2">&amp;</span><span class="lifetime">'a </span><span class="kw-2">mut </span>[u8]),
<a href=#246 id=246 data-nosnippet>246</a>    <span class="doccomment">/// Write data from the provided buffer
<a href=#247 id=247 data-nosnippet>247</a>    </span>Write(<span class="kw-2">&amp;</span><span class="lifetime">'a </span>[u8]),
<a href=#248 id=248 data-nosnippet>248</a>}
<a href=#249 id=249 data-nosnippet>249</a>
<a href=#250 id=250 data-nosnippet>250</a><span class="doccomment">/// Transactional I2C interface.
<a href=#251 id=251 data-nosnippet>251</a>///
<a href=#252 id=252 data-nosnippet>252</a>/// This allows combining operations within an I2C transaction.
<a href=#253 id=253 data-nosnippet>253</a></span><span class="kw">pub trait </span>Transactional&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#254 id=254 data-nosnippet>254</a>    <span class="doccomment">/// Error type
<a href=#255 id=255 data-nosnippet>255</a>    </span><span class="kw">type </span>Error;
<a href=#256 id=256 data-nosnippet>256</a>
<a href=#257 id=257 data-nosnippet>257</a>    <span class="doccomment">/// Execute the provided operations on the I2C bus.
<a href=#258 id=258 data-nosnippet>258</a>    ///
<a href=#259 id=259 data-nosnippet>259</a>    /// Transaction contract:
<a href=#260 id=260 data-nosnippet>260</a>    /// - Before executing the first operation an ST is sent automatically. This is followed by SAD+R/W as appropriate.
<a href=#261 id=261 data-nosnippet>261</a>    /// - Data from adjacent operations of the same type are sent after each other without an SP or SR.
<a href=#262 id=262 data-nosnippet>262</a>    /// - Between adjacent operations of a different type an SR and SAD+R/W is sent.
<a href=#263 id=263 data-nosnippet>263</a>    /// - After executing the last operation an SP is sent automatically.
<a href=#264 id=264 data-nosnippet>264</a>    /// - If the last operation is a `Read` the master does not send an acknowledge for the last byte.
<a href=#265 id=265 data-nosnippet>265</a>    ///
<a href=#266 id=266 data-nosnippet>266</a>    /// - `ST` = start condition
<a href=#267 id=267 data-nosnippet>267</a>    /// - `SAD+R/W` = slave address followed by bit 1 to indicate reading or 0 to indicate writing
<a href=#268 id=268 data-nosnippet>268</a>    /// - `SR` = repeated start condition
<a href=#269 id=269 data-nosnippet>269</a>    /// - `SP` = stop condition
<a href=#270 id=270 data-nosnippet>270</a>    </span><span class="kw">fn </span>exec&lt;<span class="lifetime">'a</span>&gt;(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: A, operations: <span class="kw-2">&amp;mut </span>[Operation&lt;<span class="lifetime">'a</span>&gt;])
<a href=#271 id=271 data-nosnippet>271</a>        -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;;
<a href=#272 id=272 data-nosnippet>272</a>}
<a href=#273 id=273 data-nosnippet>273</a>
<a href=#274 id=274 data-nosnippet>274</a><span class="doccomment">/// Transactional I2C interface (iterator version).
<a href=#275 id=275 data-nosnippet>275</a>///
<a href=#276 id=276 data-nosnippet>276</a>/// This allows combining operation within an I2C transaction.
<a href=#277 id=277 data-nosnippet>277</a></span><span class="kw">pub trait </span>TransactionalIter&lt;A: AddressMode = SevenBitAddress&gt; {
<a href=#278 id=278 data-nosnippet>278</a>    <span class="doccomment">/// Error type
<a href=#279 id=279 data-nosnippet>279</a>    </span><span class="kw">type </span>Error;
<a href=#280 id=280 data-nosnippet>280</a>
<a href=#281 id=281 data-nosnippet>281</a>    <span class="doccomment">/// Execute the provided operations on the I2C bus (iterator version).
<a href=#282 id=282 data-nosnippet>282</a>    ///
<a href=#283 id=283 data-nosnippet>283</a>    /// Transaction contract:
<a href=#284 id=284 data-nosnippet>284</a>    /// - Before executing the first operation an ST is sent automatically. This is followed by SAD+R/W as appropriate.
<a href=#285 id=285 data-nosnippet>285</a>    /// - Data from adjacent operations of the same type are sent after each other without an SP or SR.
<a href=#286 id=286 data-nosnippet>286</a>    /// - Between adjacent operations of a different type an SR and SAD+R/W is sent.
<a href=#287 id=287 data-nosnippet>287</a>    /// - After executing the last operation an SP is sent automatically.
<a href=#288 id=288 data-nosnippet>288</a>    /// - If the last operation is a `Read` the master does not send an acknowledge for the last byte.
<a href=#289 id=289 data-nosnippet>289</a>    ///
<a href=#290 id=290 data-nosnippet>290</a>    /// - `ST` = start condition
<a href=#291 id=291 data-nosnippet>291</a>    /// - `SAD+R/W` = slave address followed by bit 1 to indicate reading or 0 to indicate writing
<a href=#292 id=292 data-nosnippet>292</a>    /// - `SR` = repeated start condition
<a href=#293 id=293 data-nosnippet>293</a>    /// - `SP` = stop condition
<a href=#294 id=294 data-nosnippet>294</a>    </span><span class="kw">fn </span>exec_iter&lt;<span class="lifetime">'a</span>, O&gt;(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: A, operations: O) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="self">Self</span>::Error&gt;
<a href=#295 id=295 data-nosnippet>295</a>    <span class="kw">where
<a href=#296 id=296 data-nosnippet>296</a>        </span>O: IntoIterator&lt;Item = Operation&lt;<span class="lifetime">'a</span>&gt;&gt;;
<a href=#297 id=297 data-nosnippet>297</a>}</code></pre></div></section></main></body></html>