/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_iic.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_IIC_
#define _NTHW_FPGA_REG_DEFS_IIC_

/* IIC */
#define NTHW_MOD_IIC (0x7629cddbUL)
#define IIC_ADR (0x94832a56UL)
#define IIC_ADR_SLV_ADR (0xe34a95b4UL)
#define IIC_CR (0x2e99752eUL)
#define IIC_CR_EN (0x38b0a8b8UL)
#define IIC_CR_GC_EN (0x6a93c608UL)
#define IIC_CR_MSMS (0xd3370cefUL)
#define IIC_CR_RST (0x9d83289fUL)
#define IIC_CR_RSTA (0xb3f49376UL)
#define IIC_CR_TX (0x9fbd3ef9UL)
#define IIC_CR_TXAK (0x4daa2c41UL)
#define IIC_CR_TXFIFO_RESET (0x9d442d45UL)
#define IIC_DGIE (0xca86a888UL)
#define IIC_DGIE_GIE (0xda9f5b68UL)
#define IIC_GPO (0xdda6ed68UL)
#define IIC_GPO_GPO_VAL (0x6c51285eUL)
#define IIC_IER (0x838b4aafUL)
#define IIC_IER_INT0 (0x27d5f60eUL)
#define IIC_IER_INT1 (0x50d2c698UL)
#define IIC_IER_INT2 (0xc9db9722UL)
#define IIC_IER_INT3 (0xbedca7b4UL)
#define IIC_IER_INT4 (0x20b83217UL)
#define IIC_IER_INT5 (0x57bf0281UL)
#define IIC_IER_INT6 (0xceb6533bUL)
#define IIC_IER_INT7 (0xb9b163adUL)
#define IIC_ISR (0x9f13ff78UL)
#define IIC_ISR_INT0 (0x23db5ffaUL)
#define IIC_ISR_INT1 (0x54dc6f6cUL)
#define IIC_ISR_INT2 (0xcdd53ed6UL)
#define IIC_ISR_INT3 (0xbad20e40UL)
#define IIC_ISR_INT4 (0x24b69be3UL)
#define IIC_ISR_INT5 (0x53b1ab75UL)
#define IIC_ISR_INT6 (0xcab8facfUL)
#define IIC_ISR_INT7 (0xbdbfca59UL)
#define IIC_RX_FIFO (0x46f255afUL)
#define IIC_RX_FIFO_RXDATA (0x90c24f9dUL)
#define IIC_RX_FIFO_OCY (0xc6457d11UL)
#define IIC_RX_FIFO_OCY_OCY_VAL (0xee6b4716UL)
#define IIC_RX_FIFO_PIRQ (0x4201f0b4UL)
#define IIC_RX_FIFO_PIRQ_CMP_VAL (0xc5121291UL)
#define IIC_SOFTR (0xfb3f55bfUL)
#define IIC_SOFTR_RKEY (0x8c9a6beeUL)
#define IIC_SR (0x645b677fUL)
#define IIC_SR_AAS (0x66a5d25dUL)
#define IIC_SR_ABGC (0x4831e30UL)
#define IIC_SR_BB (0x1ea7e5d6UL)
#define IIC_SR_RXFIFO_EMPTY (0xe419563UL)
#define IIC_SR_RXFIFO_FULL (0x60ecb95aUL)
#define IIC_SR_SRW (0x1f8520c8UL)
#define IIC_SR_TXFIFO_EMPTY (0xe17c3083UL)
#define IIC_SR_TXFIFO_FULL (0x88597319UL)
#define IIC_TBUF (0xe32a311bUL)
#define IIC_TBUF_TBUF_VAL (0xd48a5ee6UL)
#define IIC_TEN_ADR (0xb5d88814UL)
#define IIC_TEN_ADR_MSB_SLV_ADR (0x1bf3647bUL)
#define IIC_THDDAT (0x9dc42de9UL)
#define IIC_THDDAT_THDDAT_VAL (0xa4fe6780UL)
#define IIC_THDSTA (0xdec59ae3UL)
#define IIC_THDSTA_THDSTA_VAL (0xc3705793UL)
#define IIC_THIGH (0x43194ec3UL)
#define IIC_THIGH_THIGH_VAL (0x320d9d1bUL)
#define IIC_TLOW (0x3329c638UL)
#define IIC_TLOW_TLOW_VAL (0x167c1ff3UL)
#define IIC_TSUDAT (0x6251bb80UL)
#define IIC_TSUDAT_TSUDAT_VAL (0x7b1fdb1dUL)
#define IIC_TSUSTA (0x21500c8aUL)
#define IIC_TSUSTA_TSUSTA_VAL (0x1c91eb0eUL)
#define IIC_TSUSTO (0xc6e8218dUL)
#define IIC_TSUSTO_TSUSTO_VAL (0x4a908671UL)
#define IIC_TX_FIFO (0x25226095UL)
#define IIC_TX_FIFO_START (0xc24fb6c4UL)
#define IIC_TX_FIFO_STOP (0xe7ae5f6cUL)
#define IIC_TX_FIFO_TXDATA (0xbe59e736UL)
#define IIC_TX_FIFO_OCY (0x2ef0b752UL)
#define IIC_TX_FIFO_OCY_OCY_VAL (0x73b74c05UL)

#endif	/* _NTHW_FPGA_REG_DEFS_IIC_ */
