<profile>

<section name = "Vitis HLS Report for 'load_patch_tile'" level="0">
<item name = "Date">Tue Oct 28 14:00:53 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.661 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">178, 71298, 1.780 us, 0.713 ms, 178, 71298, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56">load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, 173, 71293, 1.730 us, 0.713 ms, 173, 71293, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 104, 491, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 37, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56">load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, 0, 1, 104, 491, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_8ns_4ns_9ns_17_4_1_U11">am_addmul_8ns_4ns_9ns_17_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_1_fu_80_p2">+, 0, 0, 16, 9, 4</column>
<column name="tmp_fu_95_p2">+, 0, 0, 16, 9, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln50_1_reg_110">9, 0, 9, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="empty_reg_131">8, 0, 8, 0</column>
<column name="grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln50_reg_120">17, 0, 17, 0</column>
<column name="tmp_reg_136">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_patch_tile, return value</column>
<column name="input_ftmap_address0">out, 16, ap_memory, input_ftmap, array</column>
<column name="input_ftmap_ce0">out, 1, ap_memory, input_ftmap, array</column>
<column name="input_ftmap_q0">in, 32, ap_memory, input_ftmap, array</column>
<column name="h0">in, 9, ap_none, h0, scalar</column>
<column name="w0">in, 8, ap_none, w0, scalar</column>
<column name="th_eff">in, 8, ap_none, th_eff, scalar</column>
<column name="tw_eff">in, 8, ap_none, tw_eff, scalar</column>
<column name="patch_address0">out, 13, ap_memory, patch, array</column>
<column name="patch_ce0">out, 1, ap_memory, patch, array</column>
<column name="patch_we0">out, 1, ap_memory, patch, array</column>
<column name="patch_d0">out, 32, ap_memory, patch, array</column>
</table>
</item>
</section>
</profile>
