Analysis & Synthesis report for hdmi_colorbar
Sun Jun 28 00:52:23 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound
 10. State Machine - |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound
 11. State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|state
 12. State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state
 13. State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
 20. Parameter Settings for User Entity Instance: i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 21. Parameter Settings for User Entity Instance: mv_debounce:mv_debounce_inst0
 22. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0
 23. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0
 24. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0
 25. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0
 26. Port Connectivity Checks: "mv_pattern:mv_pattern_inst0"
 27. Port Connectivity Checks: "mv_debounce:mv_debounce_inst0"
 28. Port Connectivity Checks: "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller"
 29. Port Connectivity Checks: "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0"
 30. Port Connectivity Checks: "pll:pll_inst0"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 28 00:52:23 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; hdmi_colorbar                                   ;
; Top-level Entity Name           ; hdmi_colorbar                                   ;
; Family                          ; Arria V                                         ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 335                                             ;
; Total pins                      ; 36                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5AGTFC7H3F35I3     ;                    ;
; Top-level entity name                                                           ; hdmi_colorbar      ; hdmi_colorbar      ;
; Family name                                                                     ; Arria V            ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; HDL message level                                                               ; Level3             ; Level2             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+---------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                                              ; Library ;
+---------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; src/hdmi_colorbar.v                   ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v                   ;         ;
; src/mv_debounce.v                     ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/mv_debounce.v                     ;         ;
; src/i2c_master/i2c_master_top.v       ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_top.v       ;         ;
; src/i2c_master/i2c_master_defines.v   ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_defines.v   ;         ;
; src/i2c_master/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_byte_ctrl.v ;         ;
; src/i2c_master/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v  ;         ;
; src/i2c_master/i2c_config.v           ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_config.v           ;         ;
; src/pattern/mv_video_timing.v         ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_video_timing.v         ;         ;
; src/pattern/mv_timing_xy.v            ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_xy.v            ;         ;
; src/pattern/mv_pattern6.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v             ;         ;
; src/pattern/mv_pattern5.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v             ;         ;
; src/pattern/mv_pattern4.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v             ;         ;
; src/pattern/mv_pattern3.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v             ;         ;
; src/pattern/mv_pattern2.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v             ;         ;
; src/pattern/mv_pattern1.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v             ;         ;
; src/pattern/mv_pattern0.v             ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v             ;         ;
; src/pattern/mv_pattern.v              ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v              ;         ;
; src/pll/pll.v                         ; yes             ; User Wizard-Generated File  ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll.v                         ; pll     ;
; src/pll/pll/pll_0002.v                ; yes             ; User Verilog HDL File       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll/pll_0002.v                ; pll     ;
; altera_pll.v                          ; yes             ; Megafunction                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                            ;         ;
+---------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 295                                                                    ;
;                                             ;                                                                        ;
; Combinational ALUT usage for logic          ; 474                                                                    ;
;     -- 7 input functions                    ; 0                                                                      ;
;     -- 6 input functions                    ; 106                                                                    ;
;     -- 5 input functions                    ; 47                                                                     ;
;     -- 4 input functions                    ; 75                                                                     ;
;     -- <=3 input functions                  ; 246                                                                    ;
;                                             ;                                                                        ;
; Dedicated logic registers                   ; 335                                                                    ;
;                                             ;                                                                        ;
; I/O pins                                    ; 36                                                                     ;
;                                             ;                                                                        ;
; Total DSP Blocks                            ; 0                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 2                                                                      ;
;     -- PLLs                                 ; 2                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 255                                                                    ;
; Total fan-out                               ; 2839                                                                   ;
; Average fan-out                             ; 3.21                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name          ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |hdmi_colorbar                                   ; 474 (3)             ; 335 (3)                   ; 0                 ; 0          ; 36   ; 0            ; |hdmi_colorbar                                                                                                                                      ; hdmi_colorbar        ; work         ;
;    |i2c_config:i2c_config_inst0|                 ; 190 (24)            ; 130 (13)                  ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|i2c_config:i2c_config_inst0                                                                                                          ; i2c_config           ; work         ;
;       |i2c_master_top:i2c_master_top_m0|         ; 166 (18)            ; 117 (21)                  ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0                                                                         ; i2c_master_top       ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|  ; 148 (28)            ; 96 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                    ; i2c_master_byte_ctrl ; work         ;
;             |i2c_master_bit_ctrl:bit_controller| ; 120 (120)           ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ; i2c_master_bit_ctrl  ; work         ;
;    |mv_debounce:mv_debounce_inst0|               ; 43 (43)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_debounce:mv_debounce_inst0                                                                                                        ; mv_debounce          ; work         ;
;    |mv_pattern:mv_pattern_inst0|                 ; 238 (46)            ; 165 (27)                  ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0                                                                                                          ; mv_pattern           ; work         ;
;       |mv_pattern0:mv_pattern0_inst0|            ; 17 (17)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0                                                                            ; mv_pattern0          ; work         ;
;       |mv_pattern1:mv_pattern1_inst0|            ; 25 (25)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0                                                                            ; mv_pattern1          ; work         ;
;       |mv_pattern2:mv_pattern2_inst0|            ; 25 (25)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0                                                                            ; mv_pattern2          ; work         ;
;       |mv_pattern3:mv_pattern3_inst0|            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0                                                                            ; mv_pattern3          ; work         ;
;       |mv_pattern5:mv_pattern5_inst0|            ; 39 (39)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0                                                                            ; mv_pattern5          ; work         ;
;       |mv_pattern6:mv_pattern6_inst0|            ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0                                                                            ; mv_pattern6          ; work         ;
;       |mv_timing_xy:mv_timing_xy_inst0|          ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0                                                                          ; mv_timing_xy         ; work         ;
;       |mv_video_timing:mv_video_timing_inst0|    ; 54 (54)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_video_timing:mv_video_timing_inst0                                                                    ; mv_video_timing      ; work         ;
;    |pll:pll_inst0|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|pll:pll_inst0                                                                                                                        ; pll                  ; pll          ;
;       |pll_0002:pll_inst|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|pll:pll_inst0|pll_0002:pll_inst                                                                                                      ; pll_0002             ; pll          ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_colorbar|pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                              ; altera_pll           ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |hdmi_colorbar|pll:pll_inst0 ; src/pll/pll.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; v_bound.111 ; v_bound.110 ; v_bound.101 ; v_bound.100 ; v_bound.011 ; v_bound.010 ; v_bound.001 ; v_bound.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; v_bound.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; v_bound.001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; v_bound.010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; v_bound.011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; v_bound.100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; v_bound.111 ; v_bound.110 ; v_bound.101 ; v_bound.100 ; v_bound.011 ; v_bound.010 ; v_bound.001 ; v_bound.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; v_bound.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; v_bound.001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; v_bound.010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; v_bound.011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; v_bound.100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|state                                  ;
+----------------------+---------------------+----------------+----------------------+--------------+
; Name                 ; state.S_WR_I2C_DONE ; state.S_WR_I2C ; state.S_WR_I2C_CHECK ; state.S_IDLE ;
+----------------------+---------------------+----------------+----------------------+--------------+
; state.S_IDLE         ; 0                   ; 0              ; 0                    ; 0            ;
; state.S_WR_I2C_CHECK ; 0                   ; 0              ; 1                    ; 1            ;
; state.S_WR_I2C       ; 0                   ; 1              ; 0                    ; 1            ;
; state.S_WR_I2C_DONE  ; 1                   ; 0              ; 0                    ; 1            ;
+----------------------+---------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state                                                                                                                                                                              ;
+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+-------------+-----------------+---------------------+---------------------+--------------+
; Name                 ; state.S_WAIT ; state.S_WR_STOP ; state.S_RD_STOP ; state.S_RD_DATA ; state.S_RD_DEV_ADDR1 ; state.S_RD_REG_ADDR ; state.S_RD_DEV_ADDR0 ; state.S_WR_ERR_NACK ; state.S_ACK ; state.S_WR_DATA ; state.S_WR_REG_ADDR ; state.S_WR_DEV_ADDR ; state.S_IDLE ;
+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+-------------+-----------------+---------------------+---------------------+--------------+
; state.S_IDLE         ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 0            ;
; state.S_WR_DEV_ADDR  ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 1                   ; 1            ;
; state.S_WR_REG_ADDR  ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 1                   ; 0                   ; 1            ;
; state.S_WR_DATA      ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 1               ; 0                   ; 0                   ; 1            ;
; state.S_ACK          ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 1           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ERR_NACK  ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 1                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR0 ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 1                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR  ; 0            ; 0               ; 0               ; 0               ; 0                    ; 1                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR1 ; 0            ; 0               ; 0               ; 0               ; 1                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DATA      ; 0            ; 0               ; 0               ; 1               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_STOP      ; 0            ; 0               ; 1               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_STOP      ; 0            ; 1               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WAIT         ; 1            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0           ; 0               ; 0                   ; 0                   ; 1            ;
+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+-------------+-----------------+---------------------+---------------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START            ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                           ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                           ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                           ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                           ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                           ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                           ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_1st[0..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|rgb_r_out[0..7]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|rgb_g_out[0..7]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_1st[0..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_1st[0..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[13..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[14,15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|hactive[11..15]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|hactive[7..10]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|hactive[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|vactive[11..15]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|vactive[10]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|vactive[6..9]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|vactive[3..5]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|vactive[0..2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[8..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[0..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[8..12]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[7]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[3..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[0..2]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[9..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[9..13]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[0..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[8]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[8]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[4..7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[1..3]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[8..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[5..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[4]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[9..14]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[0]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[9..15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[7,8]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[5,6]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[4]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[2]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[6..8]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[5]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[4]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[8]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[4]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[5..8]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[2..4]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[6,7]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[5]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[11..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[0,1]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[4,5]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[10]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[9]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[7]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[5]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[2..4]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[7..9]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[9,11..15]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[8]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[11..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[4]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[10]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[8,9]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[6,7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[5]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[4]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[3]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[2]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[1]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[10]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[8,9]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[7]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[5]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[11..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[10..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[0]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[11..15]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[4]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[9,10]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[7..9]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[4,5]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[1..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[10]                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[9]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[7,8]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[5,6]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[4,11..15]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[9,10]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[7]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[5,6]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|timing_hs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_hs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0|vs_d0                                                                                ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|timing_vs_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_vs_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_r_out[0..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_g_out[0..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_b_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0|de_d0                                                                                ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0|rgb_b_out[0..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|timing_de_d0                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0|timing_de_d0                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_b_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_r_out[0..6]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_r_out[7]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_g_out[0..6]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_g_out[7]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0|vs_d1                                                                                ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|timing_vs_d1                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[7]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[7]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[7]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[7]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[6]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[6]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[6]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[6]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[5]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[5]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[5]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[5]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[4]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[4]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[4]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[4]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[3]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[3]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[3]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[3]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[2]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[2]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[2]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[2]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[1]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[1]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[1]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[1]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_g_out[0]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_b_out[0]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0|rgb_r_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_b_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_r_out[0..6]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_r_out[7]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_g_out[0..6]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|rgb_g_out[7]                                                                       ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ; Merged with i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_b_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_g_out[7]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_r_out[7]                                                                           ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0|rgb_b_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_g_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_g_out[0]                                                                       ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_r_out[1..7]                                                                        ; Merged with mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|rgb_r_out[0]                                                                       ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound~4                                                                              ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound~5                                                                              ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound~6                                                                              ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound~4                                                                              ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound~5                                                                              ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound~6                                                                              ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|state~7                                                                                                              ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|state~8                                                                                                              ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|state~9                                                                                                              ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state~4                                                                             ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state~5                                                                             ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state~6                                                                             ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state~7                                                                             ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound.100                                                                            ; Lost fanout                                                                                                                                              ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound.111                                                                            ; Lost fanout                                                                                                                                              ;
; i2c_config:i2c_config_inst0|state.S_IDLE                                                                                                         ; Merged with i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|ack_in                                                                          ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|read                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; mode[3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; Total Number of Removed Registers = 591                                                                                                          ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                   ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; mv_pattern:mv_pattern_inst0|hactive[15]                                           ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[3],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_3rd[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_4th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_5th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_6th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_7th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_8th[5]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[7]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[7],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[9]      ;
; mv_pattern:mv_pattern_inst0|vactive[15]                                           ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[0],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_5th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_6th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_7th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_8th[7]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_1st[15]         ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[15],    ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_3rd[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[7],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_4th[1]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_1st[15]         ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[15],    ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[8],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[15],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[8]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_1st[15]         ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[15],    ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[14],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[13],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[12],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[11],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[10],    ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[9],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0|h_bound_2nd[8]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[6]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[6],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[6],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[6]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[5]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[5],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[5],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[5]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[4]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[4],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[4],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[4]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[3]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[3],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[3],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[3]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[2]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[2],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[2],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[2]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[1]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[1],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[1],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[1]      ;
; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_2nd[0]          ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_3rd[0],     ;
;                                                                                   ; due to stuck port data_in ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_4th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_5th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_6th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_7th[0],     ;
;                                                                                   ;                           ; mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0|v_bound_8th[0]      ;
; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1 ; Stuck at GND              ; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA, ;
;                                                                                   ; due to stuck port data_in ; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP, ;
;                                                                                   ;                           ; i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|read             ;
; mv_pattern:mv_pattern_inst0|vactive[9]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[6]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[8]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[5]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[7]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[4]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[6]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[3]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[5]                                            ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[2]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[4]                                            ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[1]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
; mv_pattern:mv_pattern_inst0|vactive[3]                                            ; Stuck at VCC              ; mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0|v_bound_2nd[0]      ;
;                                                                                   ; due to stuck port data_in ;                                                                               ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 335   ;
; Number of registers using Synchronous Clear  ; 195   ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0|y_cnt[4]                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|txr[5]                                                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|pattern_rgb_g[5]                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar|mv_pattern:mv_pattern_inst0|pattern_rgb_b[1]                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdmi_colorbar|i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; true                   ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 2                      ; Signed Integer                       ;
; operation_mode                       ; normal                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 27.000000 MHz          ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                       ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                       ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                       ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                       ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                       ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                       ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                        ;
+----------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                             ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                             ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                             ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                             ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                             ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                             ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                             ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                             ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                             ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                             ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                             ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                             ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                             ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                             ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                             ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                             ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                             ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                             ;
+----------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_debounce:mv_debounce_inst0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
; FREQ           ; 50    ; Signed Integer                                    ;
; MAX_TIME       ; 20    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                            ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                            ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                            ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                            ;
; RED_R          ; 11111111 ; Unsigned Binary                                                            ;
; RED_G          ; 00000000 ; Unsigned Binary                                                            ;
; RED_B          ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                            ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                            ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                            ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                            ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                            ;
; RED_R          ; 11111111 ; Unsigned Binary                                                            ;
; RED_G          ; 00000000 ; Unsigned Binary                                                            ;
; RED_B          ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                            ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                            ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                            ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                            ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                            ;
; RED_R          ; 11111111 ; Unsigned Binary                                                            ;
; RED_G          ; 00000000 ; Unsigned Binary                                                            ;
; RED_B          ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                            ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0 ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                            ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                            ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                            ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                            ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                            ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                            ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                            ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                            ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                            ;
; RED_R          ; 11111111 ; Unsigned Binary                                                            ;
; RED_G          ; 00000000 ; Unsigned Binary                                                            ;
; RED_B          ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                            ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                            ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                            ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mv_pattern:mv_pattern_inst0"                                                                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst                  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; positive_hsync       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; positive_vsync       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[2..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[10..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[6..5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[3]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hactive_start[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_start[15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[3..2]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_start[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[10..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[3..2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[10..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[4]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[2..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[15..12]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[10..8]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[6..5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[11]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[7]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vtotal_size[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[4..3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[1..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vtotal_size[2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_start[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_start[15..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_start[4..2]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_start[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[4..3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[6..5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_end[15..11]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[9..7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[10]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_end[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "mv_debounce:mv_debounce_inst0"   ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; rst            ; Input  ; Info     ; Stuck at GND           ;
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+
; nReset          ; Input  ; Info     ; Stuck at VCC                                                                            ;
; ena             ; Input  ; Info     ; Stuck at VCC                                                                            ;
; clk_cnt[9..5]   ; Input  ; Info     ; Stuck at VCC                                                                            ;
; clk_cnt[15..10] ; Input  ; Info     ; Stuck at GND                                                                            ;
; clk_cnt[2..0]   ; Input  ; Info     ; Stuck at GND                                                                            ;
; clk_cnt[4]      ; Input  ; Info     ; Stuck at GND                                                                            ;
; clk_cnt[3]      ; Input  ; Info     ; Stuck at VCC                                                                            ;
; i2c_busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; i2c_al          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0"                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_read_req_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_slave_dev_addr[6..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_slave_dev_addr[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_slave_reg_addr[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_read_data            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst0" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; rst  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 335                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 3                           ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 51                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 117                         ;
;     SCLR SLD          ; 16                          ;
;     SLD               ; 2                           ;
;     plain             ; 78                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 474                         ;
;     arith             ; 149                         ;
;         1 data inputs ; 131                         ;
;         2 data inputs ; 18                          ;
;     normal            ; 325                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 75                          ;
;         5 data inputs ; 47                          ;
;         6 data inputs ; 106                         ;
; boundary_port         ; 36                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Jun 28 00:52:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar -c hdmi_colorbar
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/hdmi_colorbar.v
    Info (12023): Found entity 1: hdmi_colorbar File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_debounce.v
    Info (12023): Found entity 1: mv_debounce File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/mv_debounce.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_top.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_byte_ctrl.v(199) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_bit_ctrl.v(185) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: i2c_config File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_video_timing.v
    Info (12023): Found entity 1: mv_video_timing File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_video_timing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_timing_xy.v
    Info (12023): Found entity 1: mv_timing_xy File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_xy.v Line: 1
Warning (10335): Unrecognized synthesis attribute "syn_srlstyle" at src/pattern/mv_timing_gen_xy.v(18) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_gen_xy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_timing_gen_xy.v
    Info (12023): Found entity 1: mv_timing_gen_xy File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_gen_xy.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern6.v
    Info (12023): Found entity 1: mv_pattern6 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern5.v
    Info (12023): Found entity 1: mv_pattern5 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern4.v
    Info (12023): Found entity 1: mv_pattern4 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern3.v
    Info (12023): Found entity 1: mv_pattern3 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern2.v
    Info (12023): Found entity 1: mv_pattern2 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern1.v
    Info (12023): Found entity 1: mv_pattern1 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern0.v
    Info (12023): Found entity 1: mv_pattern0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/pattern/mv_pattern.v
    Info (12023): Found entity 1: mv_pattern File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "hdmi_colorbar" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at hdmi_colorbar.v(29): object "H_TOTAL" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 29
Info (10035): Verilog HDL or VHDL information at hdmi_colorbar.v(30): object "V_TOTAL" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 30
Warning (10040): Verilog HDL or VHDL arithmetic warning at hdmi_colorbar.v(90): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 90
Warning (10862): input port "key[1]" at hdmi_colorbar.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 5
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 64
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst0|pll_0002:pll_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll/pll_0002.v Line: 88
Info (10035): Verilog HDL or VHDL information at altera_pll.v(37): object "deserialization_factor" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 37
Info (10035): Verilog HDL or VHDL information at altera_pll.v(38): object "data_rate" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 38
Info (10035): Verilog HDL or VHDL information at altera_pll.v(282): object "refclk1_frequency" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 282
Info (10035): Verilog HDL or VHDL information at altera_pll.v(399): object "final_phase_en" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 399
Info (10035): Verilog HDL or VHDL information at altera_pll.v(400): object "dps_atpgmode" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 400
Info (10035): Verilog HDL or VHDL information at altera_pll.v(401): object "dps_mdio_dis" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 401
Info (10035): Verilog HDL or VHDL information at altera_pll.v(402): object "dps_scanen" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 402
Info (10035): Verilog HDL or VHDL information at altera_pll.v(403): object "dps_ser_shift_load" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 403
Info (10035): Verilog HDL or VHDL information at altera_pll.v(404): object "dps_write" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 404
Info (10035): Verilog HDL or VHDL information at altera_pll.v(405): object "dps_address" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 405
Info (10035): Verilog HDL or VHDL information at altera_pll.v(406): object "dps_byteen" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 406
Info (10035): Verilog HDL or VHDL information at altera_pll.v(407): object "dps_writedata" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 407
Info (10035): Verilog HDL or VHDL information at altera_pll.v(414): object "divclk_wire" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 414
Info (10035): Verilog HDL or VHDL information at altera_pll.v(415): object "feedback_clk" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 415
Info (10035): Verilog HDL or VHDL information at altera_pll.v(416): object "lvds_fbclk" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 416
Info (10035): Verilog HDL or VHDL information at altera_pll.v(419): object "fb_obuf_clk" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 419
Info (10035): Verilog HDL or VHDL information at altera_pll.v(420): object "clkbad_wire" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 420
Info (10035): Verilog HDL or VHDL information at altera_pll.v(421): object "activeclk_wire" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 421
Info (10035): Verilog HDL or VHDL information at altera_pll.v(422): object "phout_wire" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 422
Info (10035): Verilog HDL or VHDL information at altera_pll.v(423): object "cascade_out_wire" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 423
Info (10035): Verilog HDL or VHDL information at altera_pll.v(424): object "cntsel_temp" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
Info (10035): Verilog HDL or VHDL information at altera_pll.v(425): object "cntsel_int" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
Info (10035): Verilog HDL or VHDL information at altera_pll.v(426): object "gnd" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Info (10035): Verilog HDL or VHDL information at altera_pll.v(429): object "wire_to_nowhere" declared but not used File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 429
Info (10662): Verilog HDL Assignment information at altera_pll.v(2512): truncated unsized constant literal with size 32 to size 2 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2512
Info (10662): Verilog HDL Assignment information at altera_pll.v(2513): truncated unsized constant literal with size 32 to size 1 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2513
Info (10662): Verilog HDL Assignment information at altera_pll.v(2514): truncated unsized constant literal with size 32 to size 8 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2514
Info (10662): Verilog HDL Assignment information at altera_pll.v(2515): truncated unsized constant literal with size 32 to size 2 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2515
Info (10662): Verilog HDL Assignment information at altera_pll.v(2516): truncated unsized constant literal with size 32 to size 2 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2516
Info (10662): Verilog HDL Assignment information at altera_pll.v(2517): truncated unsized constant literal with size 32 to size 2 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2517
Info (10662): Verilog HDL Assignment information at altera_pll.v(2518): truncated unsized constant literal with size 32 to size 2 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2518
Info (10662): Verilog HDL Assignment information at altera_pll.v(2659): truncated unsized constant literal with size 32 to size 1 with no loss of information File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2659
Warning (10862): input port "num_phase_shifts" at altera_pll.v(302) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 302
Warning (10862): input port "cntsel" at altera_pll.v(304) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 304
Warning (10862): input port "reconfig_to_pll" at altera_pll.v(305) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 305
Warning (10862): input port "refclk1" at altera_pll.v(297) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 297
Warning (10862): input port "fbclk" at altera_pll.v(298) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 298
Warning (10862): input port "phase_en" at altera_pll.v(300) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 300
Warning (10862): input port "updn" at altera_pll.v(301) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 301
Warning (10862): input port "scanclk" at altera_pll.v(303) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 303
Warning (10862): input port "extswitch" at altera_pll.v(306) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 306
Warning (10862): input port "adjpllin" at altera_pll.v(307) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 307
Warning (10862): input port "cclk" at altera_pll.v(308) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 308
Warning (10862): bidir port "zdbfbclk" at altera_pll.v(327) has no fan-out File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 327
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pll/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "27.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:i2c_config_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 74
Warning (10040): Verilog HDL or VHDL arithmetic warning at i2c_config.v(93): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_config.v Line: 93
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_config.v Line: 134
Info (10264): Verilog HDL Case Statement information at i2c_master_top.v(198): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_top.v Line: 198
Warning (10862): input port "i2c_slave_dev_addr[0]" at i2c_master_top.v(21) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_top.v Line: 21
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_top.v Line: 234
Warning (10040): Verilog HDL or VHDL arithmetic warning at i2c_master_byte_ctrl.v(192): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_byte_ctrl.v Line: 192
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_config:i2c_config_inst0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_byte_ctrl.v Line: 164
Warning (10040): Verilog HDL or VHDL arithmetic warning at i2c_master_bit_ctrl.v(226): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 226
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/i2c_master/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "mv_debounce" for hierarchy "mv_debounce:mv_debounce_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 86
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_debounce.v(35): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/mv_debounce.v Line: 35
Info (12128): Elaborating entity "mv_pattern" for hierarchy "mv_pattern:mv_pattern_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 117
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern.v(100): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 100
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern.v(108): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 108
Info (12128): Elaborating entity "mv_video_timing" for hierarchy "mv_pattern:mv_pattern_inst0|mv_video_timing:mv_video_timing_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 219
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_video_timing.v(41): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_video_timing.v Line: 41
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_video_timing.v(52): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_video_timing.v Line: 52
Info (12128): Elaborating entity "mv_timing_xy" for hierarchy "mv_pattern:mv_pattern_inst0|mv_timing_xy:mv_timing_xy_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 228
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_timing_xy.v(31): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_xy.v Line: 31
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_timing_xy.v(42): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_timing_xy.v Line: 42
Info (12128): Elaborating entity "mv_pattern0" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern0:mv_pattern0_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 246
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(101): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 101
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(109): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 109
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(117): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 117
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(125): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 125
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(133): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 133
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(141): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 141
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern0.v(149): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 149
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(162): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 162
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(168): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 168
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(174): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 174
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(180): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 180
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(186): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 186
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(192): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 192
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(198): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 198
Warning (10271): Verilog HDL Case Statement warning at mv_pattern0.v(204): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 204
Warning (10862): input port "hactive[2..0]" at mv_pattern0.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 6
Warning (10862): input port "vactive" at mv_pattern0.v(7) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 7
Warning (10862): input port "timing_y" at mv_pattern0.v(12) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern0.v Line: 12
Info (12128): Elaborating entity "mv_pattern1" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern1:mv_pattern1_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 264
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(101): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 101
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(109): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 109
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(117): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 117
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(125): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 125
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(133): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 133
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(141): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 141
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern1.v(149): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 149
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(158): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 158
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(160): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 160
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(162): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 162
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(164): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 164
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(166): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 166
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(168): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 168
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(170): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 170
Warning (10271): Verilog HDL Case Statement warning at mv_pattern1.v(172): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 172
Warning (10862): input port "hactive" at mv_pattern1.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 5
Warning (10862): input port "vactive[2..0]" at mv_pattern1.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 6
Warning (10862): input port "timing_x" at mv_pattern1.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern1.v Line: 10
Info (12128): Elaborating entity "mv_pattern2" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern2:mv_pattern2_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 282
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern2.v(47): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 47
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern2.v(55): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 55
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern2.v(90): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 90
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern2.v(91): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 91
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern2.v(92): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 92
Warning (10862): input port "hactive" at mv_pattern2.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 5
Warning (10862): input port "vactive" at mv_pattern2.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 6
Warning (10862): input port "timing_x[11..8]" at mv_pattern2.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 10
Warning (10862): input port "timing_y[11..8]" at mv_pattern2.v(11) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern2.v Line: 11
Info (12128): Elaborating entity "mv_pattern3" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern3:mv_pattern3_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 300
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern3.v(63): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 63
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern3.v(64): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 64
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern3.v(65): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 65
Warning (10862): input port "hactive" at mv_pattern3.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 5
Warning (10862): input port "vactive" at mv_pattern3.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 6
Warning (10862): input port "timing_x[11..7]" at mv_pattern3.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 10
Warning (10862): input port "timing_x[5..0]" at mv_pattern3.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 10
Warning (10862): input port "timing_y[11..7]" at mv_pattern3.v(11) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 11
Warning (10862): input port "timing_y[5..0]" at mv_pattern3.v(11) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern3.v Line: 11
Info (12128): Elaborating entity "mv_pattern4" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern4:mv_pattern4_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 318
Warning (10862): input port "hactive" at mv_pattern4.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v Line: 5
Warning (10862): input port "vactive" at mv_pattern4.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v Line: 6
Warning (10862): input port "timing_x" at mv_pattern4.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v Line: 10
Warning (10862): input port "timing_y" at mv_pattern4.v(11) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern4.v Line: 11
Info (12128): Elaborating entity "mv_pattern5" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern5:mv_pattern5_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 336
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(19): object "WHITE_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 19
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(20): object "WHITE_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 20
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(21): object "WHITE_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 21
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(22): object "YELLOW_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 22
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(23): object "YELLOW_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 23
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(24): object "YELLOW_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 24
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(25): object "CYAN_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 25
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(26): object "CYAN_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 26
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(27): object "CYAN_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 27
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(28): object "GREEN_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 28
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(29): object "GREEN_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 29
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(30): object "GREEN_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 30
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(31): object "MAGENTA_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 31
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(32): object "MAGENTA_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 32
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(33): object "MAGENTA_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 33
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(34): object "RED_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 34
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(35): object "RED_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 35
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(36): object "RED_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 36
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(37): object "BLUE_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 37
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(38): object "BLUE_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 38
Info (10035): Verilog HDL or VHDL information at mv_pattern5.v(39): object "BLUE_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 39
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(101): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 101
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(109): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 109
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(117): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 117
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(125): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 125
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(133): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 133
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(141): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 141
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern5.v(149): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 149
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(158): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 158
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(160): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 160
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(162): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 162
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(164): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 164
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(166): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 166
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(168): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 168
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(170): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 170
Warning (10271): Verilog HDL Case Statement warning at mv_pattern5.v(172): size of case item expression (16) exceeds the size of the case expression (12) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 172
Warning (10862): input port "hactive" at mv_pattern5.v(5) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 5
Warning (10862): input port "vactive" at mv_pattern5.v(6) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 6
Warning (10862): input port "timing_x" at mv_pattern5.v(10) has no fan-out File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern5.v Line: 10
Info (12128): Elaborating entity "mv_pattern6" for hierarchy "mv_pattern:mv_pattern_inst0|mv_pattern6:mv_pattern6_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern.v Line: 354
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(22): object "YELLOW_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 22
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(23): object "YELLOW_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 23
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(24): object "YELLOW_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 24
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(25): object "CYAN_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 25
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(26): object "CYAN_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 26
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(27): object "CYAN_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 27
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(28): object "GREEN_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 28
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(29): object "GREEN_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 29
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(30): object "GREEN_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 30
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(31): object "MAGENTA_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 31
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(32): object "MAGENTA_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 32
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(33): object "MAGENTA_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 33
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(34): object "RED_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 34
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(35): object "RED_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 35
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(36): object "RED_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 36
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(37): object "BLUE_R" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 37
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(38): object "BLUE_G" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 38
Info (10035): Verilog HDL or VHDL information at mv_pattern6.v(39): object "BLUE_B" declared but not used File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 39
Warning (10040): Verilog HDL or VHDL arithmetic warning at mv_pattern6.v(87): loss of carry in addition or borrow in subtraction File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/pattern/mv_pattern6.v Line: 87
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:pll_inst0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_golden_hdmi_colorbar/src/hdmi_colorbar.v Line: 5
Info (21057): Implemented 547 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 509 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sun Jun 28 00:52:23 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:18


