#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep  8 23:17:03 2025
# Process ID: 1053014
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 3093.052 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.906 ; gain = 115.992 ; free physical = 706880 ; free virtual = 959482
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1053035
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2837.395 ; gain = 404.562 ; free physical = 706160 ; free virtual = 958763
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2541]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2542]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2543]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2544]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2545]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2546]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2547]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2548]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2549]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2550]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2551]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2552]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2553]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2554]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2555]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2556]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2557]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2558]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2559]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2560]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2561]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2562]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2563]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2564]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2565]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2566]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2567]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2568]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2569]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2570]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2571]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2572]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2573]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2574]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2575]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2576]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2577]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2578]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2579]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2580]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2605]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2606]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2607]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2608]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2609]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2610]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2611]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2612]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2613]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2614]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2615]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2616]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2617]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2618]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2619]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2620]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2640]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3220.316 ; gain = 787.484 ; free physical = 705873 ; free virtual = 958481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3220.316 ; gain = 787.484 ; free physical = 705812 ; free virtual = 958421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3240.242 ; gain = 807.410 ; free physical = 705770 ; free virtual = 958379
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 4188.988 ; gain = 1756.156 ; free physical = 698943 ; free virtual = 951557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 300   
	   3 Input   16 Bit       Adders := 30    
	   9 Input   16 Bit       Adders := 30    
	  11 Input   16 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 840   
	   2 Input    4 Bit       Adders := 421   
	   4 Input    4 Bit       Adders := 420   
	   2 Input    2 Bit       Adders := 270   
+---XORs : 
	   2 Input      1 Bit         XORs := 211   
+---Registers : 
	               16 Bit    Registers := 1371  
	               15 Bit    Registers := 1260  
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 289   
	                2 Bit    Registers := 135   
	                1 Bit    Registers := 833   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 906   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 210   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 138   
	   2 Input    1 Bit        Muxes := 560   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U72/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U165/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U413/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U258/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U134/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U420/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U439/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U444/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U454/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U103/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP select_ln134_817_reg_49509_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q21_reg is absorbed into DSP select_ln134_817_reg_49509_reg.
DSP Report: register select_ln134_817_reg_49509_reg is absorbed into DSP select_ln134_817_reg_49509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP select_ln134_817_reg_49509_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q325_reg is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q324_reg is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q323_reg is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q283_reg is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q282_reg is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q281_reg is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q366_reg is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q365_reg is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q40_reg is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q199_reg is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q198_reg is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q197_reg is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP select_ln134_831_reg_49554_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q7_reg is absorbed into DSP select_ln134_831_reg_49554_reg.
DSP Report: register select_ln134_831_reg_49554_reg is absorbed into DSP select_ln134_831_reg_49554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP select_ln134_831_reg_49554_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q73_reg is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q72_reg is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q71_reg is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q330_reg is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q59_reg is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q58_reg is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q57_reg is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q51_reg is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q316_reg is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q311_reg is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q310_reg is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q309_reg is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q381_reg is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q380_reg is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q379_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q115_reg is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q114_reg is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U338/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q302_reg is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U408/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q298_reg is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q288_reg is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q284_reg is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q249_reg is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q216_reg is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q215_reg is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q235_reg is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q221_reg is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q353_reg is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q352_reg is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q351_reg is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q399_reg is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q396_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q395_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q394_reg is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q393_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q404_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q405_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q400_reg is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q403_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q398_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q397_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q207_reg is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q413_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q410_reg is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q409_reg is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q408_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q407_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q418_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q419_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q414_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q417_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q412_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q411_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q129_reg is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q128_reg is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q127_reg is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q339_reg is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q338_reg is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q337_reg is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U316/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q133_reg is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q91_reg is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q86_reg is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q85_reg is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q96_reg is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q97_reg is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q92_reg is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q95_reg is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q94_reg is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q93_reg is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q119_reg is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U256/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q189_reg is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q186_reg is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q185_reg is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q184_reg is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q183_reg is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q194_reg is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q195_reg is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q190_reg is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q193_reg is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q188_reg is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q187_reg is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q147_reg is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q144_reg is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q143_reg is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q141_reg is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q152_reg is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q148_reg is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U297/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q151_reg is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q150_reg is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q273_reg is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q270_reg is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q269_reg is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q268_reg is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q267_reg is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q278_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q279_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q274_reg is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q277_reg is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q272_reg is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q271_reg is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q266_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q275_reg is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U372/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q81_reg is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U379/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q74_reg is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U387/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q67_reg is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q213_reg is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q212_reg is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q211_reg is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U406/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q49_reg is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q54_reg is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q297_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q296_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q295_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q105_reg is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q102_reg is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q101_reg is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q100_reg is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q99_reg is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q110_reg is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q111_reg is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U345/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q106_reg is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q108_reg is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U351/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q259_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q256_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q255_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q254_reg is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q253_reg is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q264_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q265_reg is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q260_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q263_reg is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q258_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q257_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q252_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q261_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q172_reg is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q171_reg is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q170_reg is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q169_reg is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q180_reg is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q181_reg is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q230_reg is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q229_reg is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q234_reg is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q227_reg is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q226_reg is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q225_reg is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q244_reg is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q243_reg is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q241_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q240_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q239_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q161_reg is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q162_reg is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q165_reg is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q164_reg is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U289/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U289/tmp_product.
INFO: [Synth 8-3886] merging instance 'w2_U/q416_reg[0]' (FDE) to 'w2_U/q415_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q416_reg[14]' (FDE) to 'w2_U/q415_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q415_reg[0]' (FDE) to 'w2_U/q415_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q415_reg[14]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q406_reg[0]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q406_reg[14]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q402_reg[0]' (FDE) to 'w2_U/q392_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q401_reg[0]' (FDE) to 'w2_U/q392_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q392_reg[0]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q391_reg[0]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q391_reg[14]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q390_reg[0]' (FDE) to 'w2_U/q390_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q390_reg[14]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q389_reg[0]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q389_reg[14]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q388_reg[0]' (FDE) to 'w2_U/q388_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q388_reg[14]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q387_reg[0]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q387_reg[14]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q386_reg[0]' (FDE) to 'w2_U/q386_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q386_reg[14]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q385_reg[0]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q385_reg[14]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q384_reg[0]' (FDE) to 'w2_U/q384_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q384_reg[14]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q383_reg[0]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q383_reg[14]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q382_reg[0]' (FDE) to 'w2_U/q382_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q382_reg[14]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q378_reg[0]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q378_reg[14]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q377_reg[0]' (FDE) to 'w2_U/q375_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q376_reg[0]' (FDE) to 'w2_U/q375_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q375_reg[0]' (FDE) to 'w2_U/q373_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q374_reg[0]' (FDE) to 'w2_U/q373_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q373_reg[0]' (FDE) to 'w2_U/q371_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q372_reg[0]' (FDE) to 'w2_U/q371_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q371_reg[0]' (FDE) to 'w2_U/q369_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q370_reg[0]' (FDE) to 'w2_U/q369_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q369_reg[0]' (FDE) to 'w2_U/q364_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q368_reg[0]' (FDE) to 'w2_U/q364_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q364_reg[0]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q363_reg[0]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q363_reg[14]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q362_reg[0]' (FDE) to 'w2_U/q362_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q362_reg[14]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q361_reg[0]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q361_reg[14]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q360_reg[0]' (FDE) to 'w2_U/q360_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q360_reg[14]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q359_reg[0]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q359_reg[14]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q358_reg[0]' (FDE) to 'w2_U/q358_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q358_reg[14]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q357_reg[0]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q357_reg[14]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q356_reg[0]' (FDE) to 'w2_U/q356_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q356_reg[14]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q355_reg[0]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q355_reg[14]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q354_reg[0]' (FDE) to 'w2_U/q354_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q354_reg[14]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q350_reg[0]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q350_reg[14]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q349_reg[0]' (FDE) to 'w2_U/q347_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q348_reg[0]' (FDE) to 'w2_U/q347_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q347_reg[0]' (FDE) to 'w2_U/q345_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q346_reg[0]' (FDE) to 'w2_U/q345_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q345_reg[0]' (FDE) to 'w2_U/q343_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q344_reg[0]' (FDE) to 'w2_U/q343_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q343_reg[0]' (FDE) to 'w2_U/q341_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q342_reg[0]' (FDE) to 'w2_U/q341_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q341_reg[0]' (FDE) to 'w2_U/q336_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q340_reg[0]' (FDE) to 'w2_U/q336_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q336_reg[0]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q335_reg[0]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q335_reg[14]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q334_reg[0]' (FDE) to 'w2_U/q334_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q334_reg[14]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q333_reg[0]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q333_reg[14]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q332_reg[0]' (FDE) to 'w2_U/q332_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q332_reg[14]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q331_reg[0]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q331_reg[14]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q329_reg[0]' (FDE) to 'w2_U/q329_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q329_reg[14]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q328_reg[0]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q328_reg[14]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q327_reg[0]' (FDE) to 'w2_U/q327_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q327_reg[14]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q326_reg[0]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q326_reg[14]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q322_reg[0]' (FDE) to 'w2_U/q322_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q322_reg[14]' (FDE) to 'w2_U/q320_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q321_reg[0]' (FDE) to 'w2_U/q320_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q320_reg[0]' (FDE) to 'w2_U/q318_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q319_reg[0]' (FDE) to 'w2_U/q318_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q318_reg[0]' (FDE) to 'w2_U/q315_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q317_reg[0]' (FDE) to 'w2_U/q315_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q4_reg[0] )
DSP Report: Generating DSP mul_16s_15s_26_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U382/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U320/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U196/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U227/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP tmp_315_reg_74280_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q186_reg is absorbed into DSP tmp_315_reg_74280_reg.
DSP Report: register tmp_315_reg_74280_reg is absorbed into DSP tmp_315_reg_74280_reg.
DSP Report: operator mul_16s_15s_26_1_1_U854/tmp_product is absorbed into DSP tmp_315_reg_74280_reg.
DSP Report: Generating DSP tmp_316_reg_74290_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q184_reg is absorbed into DSP tmp_316_reg_74290_reg.
DSP Report: register tmp_316_reg_74290_reg is absorbed into DSP tmp_316_reg_74290_reg.
DSP Report: operator mul_16s_15s_26_1_1_U855/tmp_product is absorbed into DSP tmp_316_reg_74290_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_314_reg_74270_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q188_reg is absorbed into DSP tmp_314_reg_74270_reg.
DSP Report: register tmp_314_reg_74270_reg is absorbed into DSP tmp_314_reg_74270_reg.
DSP Report: operator mul_16s_15s_26_1_1_U853/tmp_product is absorbed into DSP tmp_314_reg_74270_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_589_reg_74275_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_225_reg_73410_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q312_reg is absorbed into DSP tmp_225_reg_73410_reg.
DSP Report: register tmp_225_reg_73410_reg is absorbed into DSP tmp_225_reg_73410_reg.
DSP Report: operator mul_16s_15s_26_1_1_U764/tmp_product is absorbed into DSP tmp_225_reg_73410_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q311_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_423_reg_73415_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_224_reg_73400_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q314_reg is absorbed into DSP tmp_224_reg_73400_reg.
DSP Report: register tmp_224_reg_73400_reg is absorbed into DSP tmp_224_reg_73400_reg.
DSP Report: operator mul_16s_15s_26_1_1_U763/tmp_product is absorbed into DSP tmp_224_reg_73400_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_421_reg_73405_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_105_reg_72250_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q480_reg is absorbed into DSP tmp_105_reg_72250_reg.
DSP Report: register tmp_105_reg_72250_reg is absorbed into DSP tmp_105_reg_72250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP tmp_105_reg_72250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_199_reg_72255_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_104_reg_72240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q482_reg is absorbed into DSP tmp_104_reg_72240_reg.
DSP Report: register tmp_104_reg_72240_reg is absorbed into DSP tmp_104_reg_72240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP tmp_104_reg_72240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q481_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_197_reg_72245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_369_reg_74805_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q109_reg is absorbed into DSP tmp_369_reg_74805_reg.
DSP Report: register tmp_369_reg_74805_reg is absorbed into DSP tmp_369_reg_74805_reg.
DSP Report: operator mul_16s_15s_26_1_1_U908/tmp_product is absorbed into DSP tmp_369_reg_74805_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_434_reg_75430_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q20_reg is absorbed into DSP tmp_434_reg_75430_reg.
DSP Report: register tmp_434_reg_75430_reg is absorbed into DSP tmp_434_reg_75430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP tmp_434_reg_75430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_813_reg_75435_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_420_reg_75295_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q39_reg is absorbed into DSP tmp_420_reg_75295_reg.
DSP Report: register tmp_420_reg_75295_reg is absorbed into DSP tmp_420_reg_75295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP tmp_420_reg_75295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_787_reg_75300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_90_reg_72105_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q501_reg is absorbed into DSP tmp_90_reg_72105_reg.
DSP Report: register tmp_90_reg_72105_reg is absorbed into DSP tmp_90_reg_72105_reg.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP tmp_90_reg_72105_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_171_reg_72110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_89_reg_72095_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q503_reg is absorbed into DSP tmp_89_reg_72095_reg.
DSP Report: register tmp_89_reg_72095_reg is absorbed into DSP tmp_89_reg_72095_reg.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP tmp_89_reg_72095_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q502_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_169_reg_72100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_72560_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q435_reg is absorbed into DSP tmp_137_reg_72560_reg.
DSP Report: register tmp_137_reg_72560_reg is absorbed into DSP tmp_137_reg_72560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U676/tmp_product is absorbed into DSP tmp_137_reg_72560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q434_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_259_reg_72565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_266_reg_73805_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q255_reg is absorbed into DSP tmp_266_reg_73805_reg.
DSP Report: register tmp_266_reg_73805_reg is absorbed into DSP tmp_266_reg_73805_reg.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP tmp_266_reg_73805_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_156_reg_72740_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q409_reg is absorbed into DSP tmp_156_reg_72740_reg.
DSP Report: register tmp_156_reg_72740_reg is absorbed into DSP tmp_156_reg_72740_reg.
DSP Report: operator mul_16s_15s_26_1_1_U695/tmp_product is absorbed into DSP tmp_156_reg_72740_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_418_reg_75275_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_418_reg_75275_reg.
DSP Report: register tmp_418_reg_75275_reg is absorbed into DSP tmp_418_reg_75275_reg.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP tmp_418_reg_75275_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_783_reg_75280_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_71995_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q517_reg is absorbed into DSP tmp_79_reg_71995_reg.
DSP Report: register tmp_79_reg_71995_reg is absorbed into DSP tmp_79_reg_71995_reg.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP tmp_79_reg_71995_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q516_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_149_reg_72000_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_82_reg_72025_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q513_reg is absorbed into DSP tmp_82_reg_72025_reg.
DSP Report: register tmp_82_reg_72025_reg is absorbed into DSP tmp_82_reg_72025_reg.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP tmp_82_reg_72025_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q512_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_155_reg_72030_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_78_reg_71985_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q519_reg is absorbed into DSP tmp_78_reg_71985_reg.
DSP Report: register tmp_78_reg_71985_reg is absorbed into DSP tmp_78_reg_71985_reg.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP tmp_78_reg_71985_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q518_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_147_reg_71990_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_71960_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q522_reg is absorbed into DSP tmp_75_reg_71960_reg.
DSP Report: register tmp_75_reg_71960_reg is absorbed into DSP tmp_75_reg_71960_reg.
DSP Report: operator mul_16s_15s_26_1_1_U614/tmp_product is absorbed into DSP tmp_75_reg_71960_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q521_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_71965_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_74_reg_71950_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q524_reg is absorbed into DSP tmp_74_reg_71950_reg.
DSP Report: register tmp_74_reg_71950_reg is absorbed into DSP tmp_74_reg_71950_reg.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP tmp_74_reg_71950_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q523_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_71955_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_763_reg_75175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_406_reg_75160_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q58_reg is absorbed into DSP tmp_406_reg_75160_reg.
DSP Report: register tmp_406_reg_75160_reg is absorbed into DSP tmp_406_reg_75160_reg.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP tmp_406_reg_75160_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_70_reg_71910_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q529_reg is absorbed into DSP tmp_70_reg_71910_reg.
DSP Report: register tmp_70_reg_71910_reg is absorbed into DSP tmp_70_reg_71910_reg.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP tmp_70_reg_71910_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_71_reg_71920_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q528_reg is absorbed into DSP tmp_71_reg_71920_reg.
DSP Report: register tmp_71_reg_71920_reg is absorbed into DSP tmp_71_reg_71920_reg.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP tmp_71_reg_71920_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_66_reg_71870_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q535_reg is absorbed into DSP tmp_66_reg_71870_reg.
DSP Report: register tmp_66_reg_71870_reg is absorbed into DSP tmp_66_reg_71870_reg.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP tmp_66_reg_71870_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_71900_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q530_reg is absorbed into DSP tmp_69_reg_71900_reg.
DSP Report: register tmp_69_reg_71900_reg is absorbed into DSP tmp_69_reg_71900_reg.
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP tmp_69_reg_71900_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_60_reg_71815_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q543_reg is absorbed into DSP tmp_60_reg_71815_reg.
DSP Report: register tmp_60_reg_71815_reg is absorbed into DSP tmp_60_reg_71815_reg.
DSP Report: operator mul_16s_15s_26_1_1_U599/tmp_product is absorbed into DSP tmp_60_reg_71815_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q542_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_115_reg_71820_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_59_reg_71805_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q545_reg is absorbed into DSP tmp_59_reg_71805_reg.
DSP Report: register tmp_59_reg_71805_reg is absorbed into DSP tmp_59_reg_71805_reg.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP tmp_59_reg_71805_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_113_reg_71810_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_71860_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q536_reg is absorbed into DSP tmp_65_reg_71860_reg.
DSP Report: register tmp_65_reg_71860_reg is absorbed into DSP tmp_65_reg_71860_reg.
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP tmp_65_reg_71860_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_62_reg_71830_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q541_reg is absorbed into DSP tmp_62_reg_71830_reg.
DSP Report: register tmp_62_reg_71830_reg is absorbed into DSP tmp_62_reg_71830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP tmp_62_reg_71830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_67_reg_71880_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q534_reg is absorbed into DSP tmp_67_reg_71880_reg.
DSP Report: register tmp_67_reg_71880_reg is absorbed into DSP tmp_67_reg_71880_reg.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP tmp_67_reg_71880_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q533_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_127_reg_71885_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_68_reg_71890_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q532_reg is absorbed into DSP tmp_68_reg_71890_reg.
DSP Report: register tmp_68_reg_71890_reg is absorbed into DSP tmp_68_reg_71890_reg.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP tmp_68_reg_71890_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q531_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_129_reg_71895_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_73_reg_71940_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q526_reg is absorbed into DSP tmp_73_reg_71940_reg.
DSP Report: register tmp_73_reg_71940_reg is absorbed into DSP tmp_73_reg_71940_reg.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP tmp_73_reg_71940_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q525_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_139_reg_71945_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_64_reg_71850_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q538_reg is absorbed into DSP tmp_64_reg_71850_reg.
DSP Report: register tmp_64_reg_71850_reg is absorbed into DSP tmp_64_reg_71850_reg.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP tmp_64_reg_71850_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q537_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_121_reg_71855_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_363_reg_74745_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q118_reg is absorbed into DSP tmp_363_reg_74745_reg.
DSP Report: register tmp_363_reg_74745_reg is absorbed into DSP tmp_363_reg_74745_reg.
DSP Report: operator mul_16s_15s_26_1_1_U902/tmp_product is absorbed into DSP tmp_363_reg_74745_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_681_reg_74750_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_301_reg_74145_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q205_reg is absorbed into DSP tmp_301_reg_74145_reg.
DSP Report: register tmp_301_reg_74145_reg is absorbed into DSP tmp_301_reg_74145_reg.
DSP Report: operator mul_16s_15s_26_1_1_U840/tmp_product is absorbed into DSP tmp_301_reg_74145_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_390_reg_75005_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q81_reg is absorbed into DSP tmp_390_reg_75005_reg.
DSP Report: register tmp_390_reg_75005_reg is absorbed into DSP tmp_390_reg_75005_reg.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP tmp_390_reg_75005_reg.
DSP Report: Generating DSP tmp_403_reg_75130_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q64_reg is absorbed into DSP tmp_403_reg_75130_reg.
DSP Report: register tmp_403_reg_75130_reg is absorbed into DSP tmp_403_reg_75130_reg.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP tmp_403_reg_75130_reg.
DSP Report: Generating DSP tmp_240_reg_73555_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q291_reg is absorbed into DSP tmp_240_reg_73555_reg.
DSP Report: register tmp_240_reg_73555_reg is absorbed into DSP tmp_240_reg_73555_reg.
DSP Report: operator mul_16s_15s_26_1_1_U779/tmp_product is absorbed into DSP tmp_240_reg_73555_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q290_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_451_reg_73560_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_150_reg_72685_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q417_reg is absorbed into DSP tmp_150_reg_72685_reg.
DSP Report: register tmp_150_reg_72685_reg is absorbed into DSP tmp_150_reg_72685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U689/tmp_product is absorbed into DSP tmp_150_reg_72685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q416_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_283_reg_72690_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_72675_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q419_reg is absorbed into DSP tmp_149_reg_72675_reg.
DSP Report: register tmp_149_reg_72675_reg is absorbed into DSP tmp_149_reg_72675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U688/tmp_product is absorbed into DSP tmp_149_reg_72675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q418_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_281_reg_72680_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_405_reg_75150_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q60_reg is absorbed into DSP tmp_405_reg_75150_reg.
DSP Report: register tmp_405_reg_75150_reg is absorbed into DSP tmp_405_reg_75150_reg.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP tmp_405_reg_75150_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_759_reg_75155_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_34_reg_71560_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q580_reg is absorbed into DSP tmp_34_reg_71560_reg.
DSP Report: register tmp_34_reg_71560_reg is absorbed into DSP tmp_34_reg_71560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP tmp_34_reg_71560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q579_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_65_reg_71565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_71610_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q572_reg is absorbed into DSP tmp_39_reg_71610_reg.
DSP Report: register tmp_39_reg_71610_reg is absorbed into DSP tmp_39_reg_71610_reg.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP tmp_39_reg_71610_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_423_reg_75325_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q34_reg is absorbed into DSP tmp_423_reg_75325_reg.
DSP Report: register tmp_423_reg_75325_reg is absorbed into DSP tmp_423_reg_75325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP tmp_423_reg_75325_reg.
DSP Report: Generating DSP tmp_47_reg_71685_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q562_reg is absorbed into DSP tmp_47_reg_71685_reg.
DSP Report: register tmp_47_reg_71685_reg is absorbed into DSP tmp_47_reg_71685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP tmp_47_reg_71685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_50_reg_71715_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q557_reg is absorbed into DSP tmp_50_reg_71715_reg.
DSP Report: register tmp_50_reg_71715_reg is absorbed into DSP tmp_50_reg_71715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP tmp_50_reg_71715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1039/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_375_reg_74860_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q102_reg is absorbed into DSP tmp_375_reg_74860_reg.
DSP Report: register tmp_375_reg_74860_reg is absorbed into DSP tmp_375_reg_74860_reg.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP tmp_375_reg_74860_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_703_reg_74865_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_374_reg_74850_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q104_reg is absorbed into DSP tmp_374_reg_74850_reg.
DSP Report: register tmp_374_reg_74850_reg is absorbed into DSP tmp_374_reg_74850_reg.
DSP Report: operator mul_16s_15s_26_1_1_U913/tmp_product is absorbed into DSP tmp_374_reg_74850_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_701_reg_74855_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_98_reg_72180_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q490_reg is absorbed into DSP tmp_98_reg_72180_reg.
DSP Report: register tmp_98_reg_72180_reg is absorbed into DSP tmp_98_reg_72180_reg.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP tmp_98_reg_72180_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q489_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_185_reg_72185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_300_reg_74135_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q207_reg is absorbed into DSP tmp_300_reg_74135_reg.
DSP Report: register tmp_300_reg_74135_reg is absorbed into DSP tmp_300_reg_74135_reg.
DSP Report: operator mul_16s_15s_26_1_1_U839/tmp_product is absorbed into DSP tmp_300_reg_74135_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_563_reg_74140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_299_reg_74125_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q209_reg is absorbed into DSP tmp_299_reg_74125_reg.
DSP Report: register tmp_299_reg_74125_reg is absorbed into DSP tmp_299_reg_74125_reg.
DSP Report: operator mul_16s_15s_26_1_1_U838/tmp_product is absorbed into DSP tmp_299_reg_74125_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_561_reg_74130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_52_reg_71735_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q555_reg is absorbed into DSP tmp_52_reg_71735_reg.
DSP Report: register tmp_52_reg_71735_reg is absorbed into DSP tmp_52_reg_71735_reg.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP tmp_52_reg_71735_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_99_reg_71740_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_53_reg_71745_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q553_reg is absorbed into DSP tmp_53_reg_71745_reg.
DSP Report: register tmp_53_reg_71745_reg is absorbed into DSP tmp_53_reg_71745_reg.
DSP Report: operator mul_16s_15s_26_1_1_U592/tmp_product is absorbed into DSP tmp_53_reg_71745_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q552_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_101_reg_71750_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_108_reg_72275_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q477_reg is absorbed into DSP tmp_108_reg_72275_reg.
DSP Report: register tmp_108_reg_72275_reg is absorbed into DSP tmp_108_reg_72275_reg.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP tmp_108_reg_72275_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q476_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_203_reg_72280_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_114_reg_72335_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q467_reg is absorbed into DSP tmp_114_reg_72335_reg.
DSP Report: register tmp_114_reg_72335_reg is absorbed into DSP tmp_114_reg_72335_reg.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP tmp_114_reg_72335_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_438_reg_75470_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_438_reg_75470_reg.
DSP Report: register tmp_438_reg_75470_reg is absorbed into DSP tmp_438_reg_75470_reg.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP tmp_438_reg_75470_reg.
DSP Report: Generating DSP tmp_125_reg_72440_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q452_reg is absorbed into DSP tmp_125_reg_72440_reg.
DSP Report: register tmp_125_reg_72440_reg is absorbed into DSP tmp_125_reg_72440_reg.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP tmp_125_reg_72440_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_72810_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q400_reg is absorbed into DSP tmp_163_reg_72810_reg.
DSP Report: register tmp_163_reg_72810_reg is absorbed into DSP tmp_163_reg_72810_reg.
DSP Report: operator mul_16s_15s_26_1_1_U702/tmp_product is absorbed into DSP tmp_163_reg_72810_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_307_reg_72815_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_71590_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q576_reg is absorbed into DSP tmp_37_reg_71590_reg.
DSP Report: register tmp_37_reg_71590_reg is absorbed into DSP tmp_37_reg_71590_reg.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP tmp_37_reg_71590_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q575_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_71_reg_71595_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_71600_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q574_reg is absorbed into DSP tmp_38_reg_71600_reg.
DSP Report: register tmp_38_reg_71600_reg is absorbed into DSP tmp_38_reg_71600_reg.
DSP Report: operator mul_16s_15s_26_1_1_U577/tmp_product is absorbed into DSP tmp_38_reg_71600_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q573_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_73_reg_71605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_146_reg_72645_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q423_reg is absorbed into DSP tmp_146_reg_72645_reg.
DSP Report: register tmp_146_reg_72645_reg is absorbed into DSP tmp_146_reg_72645_reg.
DSP Report: operator mul_16s_15s_26_1_1_U685/tmp_product is absorbed into DSP tmp_146_reg_72645_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_147_reg_72655_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q422_reg is absorbed into DSP tmp_147_reg_72655_reg.
DSP Report: register tmp_147_reg_72655_reg is absorbed into DSP tmp_147_reg_72655_reg.
DSP Report: operator mul_16s_15s_26_1_1_U686/tmp_product is absorbed into DSP tmp_147_reg_72655_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_72715_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q412_reg is absorbed into DSP tmp_153_reg_72715_reg.
DSP Report: register tmp_153_reg_72715_reg is absorbed into DSP tmp_153_reg_72715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U692/tmp_product is absorbed into DSP tmp_153_reg_72715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q411_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_289_reg_72720_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_72770_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q404_reg is absorbed into DSP tmp_159_reg_72770_reg.
DSP Report: register tmp_159_reg_72770_reg is absorbed into DSP tmp_159_reg_72770_reg.
DSP Report: operator mul_16s_15s_26_1_1_U698/tmp_product is absorbed into DSP tmp_159_reg_72770_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_162_reg_72800_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q401_reg is absorbed into DSP tmp_162_reg_72800_reg.
DSP Report: register tmp_162_reg_72800_reg is absorbed into DSP tmp_162_reg_72800_reg.
DSP Report: operator mul_16s_15s_26_1_1_U701/tmp_product is absorbed into DSP tmp_162_reg_72800_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_166_reg_72840_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q394_reg is absorbed into DSP tmp_166_reg_72840_reg.
DSP Report: register tmp_166_reg_72840_reg is absorbed into DSP tmp_166_reg_72840_reg.
DSP Report: operator mul_16s_15s_26_1_1_U705/tmp_product is absorbed into DSP tmp_166_reg_72840_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_167_reg_72850_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q393_reg is absorbed into DSP tmp_167_reg_72850_reg.
DSP Report: register tmp_167_reg_72850_reg is absorbed into DSP tmp_167_reg_72850_reg.
DSP Report: operator mul_16s_15s_26_1_1_U706/tmp_product is absorbed into DSP tmp_167_reg_72850_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q392_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_315_reg_72855_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_170_reg_72875_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q389_reg is absorbed into DSP tmp_170_reg_72875_reg.
DSP Report: register tmp_170_reg_72875_reg is absorbed into DSP tmp_170_reg_72875_reg.
DSP Report: operator mul_16s_15s_26_1_1_U709/tmp_product is absorbed into DSP tmp_170_reg_72875_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_174_reg_72915_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q383_reg is absorbed into DSP tmp_174_reg_72915_reg.
DSP Report: register tmp_174_reg_72915_reg is absorbed into DSP tmp_174_reg_72915_reg.
DSP Report: operator mul_16s_15s_26_1_1_U713/tmp_product is absorbed into DSP tmp_174_reg_72915_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_185_reg_73025_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_185_reg_73025_reg is absorbed into DSP tmp_185_reg_73025_reg.
DSP Report: operator mul_16s_14s_26_1_1_U724/tmp_product is absorbed into DSP tmp_185_reg_73025_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1174/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1174/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1174/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1174/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1174/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_196_reg_73130_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q352_reg is absorbed into DSP tmp_196_reg_73130_reg.
DSP Report: register tmp_196_reg_73130_reg is absorbed into DSP tmp_196_reg_73130_reg.
DSP Report: operator mul_16s_15s_26_1_1_U735/tmp_product is absorbed into DSP tmp_196_reg_73130_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_73140_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q351_reg is absorbed into DSP tmp_197_reg_73140_reg.
DSP Report: register tmp_197_reg_73140_reg is absorbed into DSP tmp_197_reg_73140_reg.
DSP Report: operator mul_16s_15s_26_1_1_U736/tmp_product is absorbed into DSP tmp_197_reg_73140_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q350_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_371_reg_73145_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_199_reg_73160_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q347_reg is absorbed into DSP tmp_199_reg_73160_reg.
DSP Report: register tmp_199_reg_73160_reg is absorbed into DSP tmp_199_reg_73160_reg.
DSP Report: operator mul_16s_15s_26_1_1_U738/tmp_product is absorbed into DSP tmp_199_reg_73160_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_71550_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q582_reg is absorbed into DSP tmp_33_reg_71550_reg.
DSP Report: register tmp_33_reg_71550_reg is absorbed into DSP tmp_33_reg_71550_reg.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP tmp_33_reg_71550_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q581_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_63_reg_71555_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_71525_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_30_reg_71525_reg is absorbed into DSP tmp_30_reg_71525_reg.
DSP Report: operator mul_16s_14s_26_1_1_U569/tmp_product is absorbed into DSP tmp_30_reg_71525_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_180_reg_72975_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q375_reg is absorbed into DSP tmp_180_reg_72975_reg.
DSP Report: register tmp_180_reg_72975_reg is absorbed into DSP tmp_180_reg_72975_reg.
DSP Report: operator mul_16s_15s_26_1_1_U719/tmp_product is absorbed into DSP tmp_180_reg_72975_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q374_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_339_reg_72980_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_72965_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q377_reg is absorbed into DSP tmp_179_reg_72965_reg.
DSP Report: register tmp_179_reg_72965_reg is absorbed into DSP tmp_179_reg_72965_reg.
DSP Report: operator mul_16s_15s_26_1_1_U718/tmp_product is absorbed into DSP tmp_179_reg_72965_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q376_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_337_reg_72970_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_204_reg_73205_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q341_reg is absorbed into DSP tmp_204_reg_73205_reg.
DSP Report: register tmp_204_reg_73205_reg is absorbed into DSP tmp_204_reg_73205_reg.
DSP Report: operator mul_16s_15s_26_1_1_U743/tmp_product is absorbed into DSP tmp_204_reg_73205_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_206_reg_73225_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q339_reg is absorbed into DSP tmp_206_reg_73225_reg.
DSP Report: register tmp_206_reg_73225_reg is absorbed into DSP tmp_206_reg_73225_reg.
DSP Report: operator mul_16s_15s_26_1_1_U745/tmp_product is absorbed into DSP tmp_206_reg_73225_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1195/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_73315_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q325_reg is absorbed into DSP tmp_215_reg_73315_reg.
DSP Report: register tmp_215_reg_73315_reg is absorbed into DSP tmp_215_reg_73315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U754/tmp_product is absorbed into DSP tmp_215_reg_73315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_226_reg_73420_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q310_reg is absorbed into DSP tmp_226_reg_73420_reg.
DSP Report: register tmp_226_reg_73420_reg is absorbed into DSP tmp_226_reg_73420_reg.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP tmp_226_reg_73420_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_73430_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q309_reg is absorbed into DSP tmp_227_reg_73430_reg.
DSP Report: register tmp_227_reg_73430_reg is absorbed into DSP tmp_227_reg_73430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP tmp_227_reg_73430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_427_reg_73435_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_230_reg_73460_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q304_reg is absorbed into DSP tmp_230_reg_73460_reg.
DSP Report: register tmp_230_reg_73460_reg is absorbed into DSP tmp_230_reg_73460_reg.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP tmp_230_reg_73460_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_234_reg_73495_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q299_reg is absorbed into DSP tmp_234_reg_73495_reg.
DSP Report: register tmp_234_reg_73495_reg is absorbed into DSP tmp_234_reg_73495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP tmp_234_reg_73495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_73505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q298_reg is absorbed into DSP tmp_235_reg_73505_reg.
DSP Report: register tmp_235_reg_73505_reg is absorbed into DSP tmp_235_reg_73505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP tmp_235_reg_73505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_236_reg_73515_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q297_reg is absorbed into DSP tmp_236_reg_73515_reg.
DSP Report: register tmp_236_reg_73515_reg is absorbed into DSP tmp_236_reg_73515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP tmp_236_reg_73515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_reg_73525_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q296_reg is absorbed into DSP tmp_237_reg_73525_reg.
DSP Report: register tmp_237_reg_73525_reg is absorbed into DSP tmp_237_reg_73525_reg.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP tmp_237_reg_73525_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_71540_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q583_reg is absorbed into DSP tmp_32_reg_71540_reg.
DSP Report: register tmp_32_reg_71540_reg is absorbed into DSP tmp_32_reg_71540_reg.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP tmp_32_reg_71540_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_73740_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q263_reg is absorbed into DSP tmp_259_reg_73740_reg.
DSP Report: register tmp_259_reg_73740_reg is absorbed into DSP tmp_259_reg_73740_reg.
DSP Report: operator mul_16s_15s_26_1_1_U798/tmp_product is absorbed into DSP tmp_259_reg_73740_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_260_reg_73750_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q262_reg is absorbed into DSP tmp_260_reg_73750_reg.
DSP Report: register tmp_260_reg_73750_reg is absorbed into DSP tmp_260_reg_73750_reg.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP tmp_260_reg_73750_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_71570_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q578_reg is absorbed into DSP tmp_35_reg_71570_reg.
DSP Report: register tmp_35_reg_71570_reg is absorbed into DSP tmp_35_reg_71570_reg.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP tmp_35_reg_71570_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_264_reg_73785_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q257_reg is absorbed into DSP tmp_264_reg_73785_reg.
DSP Report: register tmp_264_reg_73785_reg is absorbed into DSP tmp_264_reg_73785_reg.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP tmp_264_reg_73785_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_268_reg_73825_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q253_reg is absorbed into DSP tmp_268_reg_73825_reg.
DSP Report: register tmp_268_reg_73825_reg is absorbed into DSP tmp_268_reg_73825_reg.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP tmp_268_reg_73825_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q252_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_503_reg_73830_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_276_reg_73905_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q240_reg is absorbed into DSP tmp_276_reg_73905_reg.
DSP Report: register tmp_276_reg_73905_reg is absorbed into DSP tmp_276_reg_73905_reg.
DSP Report: operator mul_16s_15s_26_1_1_U815/tmp_product is absorbed into DSP tmp_276_reg_73905_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_519_reg_73910_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_71530_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q585_reg is absorbed into DSP tmp_31_reg_71530_reg.
DSP Report: register tmp_31_reg_71530_reg is absorbed into DSP tmp_31_reg_71530_reg.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP tmp_31_reg_71530_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_59_reg_71535_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_71515_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q587_reg is absorbed into DSP tmp_29_reg_71515_reg.
DSP Report: register tmp_29_reg_71515_reg is absorbed into DSP tmp_29_reg_71515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U568/tmp_product is absorbed into DSP tmp_29_reg_71515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q586_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_71520_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_71640_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q569_reg is absorbed into DSP tmp_42_reg_71640_reg.
DSP Report: register tmp_42_reg_71640_reg is absorbed into DSP tmp_42_reg_71640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP tmp_42_reg_71640_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_311_reg_74240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q192_reg is absorbed into DSP tmp_311_reg_74240_reg.
DSP Report: register tmp_311_reg_74240_reg is absorbed into DSP tmp_311_reg_74240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U850/tmp_product is absorbed into DSP tmp_311_reg_74240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_318_reg_74310_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q181_reg is absorbed into DSP tmp_318_reg_74310_reg.
DSP Report: register tmp_318_reg_74310_reg is absorbed into DSP tmp_318_reg_74310_reg.
DSP Report: operator mul_16s_15s_26_1_1_U857/tmp_product is absorbed into DSP tmp_318_reg_74310_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_597_reg_74315_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_319_reg_74320_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q179_reg is absorbed into DSP tmp_319_reg_74320_reg.
DSP Report: register tmp_319_reg_74320_reg is absorbed into DSP tmp_319_reg_74320_reg.
DSP Report: operator mul_16s_15s_26_1_1_U858/tmp_product is absorbed into DSP tmp_319_reg_74320_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_320_reg_74330_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q178_reg is absorbed into DSP tmp_320_reg_74330_reg.
DSP Report: register tmp_320_reg_74330_reg is absorbed into DSP tmp_320_reg_74330_reg.
DSP Report: operator mul_16s_15s_26_1_1_U859/tmp_product is absorbed into DSP tmp_320_reg_74330_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_335_reg_74475_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q157_reg is absorbed into DSP tmp_335_reg_74475_reg.
DSP Report: register tmp_335_reg_74475_reg is absorbed into DSP tmp_335_reg_74475_reg.
DSP Report: operator mul_16s_15s_26_1_1_U874/tmp_product is absorbed into DSP tmp_335_reg_74475_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_337_reg_74495_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q154_reg is absorbed into DSP tmp_337_reg_74495_reg.
DSP Report: register tmp_337_reg_74495_reg is absorbed into DSP tmp_337_reg_74495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U876/tmp_product is absorbed into DSP tmp_337_reg_74495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_633_reg_74500_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_338_reg_74505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q152_reg is absorbed into DSP tmp_338_reg_74505_reg.
DSP Report: register tmp_338_reg_74505_reg is absorbed into DSP tmp_338_reg_74505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U877/tmp_product is absorbed into DSP tmp_338_reg_74505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_414_reg_75240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q46_reg is absorbed into DSP tmp_414_reg_75240_reg.
DSP Report: register tmp_414_reg_75240_reg is absorbed into DSP tmp_414_reg_75240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP tmp_414_reg_75240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_415_reg_75250_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q45_reg is absorbed into DSP tmp_415_reg_75250_reg.
DSP Report: register tmp_415_reg_75250_reg is absorbed into DSP tmp_415_reg_75250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U954/tmp_product is absorbed into DSP tmp_415_reg_75250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_410_reg_75200_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q52_reg is absorbed into DSP tmp_410_reg_75200_reg.
DSP Report: register tmp_410_reg_75200_reg is absorbed into DSP tmp_410_reg_75200_reg.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP tmp_410_reg_75200_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_347_reg_74590_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q141_reg is absorbed into DSP tmp_347_reg_74590_reg.
DSP Report: register tmp_347_reg_74590_reg is absorbed into DSP tmp_347_reg_74590_reg.
DSP Report: operator mul_16s_15s_26_1_1_U886/tmp_product is absorbed into DSP tmp_347_reg_74590_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_651_reg_74595_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_350_reg_74620_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q136_reg is absorbed into DSP tmp_350_reg_74620_reg.
DSP Report: register tmp_350_reg_74620_reg is absorbed into DSP tmp_350_reg_74620_reg.
DSP Report: operator mul_16s_15s_26_1_1_U889/tmp_product is absorbed into DSP tmp_350_reg_74620_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_352_reg_74640_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q133_reg is absorbed into DSP tmp_352_reg_74640_reg.
DSP Report: register tmp_352_reg_74640_reg is absorbed into DSP tmp_352_reg_74640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U891/tmp_product is absorbed into DSP tmp_352_reg_74640_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_661_reg_74645_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_353_reg_74650_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q131_reg is absorbed into DSP tmp_353_reg_74650_reg.
DSP Report: register tmp_353_reg_74650_reg is absorbed into DSP tmp_353_reg_74650_reg.
DSP Report: operator mul_16s_15s_26_1_1_U892/tmp_product is absorbed into DSP tmp_353_reg_74650_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_354_reg_74660_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q130_reg is absorbed into DSP tmp_354_reg_74660_reg.
DSP Report: register tmp_354_reg_74660_reg is absorbed into DSP tmp_354_reg_74660_reg.
DSP Report: operator mul_16s_15s_26_1_1_U893/tmp_product is absorbed into DSP tmp_354_reg_74660_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_356_reg_74675_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q129_reg is absorbed into DSP tmp_356_reg_74675_reg.
DSP Report: register tmp_356_reg_74675_reg is absorbed into DSP tmp_356_reg_74675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U895/tmp_product is absorbed into DSP tmp_356_reg_74675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_178_reg_72955_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q379_reg is absorbed into DSP tmp_178_reg_72955_reg.
DSP Report: register tmp_178_reg_72955_reg is absorbed into DSP tmp_178_reg_72955_reg.
DSP Report: operator mul_16s_15s_26_1_1_U717/tmp_product is absorbed into DSP tmp_178_reg_72955_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q378_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_335_reg_72960_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_365_reg_74765_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q115_reg is absorbed into DSP tmp_365_reg_74765_reg.
DSP Report: register tmp_365_reg_74765_reg is absorbed into DSP tmp_365_reg_74765_reg.
DSP Report: operator mul_16s_15s_26_1_1_U904/tmp_product is absorbed into DSP tmp_365_reg_74765_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_376_reg_74870_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q100_reg is absorbed into DSP tmp_376_reg_74870_reg.
DSP Report: register tmp_376_reg_74870_reg is absorbed into DSP tmp_376_reg_74870_reg.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP tmp_376_reg_74870_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_383_reg_74940_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q89_reg is absorbed into DSP tmp_383_reg_74940_reg.
DSP Report: register tmp_383_reg_74940_reg is absorbed into DSP tmp_383_reg_74940_reg.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP tmp_383_reg_74940_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_388_reg_74985_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q85_reg is absorbed into DSP tmp_388_reg_74985_reg.
DSP Report: register tmp_388_reg_74985_reg is absorbed into DSP tmp_388_reg_74985_reg.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP tmp_388_reg_74985_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_727_reg_74990_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_71505_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q589_reg is absorbed into DSP tmp_28_reg_71505_reg.
DSP Report: register tmp_28_reg_71505_reg is absorbed into DSP tmp_28_reg_71505_reg.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP tmp_28_reg_71505_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q588_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_55_reg_71510_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_71415_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q601_reg is absorbed into DSP tmp_19_reg_71415_reg.
DSP Report: register tmp_19_reg_71415_reg is absorbed into DSP tmp_19_reg_71415_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP tmp_19_reg_71415_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q600_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_37_reg_71420_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1008/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_71445_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q597_reg is absorbed into DSP tmp_22_reg_71445_reg.
DSP Report: register tmp_22_reg_71445_reg is absorbed into DSP tmp_22_reg_71445_reg.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP tmp_22_reg_71445_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_43_reg_71450_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1011/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_71455_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q595_reg is absorbed into DSP tmp_23_reg_71455_reg.
DSP Report: register tmp_23_reg_71455_reg is absorbed into DSP tmp_23_reg_71455_reg.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP tmp_23_reg_71455_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_45_reg_71460_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1012/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_18_reg_71405_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q603_reg is absorbed into DSP tmp_18_reg_71405_reg.
DSP Report: register tmp_18_reg_71405_reg is absorbed into DSP tmp_18_reg_71405_reg.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP tmp_18_reg_71405_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q602_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_35_reg_71410_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1007/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_71385_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q606_reg is absorbed into DSP tmp_16_reg_71385_reg.
DSP Report: register tmp_16_reg_71385_reg is absorbed into DSP tmp_16_reg_71385_reg.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP tmp_16_reg_71385_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_31_reg_71390_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1005/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_71375_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q608_reg is absorbed into DSP tmp_15_reg_71375_reg.
DSP Report: register tmp_15_reg_71375_reg is absorbed into DSP tmp_15_reg_71375_reg.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP tmp_15_reg_71375_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q607_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_29_reg_71380_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1004/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_165_reg_72830_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q396_reg is absorbed into DSP tmp_165_reg_72830_reg.
DSP Report: register tmp_165_reg_72830_reg is absorbed into DSP tmp_165_reg_72830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U704/tmp_product is absorbed into DSP tmp_165_reg_72830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_311_reg_72835_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_164_reg_72820_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q398_reg is absorbed into DSP tmp_164_reg_72820_reg.
DSP Report: register tmp_164_reg_72820_reg is absorbed into DSP tmp_164_reg_72820_reg.
DSP Report: operator mul_16s_15s_26_1_1_U703/tmp_product is absorbed into DSP tmp_164_reg_72820_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q397_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_309_reg_72825_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_409_reg_75190_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q53_reg is absorbed into DSP tmp_409_reg_75190_reg.
DSP Report: register tmp_409_reg_75190_reg is absorbed into DSP tmp_409_reg_75190_reg.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP tmp_409_reg_75190_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_416_reg_75260_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q44_reg is absorbed into DSP tmp_416_reg_75260_reg.
DSP Report: register tmp_416_reg_75260_reg is absorbed into DSP tmp_416_reg_75260_reg.
DSP Report: operator mul_16s_15s_26_1_1_U955/tmp_product is absorbed into DSP tmp_416_reg_75260_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_71330_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q613_reg is absorbed into DSP tmp_10_reg_71330_reg.
DSP Report: register tmp_10_reg_71330_reg is absorbed into DSP tmp_10_reg_71330_reg.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP tmp_10_reg_71330_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U999/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_71290_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q619_reg is absorbed into DSP tmp_3_reg_71290_reg.
DSP Report: register tmp_3_reg_71290_reg is absorbed into DSP tmp_3_reg_71290_reg.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP tmp_3_reg_71290_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U995/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_71320_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q614_reg is absorbed into DSP tmp_9_reg_71320_reg.
DSP Report: register tmp_9_reg_71320_reg is absorbed into DSP tmp_9_reg_71320_reg.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP tmp_9_reg_71320_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U998/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1001/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_71240_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q627_reg is absorbed into DSP tmp_4_reg_71240_reg.
DSP Report: register tmp_4_reg_71240_reg is absorbed into DSP tmp_4_reg_71240_reg.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP tmp_4_reg_71240_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q626_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_3_reg_71245_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U990/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_2_reg_71230_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q629_reg is absorbed into DSP tmp_2_reg_71230_reg.
DSP Report: register tmp_2_reg_71230_reg is absorbed into DSP tmp_2_reg_71230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP tmp_2_reg_71230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q628_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1_reg_71235_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U989/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_71280_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q620_reg is absorbed into DSP tmp_1_reg_71280_reg.
DSP Report: register tmp_1_reg_71280_reg is absorbed into DSP tmp_1_reg_71280_reg.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP tmp_1_reg_71280_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U994/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_6_reg_71250_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q625_reg is absorbed into DSP tmp_6_reg_71250_reg.
DSP Report: register tmp_6_reg_71250_reg is absorbed into DSP tmp_6_reg_71250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP tmp_6_reg_71250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U991/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_71260_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q624_reg is absorbed into DSP tmp_8_reg_71260_reg.
DSP Report: register tmp_8_reg_71260_reg is absorbed into DSP tmp_8_reg_71260_reg.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP tmp_8_reg_71260_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q623_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_7_reg_71265_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U992/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_5_reg_71300_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q618_reg is absorbed into DSP tmp_5_reg_71300_reg.
DSP Report: register tmp_5_reg_71300_reg is absorbed into DSP tmp_5_reg_71300_reg.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP tmp_5_reg_71300_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q617_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_15_reg_71305_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U996/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_7_reg_71310_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q616_reg is absorbed into DSP tmp_7_reg_71310_reg.
DSP Report: register tmp_7_reg_71310_reg is absorbed into DSP tmp_7_reg_71310_reg.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP tmp_7_reg_71310_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q615_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_17_reg_71315_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U997/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_71360_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q610_reg is absorbed into DSP tmp_13_reg_71360_reg.
DSP Report: register tmp_13_reg_71360_reg is absorbed into DSP tmp_13_reg_71360_reg.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP tmp_13_reg_71360_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q609_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_27_reg_71365_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1002/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_71270_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q622_reg is absorbed into DSP tmp_s_reg_71270_reg.
DSP Report: register tmp_s_reg_71270_reg is absorbed into DSP tmp_s_reg_71270_reg.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP tmp_s_reg_71270_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q621_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_9_reg_71275_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U993/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_421_reg_75305_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q37_reg is absorbed into DSP tmp_421_reg_75305_reg.
DSP Report: register tmp_421_reg_75305_reg is absorbed into DSP tmp_421_reg_75305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP tmp_421_reg_75305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_425_reg_75345_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q31_reg is absorbed into DSP tmp_425_reg_75345_reg.
DSP Report: register tmp_425_reg_75345_reg is absorbed into DSP tmp_425_reg_75345_reg.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP tmp_425_reg_75345_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_171_reg_72885_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q388_reg is absorbed into DSP tmp_171_reg_72885_reg.
DSP Report: register tmp_171_reg_72885_reg is absorbed into DSP tmp_171_reg_72885_reg.
DSP Report: operator mul_16s_15s_26_1_1_U710/tmp_product is absorbed into DSP tmp_171_reg_72885_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_436_reg_75450_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q16_reg is absorbed into DSP tmp_436_reg_75450_reg.
DSP Report: register tmp_436_reg_75450_reg is absorbed into DSP tmp_436_reg_75450_reg.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP tmp_436_reg_75450_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_439_reg_75480_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q11_reg is absorbed into DSP tmp_439_reg_75480_reg.
DSP Report: register tmp_439_reg_75480_reg is absorbed into DSP tmp_439_reg_75480_reg.
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP tmp_439_reg_75480_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_443_reg_75520_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q5_reg is absorbed into DSP tmp_443_reg_75520_reg.
DSP Report: register tmp_443_reg_75520_reg is absorbed into DSP tmp_443_reg_75520_reg.
DSP Report: operator mul_16s_15s_26_1_1_U982/tmp_product is absorbed into DSP tmp_443_reg_75520_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_445_reg_75540_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q3_reg is absorbed into DSP tmp_445_reg_75540_reg.
DSP Report: register tmp_445_reg_75540_reg is absorbed into DSP tmp_445_reg_75540_reg.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP tmp_445_reg_75540_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q336_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q336_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q348_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q348_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q390_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q390_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q384_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q384_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q386_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q386_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q405_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q405_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q407_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q407_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q413_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q413_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q432_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q432_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q420_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q420_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q426_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q426_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q302_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q302_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q300_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q300_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q428_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q428_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q294_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q294_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q292_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q292_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q453_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q453_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q281_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q281_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q279_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q279_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q460_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q460_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q260_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q260_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q458_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q458_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q258_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q258_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q474_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q474_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q462_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q462_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q495_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q495_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q483_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q483_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q245_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q245_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q231_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q231_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q504_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q504_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q222_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q222_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q210_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q210_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q224_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q224_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_idx_2_reg_66139_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q612_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q611_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q604_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q599_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q598_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q593_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q592_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q591_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q590_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q577_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q571_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q570_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q568_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q567_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q567_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q566_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q565_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q565_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q564_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q563_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q563_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q561_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q560_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q560_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q559_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q558_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q558_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q556_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q551_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q550_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q549_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q548_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_11_reg_71340_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_71340_reg is absorbed into DSP tmp_11_reg_71340_reg.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP tmp_11_reg_71340_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1000/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_71475_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_25_reg_71475_reg is absorbed into DSP tmp_25_reg_71475_reg.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP tmp_25_reg_71475_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_26_reg_71485_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_26_reg_71485_reg is absorbed into DSP tmp_26_reg_71485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP tmp_26_reg_71485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_71435_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_21_reg_71435_reg is absorbed into DSP tmp_21_reg_71435_reg.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP tmp_21_reg_71435_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1010/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_24_reg_71465_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_24_reg_71465_reg is absorbed into DSP tmp_24_reg_71465_reg.
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP tmp_24_reg_71465_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1013/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_71495_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_71495_reg is absorbed into DSP tmp_27_reg_71495_reg.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP tmp_27_reg_71495_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_20_reg_71425_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_20_reg_71425_reg is absorbed into DSP tmp_20_reg_71425_reg.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP tmp_20_reg_71425_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1009/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_71395_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_71395_reg is absorbed into DSP tmp_17_reg_71395_reg.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP tmp_17_reg_71395_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1006/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_172_reg_72895_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_172_reg_72895_reg is absorbed into DSP tmp_172_reg_72895_reg.
DSP Report: operator mul_16s_15s_26_1_1_U711/tmp_product is absorbed into DSP tmp_172_reg_72895_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_72905_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_173_reg_72905_reg is absorbed into DSP tmp_173_reg_72905_reg.
DSP Report: operator mul_16s_15s_26_1_1_U712/tmp_product is absorbed into DSP tmp_173_reg_72905_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_74085_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_74085_reg is absorbed into DSP tmp_295_reg_74085_reg.
DSP Report: operator mul_16s_15s_26_1_1_U834/tmp_product is absorbed into DSP tmp_295_reg_74085_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_296_reg_74095_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_74095_reg is absorbed into DSP tmp_296_reg_74095_reg.
DSP Report: operator mul_16s_15s_26_1_1_U835/tmp_product is absorbed into DSP tmp_296_reg_74095_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_290_reg_74040_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_290_reg_74040_reg is absorbed into DSP tmp_290_reg_74040_reg.
DSP Report: operator mul_16s_15s_26_1_1_U829/tmp_product is absorbed into DSP tmp_290_reg_74040_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_294_reg_74075_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_294_reg_74075_reg is absorbed into DSP tmp_294_reg_74075_reg.
DSP Report: operator mul_16s_15s_26_1_1_U833/tmp_product is absorbed into DSP tmp_294_reg_74075_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_74105_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_74105_reg is absorbed into DSP tmp_297_reg_74105_reg.
DSP Report: operator mul_16s_15s_26_1_1_U836/tmp_product is absorbed into DSP tmp_297_reg_74105_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_74030_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_74030_reg is absorbed into DSP tmp_289_reg_74030_reg.
DSP Report: operator mul_16s_15s_26_1_1_U828/tmp_product is absorbed into DSP tmp_289_reg_74030_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_286_reg_74000_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_286_reg_74000_reg is absorbed into DSP tmp_286_reg_74000_reg.
DSP Report: operator mul_16s_15s_26_1_1_U825/tmp_product is absorbed into DSP tmp_286_reg_74000_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_74010_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_74010_reg is absorbed into DSP tmp_287_reg_74010_reg.
DSP Report: operator mul_16s_15s_26_1_1_U826/tmp_product is absorbed into DSP tmp_287_reg_74010_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_74070_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_293_reg_74070_reg is absorbed into DSP tmp_293_reg_74070_reg.
DSP Report: operator mul_16s_13s_26_1_1_U832/tmp_product is absorbed into DSP tmp_293_reg_74070_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_298_reg_74115_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_298_reg_74115_reg is absorbed into DSP tmp_298_reg_74115_reg.
DSP Report: operator mul_16s_15s_26_1_1_U837/tmp_product is absorbed into DSP tmp_298_reg_74115_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_288_reg_74020_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_288_reg_74020_reg is absorbed into DSP tmp_288_reg_74020_reg.
DSP Report: operator mul_16s_15s_26_1_1_U827/tmp_product is absorbed into DSP tmp_288_reg_74020_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_399_reg_75095_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_399_reg_75095_reg is absorbed into DSP tmp_399_reg_75095_reg.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP tmp_399_reg_75095_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_400_reg_75105_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_400_reg_75105_reg is absorbed into DSP tmp_400_reg_75105_reg.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP tmp_400_reg_75105_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_395_reg_75055_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_395_reg_75055_reg is absorbed into DSP tmp_395_reg_75055_reg.
DSP Report: operator mul_16s_15s_26_1_1_U934/tmp_product is absorbed into DSP tmp_395_reg_75055_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_398_reg_75085_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_398_reg_75085_reg is absorbed into DSP tmp_398_reg_75085_reg.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP tmp_398_reg_75085_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_401_reg_75115_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_401_reg_75115_reg is absorbed into DSP tmp_401_reg_75115_reg.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP tmp_401_reg_75115_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_731_reg_75010_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_389_reg_74995_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_389_reg_74995_reg is absorbed into DSP tmp_389_reg_74995_reg.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP tmp_389_reg_74995_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_729_reg_75000_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_394_reg_75045_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_394_reg_75045_reg is absorbed into DSP tmp_394_reg_75045_reg.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP tmp_394_reg_75045_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_391_reg_75015_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_391_reg_75015_reg is absorbed into DSP tmp_391_reg_75015_reg.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP tmp_391_reg_75015_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_392_reg_75025_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_392_reg_75025_reg is absorbed into DSP tmp_392_reg_75025_reg.
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP tmp_392_reg_75025_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_735_reg_75030_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_402_reg_75125_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_402_reg_75125_reg is absorbed into DSP tmp_402_reg_75125_reg.
DSP Report: operator mul_16s_14s_26_1_1_U941/tmp_product is absorbed into DSP tmp_402_reg_75125_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_396_reg_75065_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_396_reg_75065_reg is absorbed into DSP tmp_396_reg_75065_reg.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP tmp_396_reg_75065_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_743_reg_75070_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_397_reg_75075_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_75075_reg is absorbed into DSP tmp_397_reg_75075_reg.
DSP Report: operator mul_16s_15s_26_1_1_U936/tmp_product is absorbed into DSP tmp_397_reg_75075_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_755_reg_75135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_393_reg_75035_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_393_reg_75035_reg is absorbed into DSP tmp_393_reg_75035_reg.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP tmp_393_reg_75035_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_737_reg_75040_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_384_reg_74950_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_384_reg_74950_reg is absorbed into DSP tmp_384_reg_74950_reg.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP tmp_384_reg_74950_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_385_reg_74960_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_385_reg_74960_reg is absorbed into DSP tmp_385_reg_74960_reg.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP tmp_385_reg_74960_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_380_reg_74910_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_380_reg_74910_reg is absorbed into DSP tmp_380_reg_74910_reg.
DSP Report: operator mul_16s_15s_26_1_1_U919/tmp_product is absorbed into DSP tmp_380_reg_74910_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_379_reg_74900_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_379_reg_74900_reg is absorbed into DSP tmp_379_reg_74900_reg.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP tmp_379_reg_74900_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_377_reg_74880_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_377_reg_74880_reg is absorbed into DSP tmp_377_reg_74880_reg.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP tmp_377_reg_74880_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_707_reg_74885_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_386_reg_74970_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_386_reg_74970_reg is absorbed into DSP tmp_386_reg_74970_reg.
DSP Report: operator mul_16s_13s_26_1_1_U925/tmp_product is absorbed into DSP tmp_386_reg_74970_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_381_reg_74920_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_381_reg_74920_reg is absorbed into DSP tmp_381_reg_74920_reg.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP tmp_381_reg_74920_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_715_reg_74925_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_382_reg_74930_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_382_reg_74930_reg is absorbed into DSP tmp_382_reg_74930_reg.
DSP Report: operator mul_16s_15s_26_1_1_U921/tmp_product is absorbed into DSP tmp_382_reg_74930_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_378_reg_74890_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_378_reg_74890_reg is absorbed into DSP tmp_378_reg_74890_reg.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP tmp_378_reg_74890_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_709_reg_74895_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_72750_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_72750_reg is absorbed into DSP tmp_157_reg_72750_reg.
DSP Report: operator mul_16s_15s_26_1_1_U696/tmp_product is absorbed into DSP tmp_157_reg_72750_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_158_reg_72760_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_158_reg_72760_reg is absorbed into DSP tmp_158_reg_72760_reg.
DSP Report: operator mul_16s_15s_26_1_1_U697/tmp_product is absorbed into DSP tmp_158_reg_72760_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_71755_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_54_reg_71755_reg is absorbed into DSP tmp_54_reg_71755_reg.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP tmp_54_reg_71755_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_152_reg_72705_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_152_reg_72705_reg is absorbed into DSP tmp_152_reg_72705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U691/tmp_product is absorbed into DSP tmp_152_reg_72705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_154_reg_72725_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_154_reg_72725_reg is absorbed into DSP tmp_154_reg_72725_reg.
DSP Report: operator mul_16s_14s_26_1_1_U693/tmp_product is absorbed into DSP tmp_154_reg_72725_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_280_reg_73940_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_280_reg_73940_reg is absorbed into DSP tmp_280_reg_73940_reg.
DSP Report: operator mul_16s_15s_26_1_1_U819/tmp_product is absorbed into DSP tmp_280_reg_73940_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_73950_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_73950_reg is absorbed into DSP tmp_281_reg_73950_reg.
DSP Report: operator mul_16s_15s_26_1_1_U820/tmp_product is absorbed into DSP tmp_281_reg_73950_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_275_reg_73895_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_275_reg_73895_reg is absorbed into DSP tmp_275_reg_73895_reg.
DSP Report: operator mul_16s_15s_26_1_1_U814/tmp_product is absorbed into DSP tmp_275_reg_73895_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_73930_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_73930_reg is absorbed into DSP tmp_279_reg_73930_reg.
DSP Report: operator mul_16s_15s_26_1_1_U818/tmp_product is absorbed into DSP tmp_279_reg_73930_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_282_reg_73960_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_282_reg_73960_reg is absorbed into DSP tmp_282_reg_73960_reg.
DSP Report: operator mul_16s_15s_26_1_1_U821/tmp_product is absorbed into DSP tmp_282_reg_73960_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_274_reg_73885_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_274_reg_73885_reg is absorbed into DSP tmp_274_reg_73885_reg.
DSP Report: operator mul_16s_15s_26_1_1_U813/tmp_product is absorbed into DSP tmp_274_reg_73885_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_reg_73855_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_73855_reg is absorbed into DSP tmp_271_reg_73855_reg.
DSP Report: operator mul_16s_15s_26_1_1_U810/tmp_product is absorbed into DSP tmp_271_reg_73855_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_272_reg_73865_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_272_reg_73865_reg is absorbed into DSP tmp_272_reg_73865_reg.
DSP Report: operator mul_16s_15s_26_1_1_U811/tmp_product is absorbed into DSP tmp_272_reg_73865_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_73970_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_73970_reg is absorbed into DSP tmp_283_reg_73970_reg.
DSP Report: operator mul_16s_15s_26_1_1_U822/tmp_product is absorbed into DSP tmp_283_reg_73970_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_73875_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_73875_reg is absorbed into DSP tmp_273_reg_73875_reg.
DSP Report: operator mul_16s_15s_26_1_1_U812/tmp_product is absorbed into DSP tmp_273_reg_73875_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_513_reg_73880_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U946/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U946/tmp_product.
DSP Report: Generating DSP tmp_63_reg_71840_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_63_reg_71840_reg is absorbed into DSP tmp_63_reg_71840_reg.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP tmp_63_reg_71840_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_119_reg_71845_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_71825_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_61_reg_71825_reg is absorbed into DSP tmp_61_reg_71825_reg.
DSP Report: operator mul_16s_14s_26_1_1_U600/tmp_product is absorbed into DSP tmp_61_reg_71825_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1050/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1050/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1050/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1050/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1050/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_250_reg_73650_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_250_reg_73650_reg is absorbed into DSP tmp_250_reg_73650_reg.
DSP Report: operator mul_16s_15s_26_1_1_U789/tmp_product is absorbed into DSP tmp_250_reg_73650_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_73660_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_251_reg_73660_reg is absorbed into DSP tmp_251_reg_73660_reg.
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP tmp_251_reg_73660_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_73605_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_245_reg_73605_reg is absorbed into DSP tmp_245_reg_73605_reg.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP tmp_245_reg_73605_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_249_reg_73640_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_73640_reg is absorbed into DSP tmp_249_reg_73640_reg.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP tmp_249_reg_73640_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_252_reg_73670_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_73670_reg is absorbed into DSP tmp_252_reg_73670_reg.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP tmp_252_reg_73670_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_239_reg_73545_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_73545_reg is absorbed into DSP tmp_239_reg_73545_reg.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP tmp_239_reg_73545_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_244_reg_73595_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_244_reg_73595_reg is absorbed into DSP tmp_244_reg_73595_reg.
DSP Report: operator mul_16s_15s_26_1_1_U783/tmp_product is absorbed into DSP tmp_244_reg_73595_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_73565_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_73565_reg is absorbed into DSP tmp_241_reg_73565_reg.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP tmp_241_reg_73565_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_246_reg_73615_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_246_reg_73615_reg is absorbed into DSP tmp_246_reg_73615_reg.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP tmp_246_reg_73615_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_248_reg_73630_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_248_reg_73630_reg is absorbed into DSP tmp_248_reg_73630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP tmp_248_reg_73630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_208_reg_73245_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_208_reg_73245_reg is absorbed into DSP tmp_208_reg_73245_reg.
DSP Report: operator mul_16s_15s_26_1_1_U747/tmp_product is absorbed into DSP tmp_208_reg_73245_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_198_reg_73150_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_198_reg_73150_reg is absorbed into DSP tmp_198_reg_73150_reg.
DSP Report: operator mul_16s_15s_26_1_1_U737/tmp_product is absorbed into DSP tmp_198_reg_73150_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_85_reg_72055_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_85_reg_72055_reg is absorbed into DSP tmp_85_reg_72055_reg.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP tmp_85_reg_72055_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_86_reg_72065_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_86_reg_72065_reg is absorbed into DSP tmp_86_reg_72065_reg.
DSP Report: operator mul_16s_15s_26_1_1_U625/tmp_product is absorbed into DSP tmp_86_reg_72065_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_72015_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_81_reg_72015_reg is absorbed into DSP tmp_81_reg_72015_reg.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP tmp_81_reg_72015_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_84_reg_72045_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_84_reg_72045_reg is absorbed into DSP tmp_84_reg_72045_reg.
DSP Report: operator mul_16s_15s_26_1_1_U623/tmp_product is absorbed into DSP tmp_84_reg_72045_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_87_reg_72075_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_72075_reg is absorbed into DSP tmp_87_reg_72075_reg.
DSP Report: operator mul_16s_15s_26_1_1_U626/tmp_product is absorbed into DSP tmp_87_reg_72075_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_80_reg_72005_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_80_reg_72005_reg is absorbed into DSP tmp_80_reg_72005_reg.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP tmp_80_reg_72005_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_71975_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_77_reg_71975_reg is absorbed into DSP tmp_77_reg_71975_reg.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP tmp_77_reg_71975_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_76_reg_71970_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_76_reg_71970_reg is absorbed into DSP tmp_76_reg_71970_reg.
DSP Report: operator mul_16s_13s_26_1_1_U615/tmp_product is absorbed into DSP tmp_76_reg_71970_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1065/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1065/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1065/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1065/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1065/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_88_reg_72085_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_88_reg_72085_reg is absorbed into DSP tmp_88_reg_72085_reg.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP tmp_88_reg_72085_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_72_reg_71930_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_72_reg_71930_reg is absorbed into DSP tmp_72_reg_71930_reg.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP tmp_72_reg_71930_reg.
DSP Report: Generating DSP tmp_261_reg_73760_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_261_reg_73760_reg is absorbed into DSP tmp_261_reg_73760_reg.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP tmp_261_reg_73760_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_73775_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_263_reg_73775_reg is absorbed into DSP tmp_263_reg_73775_reg.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP tmp_263_reg_73775_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_142_reg_72605_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_72605_reg is absorbed into DSP tmp_142_reg_72605_reg.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP tmp_142_reg_72605_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_72615_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_143_reg_72615_reg is absorbed into DSP tmp_143_reg_72615_reg.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP tmp_143_reg_72615_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_232_reg_73475_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_232_reg_73475_reg is absorbed into DSP tmp_232_reg_73475_reg.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP tmp_232_reg_73475_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_73485_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_233_reg_73485_reg is absorbed into DSP tmp_233_reg_73485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP tmp_233_reg_73485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_429_reg_75385_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_429_reg_75385_reg is absorbed into DSP tmp_429_reg_75385_reg.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP tmp_429_reg_75385_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_430_reg_75395_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_430_reg_75395_reg is absorbed into DSP tmp_430_reg_75395_reg.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP tmp_430_reg_75395_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_428_reg_75375_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_428_reg_75375_reg is absorbed into DSP tmp_428_reg_75375_reg.
DSP Report: operator mul_16s_15s_26_1_1_U967/tmp_product is absorbed into DSP tmp_428_reg_75375_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_431_reg_75405_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_431_reg_75405_reg is absorbed into DSP tmp_431_reg_75405_reg.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP tmp_431_reg_75405_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_419_reg_75285_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_419_reg_75285_reg is absorbed into DSP tmp_419_reg_75285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP tmp_419_reg_75285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_424_reg_75335_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_424_reg_75335_reg is absorbed into DSP tmp_424_reg_75335_reg.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP tmp_424_reg_75335_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_426_reg_75355_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_426_reg_75355_reg is absorbed into DSP tmp_426_reg_75355_reg.
DSP Report: operator mul_16s_15s_26_1_1_U965/tmp_product is absorbed into DSP tmp_426_reg_75355_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_799_reg_75360_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_427_reg_75365_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_427_reg_75365_reg is absorbed into DSP tmp_427_reg_75365_reg.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP tmp_427_reg_75365_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_801_reg_75370_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_432_reg_75415_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_432_reg_75415_reg is absorbed into DSP tmp_432_reg_75415_reg.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP tmp_432_reg_75415_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_811_reg_75420_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_793_reg_75330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_103_reg_72230_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_103_reg_72230_reg is absorbed into DSP tmp_103_reg_72230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP tmp_103_reg_72230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_94_reg_72140_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_94_reg_72140_reg is absorbed into DSP tmp_94_reg_72140_reg.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP tmp_94_reg_72140_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_310_reg_74230_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_310_reg_74230_reg is absorbed into DSP tmp_310_reg_74230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U849/tmp_product is absorbed into DSP tmp_310_reg_74230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_305_reg_74185_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_305_reg_74185_reg is absorbed into DSP tmp_305_reg_74185_reg.
DSP Report: operator mul_16s_15s_26_1_1_U844/tmp_product is absorbed into DSP tmp_305_reg_74185_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_308_reg_74215_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_308_reg_74215_reg is absorbed into DSP tmp_308_reg_74215_reg.
DSP Report: operator mul_16s_15s_26_1_1_U847/tmp_product is absorbed into DSP tmp_308_reg_74215_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_312_reg_74250_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_312_reg_74250_reg is absorbed into DSP tmp_312_reg_74250_reg.
DSP Report: operator mul_16s_15s_26_1_1_U851/tmp_product is absorbed into DSP tmp_312_reg_74250_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_304_reg_74175_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_304_reg_74175_reg is absorbed into DSP tmp_304_reg_74175_reg.
DSP Report: operator mul_16s_15s_26_1_1_U843/tmp_product is absorbed into DSP tmp_304_reg_74175_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_302_reg_74155_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_302_reg_74155_reg is absorbed into DSP tmp_302_reg_74155_reg.
DSP Report: operator mul_16s_15s_26_1_1_U841/tmp_product is absorbed into DSP tmp_302_reg_74155_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_567_reg_74160_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_309_reg_74225_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_309_reg_74225_reg is absorbed into DSP tmp_309_reg_74225_reg.
DSP Report: operator mul_16s_14s_26_1_1_U848/tmp_product is absorbed into DSP tmp_309_reg_74225_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_306_reg_74195_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_306_reg_74195_reg is absorbed into DSP tmp_306_reg_74195_reg.
DSP Report: operator mul_16s_15s_26_1_1_U845/tmp_product is absorbed into DSP tmp_306_reg_74195_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_575_reg_74200_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_307_reg_74205_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_74205_reg is absorbed into DSP tmp_307_reg_74205_reg.
DSP Report: operator mul_16s_15s_26_1_1_U846/tmp_product is absorbed into DSP tmp_307_reg_74205_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_577_reg_74210_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_313_reg_74260_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_313_reg_74260_reg is absorbed into DSP tmp_313_reg_74260_reg.
DSP Report: operator mul_16s_15s_26_1_1_U852/tmp_product is absorbed into DSP tmp_313_reg_74260_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_reg_74165_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_reg_74165_reg is absorbed into DSP tmp_303_reg_74165_reg.
DSP Report: operator mul_16s_15s_26_1_1_U842/tmp_product is absorbed into DSP tmp_303_reg_74165_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_569_reg_74170_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_444_reg_75530_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_444_reg_75530_reg is absorbed into DSP tmp_444_reg_75530_reg.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP tmp_444_reg_75530_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_440_reg_75490_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_440_reg_75490_reg is absorbed into DSP tmp_440_reg_75490_reg.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP tmp_440_reg_75490_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_446_reg_75550_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_446_reg_75550_reg is absorbed into DSP tmp_446_reg_75550_reg.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP tmp_446_reg_75550_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_437_reg_75460_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_437_reg_75460_reg is absorbed into DSP tmp_437_reg_75460_reg.
DSP Report: operator mul_16s_15s_26_1_1_U976/tmp_product is absorbed into DSP tmp_437_reg_75460_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_448_reg_75570_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_448_reg_75570_reg is absorbed into DSP tmp_448_reg_75570_reg.
DSP Report: operator mul_16s_13s_26_1_1_U987/tmp_product is absorbed into DSP tmp_448_reg_75570_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_441_reg_75500_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_441_reg_75500_reg is absorbed into DSP tmp_441_reg_75500_reg.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP tmp_441_reg_75500_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_827_reg_75505_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_442_reg_75510_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_442_reg_75510_reg is absorbed into DSP tmp_442_reg_75510_reg.
DSP Report: operator mul_16s_15s_26_1_1_U981/tmp_product is absorbed into DSP tmp_442_reg_75510_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_447_reg_75560_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_447_reg_75560_reg is absorbed into DSP tmp_447_reg_75560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP tmp_447_reg_75560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_839_reg_75565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_821_reg_75475_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_71350_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_12_reg_71350_reg is absorbed into DSP tmp_12_reg_71350_reg.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP tmp_12_reg_71350_reg.
DSP Report: Generating DSP tmp_325_reg_74375_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_325_reg_74375_reg is absorbed into DSP tmp_325_reg_74375_reg.
DSP Report: operator mul_16s_15s_26_1_1_U864/tmp_product is absorbed into DSP tmp_325_reg_74375_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_326_reg_74385_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_326_reg_74385_reg is absorbed into DSP tmp_326_reg_74385_reg.
DSP Report: operator mul_16s_15s_26_1_1_U865/tmp_product is absorbed into DSP tmp_326_reg_74385_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_323_reg_74360_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_323_reg_74360_reg is absorbed into DSP tmp_323_reg_74360_reg.
DSP Report: operator mul_16s_15s_26_1_1_U862/tmp_product is absorbed into DSP tmp_323_reg_74360_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_327_reg_74395_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_327_reg_74395_reg is absorbed into DSP tmp_327_reg_74395_reg.
DSP Report: operator mul_16s_15s_26_1_1_U866/tmp_product is absorbed into DSP tmp_327_reg_74395_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_591_reg_74285_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_328_reg_74405_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_328_reg_74405_reg is absorbed into DSP tmp_328_reg_74405_reg.
DSP Report: operator mul_16s_15s_26_1_1_U867/tmp_product is absorbed into DSP tmp_328_reg_74405_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_615_reg_74410_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_112_reg_72315_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_112_reg_72315_reg is absorbed into DSP tmp_112_reg_72315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP tmp_112_reg_72315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_211_reg_72320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_113_reg_72325_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_113_reg_72325_reg is absorbed into DSP tmp_113_reg_72325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP tmp_113_reg_72325_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_213_reg_72330_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_72460_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_72460_reg is absorbed into DSP tmp_127_reg_72460_reg.
DSP Report: operator mul_16s_15s_26_1_1_U666/tmp_product is absorbed into DSP tmp_127_reg_72460_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_239_reg_72465_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_128_reg_72470_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_128_reg_72470_reg is absorbed into DSP tmp_128_reg_72470_reg.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP tmp_128_reg_72470_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_241_reg_72475_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1117/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_435_reg_75440_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_435_reg_75440_reg is absorbed into DSP tmp_435_reg_75440_reg.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP tmp_435_reg_75440_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_815_reg_75445_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_270_reg_73845_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_270_reg_73845_reg is absorbed into DSP tmp_270_reg_73845_reg.
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP tmp_270_reg_73845_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_507_reg_73850_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_73835_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_reg_73835_reg is absorbed into DSP tmp_269_reg_73835_reg.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP tmp_269_reg_73835_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_505_reg_73840_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_422_reg_75315_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_422_reg_75315_reg is absorbed into DSP tmp_422_reg_75315_reg.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP tmp_422_reg_75315_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_791_reg_75320_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_433_reg_75425_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_433_reg_75425_reg is absorbed into DSP tmp_433_reg_75425_reg.
DSP Report: operator mul_16s_14s_26_1_1_U972/tmp_product is absorbed into DSP tmp_433_reg_75425_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_265_reg_73795_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_265_reg_73795_reg is absorbed into DSP tmp_265_reg_73795_reg.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP tmp_265_reg_73795_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_73815_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_267_reg_73815_reg is absorbed into DSP tmp_267_reg_73815_reg.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP tmp_267_reg_73815_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_73700_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_reg_73700_reg is absorbed into DSP tmp_255_reg_73700_reg.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP tmp_255_reg_73700_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_479_reg_73705_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_254_reg_73690_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_254_reg_73690_reg is absorbed into DSP tmp_254_reg_73690_reg.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP tmp_254_reg_73690_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_477_reg_73695_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_256_reg_73710_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_256_reg_73710_reg is absorbed into DSP tmp_256_reg_73710_reg.
DSP Report: operator mul_16s_15s_26_1_1_U795/tmp_product is absorbed into DSP tmp_256_reg_73710_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_258_reg_73730_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_258_reg_73730_reg is absorbed into DSP tmp_258_reg_73730_reg.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP tmp_258_reg_73730_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_485_reg_73735_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_72540_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_72540_reg is absorbed into DSP tmp_135_reg_72540_reg.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP tmp_135_reg_72540_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_255_reg_72545_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_134_reg_72530_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_134_reg_72530_reg is absorbed into DSP tmp_134_reg_72530_reg.
DSP Report: operator mul_16s_15s_26_1_1_U673/tmp_product is absorbed into DSP tmp_134_reg_72530_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_253_reg_72535_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_413_reg_75230_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_413_reg_75230_reg is absorbed into DSP tmp_413_reg_75230_reg.
DSP Report: operator mul_16s_15s_26_1_1_U952/tmp_product is absorbed into DSP tmp_413_reg_75230_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_404_reg_75140_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_404_reg_75140_reg is absorbed into DSP tmp_404_reg_75140_reg.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP tmp_404_reg_75140_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_757_reg_75145_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_417_reg_75270_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_417_reg_75270_reg is absorbed into DSP tmp_417_reg_75270_reg.
DSP Report: operator mul_16s_13s_26_1_1_U956/tmp_product is absorbed into DSP tmp_417_reg_75270_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_412_reg_75220_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_412_reg_75220_reg is absorbed into DSP tmp_412_reg_75220_reg.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP tmp_412_reg_75220_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_773_reg_75225_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_387_reg_74975_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_387_reg_74975_reg is absorbed into DSP tmp_387_reg_74975_reg.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP tmp_387_reg_74975_reg.
DSP Report: Generating DSP tmp_83_reg_72035_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_72035_reg is absorbed into DSP tmp_83_reg_72035_reg.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP tmp_83_reg_72035_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_157_reg_72040_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_58_reg_71795_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_58_reg_71795_reg is absorbed into DSP tmp_58_reg_71795_reg.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP tmp_58_reg_71795_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_111_reg_71800_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_71705_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_71705_reg is absorbed into DSP tmp_49_reg_71705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP tmp_49_reg_71705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_93_reg_71710_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_48_reg_71695_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_48_reg_71695_reg is absorbed into DSP tmp_48_reg_71695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP tmp_48_reg_71695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_91_reg_71700_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_71670_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_45_reg_71670_reg is absorbed into DSP tmp_45_reg_71670_reg.
DSP Report: operator mul_16s_13s_26_1_1_U584/tmp_product is absorbed into DSP tmp_45_reg_71670_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1034/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1034/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1034/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1034/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1034/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_46_reg_71675_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_46_reg_71675_reg is absorbed into DSP tmp_46_reg_71675_reg.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP tmp_46_reg_71675_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_87_reg_71680_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_44_reg_71660_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_44_reg_71660_reg is absorbed into DSP tmp_44_reg_71660_reg.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP tmp_44_reg_71660_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_85_reg_71665_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_71765_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_55_reg_71765_reg is absorbed into DSP tmp_55_reg_71765_reg.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP tmp_55_reg_71765_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_73990_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_reg_73990_reg is absorbed into DSP tmp_285_reg_73990_reg.
DSP Report: operator mul_16s_15s_26_1_1_U824/tmp_product is absorbed into DSP tmp_285_reg_73990_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_535_reg_73995_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_284_reg_73980_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_284_reg_73980_reg is absorbed into DSP tmp_284_reg_73980_reg.
DSP Report: operator mul_16s_15s_26_1_1_U823/tmp_product is absorbed into DSP tmp_284_reg_73980_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_533_reg_73985_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_71620_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_40_reg_71620_reg is absorbed into DSP tmp_40_reg_71620_reg.
DSP Report: operator mul_16s_15s_26_1_1_U579/tmp_product is absorbed into DSP tmp_40_reg_71620_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_71630_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_71630_reg is absorbed into DSP tmp_41_reg_71630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP tmp_41_reg_71630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_71580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_36_reg_71580_reg is absorbed into DSP tmp_36_reg_71580_reg.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP tmp_36_reg_71580_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_71650_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_43_reg_71650_reg is absorbed into DSP tmp_43_reg_71650_reg.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP tmp_43_reg_71650_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_83_reg_71655_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_74050_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_291_reg_74050_reg is absorbed into DSP tmp_291_reg_74050_reg.
DSP Report: operator mul_16s_15s_26_1_1_U830/tmp_product is absorbed into DSP tmp_291_reg_74050_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_547_reg_74055_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_292_reg_74060_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_74060_reg is absorbed into DSP tmp_292_reg_74060_reg.
DSP Report: operator mul_16s_15s_26_1_1_U831/tmp_product is absorbed into DSP tmp_292_reg_74060_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_549_reg_74065_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_349_reg_74610_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_349_reg_74610_reg is absorbed into DSP tmp_349_reg_74610_reg.
DSP Report: operator mul_16s_15s_26_1_1_U888/tmp_product is absorbed into DSP tmp_349_reg_74610_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_278_reg_73925_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_278_reg_73925_reg is absorbed into DSP tmp_278_reg_73925_reg.
DSP Report: operator mul_16s_14s_26_1_1_U817/tmp_product is absorbed into DSP tmp_278_reg_73925_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_228_reg_73440_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_228_reg_73440_reg is absorbed into DSP tmp_228_reg_73440_reg.
DSP Report: operator mul_16s_15s_26_1_1_U767/tmp_product is absorbed into DSP tmp_228_reg_73440_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_429_reg_73445_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_73235_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_207_reg_73235_reg is absorbed into DSP tmp_207_reg_73235_reg.
DSP Report: operator mul_16s_15s_26_1_1_U746/tmp_product is absorbed into DSP tmp_207_reg_73235_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_73215_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_73215_reg is absorbed into DSP tmp_205_reg_73215_reg.
DSP Report: operator mul_16s_15s_26_1_1_U744/tmp_product is absorbed into DSP tmp_205_reg_73215_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_201_reg_73175_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_201_reg_73175_reg is absorbed into DSP tmp_201_reg_73175_reg.
DSP Report: operator mul_16s_15s_26_1_1_U740/tmp_product is absorbed into DSP tmp_201_reg_73175_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_93_reg_72130_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_72130_reg is absorbed into DSP tmp_93_reg_72130_reg.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP tmp_93_reg_72130_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_175_reg_72135_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_14_reg_71370_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_14_reg_71370_reg is absorbed into DSP tmp_14_reg_71370_reg.
DSP Report: operator mul_16s_13s_26_1_1_U553/tmp_product is absorbed into DSP tmp_14_reg_71370_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1003/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1003/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1003/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1003/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1003/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_reg_71225_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_reg_71225_reg is absorbed into DSP tmp_reg_71225_reg.
DSP Report: operator mul_16s_14s_26_1_1_U538/tmp_product is absorbed into DSP tmp_reg_71225_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_190_reg_73070_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_190_reg_73070_reg is absorbed into DSP tmp_190_reg_73070_reg.
DSP Report: operator mul_16s_15s_26_1_1_U729/tmp_product is absorbed into DSP tmp_190_reg_73070_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_191_reg_73080_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_191_reg_73080_reg is absorbed into DSP tmp_191_reg_73080_reg.
DSP Report: operator mul_16s_15s_26_1_1_U730/tmp_product is absorbed into DSP tmp_191_reg_73080_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_186_reg_73030_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_186_reg_73030_reg is absorbed into DSP tmp_186_reg_73030_reg.
DSP Report: operator mul_16s_15s_26_1_1_U725/tmp_product is absorbed into DSP tmp_186_reg_73030_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_73060_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_189_reg_73060_reg is absorbed into DSP tmp_189_reg_73060_reg.
DSP Report: operator mul_16s_15s_26_1_1_U728/tmp_product is absorbed into DSP tmp_189_reg_73060_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_192_reg_73090_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_192_reg_73090_reg is absorbed into DSP tmp_192_reg_73090_reg.
DSP Report: operator mul_16s_15s_26_1_1_U731/tmp_product is absorbed into DSP tmp_192_reg_73090_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_184_reg_73015_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_184_reg_73015_reg is absorbed into DSP tmp_184_reg_73015_reg.
DSP Report: operator mul_16s_15s_26_1_1_U723/tmp_product is absorbed into DSP tmp_184_reg_73015_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_181_reg_72985_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_181_reg_72985_reg is absorbed into DSP tmp_181_reg_72985_reg.
DSP Report: operator mul_16s_15s_26_1_1_U720/tmp_product is absorbed into DSP tmp_181_reg_72985_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_182_reg_72995_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_182_reg_72995_reg is absorbed into DSP tmp_182_reg_72995_reg.
DSP Report: operator mul_16s_15s_26_1_1_U721/tmp_product is absorbed into DSP tmp_182_reg_72995_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_343_reg_73000_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_73040_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_73040_reg is absorbed into DSP tmp_187_reg_73040_reg.
DSP Report: operator mul_16s_15s_26_1_1_U726/tmp_product is absorbed into DSP tmp_187_reg_73040_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_351_reg_73045_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_188_reg_73050_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_188_reg_73050_reg is absorbed into DSP tmp_188_reg_73050_reg.
DSP Report: operator mul_16s_15s_26_1_1_U727/tmp_product is absorbed into DSP tmp_188_reg_73050_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_353_reg_73055_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_195_reg_73120_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_195_reg_73120_reg is absorbed into DSP tmp_195_reg_73120_reg.
DSP Report: operator mul_16s_15s_26_1_1_U734/tmp_product is absorbed into DSP tmp_195_reg_73120_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_367_reg_73125_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_194_reg_73110_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_194_reg_73110_reg is absorbed into DSP tmp_194_reg_73110_reg.
DSP Report: operator mul_16s_15s_26_1_1_U733/tmp_product is absorbed into DSP tmp_194_reg_73110_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_365_reg_73115_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_202_reg_73185_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_73185_reg is absorbed into DSP tmp_202_reg_73185_reg.
DSP Report: operator mul_16s_15s_26_1_1_U741/tmp_product is absorbed into DSP tmp_202_reg_73185_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_379_reg_73190_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_203_reg_73195_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_73195_reg is absorbed into DSP tmp_203_reg_73195_reg.
DSP Report: operator mul_16s_15s_26_1_1_U742/tmp_product is absorbed into DSP tmp_203_reg_73195_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_381_reg_73200_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_370_reg_74815_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_370_reg_74815_reg is absorbed into DSP tmp_370_reg_74815_reg.
DSP Report: operator mul_16s_15s_26_1_1_U909/tmp_product is absorbed into DSP tmp_370_reg_74815_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_368_reg_74795_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_368_reg_74795_reg is absorbed into DSP tmp_368_reg_74795_reg.
DSP Report: operator mul_16s_15s_26_1_1_U907/tmp_product is absorbed into DSP tmp_368_reg_74795_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_372_reg_74830_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_372_reg_74830_reg is absorbed into DSP tmp_372_reg_74830_reg.
DSP Report: operator mul_16s_15s_26_1_1_U911/tmp_product is absorbed into DSP tmp_372_reg_74830_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_360_reg_74715_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_360_reg_74715_reg is absorbed into DSP tmp_360_reg_74715_reg.
DSP Report: operator mul_16s_15s_26_1_1_U899/tmp_product is absorbed into DSP tmp_360_reg_74715_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_675_reg_74720_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_359_reg_74705_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_74705_reg is absorbed into DSP tmp_359_reg_74705_reg.
DSP Report: operator mul_16s_15s_26_1_1_U898/tmp_product is absorbed into DSP tmp_359_reg_74705_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_673_reg_74710_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_364_reg_74755_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_364_reg_74755_reg is absorbed into DSP tmp_364_reg_74755_reg.
DSP Report: operator mul_16s_15s_26_1_1_U903/tmp_product is absorbed into DSP tmp_364_reg_74755_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_361_reg_74725_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_74725_reg is absorbed into DSP tmp_361_reg_74725_reg.
DSP Report: operator mul_16s_15s_26_1_1_U900/tmp_product is absorbed into DSP tmp_361_reg_74725_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_362_reg_74735_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_362_reg_74735_reg is absorbed into DSP tmp_362_reg_74735_reg.
DSP Report: operator mul_16s_15s_26_1_1_U901/tmp_product is absorbed into DSP tmp_362_reg_74735_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_679_reg_74740_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_371_reg_74825_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_371_reg_74825_reg is absorbed into DSP tmp_371_reg_74825_reg.
DSP Report: operator mul_16s_14s_26_1_1_U910/tmp_product is absorbed into DSP tmp_371_reg_74825_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_366_reg_74775_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_366_reg_74775_reg is absorbed into DSP tmp_366_reg_74775_reg.
DSP Report: operator mul_16s_15s_26_1_1_U905/tmp_product is absorbed into DSP tmp_366_reg_74775_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_687_reg_74780_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_74785_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_367_reg_74785_reg is absorbed into DSP tmp_367_reg_74785_reg.
DSP Report: operator mul_16s_15s_26_1_1_U906/tmp_product is absorbed into DSP tmp_367_reg_74785_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_689_reg_74790_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_373_reg_74840_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_373_reg_74840_reg is absorbed into DSP tmp_373_reg_74840_reg.
DSP Report: operator mul_16s_15s_26_1_1_U912/tmp_product is absorbed into DSP tmp_373_reg_74840_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_699_reg_74845_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_220_reg_73360_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_220_reg_73360_reg is absorbed into DSP tmp_220_reg_73360_reg.
DSP Report: operator mul_16s_15s_26_1_1_U759/tmp_product is absorbed into DSP tmp_220_reg_73360_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_221_reg_73370_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_221_reg_73370_reg is absorbed into DSP tmp_221_reg_73370_reg.
DSP Report: operator mul_16s_15s_26_1_1_U760/tmp_product is absorbed into DSP tmp_221_reg_73370_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_73350_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_73350_reg is absorbed into DSP tmp_219_reg_73350_reg.
DSP Report: operator mul_16s_15s_26_1_1_U758/tmp_product is absorbed into DSP tmp_219_reg_73350_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_222_reg_73380_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_222_reg_73380_reg is absorbed into DSP tmp_222_reg_73380_reg.
DSP Report: operator mul_16s_15s_26_1_1_U761/tmp_product is absorbed into DSP tmp_222_reg_73380_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_210_reg_73265_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_210_reg_73265_reg is absorbed into DSP tmp_210_reg_73265_reg.
DSP Report: operator mul_16s_15s_26_1_1_U749/tmp_product is absorbed into DSP tmp_210_reg_73265_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_395_reg_73270_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_73255_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_73255_reg is absorbed into DSP tmp_209_reg_73255_reg.
DSP Report: operator mul_16s_15s_26_1_1_U748/tmp_product is absorbed into DSP tmp_209_reg_73255_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_73260_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_214_reg_73305_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_214_reg_73305_reg is absorbed into DSP tmp_214_reg_73305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U753/tmp_product is absorbed into DSP tmp_214_reg_73305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_73275_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_73275_reg is absorbed into DSP tmp_211_reg_73275_reg.
DSP Report: operator mul_16s_15s_26_1_1_U750/tmp_product is absorbed into DSP tmp_211_reg_73275_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_212_reg_73285_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_212_reg_73285_reg is absorbed into DSP tmp_212_reg_73285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U751/tmp_product is absorbed into DSP tmp_212_reg_73285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_399_reg_73290_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_216_reg_73325_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_216_reg_73325_reg is absorbed into DSP tmp_216_reg_73325_reg.
DSP Report: operator mul_16s_14s_26_1_1_U755/tmp_product is absorbed into DSP tmp_216_reg_73325_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1205/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1205/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1205/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1205/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1205/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_217_reg_73330_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_73330_reg is absorbed into DSP tmp_217_reg_73330_reg.
DSP Report: operator mul_16s_15s_26_1_1_U756/tmp_product is absorbed into DSP tmp_217_reg_73330_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_407_reg_73335_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_218_reg_73340_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_218_reg_73340_reg is absorbed into DSP tmp_218_reg_73340_reg.
DSP Report: operator mul_16s_15s_26_1_1_U757/tmp_product is absorbed into DSP tmp_218_reg_73340_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_409_reg_73345_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_73390_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_73390_reg is absorbed into DSP tmp_223_reg_73390_reg.
DSP Report: operator mul_16s_15s_26_1_1_U762/tmp_product is absorbed into DSP tmp_223_reg_73390_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_419_reg_73395_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_213_reg_73295_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_213_reg_73295_reg is absorbed into DSP tmp_213_reg_73295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U752/tmp_product is absorbed into DSP tmp_213_reg_73295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_401_reg_73300_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_321_reg_74340_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_321_reg_74340_reg is absorbed into DSP tmp_321_reg_74340_reg.
DSP Report: operator mul_16s_15s_26_1_1_U860/tmp_product is absorbed into DSP tmp_321_reg_74340_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_603_reg_74345_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_322_reg_74350_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_322_reg_74350_reg is absorbed into DSP tmp_322_reg_74350_reg.
DSP Report: operator mul_16s_15s_26_1_1_U861/tmp_product is absorbed into DSP tmp_322_reg_74350_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_605_reg_74355_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_73450_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_229_reg_73450_reg is absorbed into DSP tmp_229_reg_73450_reg.
DSP Report: operator mul_16s_15s_26_1_1_U768/tmp_product is absorbed into DSP tmp_229_reg_73450_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_231_reg_73470_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_231_reg_73470_reg is absorbed into DSP tmp_231_reg_73470_reg.
DSP Report: operator mul_16s_13s_26_1_1_U770/tmp_product is absorbed into DSP tmp_231_reg_73470_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_238_reg_73535_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_238_reg_73535_reg is absorbed into DSP tmp_238_reg_73535_reg.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP tmp_238_reg_73535_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_200_reg_73170_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_200_reg_73170_reg is absorbed into DSP tmp_200_reg_73170_reg.
DSP Report: operator mul_16s_13s_26_1_1_U739/tmp_product is absorbed into DSP tmp_200_reg_73170_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1189/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1189/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1189/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1189/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1189/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_175_reg_72925_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_175_reg_72925_reg is absorbed into DSP tmp_175_reg_72925_reg.
DSP Report: operator mul_16s_15s_26_1_1_U714/tmp_product is absorbed into DSP tmp_175_reg_72925_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_176_reg_72935_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_176_reg_72935_reg is absorbed into DSP tmp_176_reg_72935_reg.
DSP Report: operator mul_16s_15s_26_1_1_U715/tmp_product is absorbed into DSP tmp_176_reg_72935_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_72945_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_177_reg_72945_reg is absorbed into DSP tmp_177_reg_72945_reg.
DSP Report: operator mul_16s_15s_26_1_1_U716/tmp_product is absorbed into DSP tmp_177_reg_72945_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_72870_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_169_reg_72870_reg is absorbed into DSP tmp_169_reg_72870_reg.
DSP Report: operator mul_16s_13s_26_1_1_U708/tmp_product is absorbed into DSP tmp_169_reg_72870_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1158/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1158/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1158/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1158/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1158/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_168_reg_72860_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_168_reg_72860_reg is absorbed into DSP tmp_168_reg_72860_reg.
DSP Report: operator mul_16s_15s_26_1_1_U707/tmp_product is absorbed into DSP tmp_168_reg_72860_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_160_reg_72780_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_160_reg_72780_reg is absorbed into DSP tmp_160_reg_72780_reg.
DSP Report: operator mul_16s_15s_26_1_1_U699/tmp_product is absorbed into DSP tmp_160_reg_72780_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_72790_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_72790_reg is absorbed into DSP tmp_161_reg_72790_reg.
DSP Report: operator mul_16s_15s_26_1_1_U700/tmp_product is absorbed into DSP tmp_161_reg_72790_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_72730_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_155_reg_72730_reg is absorbed into DSP tmp_155_reg_72730_reg.
DSP Report: operator mul_16s_15s_26_1_1_U694/tmp_product is absorbed into DSP tmp_155_reg_72730_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_151_reg_72695_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_151_reg_72695_reg is absorbed into DSP tmp_151_reg_72695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U690/tmp_product is absorbed into DSP tmp_151_reg_72695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_145_reg_72635_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_145_reg_72635_reg is absorbed into DSP tmp_145_reg_72635_reg.
DSP Report: operator mul_16s_15s_26_1_1_U684/tmp_product is absorbed into DSP tmp_145_reg_72635_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_72595_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_141_reg_72595_reg is absorbed into DSP tmp_141_reg_72595_reg.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP tmp_141_reg_72595_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_144_reg_72625_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_144_reg_72625_reg is absorbed into DSP tmp_144_reg_72625_reg.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP tmp_144_reg_72625_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_140_reg_72585_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_140_reg_72585_reg is absorbed into DSP tmp_140_reg_72585_reg.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP tmp_140_reg_72585_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_136_reg_72550_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_136_reg_72550_reg is absorbed into DSP tmp_136_reg_72550_reg.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP tmp_136_reg_72550_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_138_reg_72570_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_138_reg_72570_reg is absorbed into DSP tmp_138_reg_72570_reg.
DSP Report: operator mul_16s_13s_26_1_1_U677/tmp_product is absorbed into DSP tmp_138_reg_72570_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1127/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1127/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1127/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1127/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1127/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_148_reg_72665_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_148_reg_72665_reg is absorbed into DSP tmp_148_reg_72665_reg.
DSP Report: operator mul_16s_15s_26_1_1_U687/tmp_product is absorbed into DSP tmp_148_reg_72665_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_72575_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_72575_reg is absorbed into DSP tmp_139_reg_72575_reg.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP tmp_139_reg_72575_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_130_reg_72490_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_130_reg_72490_reg is absorbed into DSP tmp_130_reg_72490_reg.
DSP Report: operator mul_16s_15s_26_1_1_U669/tmp_product is absorbed into DSP tmp_130_reg_72490_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_131_reg_72500_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_131_reg_72500_reg is absorbed into DSP tmp_131_reg_72500_reg.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP tmp_131_reg_72500_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_126_reg_72450_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_126_reg_72450_reg is absorbed into DSP tmp_126_reg_72450_reg.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP tmp_126_reg_72450_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_72480_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_129_reg_72480_reg is absorbed into DSP tmp_129_reg_72480_reg.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP tmp_129_reg_72480_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_132_reg_72510_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_132_reg_72510_reg is absorbed into DSP tmp_132_reg_72510_reg.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP tmp_132_reg_72510_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_120_reg_72395_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_120_reg_72395_reg is absorbed into DSP tmp_120_reg_72395_reg.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP tmp_120_reg_72395_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_119_reg_72385_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_119_reg_72385_reg is absorbed into DSP tmp_119_reg_72385_reg.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP tmp_119_reg_72385_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_72405_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_121_reg_72405_reg is absorbed into DSP tmp_121_reg_72405_reg.
DSP Report: operator mul_16s_15s_26_1_1_U660/tmp_product is absorbed into DSP tmp_121_reg_72405_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_124_reg_72430_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_124_reg_72430_reg is absorbed into DSP tmp_124_reg_72430_reg.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP tmp_124_reg_72430_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_115_reg_72345_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_115_reg_72345_reg is absorbed into DSP tmp_115_reg_72345_reg.
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP tmp_115_reg_72345_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_116_reg_72355_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_72355_reg is absorbed into DSP tmp_116_reg_72355_reg.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP tmp_116_reg_72355_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_111_reg_72305_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_111_reg_72305_reg is absorbed into DSP tmp_111_reg_72305_reg.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP tmp_111_reg_72305_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_72365_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_72365_reg is absorbed into DSP tmp_117_reg_72365_reg.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP tmp_117_reg_72365_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_110_reg_72295_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_110_reg_72295_reg is absorbed into DSP tmp_110_reg_72295_reg.
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP tmp_110_reg_72295_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_106_reg_72260_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_106_reg_72260_reg is absorbed into DSP tmp_106_reg_72260_reg.
DSP Report: operator mul_16s_15s_26_1_1_U645/tmp_product is absorbed into DSP tmp_106_reg_72260_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_107_reg_72270_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_107_reg_72270_reg is absorbed into DSP tmp_107_reg_72270_reg.
DSP Report: operator mul_16s_13s_26_1_1_U646/tmp_product is absorbed into DSP tmp_107_reg_72270_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1096/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1096/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1096/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1096/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1096/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_118_reg_72375_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_118_reg_72375_reg is absorbed into DSP tmp_118_reg_72375_reg.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP tmp_118_reg_72375_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_72285_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_109_reg_72285_reg is absorbed into DSP tmp_109_reg_72285_reg.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP tmp_109_reg_72285_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_100_reg_72200_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_100_reg_72200_reg is absorbed into DSP tmp_100_reg_72200_reg.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP tmp_100_reg_72200_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_72210_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_72210_reg is absorbed into DSP tmp_101_reg_72210_reg.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP tmp_101_reg_72210_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_96_reg_72160_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_96_reg_72160_reg is absorbed into DSP tmp_96_reg_72160_reg.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP tmp_96_reg_72160_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_99_reg_72190_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_72190_reg is absorbed into DSP tmp_99_reg_72190_reg.
DSP Report: operator mul_16s_15s_26_1_1_U638/tmp_product is absorbed into DSP tmp_99_reg_72190_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_102_reg_72220_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_102_reg_72220_reg is absorbed into DSP tmp_102_reg_72220_reg.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP tmp_102_reg_72220_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1091/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_72150_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_95_reg_72150_reg is absorbed into DSP tmp_95_reg_72150_reg.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP tmp_95_reg_72150_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_72115_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_91_reg_72115_reg is absorbed into DSP tmp_91_reg_72115_reg.
DSP Report: operator mul_16s_15s_26_1_1_U630/tmp_product is absorbed into DSP tmp_91_reg_72115_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_56_reg_71775_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_56_reg_71775_reg is absorbed into DSP tmp_56_reg_71775_reg.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP tmp_56_reg_71775_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_51_reg_71725_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_51_reg_71725_reg is absorbed into DSP tmp_51_reg_71725_reg.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP tmp_51_reg_71725_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_71785_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_57_reg_71785_reg is absorbed into DSP tmp_57_reg_71785_reg.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP tmp_57_reg_71785_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_411_reg_75210_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_411_reg_75210_reg is absorbed into DSP tmp_411_reg_75210_reg.
DSP Report: operator mul_16s_15s_26_1_1_U950/tmp_product is absorbed into DSP tmp_411_reg_75210_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_771_reg_75215_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_408_reg_75180_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_408_reg_75180_reg is absorbed into DSP tmp_408_reg_75180_reg.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP tmp_408_reg_75180_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_765_reg_75185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_357_reg_74685_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_357_reg_74685_reg is absorbed into DSP tmp_357_reg_74685_reg.
DSP Report: operator mul_16s_15s_26_1_1_U896/tmp_product is absorbed into DSP tmp_357_reg_74685_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_345_reg_74570_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_74570_reg is absorbed into DSP tmp_345_reg_74570_reg.
DSP Report: operator mul_16s_15s_26_1_1_U884/tmp_product is absorbed into DSP tmp_345_reg_74570_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_647_reg_74575_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_344_reg_74560_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_344_reg_74560_reg is absorbed into DSP tmp_344_reg_74560_reg.
DSP Report: operator mul_16s_15s_26_1_1_U883/tmp_product is absorbed into DSP tmp_344_reg_74560_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_645_reg_74565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_346_reg_74580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_346_reg_74580_reg is absorbed into DSP tmp_346_reg_74580_reg.
DSP Report: operator mul_16s_15s_26_1_1_U885/tmp_product is absorbed into DSP tmp_346_reg_74580_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_355_reg_74670_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_355_reg_74670_reg is absorbed into DSP tmp_355_reg_74670_reg.
DSP Report: operator mul_16s_13s_26_1_1_U894/tmp_product is absorbed into DSP tmp_355_reg_74670_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_351_reg_74630_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_351_reg_74630_reg is absorbed into DSP tmp_351_reg_74630_reg.
DSP Report: operator mul_16s_15s_26_1_1_U890/tmp_product is absorbed into DSP tmp_351_reg_74630_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_659_reg_74635_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_358_reg_74695_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_358_reg_74695_reg is absorbed into DSP tmp_358_reg_74695_reg.
DSP Report: operator mul_16s_15s_26_1_1_U897/tmp_product is absorbed into DSP tmp_358_reg_74695_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_671_reg_74700_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_348_reg_74600_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_348_reg_74600_reg is absorbed into DSP tmp_348_reg_74600_reg.
DSP Report: operator mul_16s_15s_26_1_1_U887/tmp_product is absorbed into DSP tmp_348_reg_74600_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_653_reg_74605_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_317_reg_74300_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_74300_reg is absorbed into DSP tmp_317_reg_74300_reg.
DSP Report: operator mul_16s_15s_26_1_1_U856/tmp_product is absorbed into DSP tmp_317_reg_74300_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_595_reg_74305_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_324_reg_74370_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_324_reg_74370_reg is absorbed into DSP tmp_324_reg_74370_reg.
DSP Report: operator mul_16s_13s_26_1_1_U863/tmp_product is absorbed into DSP tmp_324_reg_74370_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_339_reg_74515_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_339_reg_74515_reg is absorbed into DSP tmp_339_reg_74515_reg.
DSP Report: operator mul_16s_15s_26_1_1_U878/tmp_product is absorbed into DSP tmp_339_reg_74515_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_341_reg_74530_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_341_reg_74530_reg is absorbed into DSP tmp_341_reg_74530_reg.
DSP Report: operator mul_16s_15s_26_1_1_U880/tmp_product is absorbed into DSP tmp_341_reg_74530_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_342_reg_74540_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_342_reg_74540_reg is absorbed into DSP tmp_342_reg_74540_reg.
DSP Report: operator mul_16s_15s_26_1_1_U881/tmp_product is absorbed into DSP tmp_342_reg_74540_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_330_reg_74425_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_330_reg_74425_reg is absorbed into DSP tmp_330_reg_74425_reg.
DSP Report: operator mul_16s_15s_26_1_1_U869/tmp_product is absorbed into DSP tmp_330_reg_74425_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_619_reg_74430_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_329_reg_74415_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_74415_reg is absorbed into DSP tmp_329_reg_74415_reg.
DSP Report: operator mul_16s_15s_26_1_1_U868/tmp_product is absorbed into DSP tmp_329_reg_74415_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_617_reg_74420_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_334_reg_74465_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_334_reg_74465_reg is absorbed into DSP tmp_334_reg_74465_reg.
DSP Report: operator mul_16s_15s_26_1_1_U873/tmp_product is absorbed into DSP tmp_334_reg_74465_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_331_reg_74435_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_74435_reg is absorbed into DSP tmp_331_reg_74435_reg.
DSP Report: operator mul_16s_15s_26_1_1_U870/tmp_product is absorbed into DSP tmp_331_reg_74435_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_332_reg_74445_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_332_reg_74445_reg is absorbed into DSP tmp_332_reg_74445_reg.
DSP Report: operator mul_16s_15s_26_1_1_U871/tmp_product is absorbed into DSP tmp_332_reg_74445_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_623_reg_74450_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_340_reg_74525_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_340_reg_74525_reg is absorbed into DSP tmp_340_reg_74525_reg.
DSP Report: operator mul_16s_14s_26_1_1_U879/tmp_product is absorbed into DSP tmp_340_reg_74525_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_336_reg_74485_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_336_reg_74485_reg is absorbed into DSP tmp_336_reg_74485_reg.
DSP Report: operator mul_16s_15s_26_1_1_U875/tmp_product is absorbed into DSP tmp_336_reg_74485_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_631_reg_74490_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_343_reg_74550_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_343_reg_74550_reg is absorbed into DSP tmp_343_reg_74550_reg.
DSP Report: operator mul_16s_15s_26_1_1_U882/tmp_product is absorbed into DSP tmp_343_reg_74550_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_643_reg_74555_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_333_reg_74455_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_333_reg_74455_reg is absorbed into DSP tmp_333_reg_74455_reg.
DSP Report: operator mul_16s_15s_26_1_1_U872/tmp_product is absorbed into DSP tmp_333_reg_74455_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_625_reg_74460_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_73915_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_277_reg_73915_reg is absorbed into DSP tmp_277_reg_73915_reg.
DSP Report: operator mul_16s_15s_26_1_1_U816/tmp_product is absorbed into DSP tmp_277_reg_73915_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_521_reg_73920_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_257_reg_73720_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_257_reg_73720_reg is absorbed into DSP tmp_257_reg_73720_reg.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP tmp_257_reg_73720_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_73725_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_262_reg_73770_reg, operation Mode is: (A*(B:0x3f264))'.
DSP Report: register tmp_262_reg_73770_reg is absorbed into DSP tmp_262_reg_73770_reg.
DSP Report: operator mul_16s_13s_26_1_1_U801/tmp_product is absorbed into DSP tmp_262_reg_73770_reg.
DSP Report: Generating DSP mac_muladd_16s_10ns_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x212).
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_10ns_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_10ns_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_253_reg_73680_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_73680_reg is absorbed into DSP tmp_253_reg_73680_reg.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP tmp_253_reg_73680_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_475_reg_73685_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_73585_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_73585_reg is absorbed into DSP tmp_243_reg_73585_reg.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP tmp_243_reg_73585_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_457_reg_73590_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_242_reg_73575_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_242_reg_73575_reg is absorbed into DSP tmp_242_reg_73575_reg.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP tmp_242_reg_73575_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_455_reg_73580_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_73625_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_247_reg_73625_reg is absorbed into DSP tmp_247_reg_73625_reg.
DSP Report: operator mul_16s_14s_26_1_1_U786/tmp_product is absorbed into DSP tmp_247_reg_73625_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_193_reg_73100_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_73100_reg is absorbed into DSP tmp_193_reg_73100_reg.
DSP Report: operator mul_16s_15s_26_1_1_U732/tmp_product is absorbed into DSP tmp_193_reg_73100_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_363_reg_73105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_73005_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_183_reg_73005_reg is absorbed into DSP tmp_183_reg_73005_reg.
DSP Report: operator mul_16s_15s_26_1_1_U722/tmp_product is absorbed into DSP tmp_183_reg_73005_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_345_reg_73010_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_72520_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_72520_reg is absorbed into DSP tmp_133_reg_72520_reg.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP tmp_133_reg_72520_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_251_reg_72525_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_122_reg_72415_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_122_reg_72415_reg is absorbed into DSP tmp_122_reg_72415_reg.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP tmp_122_reg_72415_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_72420_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_72425_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_123_reg_72425_reg is absorbed into DSP tmp_123_reg_72425_reg.
DSP Report: operator mul_16s_14s_26_1_1_U662/tmp_product is absorbed into DSP tmp_123_reg_72425_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_97_reg_72170_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_72170_reg is absorbed into DSP tmp_97_reg_72170_reg.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP tmp_97_reg_72170_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_183_reg_72175_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_92_reg_72125_reg, operation Mode is: (A*(B:0x3e18c))'.
DSP Report: register tmp_92_reg_72125_reg is absorbed into DSP tmp_92_reg_72125_reg.
DSP Report: operator mul_16s_14s_26_1_1_U631/tmp_product is absorbed into DSP tmp_92_reg_72125_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U1081/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3498).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1081/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1081/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U1081/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U1081/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O137[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O137[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O140[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O140[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O143[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O143[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O146[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O146[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O149[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O149[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O152[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O152[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O155[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O155[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O158[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O158[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O161[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O161[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O164[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O164[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O167[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O167[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O170[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O170[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O173[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O173[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O176[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O176[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O179[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O179[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O182[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O182[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O185[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O185[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O188[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O188[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O191[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O191[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O194[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O194[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O197[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O197[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O200[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O200[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O203[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O203[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O206[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O206[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O209[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O209[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O212[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O212[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O215[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O215[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O218[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O218[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O221[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O221[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 4282.184 ; gain = 1849.352 ; free physical = 690318 ; free virtual = 943034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom170     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom170     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom171     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom171     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom172     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom172     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom173     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom173     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom174     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom174     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom175     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom175     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom176     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom176     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom177     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom177     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom178     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom178     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom179     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom179     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom180     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom180     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom181     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom181     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom182     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom182     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom183     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom183     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom184     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom184     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom185     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom185     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom186     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom186     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom187     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom187     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom188     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom188     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom189     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom189     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom190     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom190     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom191     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom191     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom192     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom192     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom193     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom193     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom194     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom194     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom195     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom195     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom196     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom196     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom197     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom197     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom198     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom198     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom199     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom199     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom200     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom200     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom201     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom201     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom202     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom202     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom203     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom203     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom204     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom204     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom205     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom205     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom206     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom206     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom207     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom207     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom208     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom208     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom209     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom209     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom210     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom210     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom211     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom211     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom212     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom212     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom213     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom213     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom214     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom214     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom215     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom215     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom216     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom216     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom217     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom217     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom218     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom218     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom219     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom219     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom220     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom220     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom221     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom221     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom222     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom222     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom223     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom223     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom224     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom224     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom225     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom225     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom226     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom226     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom227     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom227     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom228     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom228     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom229     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom229     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom230     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom230     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom231     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom231     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom232     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom232     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom233     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom233     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom234     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom234     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom235     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom235     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom236     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom236     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom237     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom237     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom238     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom238     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom239     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom239     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom240     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom240     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom241     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom241     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom242     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom242     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom243     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom243     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom244     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom244     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom245     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom245     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom246     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom246     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom247     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom247     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom248     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom248     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom249     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom249     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom250     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom250     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom251     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom251     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom252     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom252     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom253     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom253     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom254     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom254     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom255     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom255     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom256     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom256     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom257     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom257     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom258     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom258     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom259     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom259     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom260     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom260     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom261     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom261     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom262     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom262     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom263     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom263     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom264     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom264     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom265     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom265     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom266     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom266     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom267     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom267     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom268     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom268     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom269     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom269     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom270     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom270     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom271     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom271     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom272     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom272     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom273     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom273     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom274     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom274     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom275     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom275     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom276     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom276     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom277     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom277     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom278     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom278     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom279     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom279     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom280     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom280     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom281     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom281     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom282     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom282     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom283     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom283     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom284     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom284     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom285     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom285     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom286     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom286     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom287     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom287     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom288     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom288     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom289     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom289     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom290     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom290     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom291     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom291     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom292     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom292     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom293     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom293     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom294     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom294     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom295     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom295     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom296     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom296     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom297     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom297     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom298     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom298     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom299     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom299     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom300     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom300     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom301     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom301     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom302     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom302     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom303     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom303     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom304     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom304     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom305     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom305     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom306     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom306     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom307     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom307     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom308     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom308     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom309     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom309     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom310     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom310     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom311     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom311     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom312     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom312     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom313     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom313     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom314     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom314     | 64x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*(B:0x3f264))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*(B:0x212)    | 16     | 11     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*(B:0x3e18c))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x3498)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4282.184 ; gain = 1849.352 ; free physical = 690238 ; free virtual = 943020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:27 . Memory (MB): peak = 4309.180 ; gain = 1876.348 ; free physical = 690077 ; free virtual = 942868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689654 ; free virtual = 942549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689644 ; free virtual = 942538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 690105 ; free virtual = 942998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:52 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689761 ; free virtual = 942655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:53 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689741 ; free virtual = 942636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:54 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689714 ; free virtual = 942609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                 | C+A*B       | 30     | 10     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB2 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1230|
|3     |DSP48E2         |    28|
|4     |DSP_ALU         |  1322|
|5     |DSP_A_B_DATA    |  1322|
|6     |DSP_C_DATA      |  1322|
|7     |DSP_MULTIPLIER  |  1322|
|8     |DSP_M_DATA      |  1322|
|9     |DSP_OUTPUT      |  1322|
|10    |DSP_PREADD      |  1322|
|11    |DSP_PREADD_DATA |  1322|
|12    |LUT1            |   156|
|13    |LUT2            |  5196|
|14    |LUT3            |  8794|
|15    |LUT4            | 22535|
|16    |LUT5            |  1028|
|17    |LUT6            | 12820|
|18    |MUXF7           |    26|
|19    |FDRE            | 11408|
|20    |FDSE            |   408|
|21    |IBUF            |  1604|
|22    |OBUF            |   513|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                      |Cells |
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                            | 76323|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                |   480|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                     |    65|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1606                                                                                                                                       |    53|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                   |    63|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1605                                                                                                                                       |    52|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                   |    62|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1604                                                                                                                                       |    53|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                   |    61|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1603                                                                                                                                       |    52|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                   |    62|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1602                                                                                                                                       |    53|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                   |    62|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1601                                                                                                                                       |    52|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                   |    62|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1600                                                                                                                                       |    53|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                   |    61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1599                                                                                                                                       |    52|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                   |    62|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1598                                                                                                                                       |    53|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                   |    65|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1597                                                                                                                                       |    52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                   |    62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1596                                                                                                                                       |    52|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                  |    62|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1595                                                                                                                                       |    53|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                  |    61|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1594                                                                                                                                       |    52|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                  |    63|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1593                                                                                                                                       |    53|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                  |    61|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1592                                                                                                                                       |    52|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                  |    64|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1591                                                                                                                                       |    53|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                  |    61|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1590                                                                                                                                       |    52|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                  |    63|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1589                                                                                                                                       |    53|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                  |    63|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1588                                                                                                                                       |    52|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                  |    62|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1587                                                                                                                                       |    53|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                  |    61|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1586                                                                                                                                       |    52|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                  |    62|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1585                                                                                                                                       |    53|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                  |    64|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1584                                                                                                                                       |    52|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                  |    63|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1583                                                                                                                                       |    53|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                  |    61|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1582                                                                                                                                       |    52|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                  |    62|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1581                                                                                                                                       |    53|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                  |    63|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1580                                                                                                                                       |    52|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                  |    63|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1579                                                                                                                                       |    53|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                  |    61|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1578                                                                                                                                       |    52|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                  |    62|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1577                                                                                                                                       |    53|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                  |    78|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1576                                                                                                                                       |    65|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                  |    75|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1575                                                                                                                                       |    65|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                  |    74|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1574                                                                                                                                       |    65|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                  |    75|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1573                                                                                                                                       |    65|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                  |    74|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1572                                                                                                                                       |    65|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                  |    75|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1571                                                                                                                                       |    65|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                  |    74|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1570                                                                                                                                       |    65|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                  |    74|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1569                                                                                                                                       |    65|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                  |    74|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1568                                                                                                                                       |    65|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                  |    75|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1567                                                                                                                                       |    65|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                  |    75|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1566                                                                                                                                       |    65|
|85    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                  |    74|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1565                                                                                                                                       |    65|
|87    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                  |    76|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1564                                                                                                                                       |    65|
|89    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                  |    75|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1563                                                                                                                                       |    65|
|91    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                  |    74|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1562                                                                                                                                       |    65|
|93    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                  |    75|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1561                                                                                                                                       |    65|
|95    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                  |    74|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1560                                                                                                                                       |    65|
|97    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                  |    76|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1559                                                                                                                                       |    65|
|99    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                  |    75|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1558                                                                                                                                       |    65|
|101   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                  |    74|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1557                                                                                                                                       |    65|
|103   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                  |    74|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1556                                                                                                                                       |    65|
|105   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                  |    74|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1555                                                                                                                                       |    65|
|107   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                  |    75|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1554                                                                                                                                       |    65|
|109   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                  |    75|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1553                                                                                                                                       |    65|
|111   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                  |    76|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1552                                                                                                                                       |    65|
|113   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                  |    74|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1551                                                                                                                                       |    65|
|115   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                  |    76|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1550                                                                                                                                       |    65|
|117   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                  |    74|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1549                                                                                                                                       |    65|
|119   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                  |    74|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1548                                                                                                                                       |    65|
|121   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                  |    74|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1547                                                                                                                                       |    65|
|123   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                  |    57|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1546                                                                                                                                       |    48|
|125   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                  |    57|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1545                                                                                                                                       |    48|
|127   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                  |    57|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1544                                                                                                                                       |    48|
|129   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                  |    57|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1543                                                                                                                                       |    48|
|131   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                  |    57|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1542                                                                                                                                       |    48|
|133   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                  |    57|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1541                                                                                                                                       |    48|
|135   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                  |    57|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1540                                                                                                                                       |    48|
|137   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                  |    57|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1539                                                                                                                                       |    48|
|139   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                  |    57|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1538                                                                                                                                       |    48|
|141   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                  |    59|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1537                                                                                                                                       |    48|
|143   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                  |    57|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1536                                                                                                                                       |    48|
|145   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                  |    57|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1535                                                                                                                                       |    48|
|147   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                  |    58|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1534                                                                                                                                       |    48|
|149   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                  |    57|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_1533                                                                                                                                       |    48|
|151   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                  |    58|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                            |    48|
|153   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                      |   148|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1532                                                                                                                                        |   139|
|155   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                   |    24|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1531                                                                                                                                        |    14|
|157   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                   |   232|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1530                                                                                                                                        |   223|
|159   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                   |    25|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1529                                                                                                                                        |    16|
|161   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                   |   162|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1528                                                                                                                                        |   153|
|163   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                   |    23|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1527                                                                                                                                        |    14|
|165   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                   |   165|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1526                                                                                                                                        |   156|
|167   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                   |    23|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1525                                                                                                                                        |    14|
|169   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                   |   170|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1524                                                                                                                                        |   161|
|171   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                   |    23|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1523                                                                                                                                        |    14|
|173   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                   |   177|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1522                                                                                                                                        |   168|
|175   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                   |    23|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1521                                                                                                                                        |    14|
|177   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                   |   147|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1520                                                                                                                                        |   138|
|179   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                   |    23|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1519                                                                                                                                        |    14|
|181   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                   |   176|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1518                                                                                                                                        |   165|
|183   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                   |    25|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1517                                                                                                                                        |    15|
|185   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                   |   138|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1516                                                                                                                                        |   129|
|187   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                   |    23|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1515                                                                                                                                        |    14|
|189   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                   |   160|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1514                                                                                                                                        |   151|
|191   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                   |    23|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1513                                                                                                                                        |    14|
|193   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                   |   177|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1512                                                                                                                                        |   165|
|195   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                   |    23|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1511                                                                                                                                        |    14|
|197   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                   |   147|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1510                                                                                                                                        |   138|
|199   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                   |    23|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1509                                                                                                                                        |    14|
|201   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                   |   173|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1508                                                                                                                                        |   164|
|203   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                   |    23|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1507                                                                                                                                        |    14|
|205   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                   |   149|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1506                                                                                                                                        |   139|
|207   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                  |    24|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1505                                                                                                                                        |    14|
|209   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                  |   178|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1504                                                                                                                                        |   169|
|211   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                  |    24|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1503                                                                                                                                        |    15|
|213   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                  |   138|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1502                                                                                                                                        |   129|
|215   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                  |    23|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1501                                                                                                                                        |    14|
|217   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                  |   168|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1500                                                                                                                                        |   158|
|219   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                  |    24|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1499                                                                                                                                        |    14|
|221   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                  |   157|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1498                                                                                                                                        |   148|
|223   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                  |    23|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1497                                                                                                                                        |    14|
|225   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                  |   175|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1496                                                                                                                                        |   166|
|227   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                  |    23|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1495                                                                                                                                        |    14|
|229   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                  |   147|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1494                                                                                                                                        |   138|
|231   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                  |    23|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1493                                                                                                                                        |    14|
|233   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                  |   173|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1492                                                                                                                                        |   164|
|235   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                  |    24|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1491                                                                                                                                        |    15|
|237   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                  |   148|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1490                                                                                                                                        |   139|
|239   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                  |    24|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1489                                                                                                                                        |    15|
|241   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                  |   172|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1488                                                                                                                                        |   163|
|243   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                  |    24|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1487                                                                                                                                        |    14|
|245   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                  |   137|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1486                                                                                                                                        |   128|
|247   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                  |    23|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1485                                                                                                                                        |    14|
|249   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                  |   153|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1484                                                                                                                                        |   144|
|251   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                  |    23|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1483                                                                                                                                        |    14|
|253   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                  |   151|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1482                                                                                                                                        |   141|
|255   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                  |    23|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1481                                                                                                                                        |    14|
|257   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                  |   152|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1480                                                                                                                                        |   143|
|259   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                  |    23|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1479                                                                                                                                        |    14|
|261   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                  |   154|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1478                                                                                                                                        |   145|
|263   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                  |    24|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1477                                                                                                                                        |    14|
|265   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                  |   167|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1476                                                                                                                                        |   157|
|267   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                  |    23|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1475                                                                                                                                        |    14|
|269   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                  |   150|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1474                                                                                                                                        |   141|
|271   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                  |    24|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                             |    14|
|273   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s                                                                                                | 21334|
|274   |    select_ln134_817_reg_49509_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/select_ln134_831_reg_49554_reg_funnel__1                                                               |     8|
|275   |    select_ln134_831_reg_49554_reg                                    |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/select_ln134_831_reg_49554_reg_funnel                                                                  |     8|
|276   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                               |    19|
|277   |    mul_16s_15ns_26_1_1_U103                                          |hls_dummy_mul_16s_15ns_26_1_1_1027                                                                                                                                          |    19|
|278   |    mul_16s_15ns_26_1_1_U134                                          |hls_dummy_mul_16s_15ns_26_1_1_1028                                                                                                                                          |    19|
|279   |    mul_16s_15ns_26_1_1_U165                                          |hls_dummy_mul_16s_15ns_26_1_1_1029                                                                                                                                          |    19|
|280   |    mul_16s_15ns_26_1_1_U196                                          |hls_dummy_mul_16s_15ns_26_1_1_1030                                                                                                                                          |    19|
|281   |    mul_16s_15ns_26_1_1_U227                                          |hls_dummy_mul_16s_15ns_26_1_1_1031                                                                                                                                          |    19|
|282   |    mul_16s_15ns_26_1_1_U258                                          |hls_dummy_mul_16s_15ns_26_1_1_1032                                                                                                                                          |    19|
|283   |    mul_16s_15ns_26_1_1_U289                                          |hls_dummy_mul_16s_15ns_26_1_1_1033                                                                                                                                          |    26|
|284   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__5                                                          |     8|
|285   |    mul_16s_15ns_26_1_1_U320                                          |hls_dummy_mul_16s_15ns_26_1_1_1034                                                                                                                                          |    19|
|286   |    mul_16s_15ns_26_1_1_U351                                          |hls_dummy_mul_16s_15ns_26_1_1_1035                                                                                                                                          |    26|
|287   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__3                                                          |     8|
|288   |    mul_16s_15ns_26_1_1_U382                                          |hls_dummy_mul_16s_15ns_26_1_1_1036                                                                                                                                          |    19|
|289   |    mul_16s_15ns_26_1_1_U41                                           |hls_dummy_mul_16s_15ns_26_1_1_1037                                                                                                                                          |    19|
|290   |    mul_16s_15ns_26_1_1_U413                                          |hls_dummy_mul_16s_15ns_26_1_1_1038                                                                                                                                          |    19|
|291   |    mul_16s_15ns_26_1_1_U444                                          |hls_dummy_mul_16s_15ns_26_1_1_1039                                                                                                                                          |    19|
|292   |    mul_16s_15ns_26_1_1_U72                                           |hls_dummy_mul_16s_15ns_26_1_1_1040                                                                                                                                          |    19|
|293   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_1041                                                                                                                                           |    41|
|294   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__49                                                         |     8|
|295   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1042                                                                                                                                           |     8|
|296   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__91                                                         |     8|
|297   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1043                                                                                                                                           |     9|
|298   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__3                                                           |     8|
|299   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1044                                                                                                                                           |     8|
|300   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__27                                                         |     8|
|301   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1045                                                                                                                                           |    41|
|302   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__105                                                        |     8|
|303   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1046                                                                                                                                           |    40|
|304   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__43                                                          |     8|
|305   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1047                                                                                                                                           |    94|
|306   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__67                                                          |     8|
|307   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1048                                                                                                                                           |     8|
|308   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__114                                                        |     8|
|309   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1049                                                                                                                                           |    41|
|310   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__67                                                         |     8|
|311   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1050                                                                                                                                           |    41|
|312   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__11                                                         |     8|
|313   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_1051                                                                                                                                           |     9|
|314   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__45                                                          |     8|
|315   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1052                                                                                                                                           |    52|
|316   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__88                                                         |     8|
|317   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1053                                                                                                                                           |     9|
|318   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__76                                                         |     8|
|319   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1054                                                                                                                                           |    11|
|320   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__148                                                        |     8|
|321   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_1055                                                                                                                                           |     8|
|322   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__87                                                         |     8|
|323   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1056                                                                                                                                           |    41|
|324   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__32                                                         |     8|
|325   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1057                                                                                                                                           |     8|
|326   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__81                                                         |     8|
|327   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_1058                                                                                                                                           |    10|
|328   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__46                                                          |     8|
|329   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1059                                                                                                                                           |    19|
|330   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_1060                                                                                                                                           |     8|
|331   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__23                                                         |     8|
|332   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1061                                                                                                                                           |     8|
|333   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__92                                                         |     8|
|334   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1062                                                                                                                                           |    41|
|335   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__72                                                         |     8|
|336   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1063                                                                                                                                           |    42|
|337   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__30                                                          |     8|
|338   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1064                                                                                                                                           |    95|
|339   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__47                                                          |     8|
|340   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1065                                                                                                                                           |     8|
|341   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__142                                                        |     8|
|342   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1066                                                                                                                                           |    41|
|343   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__6                                                          |     8|
|344   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_1067                                                                                                                                           |    10|
|345   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__56                                                          |     8|
|346   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1068                                                                                                                                           |    52|
|347   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__98                                                         |     8|
|348   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1069                                                                                                                                           |     9|
|349   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__14                                                         |     8|
|350   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1070                                                                                                                                           |    11|
|351   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__27                                                         |     8|
|352   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1071                                                                                                                                           |     8|
|353   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__60                                                         |     8|
|354   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_1072                                                                                                                                           |     9|
|355   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__20                                                         |     8|
|356   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_1073                                                                                                                                           |    41|
|357   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__89                                                         |     8|
|358   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_1074                                                                                                                                           |     8|
|359   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__118                                                        |     8|
|360   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_1075                                                                                                                                           |     9|
|361   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__2                                                           |     8|
|362   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_1076                                                                                                                                           |     8|
|363   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__34                                                         |     8|
|364   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_1077                                                                                                                                           |    41|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__83                                                         |     8|
|366   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_1078                                                                                                                                           |    40|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__39                                                          |     8|
|368   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_1079                                                                                                                                           |    95|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__48                                                          |     8|
|370   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_1080                                                                                                                                           |     8|
|371   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__50                                                         |     8|
|372   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_1081                                                                                                                                           |    41|
|373   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__24                                                         |     8|
|374   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_1082                                                                                                                                           |     8|
|375   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__68                                                         |     8|
|376   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_1083                                                                                                                                           |     9|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__65                                                          |     8|
|378   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_1084                                                                                                                                           |    52|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__100                                                        |     8|
|380   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_1085                                                                                                                                           |     9|
|381   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__54                                                         |     8|
|382   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_1086                                                                                                                                           |    11|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__13                                                         |     8|
|384   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_1087                                                                                                                                           |     8|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__95                                                         |     8|
|386   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_1088                                                                                                                                           |    41|
|387   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__139                                                        |     8|
|388   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_1089                                                                                                                                           |     8|
|389   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__9                                                          |     8|
|390   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_1090                                                                                                                                           |    10|
|391   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__66                                                          |     8|
|392   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_1091                                                                                                                                           |     8|
|393   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__66                                                         |     8|
|394   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_1092                                                                                                                                           |    19|
|395   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_1093                                                                                                                                           |    41|
|396   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__22                                                         |     8|
|397   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_1094                                                                                                                                           |    41|
|398   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__29                                                         |     8|
|399   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_1095                                                                                                                                           |    41|
|400   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__33                                                          |     8|
|401   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_1096                                                                                                                                           |    94|
|402   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__42                                                          |     8|
|403   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_1097                                                                                                                                           |     8|
|404   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__148                                                        |     8|
|405   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_1098                                                                                                                                           |    41|
|406   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__59                                                         |     8|
|407   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_1099                                                                                                                                           |    11|
|408   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__28                                                          |     8|
|409   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_1100                                                                                                                                           |    52|
|410   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__66                                                         |     8|
|411   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_1101                                                                                                                                           |     9|
|412   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__56                                                         |     8|
|413   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_1102                                                                                                                                           |    11|
|414   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__45                                                         |     8|
|415   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_1103                                                                                                                                           |     8|
|416   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__82                                                         |     8|
|417   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_1104                                                                                                                                           |    40|
|418   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__5                                                          |     8|
|419   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_1105                                                                                                                                           |    41|
|420   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__136                                                        |     8|
|421   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_1106                                                                                                                                           |     8|
|422   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__49                                                         |     8|
|423   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_1107                                                                                                                                           |    10|
|424   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__9                                                          |     8|
|425   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_1108                                                                                                                                           |     8|
|426   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__1                                                          |     8|
|427   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_1109                                                                                                                                           |    41|
|428   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__101                                                        |     8|
|429   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_1110                                                                                                                                           |    41|
|430   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__4                                                          |     8|
|431   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_1111                                                                                                                                           |    96|
|432   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__7                                                          |     8|
|433   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_1112                                                                                                                                           |     8|
|434   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__90                                                         |     8|
|435   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_1113                                                                                                                                           |    41|
|436   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__129                                                        |     8|
|437   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_1114                                                                                                                                           |    94|
|438   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__6                                                          |     8|
|439   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_1115                                                                                                                                           |    10|
|440   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__35                                                         |     8|
|441   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_1116                                                                                                                                           |    52|
|442   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__161                                                        |     8|
|443   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_1117                                                                                                                                           |     9|
|444   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__72                                                         |     8|
|445   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_1118                                                                                                                                           |    11|
|446   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__61                                                         |     8|
|447   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_1119                                                                                                                                           |     8|
|448   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__42                                                         |     8|
|449   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_1120                                                                                                                                           |    41|
|450   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__4                                                          |     8|
|451   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_1121                                                                                                                                           |     8|
|452   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__68                                                         |     8|
|453   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_1122                                                                                                                                           |     9|
|454   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__30                                                         |     8|
|455   |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_1123                                                                                                                                           |     8|
|456   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__70                                                         |     8|
|457   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_1124                                                                                                                                           |    41|
|458   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__65                                                         |     8|
|459   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_1125                                                                                                                                           |     8|
|460   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__38                                                         |     8|
|461   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_1126                                                                                                                                           |    19|
|462   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_1127                                                                                                                                           |    40|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__33                                                         |     8|
|464   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_1128                                                                                                                                           |    94|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__14                                                         |     8|
|466   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_1129                                                                                                                                           |     8|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__67                                                         |     8|
|468   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_1130                                                                                                                                           |    41|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__25                                                         |     8|
|470   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_1131                                                                                                                                           |     9|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__1                                                          |     8|
|472   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1132                                                                                                                                           |    52|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__84                                                         |     8|
|474   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1133                                                                                                                                           |     9|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__9                                                          |     8|
|476   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1134                                                                                                                                           |    11|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__37                                                         |     8|
|478   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1135                                                                                                                                           |     8|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__154                                                        |     8|
|480   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1136                                                                                                                                           |    41|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__159                                                        |     8|
|482   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1137                                                                                                                                           |    41|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__8                                                          |     8|
|484   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1138                                                                                                                                           |     8|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__144                                                        |     8|
|486   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1139                                                                                                                                           |    40|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__8                                                           |     8|
|488   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1140                                                                                                                                           |     8|
|489   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__74                                                         |     8|
|490   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1141                                                                                                                                           |    41|
|491   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__31                                                         |     8|
|492   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1142                                                                                                                                           |    23|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__35                                                          |     8|
|494   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1143                                                                                                                                           |    66|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__64                                                          |     8|
|496   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1144                                                                                                                                           |     8|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__156                                                        |     8|
|498   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1145                                                                                                                                           |    41|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__12                                                         |     8|
|500   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_1146                                                                                                                                           |     9|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__25                                                         |     8|
|502   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1147                                                                                                                                           |    23|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__41                                                          |     8|
|504   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1148                                                                                                                                           |    52|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__47                                                         |     8|
|506   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1149                                                                                                                                           |     9|
|507   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__95                                                         |     8|
|508   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1150                                                                                                                                           |    11|
|509   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__117                                                        |     8|
|510   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_1151                                                                                                                                           |     8|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__53                                                         |     8|
|512   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1152                                                                                                                                           |    41|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__58                                                         |     8|
|514   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_1153                                                                                                                                           |     8|
|515   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__37                                                         |     8|
|516   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1154                                                                                                                                           |    42|
|517   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__10                                                          |     8|
|518   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1155                                                                                                                                           |     8|
|519   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__18                                                         |     8|
|520   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1156                                                                                                                                           |    41|
|521   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__78                                                         |     8|
|522   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1157                                                                                                                                           |    52|
|523   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__127                                                        |     8|
|524   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1158                                                                                                                                           |    24|
|525   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__26                                                          |     8|
|526   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1159                                                                                                                                           |    26|
|527   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__4                                                          |     8|
|528   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1160                                                                                                                                           |    68|
|529   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__74                                                          |     8|
|530   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1161                                                                                                                                           |     8|
|531   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__118                                                        |     8|
|532   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1162                                                                                                                                           |    41|
|533   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__22                                                         |     8|
|534   |    mul_16s_15s_26_1_1_U215                                           |hls_dummy_mul_16s_15s_26_1_1_1163                                                                                                                                           |    24|
|535   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__51                                                          |     8|
|536   |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_1164                                                                                                                                           |    52|
|537   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__97                                                         |     8|
|538   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1165                                                                                                                                           |     9|
|539   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__91                                                         |     8|
|540   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1166                                                                                                                                           |    11|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__89                                                         |     8|
|542   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1167                                                                                                                                           |     8|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__138                                                        |     8|
|544   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1168                                                                                                                                           |     9|
|545   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__6                                                          |     8|
|546   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1169                                                                                                                                           |    41|
|547   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__21                                                         |     8|
|548   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1170                                                                                                                                           |     8|
|549   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel                                                             |     8|
|550   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1171                                                                                                                                           |    40|
|551   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__72                                                          |     8|
|552   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1172                                                                                                                                           |     8|
|553   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__113                                                        |     8|
|554   |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1173                                                                                                                                           |    41|
|555   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__41                                                         |     8|
|556   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1174                                                                                                                                           |    23|
|557   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__11                                                          |     8|
|558   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1175                                                                                                                                           |    66|
|559   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__50                                                          |     8|
|560   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1176                                                                                                                                           |     8|
|561   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__120                                                        |     8|
|562   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1177                                                                                                                                           |    41|
|563   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__31                                                         |     8|
|564   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1178                                                                                                                                           |    11|
|565   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__124                                                        |     8|
|566   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1179                                                                                                                                           |    23|
|567   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__27                                                          |     8|
|568   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1180                                                                                                                                           |    52|
|569   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__24                                                         |     8|
|570   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1181                                                                                                                                           |     9|
|571   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__122                                                        |     8|
|572   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1182                                                                                                                                           |    11|
|573   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__7                                                          |     8|
|574   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1183                                                                                                                                           |     8|
|575   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__20                                                         |     8|
|576   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1184                                                                                                                                           |    41|
|577   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__101                                                        |     8|
|578   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1185                                                                                                                                           |     8|
|579   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__11                                                         |     8|
|580   |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_1186                                                                                                                                           |    42|
|581   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__19                                                          |     8|
|582   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1187                                                                                                                                           |     8|
|583   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__128                                                        |     8|
|584   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1188                                                                                                                                           |    41|
|585   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__129                                                        |     8|
|586   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1189                                                                                                                                           |     8|
|587   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__100                                                        |     8|
|588   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1190                                                                                                                                           |    24|
|589   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__54                                                          |     8|
|590   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1191                                                                                                                                           |    68|
|591   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__12                                                          |     8|
|592   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1192                                                                                                                                           |    19|
|593   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1193                                                                                                                                           |     8|
|594   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__108                                                        |     8|
|595   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1194                                                                                                                                           |    41|
|596   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__34                                                         |     8|
|597   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1195                                                                                                                                           |    24|
|598   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__59                                                          |     8|
|599   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1196                                                                                                                                           |    52|
|600   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__23                                                         |     8|
|601   |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_1197                                                                                                                                           |     9|
|602   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__19                                                         |     8|
|603   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1198                                                                                                                                           |    11|
|604   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__36                                                         |     8|
|605   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1199                                                                                                                                           |     8|
|606   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__5                                                          |     8|
|607   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1200                                                                                                                                           |    19|
|608   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1201                                                                                                                                           |    41|
|609   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__141                                                        |     8|
|610   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_1202                                                                                                                                           |     8|
|611   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__105                                                        |     8|
|612   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1203                                                                                                                                           |    10|
|613   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__11                                                         |     8|
|614   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1204                                                                                                                                           |     8|
|615   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__90                                                         |     8|
|616   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1205                                                                                                                                           |    41|
|617   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__141                                                        |     8|
|618   |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1206                                                                                                                                           |    41|
|619   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__18                                                         |     8|
|620   |    mul_16s_15s_26_1_1_U256                                           |hls_dummy_mul_16s_15s_26_1_1_1207                                                                                                                                           |    96|
|621   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__27                                                         |     8|
|622   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1208                                                                                                                                           |     8|
|623   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__44                                                         |     8|
|624   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1209                                                                                                                                           |    41|
|625   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__147                                                        |     8|
|626   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1210                                                                                                                                           |    41|
|627   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__28                                                         |     8|
|628   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1211                                                                                                                                           |    10|
|629   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__10                                                         |     8|
|630   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1212                                                                                                                                           |    52|
|631   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__112                                                        |     8|
|632   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1213                                                                                                                                           |     9|
|633   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__137                                                        |     8|
|634   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1214                                                                                                                                           |    11|
|635   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__3                                                          |     8|
|636   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1215                                                                                                                                           |     8|
|637   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__63                                                         |     8|
|638   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1216                                                                                                                                           |    41|
|639   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__106                                                        |     8|
|640   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1217                                                                                                                                           |     8|
|641   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__10                                                         |     8|
|642   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1218                                                                                                                                           |     9|
|643   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__34                                                         |     8|
|644   |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_1219                                                                                                                                           |     8|
|645   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__125                                                        |     8|
|646   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1220                                                                                                                                           |    41|
|647   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__19                                                         |     8|
|648   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1221                                                                                                                                           |     8|
|649   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__40                                                         |     8|
|650   |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1222                                                                                                                                           |    40|
|651   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__12                                                         |     8|
|652   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1223                                                                                                                                           |    95|
|653   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__16                                                         |     8|
|654   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1224                                                                                                                                           |     8|
|655   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__77                                                         |     8|
|656   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1225                                                                                                                                           |    19|
|657   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1226                                                                                                                                           |    41|
|658   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__107                                                        |     8|
|659   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1227                                                                                                                                           |     9|
|660   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__21                                                         |     8|
|661   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1228                                                                                                                                           |    52|
|662   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__132                                                        |     8|
|663   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1229                                                                                                                                           |     9|
|664   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__94                                                         |     8|
|665   |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_1230                                                                                                                                           |    11|
|666   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__16                                                         |     8|
|667   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1231                                                                                                                                           |     8|
|668   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__51                                                         |     8|
|669   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1232                                                                                                                                           |    10|
|670   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__26                                                         |     8|
|671   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1233                                                                                                                                           |    41|
|672   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__53                                                         |     8|
|673   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1234                                                                                                                                           |     8|
|674   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__60                                                         |     8|
|675   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1235                                                                                                                                           |    10|
|676   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__13                                                         |     8|
|677   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1236                                                                                                                                           |     8|
|678   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__75                                                         |     8|
|679   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1237                                                                                                                                           |    41|
|680   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__43                                                         |     8|
|681   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1238                                                                                                                                           |    40|
|682   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__3                                                          |     8|
|683   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1239                                                                                                                                           |    95|
|684   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__29                                                         |     8|
|685   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1240                                                                                                                                           |     8|
|686   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__122                                                        |     8|
|687   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1241                                                                                                                                           |    41|
|688   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__92                                                         |     8|
|689   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1242                                                                                                                                           |     8|
|690   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__99                                                         |     8|
|691   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1243                                                                                                                                           |     9|
|692   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__28                                                         |     8|
|693   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1244                                                                                                                                           |    52|
|694   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__143                                                        |     8|
|695   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1245                                                                                                                                           |     9|
|696   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__46                                                         |     8|
|697   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1246                                                                                                                                           |    11|
|698   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__5                                                          |     8|
|699   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1247                                                                                                                                           |     8|
|700   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__80                                                         |     8|
|701   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1248                                                                                                                                           |    41|
|702   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__121                                                        |     8|
|703   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1249                                                                                                                                           |     8|
|704   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__39                                                         |     8|
|705   |    mul_16s_15s_26_1_1_U297                                           |hls_dummy_mul_16s_15s_26_1_1_1250                                                                                                                                           |    10|
|706   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__32                                                         |     8|
|707   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_1251                                                                                                                                           |     8|
|708   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__41                                                         |     8|
|709   |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_1252                                                                                                                                           |    41|
|710   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__71                                                         |     8|
|711   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_1253                                                                                                                                           |    41|
|712   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__130                                                        |     8|
|713   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_1254                                                                                                                                           |    41|
|714   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel                                                             |     8|
|715   |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_1255                                                                                                                                           |    94|
|716   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__22                                                         |     8|
|717   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_1256                                                                                                                                           |     8|
|718   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__7                                                          |     8|
|719   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_1257                                                                                                                                           |    41|
|720   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__119                                                        |     8|
|721   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_1258                                                                                                                                           |    26|
|722   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__1                                                          |     8|
|723   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_1259                                                                                                                                           |    10|
|724   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__23                                                         |     8|
|725   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_1260                                                                                                                                           |    52|
|726   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__35                                                         |     8|
|727   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_1261                                                                                                                                           |     9|
|728   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__51                                                         |     8|
|729   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_1262                                                                                                                                           |    11|
|730   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__130                                                        |     8|
|731   |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_1263                                                                                                                                           |     8|
|732   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__126                                                        |     8|
|733   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_1264                                                                                                                                           |    41|
|734   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__36                                                         |     8|
|735   |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_1265                                                                                                                                           |    41|
|736   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__48                                                         |     8|
|737   |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_1266                                                                                                                                           |     8|
|738   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__65                                                         |     8|
|739   |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_1267                                                                                                                                           |    40|
|740   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__5                                                           |     8|
|741   |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_1268                                                                                                                                           |     8|
|742   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__86                                                         |     8|
|743   |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_1269                                                                                                                                           |    41|
|744   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__106                                                        |     8|
|745   |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_1270                                                                                                                                           |    23|
|746   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__20                                                          |     8|
|747   |    mul_16s_15s_26_1_1_U316                                           |hls_dummy_mul_16s_15s_26_1_1_1271                                                                                                                                           |    66|
|748   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__7                                                           |     8|
|749   |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_1272                                                                                                                                           |     8|
|750   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__12                                                         |     8|
|751   |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_1273                                                                                                                                           |    41|
|752   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__102                                                        |     8|
|753   |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_1274                                                                                                                                           |    23|
|754   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__63                                                          |     8|
|755   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_1275                                                                                                                                           |    96|
|756   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__24                                                         |     8|
|757   |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_1276                                                                                                                                           |    52|
|758   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__157                                                        |     8|
|759   |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_1277                                                                                                                                           |     9|
|760   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__150                                                        |     8|
|761   |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_1278                                                                                                                                           |    11|
|762   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__139                                                        |     8|
|763   |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_1279                                                                                                                                           |     8|
|764   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__14                                                         |     8|
|765   |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_1280                                                                                                                                           |    41|
|766   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__104                                                        |     8|
|767   |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_1281                                                                                                                                           |     8|
|768   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__147                                                        |     8|
|769   |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_1282                                                                                                                                           |    41|
|770   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__52                                                          |     8|
|771   |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_1283                                                                                                                                           |     8|
|772   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__16                                                         |     8|
|773   |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_1284                                                                                                                                           |    41|
|774   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__85                                                         |     8|
|775   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_1285                                                                                                                                           |     8|
|776   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__62                                                         |     8|
|777   |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_1286                                                                                                                                           |    24|
|778   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__60                                                          |     8|
|779   |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_1287                                                                                                                                           |    69|
|780   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__62                                                          |     8|
|781   |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_1288                                                                                                                                           |     8|
|782   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__94                                                         |     8|
|783   |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_1289                                                                                                                                           |    41|
|784   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__76                                                         |     8|
|785   |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_1290                                                                                                                                           |    24|
|786   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__6                                                           |     8|
|787   |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_1291                                                                                                                                           |    19|
|788   |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_1292                                                                                                                                           |    52|
|789   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__158                                                        |     8|
|790   |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_1293                                                                                                                                           |     9|
|791   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__123                                                        |     8|
|792   |    mul_16s_15s_26_1_1_U338                                           |hls_dummy_mul_16s_15s_26_1_1_1294                                                                                                                                           |    11|
|793   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__115                                                        |     8|
|794   |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_1295                                                                                                                                           |     8|
|795   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__103                                                        |     8|
|796   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_1296                                                                                                                                           |    41|
|797   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__74                                                         |     8|
|798   |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_1297                                                                                                                                           |    41|
|799   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__133                                                        |     8|
|800   |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_1298                                                                                                                                           |     8|
|801   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__26                                                         |     8|
|802   |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_1299                                                                                                                                           |    10|
|803   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__39                                                         |     8|
|804   |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_1300                                                                                                                                           |     8|
|805   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__71                                                         |     8|
|806   |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_1301                                                                                                                                           |    41|
|807   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__56                                                         |     8|
|808   |    mul_16s_15s_26_1_1_U345                                           |hls_dummy_mul_16s_15s_26_1_1_1302                                                                                                                                           |    40|
|809   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__8                                                          |     8|
|810   |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_1303                                                                                                                                           |    95|
|811   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__37                                                         |     8|
|812   |    mul_16s_15s_26_1_1_U347                                           |hls_dummy_mul_16s_15s_26_1_1_1304                                                                                                                                           |     8|
|813   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__4                                                          |     8|
|814   |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_1305                                                                                                                                           |    41|
|815   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__26                                                         |     8|
|816   |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_1306                                                                                                                                           |     9|
|817   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__17                                                         |     8|
|818   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_1307                                                                                                                                           |    10|
|819   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__31                                                         |     8|
|820   |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_1308                                                                                                                                           |    52|
|821   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__1                                                          |     8|
|822   |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_1309                                                                                                                                           |     9|
|823   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__30                                                         |     8|
|824   |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_1310                                                                                                                                           |    11|
|825   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__126                                                        |     8|
|826   |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_1311                                                                                                                                           |     8|
|827   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__135                                                        |     8|
|828   |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_1312                                                                                                                                           |    41|
|829   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__85                                                         |     8|
|830   |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_1313                                                                                                                                           |     8|
|831   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__153                                                        |     8|
|832   |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_1314                                                                                                                                           |    10|
|833   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__15                                                         |     8|
|834   |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_1315                                                                                                                                           |     8|
|835   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__58                                                         |     8|
|836   |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_1316                                                                                                                                           |    41|
|837   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel                                                             |     8|
|838   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_1317                                                                                                                                           |    52|
|839   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__131                                                        |     8|
|840   |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_1318                                                                                                                                           |    41|
|841   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__19                                                         |     8|
|842   |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_1319                                                                                                                                           |    94|
|843   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__38                                                         |     8|
|844   |    mul_16s_15s_26_1_1_U362                                           |hls_dummy_mul_16s_15s_26_1_1_1320                                                                                                                                           |     8|
|845   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__75                                                         |     8|
|846   |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_1321                                                                                                                                           |    41|
|847   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__143                                                        |     8|
|848   |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_1322                                                                                                                                           |    10|
|849   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U300/tmp_product_funnel__2                                                          |     8|
|850   |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_1323                                                                                                                                           |    52|
|851   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__78                                                         |     8|
|852   |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_1324                                                                                                                                           |    26|
|853   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel                                                             |     8|
|854   |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_1325                                                                                                                                           |     9|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__64                                                         |     8|
|856   |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_1326                                                                                                                                           |    11|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__99                                                         |     8|
|858   |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_1327                                                                                                                                           |     8|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__145                                                        |     8|
|860   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_1328                                                                                                                                           |     9|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__70                                                         |     8|
|862   |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_1329                                                                                                                                           |    41|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__146                                                        |     8|
|864   |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_1330                                                                                                                                           |     8|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__54                                                         |     8|
|866   |    mul_16s_15s_26_1_1_U372                                           |hls_dummy_mul_16s_15s_26_1_1_1331                                                                                                                                           |    40|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__34                                                          |     8|
|868   |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_1332                                                                                                                                           |     8|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__30                                                         |     8|
|870   |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_1333                                                                                                                                           |    41|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__110                                                        |     8|
|872   |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_1334                                                                                                                                           |    23|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__37                                                          |     8|
|874   |    mul_16s_15s_26_1_1_U376                                           |hls_dummy_mul_16s_15s_26_1_1_1335                                                                                                                                           |    66|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__1                                                           |     8|
|876   |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_1336                                                                                                                                           |     8|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__62                                                         |     8|
|878   |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_1337                                                                                                                                           |    41|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__46                                                         |     8|
|880   |    mul_16s_15s_26_1_1_U379                                           |hls_dummy_mul_16s_15s_26_1_1_1338                                                                                                                                           |    23|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__38                                                          |     8|
|882   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_1339                                                                                                                                           |    11|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__79                                                         |     8|
|884   |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_1340                                                                                                                                           |    52|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__50                                                         |     8|
|886   |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_1341                                                                                                                                           |     9|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__52                                                         |     8|
|888   |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_1342                                                                                                                                           |    11|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__59                                                         |     8|
|890   |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_1343                                                                                                                                           |     8|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__133                                                        |     8|
|892   |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_1344                                                                                                                                           |    41|
|893   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__108                                                        |     8|
|894   |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_1345                                                                                                                                           |     8|
|895   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__18                                                         |     8|
|896   |    mul_16s_15s_26_1_1_U387                                           |hls_dummy_mul_16s_15s_26_1_1_1346                                                                                                                                           |    41|
|897   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__58                                                          |     8|
|898   |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_1347                                                                                                                                           |     8|
|899   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__61                                                         |     8|
|900   |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_1348                                                                                                                                           |    41|
|901   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__55                                                         |     8|
|902   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_1349                                                                                                                                           |     8|
|903   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__123                                                        |     8|
|904   |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_1350                                                                                                                                           |    24|
|905   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__4                                                           |     8|
|906   |    mul_16s_15s_26_1_1_U391                                           |hls_dummy_mul_16s_15s_26_1_1_1351                                                                                                                                           |    68|
|907   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__57                                                          |     8|
|908   |    mul_16s_15s_26_1_1_U392                                           |hls_dummy_mul_16s_15s_26_1_1_1352                                                                                                                                           |     8|
|909   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__44                                                         |     8|
|910   |    mul_16s_15s_26_1_1_U393                                           |hls_dummy_mul_16s_15s_26_1_1_1353                                                                                                                                           |    41|
|911   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__64                                                         |     8|
|912   |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_1354                                                                                                                                           |    25|
|913   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__55                                                          |     8|
|914   |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_1355                                                                                                                                           |    52|
|915   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__17                                                         |     8|
|916   |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_1356                                                                                                                                           |     9|
|917   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__21                                                         |     8|
|918   |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_1357                                                                                                                                           |    19|
|919   |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_1358                                                                                                                                           |    11|
|920   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__114                                                        |     8|
|921   |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_1359                                                                                                                                           |     8|
|922   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__13                                                         |     8|
|923   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_1360                                                                                                                                           |    41|
|924   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__77                                                         |     8|
|925   |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_1361                                                                                                                                           |    41|
|926   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__162                                                        |     8|
|927   |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_1362                                                                                                                                           |     8|
|928   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__134                                                        |     8|
|929   |    mul_16s_15s_26_1_1_U402                                           |hls_dummy_mul_16s_15s_26_1_1_1363                                                                                                                                           |    10|
|930   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__15                                                          |     8|
|931   |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_1364                                                                                                                                           |     8|
|932   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__47                                                         |     8|
|933   |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_1365                                                                                                                                           |    41|
|934   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__111                                                        |     8|
|935   |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_1366                                                                                                                                           |    40|
|936   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__25                                                          |     8|
|937   |    mul_16s_15s_26_1_1_U406                                           |hls_dummy_mul_16s_15s_26_1_1_1367                                                                                                                                           |    94|
|938   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__21                                                          |     8|
|939   |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_1368                                                                                                                                           |     8|
|940   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__20                                                         |     8|
|941   |    mul_16s_15s_26_1_1_U408                                           |hls_dummy_mul_16s_15s_26_1_1_1369                                                                                                                                           |    41|
|942   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__160                                                        |     8|
|943   |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_1370                                                                                                                                           |     9|
|944   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__13                                                          |     8|
|945   |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_1371                                                                                                                                           |    52|
|946   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__107                                                        |     8|
|947   |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_1372                                                                                                                                           |     9|
|948   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__132                                                        |     8|
|949   |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_1373                                                                                                                                           |    11|
|950   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__73                                                         |     8|
|951   |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_1374                                                                                                                                           |     8|
|952   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__149                                                        |     8|
|953   |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_1375                                                                                                                                           |    41|
|954   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__140                                                        |     8|
|955   |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_1376                                                                                                                                           |     8|
|956   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__135                                                        |     8|
|957   |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_1377                                                                                                                                           |     9|
|958   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__53                                                          |     8|
|959   |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_1378                                                                                                                                           |     8|
|960   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__80                                                         |     8|
|961   |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_1379                                                                                                                                           |    34|
|962   |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_1380                                                                                                                                           |     8|
|963   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__97                                                         |     8|
|964   |    mul_16s_15s_26_1_1_U420                                           |hls_dummy_mul_16s_15s_26_1_1_1381                                                                                                                                           |    41|
|965   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__61                                                          |     8|
|966   |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_1382                                                                                                                                           |    96|
|967   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__16                                                          |     8|
|968   |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_1383                                                                                                                                           |     1|
|969   |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_1384                                                                                                                                           |    34|
|970   |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_1385                                                                                                                                           |    10|
|971   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__32                                                          |     8|
|972   |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_1386                                                                                                                                           |    52|
|973   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__35                                                         |     8|
|974   |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_1387                                                                                                                                           |     9|
|975   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__17                                                         |     8|
|976   |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_1388                                                                                                                                           |    11|
|977   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__131                                                        |     8|
|978   |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_1389                                                                                                                                           |    26|
|979   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__2                                                          |     8|
|980   |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_1390                                                                                                                                           |     1|
|981   |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_1391                                                                                                                                           |     9|
|982   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__36                                                          |     8|
|983   |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_1392                                                                                                                                           |    41|
|984   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__112                                                        |     8|
|985   |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_1393                                                                                                                                           |     8|
|986   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__88                                                         |     8|
|987   |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_1394                                                                                                                                           |    10|
|988   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__9                                                           |     8|
|989   |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_1395                                                                                                                                           |     8|
|990   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__145                                                        |     8|
|991   |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_1396                                                                                                                                           |    41|
|992   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__10                                                         |     8|
|993   |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_1397                                                                                                                                           |    41|
|994   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__22                                                          |     8|
|995   |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_1398                                                                                                                                           |     8|
|996   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__2                                                          |     8|
|997   |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_1399                                                                                                                                           |    41|
|998   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__136                                                        |     8|
|999   |    mul_16s_15s_26_1_1_U439                                           |hls_dummy_mul_16s_15s_26_1_1_1400                                                                                                                                           |    97|
|1000  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__40                                                          |     8|
|1001  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_1401                                                                                                                                           |     8|
|1002  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__45                                                         |     8|
|1003  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_1402                                                                                                                                           |    52|
|1004  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__109                                                        |     8|
|1005  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_1403                                                                                                                                           |     9|
|1006  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__104                                                        |     8|
|1007  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_1404                                                                                                                                           |    11|
|1008  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__96                                                         |     8|
|1009  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_1405                                                                                                                                           |     8|
|1010  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__140                                                        |     8|
|1011  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_1406                                                                                                                                           |    41|
|1012  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__40                                                         |     8|
|1013  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_1407                                                                                                                                           |     8|
|1014  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__84                                                         |     8|
|1015  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_1408                                                                                                                                           |     9|
|1016  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__69                                                          |     8|
|1017  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_1409                                                                                                                                           |     8|
|1018  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__115                                                        |     8|
|1019  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_1410                                                                                                                                           |    41|
|1020  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__15                                                         |     8|
|1021  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_1411                                                                                                                                           |    41|
|1022  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__116                                                        |     8|
|1023  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_1412                                                                                                                                           |    40|
|1024  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__76                                                          |     8|
|1025  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_1413                                                                                                                                           |     8|
|1026  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__69                                                         |     8|
|1027  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_1414                                                                                                                                           |    41|
|1028  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__52                                                         |     8|
|1029  |    mul_16s_15s_26_1_1_U454                                           |hls_dummy_mul_16s_15s_26_1_1_1415                                                                                                                                           |    95|
|1030  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__73                                                          |     8|
|1031  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_1416                                                                                                                                           |    52|
|1032  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__125                                                        |     8|
|1033  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_1417                                                                                                                                           |     9|
|1034  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__86                                                         |     8|
|1035  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_1418                                                                                                                                           |    11|
|1036  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__152                                                        |     8|
|1037  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_1419                                                                                                                                           |     8|
|1038  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__151                                                        |     8|
|1039  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_1420                                                                                                                                           |    19|
|1040  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_1421                                                                                                                                           |    40|
|1041  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__29                                                          |     8|
|1042  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_1422                                                                                                                                           |    94|
|1043  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__49                                                          |     8|
|1044  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_1423                                                                                                                                           |     8|
|1045  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__121                                                        |     8|
|1046  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_1424                                                                                                                                           |    41|
|1047  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__127                                                        |     8|
|1048  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_1425                                                                                                                                           |     9|
|1049  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__44                                                          |     8|
|1050  |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_1426                                                                                                                                           |    52|
|1051  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__63                                                         |     8|
|1052  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_1427                                                                                                                                           |     9|
|1053  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__69                                                         |     8|
|1054  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_1428                                                                                                                                           |    11|
|1055  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__163                                                        |     8|
|1056  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_1429                                                                                                                                           |     8|
|1057  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__134                                                        |     8|
|1058  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_1430                                                                                                                                           |    41|
|1059  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__120                                                        |     8|
|1060  |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_1431                                                                                                                                           |    19|
|1061  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_1432                                                                                                                                           |     8|
|1062  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__137                                                        |     8|
|1063  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_1433                                                                                                                                           |    10|
|1064  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__71                                                          |     8|
|1065  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_1434                                                                                                                                           |     8|
|1066  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__42                                                         |     8|
|1067  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_1435                                                                                                                                           |    41|
|1068  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__36                                                         |     8|
|1069  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_1436                                                                                                                                           |    41|
|1070  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel                                                              |     8|
|1071  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_1437                                                                                                                                           |    97|
|1072  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__23                                                          |     8|
|1073  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_1438                                                                                                                                           |     8|
|1074  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__124                                                        |     8|
|1075  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_1439                                                                                                                                           |    41|
|1076  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__15                                                         |     8|
|1077  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_1440                                                                                                                                           |    10|
|1078  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__18                                                          |     8|
|1079  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_1441                                                                                                                                           |    52|
|1080  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__29                                                         |     8|
|1081  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_1442                                                                                                                                           |     9|
|1082  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__33                                                         |     8|
|1083  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_1443                                                                                                                                           |    11|
|1084  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__103                                                        |     8|
|1085  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_1444                                                                                                                                           |     8|
|1086  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__57                                                         |     8|
|1087  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_1445                                                                                                                                           |    41|
|1088  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__79                                                         |     8|
|1089  |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_1446                                                                                                                                           |     8|
|1090  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__96                                                         |     8|
|1091  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_1447                                                                                                                                           |    40|
|1092  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__75                                                          |     8|
|1093  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_1448                                                                                                                                           |     8|
|1094  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__33                                                         |     8|
|1095  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_1449                                                                                                                                           |    41|
|1096  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__109                                                        |     8|
|1097  |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_1450                                                                                                                                           |    23|
|1098  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__68                                                          |     8|
|1099  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_1451                                                                                                                                           |    66|
|1100  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__14                                                          |     8|
|1101  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_1452                                                                                                                                           |     8|
|1102  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__111                                                        |     8|
|1103  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_1453                                                                                                                                           |    41|
|1104  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__28                                                         |     8|
|1105  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_1454                                                                                                                                           |    23|
|1106  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__24                                                          |     8|
|1107  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_1455                                                                                                                                           |    52|
|1108  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__48                                                         |     8|
|1109  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_1456                                                                                                                                           |     9|
|1110  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__138                                                        |     8|
|1111  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_1457                                                                                                                                           |    11|
|1112  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__55                                                         |     8|
|1113  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_1458                                                                                                                                           |     8|
|1114  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__3                                                          |     8|
|1115  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_1459                                                                                                                                           |    41|
|1116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__149                                                        |     8|
|1117  |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_1460                                                                                                                                           |     8|
|1118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__38                                                         |     8|
|1119  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_1461                                                                                                                                           |    19|
|1120  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_1462                                                                                                                                           |    41|
|1121  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__70                                                          |     8|
|1122  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_1463                                                                                                                                           |     8|
|1123  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__150                                                        |     8|
|1124  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_1464                                                                                                                                           |    41|
|1125  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__93                                                         |     8|
|1126  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_1465                                                                                                                                           |    24|
|1127  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__77                                                          |     8|
|1128  |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_1466                                                                                                                                           |    69|
|1129  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__31                                                          |     8|
|1130  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_1467                                                                                                                                           |     8|
|1131  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__39                                                         |     8|
|1132  |    mul_16s_15s_26_1_1_U94                                            |hls_dummy_mul_16s_15s_26_1_1_1468                                                                                                                                           |    41|
|1133  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__25                                                         |     8|
|1134  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_1469                                                                                                                                           |    24|
|1135  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U61/tmp_product_funnel__17                                                          |     8|
|1136  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_1470                                                                                                                                           |    52|
|1137  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__128                                                        |     8|
|1138  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_1471                                                                                                                                           |     9|
|1139  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__119                                                        |     8|
|1140  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_1472                                                                                                                                           |    11|
|1141  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U359/tmp_product_funnel__110                                                        |     8|
|1142  |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_1473                                                                                                                                           |     8|
|1143  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__117                                                        |     8|
|1144  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s                                                                                                | 32759|
|1145  |    tmp_315_reg_74280_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__86                                                                        |     8|
|1146  |    tmp_316_reg_74290_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__80                                                                        |     8|
|1147  |    tmp_314_reg_74270_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__128                                                                       |     8|
|1148  |    tmp_225_reg_73410_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__115                                                                       |     8|
|1149  |    tmp_224_reg_73400_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__106                                                                       |     8|
|1150  |    tmp_105_reg_72250_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__13                                                                        |     8|
|1151  |    tmp_104_reg_72240_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__4                                                                         |     8|
|1152  |    tmp_369_reg_74805_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__170                                                                       |     8|
|1153  |    tmp_434_reg_75430_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__163                                                                       |     8|
|1154  |    tmp_420_reg_75295_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__111                                                                       |     8|
|1155  |    tmp_90_reg_72105_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__117                                                                       |     8|
|1156  |    tmp_89_reg_72095_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__63                                                                        |     8|
|1157  |    tmp_137_reg_72560_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__58                                                                        |     8|
|1158  |    tmp_266_reg_73805_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__2                                                                         |     8|
|1159  |    tmp_156_reg_72740_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__169                                                                       |     8|
|1160  |    tmp_418_reg_75275_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__152                                                                       |     8|
|1161  |    tmp_79_reg_71995_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__21                                                                        |     8|
|1162  |    tmp_82_reg_72025_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__25                                                                        |     8|
|1163  |    tmp_78_reg_71985_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__15                                                                        |     8|
|1164  |    tmp_75_reg_71960_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__147                                                                       |     8|
|1165  |    tmp_74_reg_71950_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__135                                                                       |     8|
|1166  |    tmp_406_reg_75160_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__40                                                                        |     8|
|1167  |    tmp_70_reg_71910_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__126                                                                       |     8|
|1168  |    tmp_71_reg_71920_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__113                                                                       |     8|
|1169  |    tmp_66_reg_71870_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__103                                                                       |     8|
|1170  |    tmp_69_reg_71900_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__95                                                                        |     8|
|1171  |    tmp_60_reg_71815_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__81                                                                        |     8|
|1172  |    tmp_59_reg_71805_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__69                                                                        |     8|
|1173  |    tmp_65_reg_71860_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__76                                                                        |     8|
|1174  |    tmp_62_reg_71830_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__16                                                                        |     8|
|1175  |    tmp_67_reg_71880_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__22                                                                        |     8|
|1176  |    tmp_68_reg_71890_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__9                                                                         |     8|
|1177  |    tmp_73_reg_71940_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__17                                                                        |     8|
|1178  |    tmp_64_reg_71850_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__6                                                                         |     8|
|1179  |    tmp_363_reg_74745_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__31                                                                        |     8|
|1180  |    tmp_301_reg_74145_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__18                                                                        |     8|
|1181  |    tmp_390_reg_75005_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__54                                                                        |     8|
|1182  |    tmp_403_reg_75130_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__98                                                                        |     8|
|1183  |    tmp_240_reg_73555_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__138                                                                       |     8|
|1184  |    tmp_150_reg_72685_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__32                                                                        |     8|
|1185  |    tmp_149_reg_72675_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__19                                                                        |     8|
|1186  |    tmp_405_reg_75150_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__123                                                                       |     8|
|1187  |    tmp_34_reg_71560_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__157                                                                       |     8|
|1188  |    tmp_39_reg_71610_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__75                                                                        |     8|
|1189  |    tmp_423_reg_75325_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__67                                                                        |     8|
|1190  |    tmp_47_reg_71685_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__64                                                                        |     8|
|1191  |    tmp_50_reg_71715_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__151                                                                       |     8|
|1192  |    tmp_375_reg_74860_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__52                                                                        |     8|
|1193  |    tmp_374_reg_74850_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__42                                                                        |     8|
|1194  |    tmp_98_reg_72180_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__82                                                                        |     8|
|1195  |    tmp_300_reg_74135_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__71                                                                        |     8|
|1196  |    tmp_299_reg_74125_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__65                                                                        |     8|
|1197  |    tmp_52_reg_71735_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__59                                                                        |     8|
|1198  |    tmp_53_reg_71745_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__46                                                                        |     8|
|1199  |    tmp_108_reg_72275_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__36                                                                        |     8|
|1200  |    tmp_114_reg_72335_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__84                                                                        |     8|
|1201  |    tmp_438_reg_75470_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__73                                                                        |     8|
|1202  |    tmp_125_reg_72440_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__26                                                                        |     8|
|1203  |    tmp_163_reg_72810_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__89                                                                        |     8|
|1204  |    tmp_37_reg_71590_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__61                                                                        |     8|
|1205  |    tmp_38_reg_71600_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__51                                                                        |     8|
|1206  |    tmp_146_reg_72645_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__41                                                                        |     8|
|1207  |    tmp_147_reg_72655_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__30                                                                        |     8|
|1208  |    tmp_153_reg_72715_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__91                                                                        |     8|
|1209  |    tmp_159_reg_72770_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__107                                                                       |     8|
|1210  |    tmp_162_reg_72800_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__97                                                                        |     8|
|1211  |    tmp_166_reg_72840_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__93                                                                        |     8|
|1212  |    tmp_167_reg_72850_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__85                                                                        |     8|
|1213  |    tmp_170_reg_72875_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__150                                                                       |     8|
|1214  |    tmp_174_reg_72915_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__23                                                                        |     8|
|1215  |    tmp_185_reg_73025_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_185_reg_73025_reg_funnel                                                                           |     8|
|1216  |    tmp_196_reg_73130_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__156                                                                       |     8|
|1217  |    tmp_197_reg_73140_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__57                                                                        |     8|
|1218  |    tmp_199_reg_73160_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__114                                                                       |     8|
|1219  |    tmp_33_reg_71550_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__11                                                                        |     8|
|1220  |    tmp_30_reg_71525_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_185_reg_73025_reg_funnel__1                                                                        |     8|
|1221  |    tmp_180_reg_72975_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__172                                                                       |     8|
|1222  |    tmp_179_reg_72965_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__96                                                                        |     8|
|1223  |    tmp_204_reg_73205_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__88                                                                        |     8|
|1224  |    tmp_206_reg_73225_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__78                                                                        |     8|
|1225  |    tmp_215_reg_73315_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__119                                                                       |     8|
|1226  |    tmp_226_reg_73420_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__62                                                                        |     8|
|1227  |    tmp_227_reg_73430_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__148                                                                       |     8|
|1228  |    tmp_230_reg_73460_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__141                                                                       |     8|
|1229  |    tmp_234_reg_73495_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__166                                                                       |     8|
|1230  |    tmp_235_reg_73505_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__79                                                                        |     8|
|1231  |    tmp_236_reg_73515_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__68                                                                        |     8|
|1232  |    tmp_237_reg_73525_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__10                                                                        |     8|
|1233  |    tmp_32_reg_71540_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__35                                                                        |     8|
|1234  |    tmp_259_reg_73740_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__77                                                                        |     8|
|1235  |    tmp_260_reg_73750_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__143                                                                       |     8|
|1236  |    tmp_35_reg_71570_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__155                                                                       |     8|
|1237  |    tmp_264_reg_73785_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__56                                                                        |     8|
|1238  |    tmp_268_reg_73825_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__66                                                                        |     8|
|1239  |    tmp_276_reg_73905_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__1                                                                         |     8|
|1240  |    tmp_31_reg_71530_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__29                                                                        |     8|
|1241  |    tmp_29_reg_71515_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__104                                                                       |     8|
|1242  |    tmp_42_reg_71640_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__83                                                                        |     8|
|1243  |    tmp_311_reg_74240_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__154                                                                       |     8|
|1244  |    tmp_318_reg_74310_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__28                                                                        |     8|
|1245  |    tmp_319_reg_74320_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__24                                                                        |     8|
|1246  |    tmp_320_reg_74330_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__146                                                                       |     8|
|1247  |    tmp_335_reg_74475_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__140                                                                       |     8|
|1248  |    tmp_337_reg_74495_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__108                                                                       |     8|
|1249  |    tmp_338_reg_74505_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__101                                                                       |     8|
|1250  |    tmp_414_reg_75240_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__55                                                                        |     8|
|1251  |    tmp_415_reg_75250_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__45                                                                        |     8|
|1252  |    tmp_410_reg_75200_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__131                                                                       |     8|
|1253  |    tmp_347_reg_74590_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__121                                                                       |     8|
|1254  |    tmp_350_reg_74620_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__116                                                                       |     8|
|1255  |    tmp_352_reg_74640_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__112                                                                       |     8|
|1256  |    tmp_353_reg_74650_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__109                                                                       |     8|
|1257  |    tmp_354_reg_74660_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__5                                                                         |     8|
|1258  |    tmp_356_reg_74675_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__92                                                                        |     8|
|1259  |    tmp_178_reg_72955_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__168                                                                       |     8|
|1260  |    tmp_365_reg_74765_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__94                                                                        |     8|
|1261  |    tmp_376_reg_74870_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__50                                                                        |     8|
|1262  |    tmp_383_reg_74940_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__105                                                                       |     8|
|1263  |    tmp_388_reg_74985_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__3                                                                         |     8|
|1264  |    tmp_28_reg_71505_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__53                                                                        |     8|
|1265  |    tmp_19_reg_71415_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__44                                                                        |     8|
|1266  |    tmp_22_reg_71445_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__33                                                                        |     8|
|1267  |    tmp_23_reg_71455_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__20                                                                        |     8|
|1268  |    tmp_18_reg_71405_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__7                                                                         |     8|
|1269  |    tmp_16_reg_71385_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel                                                                            |     8|
|1270  |    tmp_15_reg_71375_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__165                                                                       |     8|
|1271  |    tmp_165_reg_72830_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__161                                                                       |     8|
|1272  |    tmp_164_reg_72820_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__158                                                                       |     8|
|1273  |    tmp_409_reg_75190_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__100                                                                       |     8|
|1274  |    tmp_416_reg_75260_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__149                                                                       |     8|
|1275  |    tmp_10_reg_71330_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__49                                                                        |     8|
|1276  |    tmp_3_reg_71290_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__137                                                                       |     8|
|1277  |    tmp_9_reg_71320_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__34                                                                        |     8|
|1278  |    tmp_4_reg_71240_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__145                                                                       |     8|
|1279  |    tmp_2_reg_71230_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__134                                                                       |     8|
|1280  |    tmp_1_reg_71280_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__139                                                                       |     8|
|1281  |    tmp_6_reg_71250_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__37                                                                        |     8|
|1282  |    tmp_8_reg_71260_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__120                                                                       |     8|
|1283  |    tmp_5_reg_71300_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__142                                                                       |     8|
|1284  |    tmp_7_reg_71310_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__130                                                                       |     8|
|1285  |    tmp_13_reg_71360_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__136                                                                       |     8|
|1286  |    tmp_s_reg_71270_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__124                                                                       |     8|
|1287  |    tmp_421_reg_75305_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__133                                                                       |     8|
|1288  |    tmp_425_reg_75345_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__153                                                                       |     8|
|1289  |    tmp_171_reg_72885_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__160                                                                       |     8|
|1290  |    tmp_436_reg_75450_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__159                                                                       |     8|
|1291  |    tmp_439_reg_75480_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__47                                                                        |     8|
|1292  |    tmp_443_reg_75520_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__14                                                                        |     8|
|1293  |    tmp_445_reg_75540_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__102                                                                       |     8|
|1294  |    tmp_11_reg_71340_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__435                                                                      |     8|
|1295  |    tmp_25_reg_71475_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__10                                                                       |     8|
|1296  |    tmp_26_reg_71485_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__399                                                                      |     8|
|1297  |    tmp_21_reg_71435_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__229                                                                      |     8|
|1298  |    tmp_24_reg_71465_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__340                                                                      |     8|
|1299  |    tmp_27_reg_71495_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__117                                                                      |     8|
|1300  |    tmp_20_reg_71425_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__425                                                                      |     8|
|1301  |    tmp_17_reg_71395_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__374                                                                      |     8|
|1302  |    tmp_172_reg_72895_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__30                                                                       |     8|
|1303  |    tmp_173_reg_72905_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__245                                                                      |     8|
|1304  |    tmp_295_reg_74085_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__405                                                                      |     8|
|1305  |    tmp_296_reg_74095_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__143                                                                      |     8|
|1306  |    tmp_290_reg_74040_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__298                                                                      |     8|
|1307  |    tmp_294_reg_74075_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__261                                                                      |     8|
|1308  |    tmp_297_reg_74105_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__12                                                                       |     8|
|1309  |    tmp_289_reg_74030_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__349                                                                      |     8|
|1310  |    tmp_286_reg_74000_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__41                                                                       |     8|
|1311  |    tmp_287_reg_74010_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__39                                                                       |     8|
|1312  |    tmp_293_reg_74070_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__1                                                                        |     8|
|1313  |    tmp_298_reg_74115_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__91                                                                       |     8|
|1314  |    tmp_288_reg_74020_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__401                                                                      |     8|
|1315  |    tmp_399_reg_75095_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__348                                                                      |     8|
|1316  |    tmp_400_reg_75105_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__393                                                                      |     8|
|1317  |    tmp_395_reg_75055_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__87                                                                       |     8|
|1318  |    tmp_398_reg_75085_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__36                                                                       |     8|
|1319  |    tmp_401_reg_75115_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__451                                                                      |     8|
|1320  |    tmp_389_reg_74995_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__287                                                                      |     8|
|1321  |    tmp_394_reg_75045_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__184                                                                      |     8|
|1322  |    tmp_391_reg_75015_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__225                                                                      |     8|
|1323  |    tmp_392_reg_75025_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__175                                                                      |     8|
|1324  |    tmp_402_reg_75125_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__177                                                                      |     8|
|1325  |    tmp_396_reg_75065_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__370                                                                      |     8|
|1326  |    tmp_397_reg_75075_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__438                                                                      |     8|
|1327  |    tmp_393_reg_75035_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__13                                                                       |     8|
|1328  |    tmp_384_reg_74950_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__412                                                                      |     8|
|1329  |    tmp_385_reg_74960_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__141                                                                      |     8|
|1330  |    tmp_380_reg_74910_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__238                                                                      |     8|
|1331  |    tmp_379_reg_74900_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__312                                                                      |     8|
|1332  |    tmp_377_reg_74880_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__259                                                                      |     8|
|1333  |    tmp_386_reg_74970_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__82                                                                       |     8|
|1334  |    tmp_381_reg_74920_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__423                                                                      |     8|
|1335  |    tmp_382_reg_74930_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__350                                                                      |     8|
|1336  |    tmp_378_reg_74890_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__19                                                                       |     8|
|1337  |    tmp_157_reg_72750_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__429                                                                      |     8|
|1338  |    tmp_158_reg_72760_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__205                                                                      |     8|
|1339  |    tmp_54_reg_71755_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__305                                                                      |     8|
|1340  |    tmp_152_reg_72705_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__416                                                                      |     8|
|1341  |    tmp_154_reg_72725_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__26                                                                       |     8|
|1342  |    tmp_280_reg_73940_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__266                                                                      |     8|
|1343  |    tmp_281_reg_73950_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__344                                                                      |     8|
|1344  |    tmp_275_reg_73895_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__452                                                                      |     8|
|1345  |    tmp_279_reg_73930_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__110                                                                      |     8|
|1346  |    tmp_282_reg_73960_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__216                                                                      |     8|
|1347  |    tmp_274_reg_73885_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__247                                                                      |     8|
|1348  |    tmp_271_reg_73855_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__140                                                                      |     8|
|1349  |    tmp_272_reg_73865_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__86                                                                       |     8|
|1350  |    tmp_283_reg_73970_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__403                                                                      |     8|
|1351  |    tmp_273_reg_73875_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__395                                                                      |     8|
|1352  |    tmp_63_reg_71840_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__126                                                                      |     8|
|1353  |    tmp_61_reg_71825_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__138                                                                      |     8|
|1354  |    tmp_250_reg_73650_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__342                                                                      |     8|
|1355  |    tmp_251_reg_73660_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__44                                                                       |     8|
|1356  |    tmp_245_reg_73605_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__172                                                                      |     8|
|1357  |    tmp_249_reg_73640_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__276                                                                      |     8|
|1358  |    tmp_252_reg_73670_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__383                                                                      |     8|
|1359  |    tmp_239_reg_73545_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__431                                                                      |     8|
|1360  |    tmp_244_reg_73595_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__337                                                                      |     8|
|1361  |    tmp_241_reg_73565_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__442                                                                      |     8|
|1362  |    tmp_246_reg_73615_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__40                                                                       |     8|
|1363  |    tmp_248_reg_73630_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__102                                                                      |     8|
|1364  |    tmp_208_reg_73245_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__241                                                                      |     8|
|1365  |    tmp_198_reg_73150_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__62                                                                       |     8|
|1366  |    tmp_85_reg_72055_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__375                                                                      |     8|
|1367  |    tmp_86_reg_72065_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__265                                                                      |     8|
|1368  |    tmp_81_reg_72015_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__135                                                                      |     8|
|1369  |    tmp_84_reg_72045_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__81                                                                       |     8|
|1370  |    tmp_87_reg_72075_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__152                                                                      |     8|
|1371  |    tmp_80_reg_72005_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__201                                                                      |     8|
|1372  |    tmp_77_reg_71975_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__299                                                                      |     8|
|1373  |    tmp_76_reg_71970_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__50                                                                       |     8|
|1374  |    tmp_88_reg_72085_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__427                                                                      |     8|
|1375  |    tmp_72_reg_71930_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__271                                                                      |     8|
|1376  |    tmp_261_reg_73760_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__235                                                                      |     8|
|1377  |    tmp_263_reg_73775_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__138                                                                      |     8|
|1378  |    tmp_142_reg_72605_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__127                                                                      |     8|
|1379  |    tmp_143_reg_72615_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__378                                                                      |     8|
|1380  |    tmp_232_reg_73475_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__57                                                                       |     8|
|1381  |    tmp_233_reg_73485_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__396                                                                      |     8|
|1382  |    tmp_429_reg_75385_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__291                                                                      |     8|
|1383  |    tmp_430_reg_75395_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__327                                                                      |     8|
|1384  |    tmp_428_reg_75375_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__35                                                                       |     8|
|1385  |    tmp_431_reg_75405_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__389                                                                      |     8|
|1386  |    tmp_419_reg_75285_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__183                                                                      |     8|
|1387  |    tmp_424_reg_75335_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__93                                                                       |     8|
|1388  |    tmp_426_reg_75355_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__269                                                                      |     8|
|1389  |    tmp_427_reg_75365_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__428                                                                      |     8|
|1390  |    tmp_432_reg_75415_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__150                                                                      |     8|
|1391  |    tmp_103_reg_72230_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__179                                                                      |     8|
|1392  |    tmp_94_reg_72140_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__408                                                                      |     8|
|1393  |    tmp_310_reg_74230_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__413                                                                      |     8|
|1394  |    tmp_305_reg_74185_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__302                                                                      |     8|
|1395  |    tmp_308_reg_74215_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__357                                                                      |     8|
|1396  |    tmp_312_reg_74250_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__186                                                                      |     8|
|1397  |    tmp_304_reg_74175_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__23                                                                       |     8|
|1398  |    tmp_302_reg_74155_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__134                                                                      |     8|
|1399  |    tmp_309_reg_74225_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__16                                                                       |     8|
|1400  |    tmp_306_reg_74195_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__189                                                                      |     8|
|1401  |    tmp_307_reg_74205_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__147                                                                      |     8|
|1402  |    tmp_313_reg_74260_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__66                                                                       |     8|
|1403  |    tmp_303_reg_74165_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__224                                                                      |     8|
|1404  |    tmp_444_reg_75530_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__262                                                                      |     8|
|1405  |    tmp_440_reg_75490_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__158                                                                      |     8|
|1406  |    tmp_446_reg_75550_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__160                                                                      |     8|
|1407  |    tmp_437_reg_75460_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__208                                                                      |     8|
|1408  |    tmp_448_reg_75570_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_397_reg_75075_reg_funnel__10                                                                       |     8|
|1409  |    tmp_441_reg_75500_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__246                                                                      |     8|
|1410  |    tmp_442_reg_75510_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__119                                                                      |     8|
|1411  |    tmp_447_reg_75560_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__313                                                                      |     8|
|1412  |    tmp_12_reg_71350_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__373                                                                      |     8|
|1413  |    tmp_325_reg_74375_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__437                                                                      |     8|
|1414  |    tmp_326_reg_74385_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__316                                                                      |     8|
|1415  |    tmp_323_reg_74360_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__6                                                                        |     8|
|1416  |    tmp_327_reg_74395_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__454                                                                      |     8|
|1417  |    tmp_328_reg_74405_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__115                                                                      |     8|
|1418  |    tmp_112_reg_72315_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__210                                                                      |     8|
|1419  |    tmp_113_reg_72325_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__151                                                                      |     8|
|1420  |    tmp_127_reg_72460_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__421                                                                      |     8|
|1421  |    tmp_128_reg_72470_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__69                                                                       |     8|
|1422  |    tmp_435_reg_75440_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__103                                                                      |     8|
|1423  |    tmp_270_reg_73845_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__209                                                                      |     8|
|1424  |    tmp_269_reg_73835_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__159                                                                      |     8|
|1425  |    tmp_422_reg_75315_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__121                                                                      |     8|
|1426  |    tmp_433_reg_75425_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__8                                                                        |     8|
|1427  |    tmp_265_reg_73795_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__169                                                                      |     8|
|1428  |    tmp_267_reg_73815_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__42                                                                       |     8|
|1429  |    tmp_255_reg_73700_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__77                                                                       |     8|
|1430  |    tmp_254_reg_73690_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__230                                                                      |     8|
|1431  |    tmp_256_reg_73710_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__325                                                                      |     8|
|1432  |    tmp_258_reg_73730_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__273                                                                      |     8|
|1433  |    tmp_135_reg_72540_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__26                                                                       |     8|
|1434  |    tmp_134_reg_72530_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__367                                                                      |     8|
|1435  |    tmp_413_reg_75230_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__118                                                                      |     8|
|1436  |    tmp_404_reg_75140_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__248                                                                      |     8|
|1437  |    tmp_417_reg_75270_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__15                                                                       |     8|
|1438  |    tmp_412_reg_75220_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__136                                                                      |     8|
|1439  |    tmp_387_reg_74975_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__272                                                                      |     8|
|1440  |    tmp_83_reg_72035_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__221                                                                      |     8|
|1441  |    tmp_58_reg_71795_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__29                                                                       |     8|
|1442  |    tmp_49_reg_71705_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__434                                                                      |     8|
|1443  |    tmp_48_reg_71695_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__95                                                                       |     8|
|1444  |    tmp_45_reg_71670_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__107                                                                      |     8|
|1445  |    tmp_46_reg_71675_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__233                                                                      |     8|
|1446  |    tmp_44_reg_71660_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__352                                                                      |     8|
|1447  |    tmp_55_reg_71765_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__65                                                                       |     8|
|1448  |    tmp_285_reg_73990_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__420                                                                      |     8|
|1449  |    tmp_284_reg_73980_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__363                                                                      |     8|
|1450  |    tmp_40_reg_71620_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__59                                                                       |     8|
|1451  |    tmp_41_reg_71630_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__359                                                                      |     8|
|1452  |    tmp_36_reg_71580_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__303                                                                      |     8|
|1453  |    tmp_43_reg_71650_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__176                                                                      |     8|
|1454  |    tmp_291_reg_74050_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__214                                                                      |     8|
|1455  |    tmp_292_reg_74060_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__101                                                                      |     8|
|1456  |    tmp_349_reg_74610_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__436                                                                      |     8|
|1457  |    tmp_278_reg_73925_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__27                                                                       |     8|
|1458  |    tmp_228_reg_73440_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__33                                                                       |     8|
|1459  |    tmp_207_reg_73235_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__388                                                                      |     8|
|1460  |    tmp_205_reg_73215_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__83                                                                       |     8|
|1461  |    tmp_201_reg_73175_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__430                                                                      |     8|
|1462  |    tmp_93_reg_72130_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__381                                                                      |     8|
|1463  |    tmp_14_reg_71370_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__108                                                                      |     8|
|1464  |    tmp_reg_71225_reg                                                 |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__4                                                                        |     8|
|1465  |    tmp_190_reg_73070_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__264                                                                      |     8|
|1466  |    tmp_191_reg_73080_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__307                                                                      |     8|
|1467  |    tmp_186_reg_73030_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__27                                                                       |     8|
|1468  |    tmp_189_reg_73060_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__156                                                                      |     8|
|1469  |    tmp_192_reg_73090_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__301                                                                      |     8|
|1470  |    tmp_184_reg_73015_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__114                                                                      |     8|
|1471  |    tmp_181_reg_72985_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__280                                                                      |     8|
|1472  |    tmp_182_reg_72995_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__31                                                                       |     8|
|1473  |    tmp_187_reg_73040_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__154                                                                      |     8|
|1474  |    tmp_188_reg_73050_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__106                                                                      |     8|
|1475  |    tmp_195_reg_73120_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__332                                                                      |     8|
|1476  |    tmp_194_reg_73110_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__309                                                                      |     8|
|1477  |    tmp_202_reg_73185_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__54                                                                       |     8|
|1478  |    tmp_203_reg_73195_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__415                                                                      |     8|
|1479  |    tmp_370_reg_74815_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__239                                                                      |     8|
|1480  |    tmp_368_reg_74795_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__190                                                                      |     8|
|1481  |    tmp_372_reg_74830_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__257                                                                      |     8|
|1482  |    tmp_360_reg_74715_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__79                                                                       |     8|
|1483  |    tmp_359_reg_74705_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__24                                                                       |     8|
|1484  |    tmp_364_reg_74755_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__409                                                                      |     8|
|1485  |    tmp_361_reg_74725_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__297                                                                      |     8|
|1486  |    tmp_362_reg_74735_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__213                                                                      |     8|
|1487  |    tmp_371_reg_74825_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__67                                                                       |     8|
|1488  |    tmp_366_reg_74775_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__75                                                                       |     8|
|1489  |    tmp_367_reg_74785_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__18                                                                       |     8|
|1490  |    tmp_373_reg_74840_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__3                                                                        |     8|
|1491  |    tmp_220_reg_73360_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__390                                                                      |     8|
|1492  |    tmp_221_reg_73370_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__109                                                                      |     8|
|1493  |    tmp_219_reg_73350_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__285                                                                      |     8|
|1494  |    tmp_222_reg_73380_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__365                                                                      |     8|
|1495  |    tmp_210_reg_73265_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__279                                                                      |     8|
|1496  |    tmp_209_reg_73255_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__90                                                                       |     8|
|1497  |    tmp_214_reg_73305_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__97                                                                       |     8|
|1498  |    tmp_211_reg_73275_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel                                                                           |     8|
|1499  |    tmp_212_reg_73285_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__386                                                                      |     8|
|1500  |    tmp_216_reg_73325_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_222_reg_73380_reg_funnel__94                                                                       |     8|
|1501  |    tmp_217_reg_73330_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__418                                                                      |     8|
|1502  |    tmp_218_reg_73340_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__139                                                                      |     8|
|1503  |    tmp_223_reg_73390_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__446                                                                      |     8|
|1504  |    tmp_213_reg_73295_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__410                                                                      |     8|
|1505  |    tmp_321_reg_74340_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__341                                                                      |     8|
|1506  |    tmp_322_reg_74350_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__317                                                                      |     8|
|1507  |    tmp_229_reg_73450_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__450                                                                      |     8|
|1508  |    tmp_231_reg_73470_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|1509  |    tmp_238_reg_73535_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__295                                                                      |     8|
|1510  |    tmp_200_reg_73170_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|1511  |    tmp_175_reg_72925_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__268                                                                      |     8|
|1512  |    tmp_176_reg_72935_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__128                                                                      |     8|
|1513  |    tmp_177_reg_72945_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__445                                                                      |     8|
|1514  |    tmp_169_reg_72870_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|1515  |    tmp_168_reg_72860_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__173                                                                      |     8|
|1516  |    tmp_160_reg_72780_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__277                                                                      |     8|
|1517  |    tmp_161_reg_72790_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__329                                                                      |     8|
|1518  |    tmp_155_reg_72730_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__290                                                                      |     8|
|1519  |    tmp_151_reg_72695_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__267                                                                      |     8|
|1520  |    tmp_145_reg_72635_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__362                                                                      |     8|
|1521  |    tmp_141_reg_72595_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__314                                                                      |     8|
|1522  |    tmp_144_reg_72625_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__48                                                                       |     8|
|1523  |    tmp_140_reg_72585_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__137                                                                      |     8|
|1524  |    tmp_136_reg_72550_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__129                                                                      |     8|
|1525  |    tmp_138_reg_72570_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|1526  |    tmp_148_reg_72665_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__226                                                                      |     8|
|1527  |    tmp_139_reg_72575_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__28                                                                       |     8|
|1528  |    tmp_130_reg_72490_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__251                                                                      |     8|
|1529  |    tmp_131_reg_72500_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__153                                                                      |     8|
|1530  |    tmp_126_reg_72450_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__323                                                                      |     8|
|1531  |    tmp_129_reg_72480_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__220                                                                      |     8|
|1532  |    tmp_132_reg_72510_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__168                                                                      |     8|
|1533  |    tmp_120_reg_72395_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__145                                                                      |     8|
|1534  |    tmp_119_reg_72385_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__9                                                                        |     8|
|1535  |    tmp_121_reg_72405_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__50                                                                       |     8|
|1536  |    tmp_124_reg_72430_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__22                                                                       |     8|
|1537  |    tmp_115_reg_72345_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__131                                                                      |     8|
|1538  |    tmp_116_reg_72355_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__263                                                                      |     8|
|1539  |    tmp_111_reg_72305_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__74                                                                       |     8|
|1540  |    tmp_117_reg_72365_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__237                                                                      |     8|
|1541  |    tmp_110_reg_72295_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__432                                                                      |     8|
|1542  |    tmp_106_reg_72260_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__324                                                                      |     8|
|1543  |    tmp_107_reg_72270_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|1544  |    tmp_118_reg_72375_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__440                                                                      |     8|
|1545  |    tmp_109_reg_72285_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__364                                                                      |     8|
|1546  |    tmp_100_reg_72200_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__310                                                                      |     8|
|1547  |    tmp_101_reg_72210_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__394                                                                      |     8|
|1548  |    tmp_96_reg_72160_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__282                                                                      |     8|
|1549  |    tmp_99_reg_72190_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__281                                                                      |     8|
|1550  |    tmp_102_reg_72220_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__177                                                                      |     8|
|1551  |    tmp_95_reg_72150_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__124                                                                      |     8|
|1552  |    tmp_91_reg_72115_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__56                                                                       |     8|
|1553  |    tmp_56_reg_71775_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__447                                                                      |     8|
|1554  |    tmp_51_reg_71725_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__107                                                                      |     8|
|1555  |    tmp_57_reg_71785_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__252                                                                      |     8|
|1556  |    tmp_411_reg_75210_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__182                                                                      |     8|
|1557  |    tmp_408_reg_75180_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__16                                                                       |     8|
|1558  |    tmp_357_reg_74685_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__315                                                                      |     8|
|1559  |    tmp_345_reg_74570_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__100                                                                      |     8|
|1560  |    tmp_344_reg_74560_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__52                                                                       |     8|
|1561  |    tmp_346_reg_74580_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__406                                                                      |     8|
|1562  |    tmp_355_reg_74670_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105  |     8|
|1563  |    tmp_351_reg_74630_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__144                                                                      |     8|
|1564  |    tmp_358_reg_74695_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__392                                                                      |     8|
|1565  |    tmp_348_reg_74600_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__338                                                                      |     8|
|1566  |    tmp_317_reg_74300_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__227                                                                      |     8|
|1567  |    tmp_324_reg_74370_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|1568  |    tmp_339_reg_74515_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__402                                                                      |     8|
|1569  |    tmp_341_reg_74530_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__244                                                                      |     8|
|1570  |    tmp_342_reg_74540_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__330                                                                      |     8|
|1571  |    tmp_330_reg_74425_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__85                                                                       |     8|
|1572  |    tmp_329_reg_74415_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__188                                                                      |     8|
|1573  |    tmp_334_reg_74465_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__34                                                                       |     8|
|1574  |    tmp_331_reg_74435_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__358                                                                      |     8|
|1575  |    tmp_332_reg_74445_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__371                                                                      |     8|
|1576  |    tmp_340_reg_74525_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|1577  |    tmp_336_reg_74485_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__157                                                                      |     8|
|1578  |    tmp_343_reg_74550_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__72                                                                       |     8|
|1579  |    tmp_333_reg_74455_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__193                                                                      |     8|
|1580  |    tmp_277_reg_73915_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__116                                                                      |     8|
|1581  |    tmp_257_reg_73720_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__293                                                                      |     8|
|1582  |    tmp_262_reg_73770_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_242_reg_73575_reg_funnel__1                                                                        |     8|
|1583  |    tmp_253_reg_73680_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__80                                                                       |     8|
|1584  |    tmp_243_reg_73585_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__335                                                                      |     8|
|1585  |    tmp_242_reg_73575_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__60                                                                       |     8|
|1586  |    tmp_247_reg_73625_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_242_reg_73575_reg_funnel__5                                                                        |     8|
|1587  |    tmp_193_reg_73100_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__195                                                                      |     8|
|1588  |    tmp_183_reg_73005_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__15                                                                       |     8|
|1589  |    tmp_133_reg_72520_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__270                                                                      |     8|
|1590  |    tmp_122_reg_72415_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__219                                                                      |     8|
|1591  |    tmp_123_reg_72425_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_242_reg_73575_reg_funnel__13                                                                       |     8|
|1592  |    tmp_97_reg_72170_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__123                                                                      |     8|
|1593  |    tmp_92_reg_72125_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_242_reg_73575_reg_funnel__8                                                                        |     8|
|1594  |    mac_muladd_16s_10ns_26ns_26_1_1_U1003                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1                                                                                                                                   |    10|
|1595  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1026                                                                                                                      |    10|
|1596  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__11  |     8|
|1597  |    mac_muladd_16s_10ns_26ns_26_1_1_U1034                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_133                                                                                                                               |    26|
|1598  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1025                                                                                                                      |    26|
|1599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |     8|
|1600  |    mac_muladd_16s_10ns_26ns_26_1_1_U1065                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_134                                                                                                                               |    10|
|1601  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1024                                                                                                                      |    10|
|1602  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|1603  |    mac_muladd_16s_10ns_26ns_26_1_1_U1096                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_135                                                                                                                               |    26|
|1604  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1023                                                                                                                      |    26|
|1605  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|1606  |    mac_muladd_16s_10ns_26ns_26_1_1_U1127                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_136                                                                                                                               |    10|
|1607  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1022                                                                                                                      |    10|
|1608  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|1609  |    mac_muladd_16s_10ns_26ns_26_1_1_U1158                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_137                                                                                                                               |    26|
|1610  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1021                                                                                                                      |    26|
|1611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|1612  |    mac_muladd_16s_10ns_26ns_26_1_1_U1189                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_138                                                                                                                               |    26|
|1613  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1020                                                                                                                      |    26|
|1614  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|1615  |    mac_muladd_16s_10ns_26ns_26_1_1_U1220                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_139                                                                                                                               |    26|
|1616  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1019                                                                                                                      |    26|
|1617  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|1618  |    mac_muladd_16s_10ns_26ns_26_1_1_U1251                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_140                                                                                                                               |    26|
|1619  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1018                                                                                                                      |    26|
|1620  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__1  |     8|
|1621  |    mac_muladd_16s_10ns_26ns_26_1_1_U1282                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_141                                                                                                                               |    26|
|1622  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1017                                                                                                                      |    26|
|1623  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|1624  |    mac_muladd_16s_10ns_26ns_26_1_1_U1313                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_142                                                                                                                               |    26|
|1625  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1016                                                                                                                      |    26|
|1626  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|1627  |    mac_muladd_16s_10ns_26ns_26_1_1_U1344                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_143                                                                                                                               |    26|
|1628  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1015                                                                                                                      |    26|
|1629  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|1630  |    mac_muladd_16s_10ns_26ns_26_1_1_U1375                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_144                                                                                                                               |    26|
|1631  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1014                                                                                                                      |    26|
|1632  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|1633  |    mac_muladd_16s_10ns_26ns_26_1_1_U1406                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_145                                                                                                                               |    10|
|1634  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_1013                                                                                                                      |    10|
|1635  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__6   |     8|
|1636  |    mac_muladd_16s_10ns_26ns_26_1_1_U1437                             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_146                                                                                                                               |    26|
|1637  |      hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2_U             |hls_dummy_mac_muladd_16s_10ns_26ns_26_1_1_DSP48_2                                                                                                                           |    26|
|1638  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|1639  |    mac_muladd_16s_14ns_26ns_26_1_1_U1019                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1                                                                                                                                   |    26|
|1640  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1012                                                                                                                      |    26|
|1641  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel     |     8|
|1642  |    mac_muladd_16s_14ns_26ns_26_1_1_U1050                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_147                                                                                                                               |    26|
|1643  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1011                                                                                                                      |    26|
|1644  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|1645  |    mac_muladd_16s_14ns_26ns_26_1_1_U1081                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_148                                                                                                                               |    26|
|1646  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1010                                                                                                                      |    26|
|1647  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__3  |     8|
|1648  |    mac_muladd_16s_14ns_26ns_26_1_1_U1112                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_149                                                                                                                               |    26|
|1649  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1009                                                                                                                      |    26|
|1650  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel     |     8|
|1651  |    mac_muladd_16s_14ns_26ns_26_1_1_U1143                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_150                                                                                                                               |    26|
|1652  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1008                                                                                                                      |    26|
|1653  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|1654  |    mac_muladd_16s_14ns_26ns_26_1_1_U1174                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_151                                                                                                                               |    26|
|1655  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1007                                                                                                                      |    26|
|1656  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1019/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__1  |     8|
|1657  |    mac_muladd_16s_14ns_26ns_26_1_1_U1205                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_152                                                                                                                               |    26|
|1658  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1006                                                                                                                      |    26|
|1659  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |     8|
|1660  |    mac_muladd_16s_14ns_26ns_26_1_1_U1236                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_153                                                                                                                               |    26|
|1661  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1005                                                                                                                      |    26|
|1662  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U1112/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__2  |     8|
|1663  |    mac_muladd_16s_14ns_26ns_26_1_1_U1267                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_154                                                                                                                               |    26|
|1664  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1004                                                                                                                      |    26|
|1665  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__9   |     8|
|1666  |    mac_muladd_16s_14ns_26ns_26_1_1_U1298                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_155                                                                                                                               |    26|
|1667  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1003                                                                                                                      |    26|
|1668  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|1669  |    mac_muladd_16s_14ns_26ns_26_1_1_U1329                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_156                                                                                                                               |    26|
|1670  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1002                                                                                                                      |    26|
|1671  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|1672  |    mac_muladd_16s_14ns_26ns_26_1_1_U1360                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_157                                                                                                                               |    26|
|1673  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1001                                                                                                                      |    26|
|1674  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__10  |     8|
|1675  |    mac_muladd_16s_14ns_26ns_26_1_1_U1391                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_158                                                                                                                               |    26|
|1676  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_1000                                                                                                                      |    26|
|1677  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|1678  |    mac_muladd_16s_14ns_26ns_26_1_1_U1422                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_159                                                                                                                               |    25|
|1679  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_999                                                                                                                       |    25|
|1680  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |     8|
|1681  |    mac_muladd_16s_14ns_26ns_26_1_1_U988                              |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_160                                                                                                                               |    26|
|1682  |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0                                                                                                                           |    26|
|1683  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_14ns_26ns_26_1_1_U988/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_0_U/p_funnel      |     8|
|1684  |    mac_muladd_16s_15s_26ns_26_1_1_U1000                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                    |    43|
|1685  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_998                                                                                                                        |    43|
|1686  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__21                                                                       |     8|
|1687  |    mac_muladd_16s_15s_26ns_26_1_1_U1001                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_161                                                                                                                                |     9|
|1688  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_997                                                                                                                        |     9|
|1689  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__27                                                                        |     8|
|1690  |    mac_muladd_16s_15s_26ns_26_1_1_U1002                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_162                                                                                                                                |    24|
|1691  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_996                                                                                                                        |    24|
|1692  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55   |     8|
|1693  |    mac_muladd_16s_15s_26ns_26_1_1_U1004                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_163                                                                                                                                |    42|
|1694  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_995                                                                                                                        |    42|
|1695  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67   |     8|
|1696  |    mac_muladd_16s_15s_26ns_26_1_1_U1005                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_164                                                                                                                                |     9|
|1697  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_994                                                                                                                        |     9|
|1698  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70   |     8|
|1699  |    mac_muladd_16s_15s_26ns_26_1_1_U1006                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_165                                                                                                                                |    88|
|1700  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_993                                                                                                                        |    88|
|1701  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__25                                                                       |     8|
|1702  |    mac_muladd_16s_15s_26ns_26_1_1_U1007                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_166                                                                                                                                |    25|
|1703  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_992                                                                                                                        |    25|
|1704  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|1705  |    mac_muladd_16s_15s_26ns_26_1_1_U1008                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_167                                                                                                                                |    42|
|1706  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_991                                                                                                                        |    42|
|1707  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|1708  |    mac_muladd_16s_15s_26ns_26_1_1_U1009                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_168                                                                                                                                |    23|
|1709  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_990                                                                                                                        |    23|
|1710  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__1                                                                        |     8|
|1711  |    mac_muladd_16s_15s_26ns_26_1_1_U1010                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_169                                                                                                                                |    26|
|1712  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_989                                                                                                                        |    26|
|1713  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__98                                                                       |     8|
|1714  |    mac_muladd_16s_15s_26ns_26_1_1_U1011                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_170                                                                                                                                |     9|
|1715  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_988                                                                                                                        |     9|
|1716  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|1717  |    mac_muladd_16s_15s_26ns_26_1_1_U1012                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_171                                                                                                                                |    42|
|1718  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_987                                                                                                                        |    42|
|1719  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|1720  |    mac_muladd_16s_15s_26ns_26_1_1_U1013                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_172                                                                                                                                |    40|
|1721  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_986                                                                                                                        |    40|
|1722  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__155                                                                      |     8|
|1723  |    mac_muladd_16s_15s_26ns_26_1_1_U1014                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_173                                                                                                                                |    40|
|1724  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_985                                                                                                                        |    40|
|1725  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__411                                                                      |     8|
|1726  |    mac_muladd_16s_15s_26ns_26_1_1_U1015                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_174                                                                                                                                |    27|
|1727  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_984                                                                                                                        |    27|
|1728  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__417                                                                      |     8|
|1729  |    mac_muladd_16s_15s_26ns_26_1_1_U1016                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_175                                                                                                                                |    58|
|1730  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_983                                                                                                                        |    58|
|1731  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__206                                                                      |     8|
|1732  |    mac_muladd_16s_15s_26ns_26_1_1_U1017                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                                |     9|
|1733  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_982                                                                                                                        |     9|
|1734  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|1735  |    mac_muladd_16s_15s_26ns_26_1_1_U1018                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                |    57|
|1736  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_981                                                                                                                        |    57|
|1737  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44   |     8|
|1738  |    mac_muladd_16s_15s_26ns_26_1_1_U1020                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                |    24|
|1739  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_980                                                                                                                        |    24|
|1740  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46   |     8|
|1741  |    mac_muladd_16s_15s_26ns_26_1_1_U1021                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                |     9|
|1742  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_979                                                                                                                        |     9|
|1743  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__127                                                                       |     8|
|1744  |    mac_muladd_16s_15s_26ns_26_1_1_U1022                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                |    24|
|1745  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_978                                                                                                                        |    24|
|1746  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|1747  |    mac_muladd_16s_15s_26ns_26_1_1_U1023                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                |    57|
|1748  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_977                                                                                                                        |    57|
|1749  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|1750  |    mac_muladd_16s_15s_26ns_26_1_1_U1024                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                |    74|
|1751  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_976                                                                                                                        |    74|
|1752  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__60                                                                        |     8|
|1753  |    mac_muladd_16s_15s_26ns_26_1_1_U1025                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                |    73|
|1754  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_975                                                                                                                        |    73|
|1755  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__148                                                                      |     8|
|1756  |    mac_muladd_16s_15s_26ns_26_1_1_U1026                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                |    24|
|1757  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_974                                                                                                                        |    24|
|1758  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|1759  |    mac_muladd_16s_15s_26ns_26_1_1_U1027                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                |    57|
|1760  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_973                                                                                                                        |    57|
|1761  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|1762  |    mac_muladd_16s_15s_26ns_26_1_1_U1028                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                |    43|
|1763  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_972                                                                                                                        |    43|
|1764  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__71                                                                       |     8|
|1765  |    mac_muladd_16s_15s_26ns_26_1_1_U1029                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                |   129|
|1766  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_971                                                                                                                        |   129|
|1767  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__414                                                                      |     8|
|1768  |    mac_muladd_16s_15s_26ns_26_1_1_U1030                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                |    43|
|1769  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_970                                                                                                                        |    43|
|1770  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__256                                                                      |     8|
|1771  |    mac_muladd_16s_15s_26ns_26_1_1_U1031                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                |     9|
|1772  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_969                                                                                                                        |     9|
|1773  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__162                                                                       |     8|
|1774  |    mac_muladd_16s_15s_26ns_26_1_1_U1032                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                |     9|
|1775  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_968                                                                                                                        |     9|
|1776  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75   |     8|
|1777  |    mac_muladd_16s_15s_26ns_26_1_1_U1033                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                |    42|
|1778  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_967                                                                                                                        |    42|
|1779  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66   |     8|
|1780  |    mac_muladd_16s_15s_26ns_26_1_1_U1035                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                |     9|
|1781  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_966                                                                                                                        |     9|
|1782  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98   |     8|
|1783  |    mac_muladd_16s_15s_26ns_26_1_1_U1036                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                |   102|
|1784  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_965                                                                                                                        |   102|
|1785  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__433                                                                      |     8|
|1786  |    mac_muladd_16s_15s_26ns_26_1_1_U1037                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                |     9|
|1787  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_964                                                                                                                        |     9|
|1788  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127  |     8|
|1789  |    mac_muladd_16s_15s_26ns_26_1_1_U1038                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                |    42|
|1790  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_963                                                                                                                        |    42|
|1791  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|1792  |    mac_muladd_16s_15s_26ns_26_1_1_U1039                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                |    14|
|1793  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_962                                                                                                                        |    14|
|1794  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__113                                                                      |     8|
|1795  |    mac_muladd_16s_15s_26ns_26_1_1_U1040                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                |    13|
|1796  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_961                                                                                                                        |    13|
|1797  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__441                                                                      |     8|
|1798  |    mac_muladd_16s_15s_26ns_26_1_1_U1041                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                |     9|
|1799  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_960                                                                                                                        |     9|
|1800  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|1801  |    mac_muladd_16s_15s_26ns_26_1_1_U1042                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                |    42|
|1802  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_959                                                                                                                        |    42|
|1803  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|1804  |    mac_muladd_16s_15s_26ns_26_1_1_U1043                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                |     9|
|1805  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_958                                                                                                                        |     9|
|1806  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__360                                                                      |     8|
|1807  |    mac_muladd_16s_15s_26ns_26_1_1_U1044                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                |    13|
|1808  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_957                                                                                                                        |    13|
|1809  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__133                                                                      |     8|
|1810  |    mac_muladd_16s_15s_26ns_26_1_1_U1045                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                |    44|
|1811  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_956                                                                                                                        |    44|
|1812  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__300                                                                      |     8|
|1813  |    mac_muladd_16s_15s_26ns_26_1_1_U1046                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                |    41|
|1814  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_955                                                                                                                        |    41|
|1815  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__211                                                                      |     8|
|1816  |    mac_muladd_16s_15s_26ns_26_1_1_U1047                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                |    24|
|1817  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_954                                                                                                                        |    24|
|1818  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111  |     8|
|1819  |    mac_muladd_16s_15s_26ns_26_1_1_U1048                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                |    57|
|1820  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_953                                                                                                                        |    57|
|1821  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|1822  |    mac_muladd_16s_15s_26ns_26_1_1_U1049                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                |    24|
|1823  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_952                                                                                                                        |    24|
|1824  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37   |     8|
|1825  |    mac_muladd_16s_15s_26ns_26_1_1_U1051                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                |    30|
|1826  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_951                                                                                                                        |    30|
|1827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__8                                                                         |     8|
|1828  |    mac_muladd_16s_15s_26ns_26_1_1_U1052                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                |     9|
|1829  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_950                                                                                                                        |     9|
|1830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|1831  |    mac_muladd_16s_15s_26ns_26_1_1_U1053                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                |    57|
|1832  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_949                                                                                                                        |    57|
|1833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|1834  |    mac_muladd_16s_15s_26ns_26_1_1_U1054                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                |    40|
|1835  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_948                                                                                                                        |    40|
|1836  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__70                                                                        |     8|
|1837  |    mac_muladd_16s_15s_26ns_26_1_1_U1055                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                |    59|
|1838  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_947                                                                                                                        |    59|
|1839  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__99                                                                        |     8|
|1840  |    mac_muladd_16s_15s_26ns_26_1_1_U1056                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                |    24|
|1841  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_946                                                                                                                        |    24|
|1842  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|1843  |    mac_muladd_16s_15s_26ns_26_1_1_U1057                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                |    57|
|1844  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_945                                                                                                                        |    57|
|1845  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|1846  |    mac_muladd_16s_15s_26ns_26_1_1_U1058                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                |    28|
|1847  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_944                                                                                                                        |    28|
|1848  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__90                                                                        |     8|
|1849  |    mac_muladd_16s_15s_26ns_26_1_1_U1059                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                |   114|
|1850  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_943                                                                                                                        |   114|
|1851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__118                                                                       |     8|
|1852  |    mac_muladd_16s_15s_26ns_26_1_1_U1060                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                |     9|
|1853  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_942                                                                                                                        |     9|
|1854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__110                                                                       |     8|
|1855  |    mac_muladd_16s_15s_26ns_26_1_1_U1061                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                |    29|
|1856  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_941                                                                                                                        |    29|
|1857  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__87                                                                        |     8|
|1858  |    mac_muladd_16s_15s_26ns_26_1_1_U1062                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                |     9|
|1859  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_940                                                                                                                        |     9|
|1860  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|1861  |    mac_muladd_16s_15s_26ns_26_1_1_U1063                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                |    42|
|1862  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_939                                                                                                                        |    42|
|1863  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54   |     8|
|1864  |    mac_muladd_16s_15s_26ns_26_1_1_U1064                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                |     9|
|1865  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_938                                                                                                                        |     9|
|1866  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|1867  |    mac_muladd_16s_15s_26ns_26_1_1_U1066                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                |    10|
|1868  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_937                                                                                                                        |    10|
|1869  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__4                                                                        |     8|
|1870  |    mac_muladd_16s_15s_26ns_26_1_1_U1067                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                |    40|
|1871  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_936                                                                                                                        |    40|
|1872  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|1873  |    mac_muladd_16s_15s_26ns_26_1_1_U1068                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                |    42|
|1874  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_935                                                                                                                        |    42|
|1875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|1876  |    mac_muladd_16s_15s_26ns_26_1_1_U1069                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                |    45|
|1877  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_934                                                                                                                        |    45|
|1878  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__354                                                                      |     8|
|1879  |    mac_muladd_16s_15s_26ns_26_1_1_U1070                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                |    44|
|1880  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_933                                                                                                                        |    44|
|1881  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__258                                                                      |     8|
|1882  |    mac_muladd_16s_15s_26ns_26_1_1_U1071                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                |    42|
|1883  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_932                                                                                                                        |    42|
|1884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|1885  |    mac_muladd_16s_15s_26ns_26_1_1_U1072                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                |     9|
|1886  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_931                                                                                                                        |     9|
|1887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36   |     8|
|1888  |    mac_muladd_16s_15s_26ns_26_1_1_U1073                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                |    13|
|1889  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_930                                                                                                                        |    13|
|1890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__204                                                                      |     8|
|1891  |    mac_muladd_16s_15s_26ns_26_1_1_U1074                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                |   101|
|1892  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_929                                                                                                                        |   101|
|1893  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__278                                                                      |     8|
|1894  |    mac_muladd_16s_15s_26ns_26_1_1_U1075                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                |    14|
|1895  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_928                                                                                                                        |    14|
|1896  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__67                                                                       |     8|
|1897  |    mac_muladd_16s_15s_26ns_26_1_1_U1076                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                |    10|
|1898  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_927                                                                                                                        |    10|
|1899  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__250                                                                      |     8|
|1900  |    mac_muladd_16s_15s_26ns_26_1_1_U1077                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                |    24|
|1901  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_926                                                                                                                        |    24|
|1902  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113  |     8|
|1903  |    mac_muladd_16s_15s_26ns_26_1_1_U1078                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                |    57|
|1904  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_925                                                                                                                        |    57|
|1905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31   |     8|
|1906  |    mac_muladd_16s_15s_26ns_26_1_1_U1079                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                |    24|
|1907  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_924                                                                                                                        |    24|
|1908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34   |     8|
|1909  |    mac_muladd_16s_15s_26ns_26_1_1_U1080                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                |   130|
|1910  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_923                                                                                                                        |   130|
|1911  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__73                                                                       |     8|
|1912  |    mac_muladd_16s_15s_26ns_26_1_1_U1082                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                |     9|
|1913  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_922                                                                                                                        |     9|
|1914  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103  |     8|
|1915  |    mac_muladd_16s_15s_26ns_26_1_1_U1083                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                |    42|
|1916  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_921                                                                                                                        |    42|
|1917  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108  |     8|
|1918  |    mac_muladd_16s_15s_26ns_26_1_1_U1084                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                |    10|
|1919  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_920                                                                                                                        |    10|
|1920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__5                                                                        |     8|
|1921  |    mac_muladd_16s_15s_26ns_26_1_1_U1085                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                |    43|
|1922  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_919                                                                                                                        |    43|
|1923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__334                                                                      |     8|
|1924  |    mac_muladd_16s_15s_26ns_26_1_1_U1086                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                |     9|
|1925  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_918                                                                                                                        |     9|
|1926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64   |     8|
|1927  |    mac_muladd_16s_15s_26ns_26_1_1_U1087                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                |    57|
|1928  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_917                                                                                                                        |    57|
|1929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38   |     8|
|1930  |    mac_muladd_16s_15s_26ns_26_1_1_U1088                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                |     9|
|1931  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_916                                                                                                                        |     9|
|1932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__163                                                                      |     8|
|1933  |    mac_muladd_16s_15s_26ns_26_1_1_U1089                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                |    44|
|1934  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_915                                                                                                                        |    44|
|1935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__426                                                                      |     8|
|1936  |    mac_muladd_16s_15s_26ns_26_1_1_U1090                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                |    74|
|1937  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_914                                                                                                                        |    74|
|1938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__194                                                                      |     8|
|1939  |    mac_muladd_16s_15s_26ns_26_1_1_U1091                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                |    41|
|1940  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_913                                                                                                                        |    41|
|1941  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__14                                                                       |     8|
|1942  |    mac_muladd_16s_15s_26ns_26_1_1_U1092                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                |     9|
|1943  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_912                                                                                                                        |     9|
|1944  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102  |     8|
|1945  |    mac_muladd_16s_15s_26ns_26_1_1_U1093                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                |    42|
|1946  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_911                                                                                                                        |    42|
|1947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|1948  |    mac_muladd_16s_15s_26ns_26_1_1_U1094                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                |     9|
|1949  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_910                                                                                                                        |     9|
|1950  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|1951  |    mac_muladd_16s_15s_26ns_26_1_1_U1095                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                |   114|
|1952  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_909                                                                                                                        |   114|
|1953  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__92                                                                       |     8|
|1954  |    mac_muladd_16s_15s_26ns_26_1_1_U1097                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                |    24|
|1955  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_908                                                                                                                        |    24|
|1956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21   |     8|
|1957  |    mac_muladd_16s_15s_26ns_26_1_1_U1098                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                |    57|
|1958  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_907                                                                                                                        |    57|
|1959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136  |     8|
|1960  |    mac_muladd_16s_15s_26ns_26_1_1_U1099                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                |     9|
|1961  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_906                                                                                                                        |     9|
|1962  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__43                                                                       |     8|
|1963  |    mac_muladd_16s_15s_26ns_26_1_1_U1100                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                |    25|
|1964  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_905                                                                                                                        |    25|
|1965  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__346                                                                      |     8|
|1966  |    mac_muladd_16s_15s_26ns_26_1_1_U1101                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                |    24|
|1967  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_904                                                                                                                        |    24|
|1968  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56   |     8|
|1969  |    mac_muladd_16s_15s_26ns_26_1_1_U1102                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                |    42|
|1970  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_903                                                                                                                        |    42|
|1971  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|1972  |    mac_muladd_16s_15s_26ns_26_1_1_U1103                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                |    28|
|1973  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_902                                                                                                                        |    28|
|1974  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__236                                                                      |     8|
|1975  |    mac_muladd_16s_15s_26ns_26_1_1_U1104                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                |    26|
|1976  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_901                                                                                                                        |    26|
|1977  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__328                                                                      |     8|
|1978  |    mac_muladd_16s_15s_26ns_26_1_1_U1105                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                |    39|
|1979  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_900                                                                                                                        |    39|
|1980  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__180                                                                      |     8|
|1981  |    mac_muladd_16s_15s_26ns_26_1_1_U1106                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                |    57|
|1982  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_899                                                                                                                        |    57|
|1983  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__187                                                                      |     8|
|1984  |    mac_muladd_16s_15s_26ns_26_1_1_U1107                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                |    24|
|1985  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_898                                                                                                                        |    24|
|1986  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33   |     8|
|1987  |    mac_muladd_16s_15s_26ns_26_1_1_U1108                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                |    42|
|1988  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_897                                                                                                                        |    42|
|1989  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88   |     8|
|1990  |    mac_muladd_16s_15s_26ns_26_1_1_U1109                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                |     9|
|1991  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_896                                                                                                                        |     9|
|1992  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95   |     8|
|1993  |    mac_muladd_16s_15s_26ns_26_1_1_U1110                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                |    99|
|1994  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_895                                                                                                                        |    99|
|1995  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__351                                                                      |     8|
|1996  |    mac_muladd_16s_15s_26ns_26_1_1_U1111                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                |     9|
|1997  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_894                                                                                                                        |     9|
|1998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80   |     8|
|1999  |    mac_muladd_16s_15s_26ns_26_1_1_U1113                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                |     9|
|2000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_893                                                                                                                        |     9|
|2001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35   |     8|
|2002  |    mac_muladd_16s_15s_26ns_26_1_1_U1114                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                |    44|
|2003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_892                                                                                                                        |    44|
|2004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__64                                                                       |     8|
|2005  |    mac_muladd_16s_15s_26ns_26_1_1_U1115                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                |    43|
|2006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_891                                                                                                                        |    43|
|2007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__202                                                                      |     8|
|2008  |    mac_muladd_16s_15s_26ns_26_1_1_U1116                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                |     9|
|2009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_890                                                                                                                        |     9|
|2010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109  |     8|
|2011  |    mac_muladd_16s_15s_26ns_26_1_1_U1117                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                |    42|
|2012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_889                                                                                                                        |    42|
|2013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71   |     8|
|2014  |    mac_muladd_16s_15s_26ns_26_1_1_U1118                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                |    44|
|2015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_888                                                                                                                        |    44|
|2016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__355                                                                      |     8|
|2017  |    mac_muladd_16s_15s_26ns_26_1_1_U1119                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                |    44|
|2018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_887                                                                                                                        |    44|
|2019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__234                                                                      |     8|
|2020  |    mac_muladd_16s_15s_26ns_26_1_1_U1120                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                |    73|
|2021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_886                                                                                                                        |    73|
|2022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__377                                                                      |     8|
|2023  |    mac_muladd_16s_15s_26ns_26_1_1_U1121                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                |    41|
|2024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_885                                                                                                                        |    41|
|2025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__105                                                                      |     8|
|2026  |    mac_muladd_16s_15s_26ns_26_1_1_U1122                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                |    42|
|2027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_884                                                                                                                        |    42|
|2028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83   |     8|
|2029  |    mac_muladd_16s_15s_26ns_26_1_1_U1123                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                |    57|
|2030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_883                                                                                                                        |    57|
|2031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101  |     8|
|2032  |    mac_muladd_16s_15s_26ns_26_1_1_U1124                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                |    24|
|2033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_882                                                                                                                        |    24|
|2034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69   |     8|
|2035  |    mac_muladd_16s_15s_26ns_26_1_1_U1125                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                |   101|
|2036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_881                                                                                                                        |   101|
|2037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__20                                                                       |     8|
|2038  |    mac_muladd_16s_15s_26ns_26_1_1_U1126                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                |    40|
|2039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_880                                                                                                                        |    40|
|2040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2041  |    mac_muladd_16s_15s_26ns_26_1_1_U1128                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                |    57|
|2042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_879                                                                                                                        |    57|
|2043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79   |     8|
|2044  |    mac_muladd_16s_15s_26ns_26_1_1_U1129                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                |     9|
|2045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_878                                                                                                                        |     9|
|2046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__321                                                                      |     8|
|2047  |    mac_muladd_16s_15s_26ns_26_1_1_U1130                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                |    12|
|2048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_877                                                                                                                        |    12|
|2049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__94                                                                       |     8|
|2050  |    mac_muladd_16s_15s_26ns_26_1_1_U1131                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                |    24|
|2051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_876                                                                                                                        |    24|
|2052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47   |     8|
|2053  |    mac_muladd_16s_15s_26ns_26_1_1_U1132                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                |    57|
|2054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_875                                                                                                                        |    57|
|2055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58   |     8|
|2056  |    mac_muladd_16s_15s_26ns_26_1_1_U1133                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                |     9|
|2057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_874                                                                                                                        |     9|
|2058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__165                                                                      |     8|
|2059  |    mac_muladd_16s_15s_26ns_26_1_1_U1134                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                |    13|
|2060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_873                                                                                                                        |    13|
|2061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__384                                                                      |     8|
|2062  |    mac_muladd_16s_15s_26ns_26_1_1_U1135                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                |    44|
|2063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_872                                                                                                                        |    44|
|2064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__368                                                                      |     8|
|2065  |    mac_muladd_16s_15s_26ns_26_1_1_U1136                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                |    42|
|2066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_871                                                                                                                        |    42|
|2067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__166                                                                      |     8|
|2068  |    mac_muladd_16s_15s_26ns_26_1_1_U1137                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                |    24|
|2069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_870                                                                                                                        |    24|
|2070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50   |     8|
|2071  |    mac_muladd_16s_15s_26ns_26_1_1_U1138                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                |    42|
|2072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_869                                                                                                                        |    42|
|2073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2074  |    mac_muladd_16s_15s_26ns_26_1_1_U1139                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                |     9|
|2075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_868                                                                                                                        |     9|
|2076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|2077  |    mac_muladd_16s_15s_26ns_26_1_1_U1140                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                |   115|
|2078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_867                                                                                                                        |   115|
|2079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__345                                                                      |     8|
|2080  |    mac_muladd_16s_15s_26ns_26_1_1_U1141                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                |    24|
|2081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_866                                                                                                                        |    24|
|2082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|2083  |    mac_muladd_16s_15s_26ns_26_1_1_U1142                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                |    24|
|2084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_865                                                                                                                        |    24|
|2085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41   |     8|
|2086  |    mac_muladd_16s_15s_26ns_26_1_1_U1144                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                |     9|
|2087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_864                                                                                                                        |     9|
|2088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__453                                                                      |     8|
|2089  |    mac_muladd_16s_15s_26ns_26_1_1_U1145                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                |    28|
|2090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_863                                                                                                                        |    28|
|2091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__164                                                                       |     8|
|2092  |    mac_muladd_16s_15s_26ns_26_1_1_U1146                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                |     9|
|2093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_862                                                                                                                        |     9|
|2094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49   |     8|
|2095  |    mac_muladd_16s_15s_26ns_26_1_1_U1147                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                |    42|
|2096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_861                                                                                                                        |    42|
|2097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84   |     8|
|2098  |    mac_muladd_16s_15s_26ns_26_1_1_U1148                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                |    29|
|2099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_860                                                                                                                        |    29|
|2100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__231                                                                      |     8|
|2101  |    mac_muladd_16s_15s_26ns_26_1_1_U1149                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                |    30|
|2102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_859                                                                                                                        |    30|
|2103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__8                                                                        |     8|
|2104  |    mac_muladd_16s_15s_26ns_26_1_1_U1150                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                |    40|
|2105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_858                                                                                                                        |    40|
|2106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__294                                                                      |     8|
|2107  |    mac_muladd_16s_15s_26ns_26_1_1_U1151                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                |    61|
|2108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_857                                                                                                                        |    61|
|2109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__422                                                                      |     8|
|2110  |    mac_muladd_16s_15s_26ns_26_1_1_U1152                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                |    42|
|2111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_856                                                                                                                        |    42|
|2112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40   |     8|
|2113  |    mac_muladd_16s_15s_26ns_26_1_1_U1153                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                |    57|
|2114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_855                                                                                                                        |    57|
|2115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64   |     8|
|2116  |    mac_muladd_16s_15s_26ns_26_1_1_U1154                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                |    24|
|2117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_854                                                                                                                        |    24|
|2118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65   |     8|
|2119  |    mac_muladd_16s_15s_26ns_26_1_1_U1155                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                |    98|
|2120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_853                                                                                                                        |    98|
|2121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__382                                                                      |     8|
|2122  |    mac_muladd_16s_15s_26ns_26_1_1_U1156                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                |     9|
|2123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_852                                                                                                                        |     9|
|2124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39   |     8|
|2125  |    mac_muladd_16s_15s_26ns_26_1_1_U1157                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                |     9|
|2126  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_851                                                                                                                        |     9|
|2127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107  |     8|
|2128  |    mac_muladd_16s_15s_26ns_26_1_1_U1159                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                |    14|
|2129  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_850                                                                                                                        |    14|
|2130  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__170                                                                      |     8|
|2131  |    mac_muladd_16s_15s_26ns_26_1_1_U1160                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                |    13|
|2132  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_849                                                                                                                        |    13|
|2133  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__72                                                                        |     8|
|2134  |    mac_muladd_16s_15s_26ns_26_1_1_U1161                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                |    24|
|2135  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_848                                                                                                                        |    24|
|2136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72   |     8|
|2137  |    mac_muladd_16s_15s_26ns_26_1_1_U1162                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                |    57|
|2138  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_847                                                                                                                        |    57|
|2139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115  |     8|
|2140  |    mac_muladd_16s_15s_26ns_26_1_1_U1163                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                |    15|
|2141  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_846                                                                                                                        |    15|
|2142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__7                                                                        |     8|
|2143  |    mac_muladd_16s_15s_26ns_26_1_1_U1164                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                |    13|
|2144  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_845                                                                                                                        |    13|
|2145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__284                                                                      |     8|
|2146  |    mac_muladd_16s_15s_26ns_26_1_1_U1165                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                |    43|
|2147  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_844                                                                                                                        |    43|
|2148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__68                                                                       |     8|
|2149  |    mac_muladd_16s_15s_26ns_26_1_1_U1166                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                |    40|
|2150  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_843                                                                                                                        |    40|
|2151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__192                                                                      |     8|
|2152  |    mac_muladd_16s_15s_26ns_26_1_1_U1167                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                |    57|
|2153  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_842                                                                                                                        |    57|
|2154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68   |     8|
|2155  |    mac_muladd_16s_15s_26ns_26_1_1_U1168                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                |    57|
|2156  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_841                                                                                                                        |    57|
|2157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|2158  |    mac_muladd_16s_15s_26ns_26_1_1_U1169                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                |    24|
|2159  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_840                                                                                                                        |    24|
|2160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69   |     8|
|2161  |    mac_muladd_16s_15s_26ns_26_1_1_U1170                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                |    43|
|2162  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_839                                                                                                                        |    43|
|2163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__242                                                                      |     8|
|2164  |    mac_muladd_16s_15s_26ns_26_1_1_U1171                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                |     9|
|2165  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_838                                                                                                                        |     9|
|2166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39   |     8|
|2167  |    mac_muladd_16s_15s_26ns_26_1_1_U1172                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                |    42|
|2168  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_837                                                                                                                        |    42|
|2169  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124  |     8|
|2170  |    mac_muladd_16s_15s_26ns_26_1_1_U1173                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                |    40|
|2171  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_836                                                                                                                        |    40|
|2172  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__333                                                                      |     8|
|2173  |    mac_muladd_16s_15s_26ns_26_1_1_U1175                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                |    73|
|2174  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_835                                                                                                                        |    73|
|2175  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__82                                                                       |     8|
|2176  |    mac_muladd_16s_15s_26ns_26_1_1_U1176                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                |     9|
|2177  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_834                                                                                                                        |     9|
|2178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74   |     8|
|2179  |    mac_muladd_16s_15s_26ns_26_1_1_U1177                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                |    42|
|2180  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_833                                                                                                                        |    42|
|2181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57   |     8|
|2182  |    mac_muladd_16s_15s_26ns_26_1_1_U1178                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                |     8|
|2183  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_832                                                                                                                        |     8|
|2184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__207                                                                      |     8|
|2185  |    mac_muladd_16s_15s_26ns_26_1_1_U1179                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                |   128|
|2186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_831                                                                                                                        |   128|
|2187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__11                                                                       |     8|
|2188  |    mac_muladd_16s_15s_26ns_26_1_1_U1180                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                |    43|
|2189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_830                                                                                                                        |    43|
|2190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__63                                                                       |     8|
|2191  |    mac_muladd_16s_15s_26ns_26_1_1_U1181                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                |     9|
|2192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_829                                                                                                                        |     9|
|2193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__255                                                                      |     8|
|2194  |    mac_muladd_16s_15s_26ns_26_1_1_U1182                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                |     9|
|2195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_828                                                                                                                        |     9|
|2196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76   |     8|
|2197  |    mac_muladd_16s_15s_26ns_26_1_1_U1183                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                |    42|
|2198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_827                                                                                                                        |    42|
|2199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110  |     8|
|2200  |    mac_muladd_16s_15s_26ns_26_1_1_U1184                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                |     9|
|2201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_826                                                                                                                        |     9|
|2202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38   |     8|
|2203  |    mac_muladd_16s_15s_26ns_26_1_1_U1185                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                |   115|
|2204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_825                                                                                                                        |   115|
|2205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__318                                                                      |     8|
|2206  |    mac_muladd_16s_15s_26ns_26_1_1_U1186                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                |    24|
|2207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_824                                                                                                                        |    24|
|2208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27   |     8|
|2209  |    mac_muladd_16s_15s_26ns_26_1_1_U1187                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                |    57|
|2210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_823                                                                                                                        |    57|
|2211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73   |     8|
|2212  |    mac_muladd_16s_15s_26ns_26_1_1_U1188                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                |    13|
|2213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_822                                                                                                                        |    13|
|2214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__356                                                                      |     8|
|2215  |    mac_muladd_16s_15s_26ns_26_1_1_U1190                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                |    27|
|2216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_821                                                                                                                        |    27|
|2217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__274                                                                      |     8|
|2218  |    mac_muladd_16s_15s_26ns_26_1_1_U1191                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                |    24|
|2219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_820                                                                                                                        |    24|
|2220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86   |     8|
|2221  |    mac_muladd_16s_15s_26ns_26_1_1_U1192                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                |    57|
|2222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_819                                                                                                                        |    57|
|2223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|2224  |    mac_muladd_16s_15s_26ns_26_1_1_U1193                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                |    27|
|2225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_818                                                                                                                        |    27|
|2226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__61                                                                       |     8|
|2227  |    mac_muladd_16s_15s_26ns_26_1_1_U1194                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                |    27|
|2228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_817                                                                                                                        |    27|
|2229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__260                                                                      |     8|
|2230  |    mac_muladd_16s_15s_26ns_26_1_1_U1195                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                |    40|
|2231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_816                                                                                                                        |    40|
|2232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__444                                                                      |     8|
|2233  |    mac_muladd_16s_15s_26ns_26_1_1_U1196                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                |    58|
|2234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_815                                                                                                                        |    58|
|2235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__132                                                                      |     8|
|2236  |    mac_muladd_16s_15s_26ns_26_1_1_U1197                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                |    24|
|2237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_814                                                                                                                        |    24|
|2238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42   |     8|
|2239  |    mac_muladd_16s_15s_26ns_26_1_1_U1198                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                |    41|
|2240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_813                                                                                                                        |    41|
|2241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131  |     8|
|2242  |    mac_muladd_16s_15s_26ns_26_1_1_U1199                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                |    10|
|2243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_812                                                                                                                        |    10|
|2244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29   |     8|
|2245  |    mac_muladd_16s_15s_26ns_26_1_1_U1200                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                |     9|
|2246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_811                                                                                                                        |     9|
|2247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__376                                                                      |     8|
|2248  |    mac_muladd_16s_15s_26ns_26_1_1_U1201                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                |     9|
|2249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_810                                                                                                                        |     9|
|2250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128  |     8|
|2251  |    mac_muladd_16s_15s_26ns_26_1_1_U1202                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                |    42|
|2252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_809                                                                                                                        |    42|
|2253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|2254  |    mac_muladd_16s_15s_26ns_26_1_1_U1203                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                |    74|
|2255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_808                                                                                                                        |    74|
|2256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__288                                                                      |     8|
|2257  |    mac_muladd_16s_15s_26ns_26_1_1_U1204                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                |    73|
|2258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_807                                                                                                                        |    73|
|2259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__380                                                                      |     8|
|2260  |    mac_muladd_16s_15s_26ns_26_1_1_U1206                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                |    10|
|2261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_806                                                                                                                        |    10|
|2262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132  |     8|
|2263  |    mac_muladd_16s_15s_26ns_26_1_1_U1207                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                |    41|
|2264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_805                                                                                                                        |    41|
|2265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|2266  |    mac_muladd_16s_15s_26ns_26_1_1_U1208                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                |    42|
|2267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_804                                                                                                                        |    42|
|2268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__200                                                                      |     8|
|2269  |    mac_muladd_16s_15s_26ns_26_1_1_U1209                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                |   126|
|2270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_803                                                                                                                        |   126|
|2271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__249                                                                      |     8|
|2272  |    mac_muladd_16s_15s_26ns_26_1_1_U1210                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                |    42|
|2273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_802                                                                                                                        |    42|
|2274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__89                                                                       |     8|
|2275  |    mac_muladd_16s_15s_26ns_26_1_1_U1211                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                |     9|
|2276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_801                                                                                                                        |     9|
|2277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__372                                                                      |     8|
|2278  |    mac_muladd_16s_15s_26ns_26_1_1_U1212                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                |     9|
|2279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_800                                                                                                                        |     9|
|2280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2281  |    mac_muladd_16s_15s_26ns_26_1_1_U1213                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                |    57|
|2282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_799                                                                                                                        |    57|
|2283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45   |     8|
|2284  |    mac_muladd_16s_15s_26ns_26_1_1_U1214                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                |    24|
|2285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_798                                                                                                                        |    24|
|2286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47   |     8|
|2287  |    mac_muladd_16s_15s_26ns_26_1_1_U1215                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                |    73|
|2288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_797                                                                                                                        |    73|
|2289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__212                                                                      |     8|
|2290  |    mac_muladd_16s_15s_26ns_26_1_1_U1216                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                |    24|
|2291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_796                                                                                                                        |    24|
|2292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61   |     8|
|2293  |    mac_muladd_16s_15s_26ns_26_1_1_U1217                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                |    57|
|2294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_795                                                                                                                        |    57|
|2295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134  |     8|
|2296  |    mac_muladd_16s_15s_26ns_26_1_1_U1218                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                |    27|
|2297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_794                                                                                                                        |    27|
|2298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__343                                                                      |     8|
|2299  |    mac_muladd_16s_15s_26ns_26_1_1_U1219                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                |    13|
|2300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_793                                                                                                                        |    13|
|2301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__120                                                                      |     8|
|2302  |    mac_muladd_16s_15s_26ns_26_1_1_U1221                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                |    24|
|2303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_792                                                                                                                        |    24|
|2304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123  |     8|
|2305  |    mac_muladd_16s_15s_26ns_26_1_1_U1222                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                |    57|
|2306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_791                                                                                                                        |    57|
|2307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37   |     8|
|2308  |    mac_muladd_16s_15s_26ns_26_1_1_U1223                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                |    27|
|2309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_790                                                                                                                        |    27|
|2310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__104                                                                      |     8|
|2311  |    mac_muladd_16s_15s_26ns_26_1_1_U1224                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                |    28|
|2312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_789                                                                                                                        |    28|
|2313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__361                                                                      |     8|
|2314  |    mac_muladd_16s_15s_26ns_26_1_1_U1225                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                |    31|
|2315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_788                                                                                                                        |    31|
|2316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__185                                                                      |     8|
|2317  |    mac_muladd_16s_15s_26ns_26_1_1_U1226                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                |    42|
|2318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_787                                                                                                                        |    42|
|2319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__142                                                                      |     8|
|2320  |    mac_muladd_16s_15s_26ns_26_1_1_U1227                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                |    24|
|2321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_786                                                                                                                        |    24|
|2322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23   |     8|
|2323  |    mac_muladd_16s_15s_26ns_26_1_1_U1228                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                |     9|
|2324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_785                                                                                                                        |     9|
|2325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|2326  |    mac_muladd_16s_15s_26ns_26_1_1_U1229                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                |    57|
|2327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_784                                                                                                                        |    57|
|2328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57   |     8|
|2329  |    mac_muladd_16s_15s_26ns_26_1_1_U1230                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                |    30|
|2330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_783                                                                                                                        |    30|
|2331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__391                                                                      |     8|
|2332  |    mac_muladd_16s_15s_26ns_26_1_1_U1231                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                |     9|
|2333  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_782                                                                                                                        |     9|
|2334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|2335  |    mac_muladd_16s_15s_26ns_26_1_1_U1232                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                |    42|
|2336  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_781                                                                                                                        |    42|
|2337  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92   |     8|
|2338  |    mac_muladd_16s_15s_26ns_26_1_1_U1233                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                |    40|
|2339  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_780                                                                                                                        |    40|
|2340  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__283                                                                      |     8|
|2341  |    mac_muladd_16s_15s_26ns_26_1_1_U1234                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                |    59|
|2342  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_779                                                                                                                        |    59|
|2343  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__108                                                                      |     8|
|2344  |    mac_muladd_16s_15s_26ns_26_1_1_U1235                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                |    24|
|2345  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_778                                                                                                                        |    24|
|2346  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54   |     8|
|2347  |    mac_muladd_16s_15s_26ns_26_1_1_U1237                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                |    57|
|2348  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_777                                                                                                                        |    57|
|2349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133  |     8|
|2350  |    mac_muladd_16s_15s_26ns_26_1_1_U1238                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                |    28|
|2351  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_776                                                                                                                        |    28|
|2352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__222                                                                      |     8|
|2353  |    mac_muladd_16s_15s_26ns_26_1_1_U1239                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                |   112|
|2354  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_775                                                                                                                        |   112|
|2355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__286                                                                      |     8|
|2356  |    mac_muladd_16s_15s_26ns_26_1_1_U1240                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                |    10|
|2357  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_774                                                                                                                        |    10|
|2358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__448                                                                      |     8|
|2359  |    mac_muladd_16s_15s_26ns_26_1_1_U1241                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                |    29|
|2360  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_773                                                                                                                        |    29|
|2361  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__326                                                                      |     8|
|2362  |    mac_muladd_16s_15s_26ns_26_1_1_U1242                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                |     9|
|2363  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_772                                                                                                                        |     9|
|2364  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106  |     8|
|2365  |    mac_muladd_16s_15s_26ns_26_1_1_U1243                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                |    57|
|2366  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_771                                                                                                                        |    57|
|2367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53   |     8|
|2368  |    mac_muladd_16s_15s_26ns_26_1_1_U1244                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                |     9|
|2369  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_770                                                                                                                        |     9|
|2370  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62   |     8|
|2371  |    mac_muladd_16s_15s_26ns_26_1_1_U1245                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                |    69|
|2372  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_769                                                                                                                        |    69|
|2373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__37                                                                       |     8|
|2374  |    mac_muladd_16s_15s_26ns_26_1_1_U1246                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                |    24|
|2375  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_768                                                                                                                        |    24|
|2376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26   |     8|
|2377  |    mac_muladd_16s_15s_26ns_26_1_1_U1247                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                |    57|
|2378  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_767                                                                                                                        |    57|
|2379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67   |     8|
|2380  |    mac_muladd_16s_15s_26ns_26_1_1_U1248                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                |    28|
|2381  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_766                                                                                                                        |    28|
|2382  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__322                                                                      |     8|
|2383  |    mac_muladd_16s_15s_26ns_26_1_1_U1249                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                |    13|
|2384  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_765                                                                                                                        |    13|
|2385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__70                                                                       |     8|
|2386  |    mac_muladd_16s_15s_26ns_26_1_1_U1250                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                |     9|
|2387  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_764                                                                                                                        |     9|
|2388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51   |     8|
|2389  |    mac_muladd_16s_15s_26ns_26_1_1_U1252                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                |    42|
|2390  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_763                                                                                                                        |    42|
|2391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68   |     8|
|2392  |    mac_muladd_16s_15s_26ns_26_1_1_U1253                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                |    29|
|2393  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_762                                                                                                                        |    29|
|2394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__51                                                                       |     8|
|2395  |    mac_muladd_16s_15s_26ns_26_1_1_U1254                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                |    28|
|2396  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_761                                                                                                                        |    28|
|2397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__167                                                                      |     8|
|2398  |    mac_muladd_16s_15s_26ns_26_1_1_U1255                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                |    29|
|2399  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_760                                                                                                                        |    29|
|2400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__171                                                                       |     8|
|2401  |    mac_muladd_16s_15s_26ns_26_1_1_U1256                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                |    46|
|2402  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_759                                                                                                                        |    46|
|2403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__99                                                                       |     8|
|2404  |    mac_muladd_16s_15s_26ns_26_1_1_U1257                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                |    24|
|2405  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_758                                                                                                                        |    24|
|2406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33   |     8|
|2407  |    mac_muladd_16s_15s_26ns_26_1_1_U1258                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                |    41|
|2408  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_757                                                                                                                        |    41|
|2409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116  |     8|
|2410  |    mac_muladd_16s_15s_26ns_26_1_1_U1259                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                |    10|
|2411  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_756                                                                                                                        |    10|
|2412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126  |     8|
|2413  |    mac_muladd_16s_15s_26ns_26_1_1_U1260                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                |    42|
|2414  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_755                                                                                                                        |    42|
|2415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__162                                                                      |     8|
|2416  |    mac_muladd_16s_15s_26ns_26_1_1_U1261                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                |    24|
|2417  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_754                                                                                                                        |    24|
|2418  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70   |     8|
|2419  |    mac_muladd_16s_15s_26ns_26_1_1_U1262                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                |    42|
|2420  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_753                                                                                                                        |    42|
|2421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129  |     8|
|2422  |    mac_muladd_16s_15s_26ns_26_1_1_U1263                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                |    40|
|2423  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_752                                                                                                                        |    40|
|2424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__198                                                                      |     8|
|2425  |    mac_muladd_16s_15s_26ns_26_1_1_U1264                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                |    72|
|2426  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_751                                                                                                                        |    72|
|2427  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__398                                                                      |     8|
|2428  |    mac_muladd_16s_15s_26ns_26_1_1_U1265                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                |    24|
|2429  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_750                                                                                                                        |    24|
|2430  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71   |     8|
|2431  |    mac_muladd_16s_15s_26ns_26_1_1_U1266                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                |    42|
|2432  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_749                                                                                                                        |    42|
|2433  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130  |     8|
|2434  |    mac_muladd_16s_15s_26ns_26_1_1_U1268                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                |     8|
|2435  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_748                                                                                                                        |     8|
|2436  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__45                                                                       |     8|
|2437  |    mac_muladd_16s_15s_26ns_26_1_1_U1269                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                |   125|
|2438  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_747                                                                                                                        |   125|
|2439  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__191                                                                      |     8|
|2440  |    mac_muladd_16s_15s_26ns_26_1_1_U1270                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                |    42|
|2441  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_746                                                                                                                        |    42|
|2442  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__289                                                                      |     8|
|2443  |    mac_muladd_16s_15s_26ns_26_1_1_U1271                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                |     9|
|2444  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_745                                                                                                                        |     9|
|2445  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__228                                                                      |     8|
|2446  |    mac_muladd_16s_15s_26ns_26_1_1_U1272                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                |    24|
|2447  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_744                                                                                                                        |    24|
|2448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94   |     8|
|2449  |    mac_muladd_16s_15s_26ns_26_1_1_U1273                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                |    56|
|2450  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_743                                                                                                                        |    56|
|2451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99   |     8|
|2452  |    mac_muladd_16s_15s_26ns_26_1_1_U1274                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                |    25|
|2453  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_742                                                                                                                        |    25|
|2454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|2455  |    mac_muladd_16s_15s_26ns_26_1_1_U1275                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                |    14|
|2456  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_741                                                                                                                        |    14|
|2457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__88                                                                       |     8|
|2458  |    mac_muladd_16s_15s_26ns_26_1_1_U1276                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                |     9|
|2459  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_740                                                                                                                        |     9|
|2460  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78   |     8|
|2461  |    mac_muladd_16s_15s_26ns_26_1_1_U1277                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                |    57|
|2462  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_739                                                                                                                        |    57|
|2463  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104  |     8|
|2464  |    mac_muladd_16s_15s_26ns_26_1_1_U1278                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                |    41|
|2465  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_738                                                                                                                        |    41|
|2466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__122                                                                      |     8|
|2467  |    mac_muladd_16s_15s_26ns_26_1_1_U1279                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                |    44|
|2468  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_737                                                                                                                        |    44|
|2469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__55                                                                       |     8|
|2470  |    mac_muladd_16s_15s_26ns_26_1_1_U1280                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                |    10|
|2471  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_736                                                                                                                        |    10|
|2472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|2473  |    mac_muladd_16s_15s_26ns_26_1_1_U1281                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                |    56|
|2474  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_735                                                                                                                        |    56|
|2475  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118  |     8|
|2476  |    mac_muladd_16s_15s_26ns_26_1_1_U1283                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                |    13|
|2477  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_734                                                                                                                        |    13|
|2478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__366                                                                      |     8|
|2479  |    mac_muladd_16s_15s_26ns_26_1_1_U1284                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                |   100|
|2480  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_733                                                                                                                        |   100|
|2481  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__76                                                                       |     8|
|2482  |    mac_muladd_16s_15s_26ns_26_1_1_U1285                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                |    10|
|2483  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_732                                                                                                                        |    10|
|2484  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__181                                                                      |     8|
|2485  |    mac_muladd_16s_15s_26ns_26_1_1_U1286                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                |    14|
|2486  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_731                                                                                                                        |    14|
|2487  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__424                                                                      |     8|
|2488  |    mac_muladd_16s_15s_26ns_26_1_1_U1287                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                |     9|
|2489  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_730                                                                                                                        |     9|
|2490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96   |     8|
|2491  |    mac_muladd_16s_15s_26ns_26_1_1_U1288                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                |    41|
|2492  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_729                                                                                                                        |    41|
|2493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|2494  |    mac_muladd_16s_15s_26ns_26_1_1_U1289                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                |     8|
|2495  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_728                                                                                                                        |     8|
|2496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36   |     8|
|2497  |    mac_muladd_16s_15s_26ns_26_1_1_U1290                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                |    10|
|2498  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_727                                                                                                                        |    10|
|2499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__12                                                                        |     8|
|2500  |    mac_muladd_16s_15s_26ns_26_1_1_U1291                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                |    11|
|2501  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_726                                                                                                                        |    11|
|2502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|2503  |    mac_muladd_16s_15s_26ns_26_1_1_U1292                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                |    44|
|2504  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_725                                                                                                                        |    44|
|2505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28   |     8|
|2506  |    mac_muladd_16s_15s_26ns_26_1_1_U1293                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                |    73|
|2507  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_724                                                                                                                        |    73|
|2508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__331                                                                      |     8|
|2509  |    mac_muladd_16s_15s_26ns_26_1_1_U1294                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                |    72|
|2510  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_723                                                                                                                        |    72|
|2511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__449                                                                      |     8|
|2512  |    mac_muladd_16s_15s_26ns_26_1_1_U1295                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                |    11|
|2513  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_722                                                                                                                        |    11|
|2514  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63   |     8|
|2515  |    mac_muladd_16s_15s_26ns_26_1_1_U1296                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                |    44|
|2516  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_721                                                                                                                        |    44|
|2517  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77   |     8|
|2518  |    mac_muladd_16s_15s_26ns_26_1_1_U1297                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                |    41|
|2519  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_720                                                                                                                        |    41|
|2520  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__49                                                                       |     8|
|2521  |    mac_muladd_16s_15s_26ns_26_1_1_U1299                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                |   125|
|2522  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_719                                                                                                                        |   125|
|2523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__379                                                                      |     8|
|2524  |    mac_muladd_16s_15s_26ns_26_1_1_U1300                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                |    43|
|2525  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_718                                                                                                                        |    43|
|2526  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__306                                                                      |     8|
|2527  |    mac_muladd_16s_15s_26ns_26_1_1_U1301                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                |    10|
|2528  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_717                                                                                                                        |    10|
|2529  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__296                                                                      |     8|
|2530  |    mac_muladd_16s_15s_26ns_26_1_1_U1302                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                |    11|
|2531  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_716                                                                                                                        |    11|
|2532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89   |     8|
|2533  |    mac_muladd_16s_15s_26ns_26_1_1_U1303                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                |    41|
|2534  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_715                                                                                                                        |    41|
|2535  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51   |     8|
|2536  |    mac_muladd_16s_15s_26ns_26_1_1_U1304                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                |    11|
|2537  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_714                                                                                                                        |    11|
|2538  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119  |     8|
|2539  |    mac_muladd_16s_15s_26ns_26_1_1_U1305                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                |    13|
|2540  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_713                                                                                                                        |    13|
|2541  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__74                                                                        |     8|
|2542  |    mac_muladd_16s_15s_26ns_26_1_1_U1306                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                |    11|
|2543  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_712                                                                                                                        |    11|
|2544  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105  |     8|
|2545  |    mac_muladd_16s_15s_26ns_26_1_1_U1307                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                |    44|
|2546  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_711                                                                                                                        |    44|
|2547  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50   |     8|
|2548  |    mac_muladd_16s_15s_26ns_26_1_1_U1308                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                |    41|
|2549  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_710                                                                                                                        |    41|
|2550  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__112                                                                      |     8|
|2551  |    mac_muladd_16s_15s_26ns_26_1_1_U1309                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                |    45|
|2552  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_709                                                                                                                        |    45|
|2553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__218                                                                      |     8|
|2554  |    mac_muladd_16s_15s_26ns_26_1_1_U1310                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                |    11|
|2555  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_708                                                                                                                        |    11|
|2556  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34   |     8|
|2557  |    mac_muladd_16s_15s_26ns_26_1_1_U1311                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                |    44|
|2558  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_707                                                                                                                        |    44|
|2559  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31   |     8|
|2560  |    mac_muladd_16s_15s_26ns_26_1_1_U1312                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                |    13|
|2561  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_706                                                                                                                        |    13|
|2562  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__369                                                                      |     8|
|2563  |    mac_muladd_16s_15s_26ns_26_1_1_U1314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                |   100|
|2564  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_705                                                                                                                        |   100|
|2565  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__78                                                                       |     8|
|2566  |    mac_muladd_16s_15s_26ns_26_1_1_U1315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                |    14|
|2567  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_704                                                                                                                        |    14|
|2568  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__243                                                                      |     8|
|2569  |    mac_muladd_16s_15s_26ns_26_1_1_U1316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                |    14|
|2570  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_703                                                                                                                        |    14|
|2571  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__32                                                                       |     8|
|2572  |    mac_muladd_16s_15s_26ns_26_1_1_U1317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                |    11|
|2573  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_702                                                                                                                        |    11|
|2574  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17   |     8|
|2575  |    mac_muladd_16s_15s_26ns_26_1_1_U1318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                |    44|
|2576  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_701                                                                                                                        |    44|
|2577  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91   |     8|
|2578  |    mac_muladd_16s_15s_26ns_26_1_1_U1319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                |    11|
|2579  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_700                                                                                                                        |    11|
|2580  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60   |     8|
|2581  |    mac_muladd_16s_15s_26ns_26_1_1_U1320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                |   117|
|2582  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_699                                                                                                                        |   117|
|2583  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__164                                                                      |     8|
|2584  |    mac_muladd_16s_15s_26ns_26_1_1_U1321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                |    11|
|2585  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_698                                                                                                                        |    11|
|2586  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45   |     8|
|2587  |    mac_muladd_16s_15s_26ns_26_1_1_U1322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                |    44|
|2588  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_697                                                                                                                        |    44|
|2589  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59   |     8|
|2590  |    mac_muladd_16s_15s_26ns_26_1_1_U1323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                |     9|
|2591  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_696                                                                                                                        |     9|
|2592  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__58                                                                       |     8|
|2593  |    mac_muladd_16s_15s_26ns_26_1_1_U1324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                |    41|
|2594  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_695                                                                                                                        |    41|
|2595  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__96                                                                       |     8|
|2596  |    mac_muladd_16s_15s_26ns_26_1_1_U1325                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                |    11|
|2597  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_694                                                                                                                        |    11|
|2598  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93   |     8|
|2599  |    mac_muladd_16s_15s_26ns_26_1_1_U1326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                |    41|
|2600  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_693                                                                                                                        |    41|
|2601  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|2602  |    mac_muladd_16s_15s_26ns_26_1_1_U1327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                |    42|
|2603  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_692                                                                                                                        |    42|
|2604  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__311                                                                      |     8|
|2605  |    mac_muladd_16s_15s_26ns_26_1_1_U1328                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                |    29|
|2606  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_691                                                                                                                        |    29|
|2607  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__47                                                                       |     8|
|2608  |    mac_muladd_16s_15s_26ns_26_1_1_U1330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                |    39|
|2609  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_690                                                                                                                        |    39|
|2610  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__347                                                                      |     8|
|2611  |    mac_muladd_16s_15s_26ns_26_1_1_U1331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                |    61|
|2612  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_689                                                                                                                        |    61|
|2613  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__223                                                                      |     8|
|2614  |    mac_muladd_16s_15s_26ns_26_1_1_U1332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                |    11|
|2615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_688                                                                                                                        |    11|
|2616  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122  |     8|
|2617  |    mac_muladd_16s_15s_26ns_26_1_1_U1333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                |    45|
|2618  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_687                                                                                                                        |    45|
|2619  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|2620  |    mac_muladd_16s_15s_26ns_26_1_1_U1334                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                |    11|
|2621  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_686                                                                                                                        |    11|
|2622  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43   |     8|
|2623  |    mac_muladd_16s_15s_26ns_26_1_1_U1335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                |    97|
|2624  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_685                                                                                                                        |    97|
|2625  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__197                                                                      |     8|
|2626  |    mac_muladd_16s_15s_26ns_26_1_1_U1336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                |    11|
|2627  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_684                                                                                                                        |    11|
|2628  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|2629  |    mac_muladd_16s_15s_26ns_26_1_1_U1337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                |    44|
|2630  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_683                                                                                                                        |    44|
|2631  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125  |     8|
|2632  |    mac_muladd_16s_15s_26ns_26_1_1_U1338                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                |    16|
|2633  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_682                                                                                                                        |    16|
|2634  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__292                                                                      |     8|
|2635  |    mac_muladd_16s_15s_26ns_26_1_1_U1339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                |    14|
|2636  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_681                                                                                                                        |    14|
|2637  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__400                                                                      |     8|
|2638  |    mac_muladd_16s_15s_26ns_26_1_1_U1340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                |    11|
|2639  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_680                                                                                                                        |    11|
|2640  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41   |     8|
|2641  |    mac_muladd_16s_15s_26ns_26_1_1_U1341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                |    44|
|2642  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_679                                                                                                                        |    44|
|2643  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|2644  |    mac_muladd_16s_15s_26ns_26_1_1_U1342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                |    15|
|2645  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_678                                                                                                                        |    15|
|2646  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__407                                                                      |     8|
|2647  |    mac_muladd_16s_15s_26ns_26_1_1_U1343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                |    15|
|2648  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_677                                                                                                                        |    15|
|2649  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__46                                                                       |     8|
|2650  |    mac_muladd_16s_15s_26ns_26_1_1_U1345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                |    44|
|2651  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_676                                                                                                                        |    44|
|2652  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__178                                                                      |     8|
|2653  |    mac_muladd_16s_15s_26ns_26_1_1_U1346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                |    44|
|2654  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_675                                                                                                                        |    44|
|2655  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__336                                                                      |     8|
|2656  |    mac_muladd_16s_15s_26ns_26_1_1_U1347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                |    11|
|2657  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_674                                                                                                                        |    11|
|2658  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13   |     8|
|2659  |    mac_muladd_16s_15s_26ns_26_1_1_U1348                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                |    44|
|2660  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_673                                                                                                                        |    44|
|2661  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82   |     8|
|2662  |    mac_muladd_16s_15s_26ns_26_1_1_U1349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                |    11|
|2663  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_672                                                                                                                        |    11|
|2664  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121  |     8|
|2665  |    mac_muladd_16s_15s_26ns_26_1_1_U1350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                |    43|
|2666  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_671                                                                                                                        |    43|
|2667  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__353                                                                      |     8|
|2668  |    mac_muladd_16s_15s_26ns_26_1_1_U1351                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                |    11|
|2669  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_670                                                                                                                        |    11|
|2670  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52   |     8|
|2671  |    mac_muladd_16s_15s_26ns_26_1_1_U1352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                |    41|
|2672  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_669                                                                                                                        |    41|
|2673  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16   |     8|
|2674  |    mac_muladd_16s_15s_26ns_26_1_1_U1353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                |    41|
|2675  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_668                                                                                                                        |    41|
|2676  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__443                                                                      |     8|
|2677  |    mac_muladd_16s_15s_26ns_26_1_1_U1354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                |    73|
|2678  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_667                                                                                                                        |    73|
|2679  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__161                                                                      |     8|
|2680  |    mac_muladd_16s_15s_26ns_26_1_1_U1355                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                |    11|
|2681  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_666                                                                                                                        |    11|
|2682  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46   |     8|
|2683  |    mac_muladd_16s_15s_26ns_26_1_1_U1356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                |    44|
|2684  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_665                                                                                                                        |    44|
|2685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114  |     8|
|2686  |    mac_muladd_16s_15s_26ns_26_1_1_U1357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                |    11|
|2687  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_664                                                                                                                        |    11|
|2688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__203                                                                      |     8|
|2689  |    mac_muladd_16s_15s_26ns_26_1_1_U1358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                |   127|
|2690  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_663                                                                                                                        |   127|
|2691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__167                                                                       |     8|
|2692  |    mac_muladd_16s_15s_26ns_26_1_1_U1359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                |    43|
|2693  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_662                                                                                                                        |    43|
|2694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__304                                                                      |     8|
|2695  |    mac_muladd_16s_15s_26ns_26_1_1_U1361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                |    10|
|2696  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_661                                                                                                                        |    10|
|2697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__149                                                                      |     8|
|2698  |    mac_muladd_16s_15s_26ns_26_1_1_U1362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                |    11|
|2699  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_660                                                                                                                        |    11|
|2700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85   |     8|
|2701  |    mac_muladd_16s_15s_26ns_26_1_1_U1363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                |    41|
|2702  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_659                                                                                                                        |    41|
|2703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56   |     8|
|2704  |    mac_muladd_16s_15s_26ns_26_1_1_U1364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                |     8|
|2705  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_658                                                                                                                        |     8|
|2706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25   |     8|
|2707  |    mac_muladd_16s_15s_26ns_26_1_1_U1365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                |    14|
|2708  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_657                                                                                                                        |    14|
|2709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__171                                                                      |     8|
|2710  |    mac_muladd_16s_15s_26ns_26_1_1_U1366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                |    11|
|2711  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_656                                                                                                                        |    11|
|2712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22   |     8|
|2713  |    mac_muladd_16s_15s_26ns_26_1_1_U1367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                |    44|
|2714  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_655                                                                                                                        |    44|
|2715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24   |     8|
|2716  |    mac_muladd_16s_15s_26ns_26_1_1_U1368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                |    40|
|2717  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_654                                                                                                                        |    40|
|2718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__387                                                                      |     8|
|2719  |    mac_muladd_16s_15s_26ns_26_1_1_U1369                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                |    43|
|2720  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_653                                                                                                                        |    43|
|2721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__174                                                                      |     8|
|2722  |    mac_muladd_16s_15s_26ns_26_1_1_U1370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                |    11|
|2723  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_652                                                                                                                        |    11|
|2724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|2725  |    mac_muladd_16s_15s_26ns_26_1_1_U1371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                |    45|
|2726  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_651                                                                                                                        |    45|
|2727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|2728  |    mac_muladd_16s_15s_26ns_26_1_1_U1372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                |    14|
|2729  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_650                                                                                                                        |    14|
|2730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__125                                                                      |     8|
|2731  |    mac_muladd_16s_15s_26ns_26_1_1_U1373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                |   100|
|2732  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_649                                                                                                                        |   100|
|2733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__215                                                                      |     8|
|2734  |    mac_muladd_16s_15s_26ns_26_1_1_U1374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                |    10|
|2735  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_648                                                                                                                        |    10|
|2736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__339                                                                      |     8|
|2737  |    mac_muladd_16s_15s_26ns_26_1_1_U1376                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                |    13|
|2738  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_647                                                                                                                        |    13|
|2739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__397                                                                      |     8|
|2740  |    mac_muladd_16s_15s_26ns_26_1_1_U1377                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                |     8|
|2741  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_646                                                                                                                        |     8|
|2742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43   |     8|
|2743  |    mac_muladd_16s_15s_26ns_26_1_1_U1378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                |    44|
|2744  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_645                                                                                                                        |    44|
|2745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120  |     8|
|2746  |    mac_muladd_16s_15s_26ns_26_1_1_U1379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                |    11|
|2747  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_644                                                                                                                        |    11|
|2748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18   |     8|
|2749  |    mac_muladd_16s_15s_26ns_26_1_1_U1380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                |    11|
|2750  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_643                                                                                                                        |    11|
|2751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__308                                                                      |     8|
|2752  |    mac_muladd_16s_15s_26ns_26_1_1_U1381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                |    11|
|2753  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_642                                                                                                                        |    11|
|2754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15   |     8|
|2755  |    mac_muladd_16s_15s_26ns_26_1_1_U1382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                |    44|
|2756  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_641                                                                                                                        |    44|
|2757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97   |     8|
|2758  |    mac_muladd_16s_15s_26ns_26_1_1_U1383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                |    73|
|2759  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_640                                                                                                                        |    73|
|2760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__17                                                                       |     8|
|2761  |    mac_muladd_16s_15s_26ns_26_1_1_U1384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                |    73|
|2762  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_639                                                                                                                        |    73|
|2763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__455                                                                      |     8|
|2764  |    mac_muladd_16s_15s_26ns_26_1_1_U1385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                |    11|
|2765  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_638                                                                                                                        |    11|
|2766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40   |     8|
|2767  |    mac_muladd_16s_15s_26ns_26_1_1_U1386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                |    44|
|2768  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_637                                                                                                                        |    44|
|2769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32   |     8|
|2770  |    mac_muladd_16s_15s_26ns_26_1_1_U1387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                |    41|
|2771  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_636                                                                                                                        |    41|
|2772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__320                                                                      |     8|
|2773  |    mac_muladd_16s_15s_26ns_26_1_1_U1388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                |   126|
|2774  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_635                                                                                                                        |   126|
|2775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__199                                                                      |     8|
|2776  |    mac_muladd_16s_15s_26ns_26_1_1_U1389                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                |    43|
|2777  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_634                                                                                                                        |    43|
|2778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__240                                                                      |     8|
|2779  |    mac_muladd_16s_15s_26ns_26_1_1_U1390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                |     9|
|2780  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_633                                                                                                                        |     9|
|2781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__217                                                                      |     8|
|2782  |    mac_muladd_16s_15s_26ns_26_1_1_U1392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                |    11|
|2783  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_632                                                                                                                        |    11|
|2784  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65   |     8|
|2785  |    mac_muladd_16s_15s_26ns_26_1_1_U1393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                |    12|
|2786  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_631                                                                                                                        |    12|
|2787  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87   |     8|
|2788  |    mac_muladd_16s_15s_26ns_26_1_1_U1394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                |    41|
|2789  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_630                                                                                                                        |    41|
|2790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2791  |    mac_muladd_16s_15s_26ns_26_1_1_U1395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                |    13|
|2792  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_629                                                                                                                        |    13|
|2793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__132                                                                       |     8|
|2794  |    mac_muladd_16s_15s_26ns_26_1_1_U1396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                |    25|
|2795  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_628                                                                                                                        |    25|
|2796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|2797  |    mac_muladd_16s_15s_26ns_26_1_1_U1397                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                |    57|
|2798  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_627                                                                                                                        |    57|
|2799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44   |     8|
|2800  |    mac_muladd_16s_15s_26ns_26_1_1_U1398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                |    45|
|2801  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_626                                                                                                                        |    45|
|2802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__254                                                                      |     8|
|2803  |    mac_muladd_16s_15s_26ns_26_1_1_U1399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                |    43|
|2804  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_625                                                                                                                        |    43|
|2805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__122                                                                       |     8|
|2806  |    mac_muladd_16s_15s_26ns_26_1_1_U1400                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                |    25|
|2807  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_624                                                                                                                        |    25|
|2808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100  |     8|
|2809  |    mac_muladd_16s_15s_26ns_26_1_1_U1401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                |    56|
|2810  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_623                                                                                                                        |    56|
|2811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55   |     8|
|2812  |    mac_muladd_16s_15s_26ns_26_1_1_U1402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                |    10|
|2813  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_622                                                                                                                        |    10|
|2814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__2                                                                        |     8|
|2815  |    mac_muladd_16s_15s_26ns_26_1_1_U1403                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                |    99|
|2816  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_621                                                                                                                        |    99|
|2817  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__48                                                                        |     8|
|2818  |    mac_muladd_16s_15s_26ns_26_1_1_U1404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                |    13|
|2819  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_620                                                                                                                        |    13|
|2820  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__38                                                                        |     8|
|2821  |    mac_muladd_16s_15s_26ns_26_1_1_U1405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                |    11|
|2822  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_619                                                                                                                        |    11|
|2823  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__385                                                                      |     8|
|2824  |    mac_muladd_16s_15s_26ns_26_1_1_U1407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                |     8|
|2825  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_618                                                                                                                        |     8|
|2826  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62   |     8|
|2827  |    mac_muladd_16s_15s_26ns_26_1_1_U1408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                |    11|
|2828  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_617                                                                                                                        |    11|
|2829  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112  |     8|
|2830  |    mac_muladd_16s_15s_26ns_26_1_1_U1409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                |    41|
|2831  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_616                                                                                                                        |    41|
|2832  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|2833  |    mac_muladd_16s_15s_26ns_26_1_1_U1410                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                |    29|
|2834  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_615                                                                                                                        |    29|
|2835  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__130                                                                      |     8|
|2836  |    mac_muladd_16s_15s_26ns_26_1_1_U1411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                |    13|
|2837  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_614                                                                                                                        |    13|
|2838  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90   |     8|
|2839  |    mac_muladd_16s_15s_26ns_26_1_1_U1412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                |    44|
|2840  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_613                                                                                                                        |    44|
|2841  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117  |     8|
|2842  |    mac_muladd_16s_15s_26ns_26_1_1_U1413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                |    40|
|2843  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_612                                                                                                                        |    40|
|2844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__419                                                                      |     8|
|2845  |    mac_muladd_16s_15s_26ns_26_1_1_U1414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                |    73|
|2846  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_611                                                                                                                        |    73|
|2847  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__253                                                                      |     8|
|2848  |    mac_muladd_16s_15s_26ns_26_1_1_U1415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                |    11|
|2849  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_610                                                                                                                        |    11|
|2850  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30   |     8|
|2851  |    mac_muladd_16s_15s_26ns_26_1_1_U1416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                |    44|
|2852  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_609                                                                                                                        |    44|
|2853  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20   |     8|
|2854  |    mac_muladd_16s_15s_26ns_26_1_1_U1417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                |    41|
|2855  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_608                                                                                                                        |    41|
|2856  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__319                                                                      |     8|
|2857  |    mac_muladd_16s_15s_26ns_26_1_1_U1418                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                |   112|
|2858  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_607                                                                                                                        |   112|
|2859  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__275                                                                      |     8|
|2860  |    mac_muladd_16s_15s_26ns_26_1_1_U1419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                |    10|
|2861  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_606                                                                                                                        |    10|
|2862  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__111                                                                      |     8|
|2863  |    mac_muladd_16s_15s_26ns_26_1_1_U1420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                |    29|
|2864  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_605                                                                                                                        |    29|
|2865  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__232                                                                      |     8|
|2866  |    mac_muladd_16s_15s_26ns_26_1_1_U1421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                |    11|
|2867  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_604                                                                                                                        |    11|
|2868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19   |     8|
|2869  |    mac_muladd_16s_15s_26ns_26_1_1_U1423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                |    41|
|2870  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_603                                                                                                                        |    41|
|2871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66   |     8|
|2872  |    mac_muladd_16s_15s_26ns_26_1_1_U1424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_556                                                                                                                                |    12|
|2873  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_602                                                                                                                        |    12|
|2874  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61   |     8|
|2875  |    mac_muladd_16s_15s_26ns_26_1_1_U1425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_557                                                                                                                                |    10|
|2876  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_601                                                                                                                        |    10|
|2877  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__53                                                                       |     8|
|2878  |    mac_muladd_16s_15s_26ns_26_1_1_U1426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_558                                                                                                                                |    12|
|2879  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_600                                                                                                                        |    12|
|2880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81   |     8|
|2881  |    mac_muladd_16s_15s_26ns_26_1_1_U1427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_559                                                                                                                                |    57|
|2882  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_599                                                                                                                        |    57|
|2883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135  |     8|
|2884  |    mac_muladd_16s_15s_26ns_26_1_1_U1428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_560                                                                                                                                |    46|
|2885  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_598                                                                                                                        |    46|
|2886  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__38                                                                       |     8|
|2887  |    mac_muladd_16s_15s_26ns_26_1_1_U1429                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_561                                                                                                                                |    44|
|2888  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_597                                                                                                                        |    44|
|2889  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__84                                                                       |     8|
|2890  |    mac_muladd_16s_15s_26ns_26_1_1_U1430                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_562                                                                                                                                |    24|
|2891  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_596                                                                                                                        |    24|
|2892  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|2893  |    mac_muladd_16s_15s_26ns_26_1_1_U1431                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_563                                                                                                                                |    57|
|2894  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_595                                                                                                                        |    57|
|2895  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48   |     8|
|2896  |    mac_muladd_16s_15s_26ns_26_1_1_U1432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_564                                                                                                                                |    14|
|2897  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_594                                                                                                                        |    14|
|2898  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__404                                                                      |     8|
|2899  |    mac_muladd_16s_15s_26ns_26_1_1_U1433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_565                                                                                                                                |   101|
|2900  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_593                                                                                                                        |   101|
|2901  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__439                                                                      |     8|
|2902  |    mac_muladd_16s_15s_26ns_26_1_1_U1434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_566                                                                                                                                |    15|
|2903  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_592                                                                                                                        |    15|
|2904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__196                                                                      |     8|
|2905  |    mac_muladd_16s_15s_26ns_26_1_1_U1435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_567                                                                                                                                |    10|
|2906  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_591                                                                                                                        |    10|
|2907  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_211_reg_73275_reg_funnel__146                                                                      |     8|
|2908  |    mac_muladd_16s_15s_26ns_26_1_1_U1436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_568                                                                                                                                |    12|
|2909  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_590                                                                                                                        |    12|
|2910  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14   |     8|
|2911  |    mac_muladd_16s_15s_26ns_26_1_1_U989                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_569                                                                                                                                |    57|
|2912  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_589                                                                                                                        |    57|
|2913  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53   |     8|
|2914  |    mac_muladd_16s_15s_26ns_26_1_1_U990                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_570                                                                                                                                |    24|
|2915  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_588                                                                                                                        |    24|
|2916  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59   |     8|
|2917  |    mac_muladd_16s_15s_26ns_26_1_1_U991                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_571                                                                                                                                |    43|
|2918  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_587                                                                                                                        |    43|
|2919  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__129                                                                       |     8|
|2920  |    mac_muladd_16s_15s_26ns_26_1_1_U992                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_572                                                                                                                                |    24|
|2921  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_586                                                                                                                        |    24|
|2922  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48   |     8|
|2923  |    mac_muladd_16s_15s_26ns_26_1_1_U993                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_573                                                                                                                                |    57|
|2924  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_585                                                                                                                        |    57|
|2925  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49   |     8|
|2926  |    mac_muladd_16s_15s_26ns_26_1_1_U994                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_574                                                                                                                                |    43|
|2927  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_584                                                                                                                        |    43|
|2928  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__43                                                                        |     8|
|2929  |    mac_muladd_16s_15s_26ns_26_1_1_U995                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_575                                                                                                                                |    73|
|2930  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_583                                                                                                                        |    73|
|2931  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__39                                                                        |     8|
|2932  |    mac_muladd_16s_15s_26ns_26_1_1_U996                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_576                                                                                                                                |    24|
|2933  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_582                                                                                                                        |    24|
|2934  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58   |     8|
|2935  |    mac_muladd_16s_15s_26ns_26_1_1_U997                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_577                                                                                                                                |    57|
|2936  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_581                                                                                                                        |    57|
|2937  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52   |     8|
|2938  |    mac_muladd_16s_15s_26ns_26_1_1_U998                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_578                                                                                                                                |    11|
|2939  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_580                                                                                                                        |    11|
|2940  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__125                                                                       |     8|
|2941  |    mac_muladd_16s_15s_26ns_26_1_1_U999                               |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_579                                                                                                                                |   127|
|2942  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                            |   127|
|2943  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/tmp_16_reg_71385_reg_funnel__144                                                                       |     8|
|2944  |    mul_16s_15s_26_1_1_U946                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                |     8|
|2945  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U221/tmp_product_funnel__98                                                         |     8|
|2946  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                   |  9013|
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:54 . Memory (MB): peak = 4530.469 ; gain = 2097.637 ; free physical = 689612 ; free virtual = 942508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 4534.379 ; gain = 2101.547 ; free physical = 703835 ; free virtual = 956732
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 4534.379 ; gain = 2101.547 ; free physical = 703848 ; free virtual = 956730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4567.531 ; gain = 0.000 ; free physical = 703539 ; free virtual = 956421
INFO: [Netlist 29-17] Analyzing 4211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5143.281 ; gain = 0.000 ; free physical = 702660 ; free virtual = 955542
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2955 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1350 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 164ff40a
INFO: [Common 17-83] Releasing license: Synthesis
371 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 5143.281 ; gain = 2734.375 ; free physical = 703154 ; free virtual = 956036
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18193.421; main = 4430.829; forked = 14541.551
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23192.363; main = 5143.285; forked = 18661.891
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5207.312 ; gain = 64.031 ; free physical = 703187 ; free virtual = 956069

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c0ab7580

Time (s): cpu = 00:01:46 ; elapsed = 00:00:20 . Memory (MB): peak = 5784.234 ; gain = 576.922 ; free physical = 702674 ; free virtual = 955557

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e6ecd4b0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702668 ; free virtual = 955551
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18cf449d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702597 ; free virtual = 955479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102ef366e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702574 ; free virtual = 955457
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 84d659b2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702571 ; free virtual = 955454
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 84d659b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702512 ; free virtual = 955394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 84d659b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702512 ; free virtual = 955394

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 84d659b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702459 ; free virtual = 955341

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 84d659b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702459 ; free virtual = 955342

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702459 ; free virtual = 955342
Ending Netlist Obfuscation Task | Checksum: 84d659b2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5787.203 ; gain = 0.000 ; free physical = 702459 ; free virtual = 955342
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:36 . Memory (MB): peak = 5787.203 ; gain = 643.922 ; free physical = 702459 ; free virtual = 955342
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 23:20:15 2025...
