```verilog
assign zero = 1'b0;
endmodule
```