

================================================================
== Vivado HLS Report for 'iosc_iosThread'
================================================================
* Date:           Mon Oct  7 13:28:37 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SC_IO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      46|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      68|    107|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |count_2_fu_175_p2   |     +    |      0|  29|  13|           8|           1|
    |v_V_1_fu_160_p2     |     +    |      0|  17|   9|           4|           1|
    |iosc_switchs_V      |    and   |      0|   0|   4|           4|           4|
    |tmp_2_fu_149_p2     |   icmp   |      0|   0|   2|           4|           1|
    |tmp_fu_134_p2       |   icmp   |      0|   0|   2|           4|           5|
    |v_assign_fu_140_p3  |  select  |      0|   0|   8|           1|           1|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  46|  38|          25|          13|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |count_fu_86  |  21|          4|    8|         32|
    |outLeds      |  21|          4|    4|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  69|         13|   13|         53|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  4|   0|    4|          0|
    |count_fu_86       |  8|   0|    8|          0|
    |tmp_1_reg_203     |  1|   0|    1|          0|
    |tmp_2_reg_199     |  1|   0|    1|          0|
    |v_assign_reg_193  |  8|   0|    8|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 22|   0|   22|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | iosc::iosThread | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | iosc::iosThread | return value |
|ctrl                   |  in |    4|   ap_none  |       ctrl      |    pointer   |
|inSwitch               |  in |    4|   ap_none  |     inSwitch    |    pointer   |
|outLeds                | out |    4|   ap_vld   |     outLeds     |    pointer   |
|outLeds_ap_vld         | out |    1|   ap_vld   |     outLeds     |    pointer   |
|timer                  |  in |    1|   ap_none  |      timer      |    pointer   |
|iosc_switchs_V         | out |    4|   ap_vld   |  iosc_switchs_V |    pointer   |
|iosc_switchs_V_ap_vld  | out |    1|   ap_vld   |  iosc_switchs_V |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: count (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %count = alloca i8

ST_1: StgValue_6 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !75

ST_1: StgValue_7 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !79

ST_1: StgValue_8 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !83

ST_1: StgValue_9 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !87

ST_1: StgValue_10 (13)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !91

ST_1: StgValue_11 (14)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %timer), !map !95

ST_1: StgValue_12 (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %iosc_switchs_V), !map !99

ST_1: StgValue_13 (16)  [1/1] 0.00ns  loc: ios.cpp:4
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_14 (17)  [1/1] 0.00ns  loc: ios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_15 (18)  [1/1] 0.00ns  loc: ios.cpp:6
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_16 (19)  [1/1] 0.00ns  loc: ios.cpp:7
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_17 (20)  [1/1] 0.00ns  loc: ios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_18 (21)  [1/1] 0.00ns  loc: ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: tmp_3 (22)  [1/1] 0.00ns  loc: ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_20 (23)  [1/1] 0.00ns  loc: ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (24)  [1/1] 0.00ns  loc: ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_22 (25)  [1/1] 0.00ns  loc: ios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (26)  [1/1] 0.00ns  loc: ios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit:18  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_4 (27)  [1/1] 0.00ns  loc: ios.cpp:5
_ZN7_ap_sc_7sc_core4waitEi.exit:19  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_3)


 <State 2>: 1.77ns
ST_2: StgValue_25 (28)  [1/1] 0.00ns  loc: ios.cpp:8
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_26 (29)  [1/1] 1.77ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  store i8 0, i8* %count

ST_2: StgValue_27 (30)  [1/1] 0.00ns  loc: ios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:22  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 3>: 7.52ns
ST_3: count_load (32)  [1/1] 0.00ns  loc: ios.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %count_load = load i8* %count

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: ios.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: val_V (34)  [1/1] 0.00ns  loc: ios.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: tmp (35)  [1/1] 3.10ns  loc: ios.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  %tmp = icmp eq i4 %val_V, -8

ST_3: v_assign (36)  [1/1] 2.07ns  loc: ios.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  %v_assign = select i1 %tmp, i8 0, i8 %count_load

ST_3: val_V_1 (37)  [1/1] 0.00ns  loc: ios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: tmp_2 (38)  [1/1] 3.10ns  loc: ios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  %tmp_2 = icmp eq i4 %val_V_1, 0

ST_3: StgValue_35 (39)  [1/1] 0.00ns  loc: ios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  br i1 %tmp_2, label %0, label %3

ST_3: tmp_1 (49)  [1/1] 0.00ns  loc: ios.cpp:20
:0  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %timer)

ST_3: v_V_2 (50)  [1/1] 0.00ns  loc: ios.cpp:14
:1  %v_V_2 = trunc i8 %v_assign to i4

ST_3: StgValue_38 (51)  [1/1] 0.00ns  loc: ios.cpp:20
:2  br i1 %tmp_1, label %1, label %2

ST_3: StgValue_39 (53)  [1/1] 0.00ns  loc: ios.cpp:26
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_2)

ST_3: StgValue_40 (54)  [1/1] 1.77ns  loc: ios.cpp:26
:1  store i8 %v_assign, i8* %count

ST_3: StgValue_41 (55)  [1/1] 0.00ns
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_3: v_V_1 (58)  [1/1] 2.35ns  loc: ios.cpp:22
:1  %v_V_1 = add i4 %v_V_2, 1

ST_3: StgValue_43 (59)  [1/1] 0.00ns  loc: ios.cpp:22
:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %v_V_1)


 <State 4>: 4.09ns
ST_4: val_V_4 (41)  [1/1] 0.00ns  loc: ios.cpp:31
:0  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_4: val_V_5 (42)  [1/1] 0.00ns  loc: ios.cpp:31
:1  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_4: r_V (43)  [1/1] 2.07ns  loc: ios.cpp:31
:2  %r_V = and i4 %val_V_5, %val_V_4

ST_4: StgValue_47 (44)  [1/1] 0.00ns  loc: ios.cpp:31
:3  call void @_ssdm_op_Write.ap_auto.i4P(i4* %iosc_switchs_V, i4 %r_V)

ST_4: StgValue_48 (45)  [1/1] 0.00ns  loc: ios.cpp:32
:4  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %r_V)

ST_4: StgValue_49 (46)  [1/1] 1.77ns  loc: ios.cpp:26
:5  store i8 %v_assign, i8* %count

ST_4: StgValue_50 (47)  [1/1] 0.00ns
:6  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_4: count_2 (57)  [1/1] 2.32ns  loc: ios.cpp:22
:0  %count_2 = add i8 %v_assign, 1

ST_4: StgValue_52 (60)  [1/1] 1.77ns  loc: ios.cpp:22
:3  store i8 %count_2, i8* %count

ST_4: StgValue_53 (61)  [1/1] 0.00ns  loc: ios.cpp:23
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge

ST_4: StgValue_54 (63)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2.backedge:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ timer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iosc_switchs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count          (alloca         ) [ 00111]
StgValue_6     (specbitsmap    ) [ 00000]
StgValue_7     (specbitsmap    ) [ 00000]
StgValue_8     (specbitsmap    ) [ 00000]
StgValue_9     (specbitsmap    ) [ 00000]
StgValue_10    (specbitsmap    ) [ 00000]
StgValue_11    (specbitsmap    ) [ 00000]
StgValue_12    (specbitsmap    ) [ 00000]
StgValue_13    (specport       ) [ 00000]
StgValue_14    (specport       ) [ 00000]
StgValue_15    (specport       ) [ 00000]
StgValue_16    (specport       ) [ 00000]
StgValue_17    (specport       ) [ 00000]
StgValue_18    (specprocessdef ) [ 00000]
tmp_3          (specregionbegin) [ 00000]
StgValue_20    (specprotocol   ) [ 00000]
p_ssdm_reset_v (specstatebegin ) [ 00000]
StgValue_22    (specifcore     ) [ 00000]
empty          (specstateend   ) [ 00000]
empty_4        (specregionend  ) [ 00000]
StgValue_25    (wait           ) [ 00000]
StgValue_26    (store          ) [ 00000]
StgValue_27    (br             ) [ 00000]
count_load     (load           ) [ 00000]
StgValue_29    (wait           ) [ 00000]
val_V          (read           ) [ 00000]
tmp            (icmp           ) [ 00000]
v_assign       (select         ) [ 00001]
val_V_1        (read           ) [ 00000]
tmp_2          (icmp           ) [ 00011]
StgValue_35    (br             ) [ 00000]
tmp_1          (read           ) [ 00011]
v_V_2          (trunc          ) [ 00000]
StgValue_38    (br             ) [ 00000]
StgValue_39    (write          ) [ 00000]
StgValue_40    (store          ) [ 00000]
StgValue_41    (br             ) [ 00000]
v_V_1          (add            ) [ 00000]
StgValue_43    (write          ) [ 00000]
val_V_4        (read           ) [ 00000]
val_V_5        (read           ) [ 00000]
r_V            (and            ) [ 00000]
StgValue_47    (write          ) [ 00000]
StgValue_48    (write          ) [ 00000]
StgValue_49    (store          ) [ 00000]
StgValue_50    (br             ) [ 00000]
count_2        (add            ) [ 00000]
StgValue_52    (store          ) [ 00000]
StgValue_53    (br             ) [ 00000]
StgValue_54    (br             ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="timer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iosc_switchs_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 val_V_4/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/3 val_V_5/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/3 StgValue_43/3 StgValue_48/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_47_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/3 StgValue_49/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_26_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="count_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2"/>
<pin id="133" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v_assign_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="v_V_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_V_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v_V_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="count_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_52_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="3"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="count_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="193" class="1005" name="v_assign_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="90" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="90" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="174"><net_src comp="167" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="179"><net_src comp="84" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="86" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="140" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="202"><net_src comp="149" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="102" pin="2"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLeds | {3 4 }
	Port: iosc_switchs_V | {4 }
 - Input state : 
	Port: iosc::iosThread : ctrl | {3 4 }
	Port: iosc::iosThread : inSwitch | {3 4 }
	Port: iosc::iosThread : timer | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_4 : 1
	State 2
	State 3
		v_assign : 1
		StgValue_35 : 1
		v_V_2 : 2
		StgValue_39 : 3
		StgValue_40 : 2
		v_V_1 : 3
		StgValue_43 : 4
	State 4
		StgValue_52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |       v_V_1_fu_160       |    17   |    9    |
|          |      count_2_fu_175      |    29   |    13   |
|----------|--------------------------|---------|---------|
|  select  |      v_assign_fu_140     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |        tmp_fu_134        |    0    |    2    |
|          |       tmp_2_fu_149       |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |        r_V_fu_167        |    0    |    4    |
|----------|--------------------------|---------|---------|
|          |      grp_read_fu_90      |    0    |    0    |
|   read   |      grp_read_fu_96      |    0    |    0    |
|          |     tmp_1_read_fu_102    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_108     |    0    |    0    |
|          | StgValue_47_write_fu_115 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       v_V_2_fu_155       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    46   |    38   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  count_reg_185 |    8   |
|  tmp_1_reg_203 |    1   |
|  tmp_2_reg_199 |    1   |
|v_assign_reg_193|    8   |
+----------------+--------+
|      Total     |   18   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p2  |   3  |   4  |   12   ||    15   |
| grp_store_fu_122 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.361  ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   46   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   24   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   64   |   62   |
+-----------+--------+--------+--------+
