Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: execute.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "execute.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "execute"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : execute
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v" into library work
Parsing module <execute>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <execute>.
WARNING:HDLCompiler:413 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v" Line 48: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v" Line 50: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v" Line 52: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v" Line 54: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <execute>.
    Related source file is "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\execute.v".
        addu = 6'b000001
        lw = 6'b000011
        mult = 6'b000100
        addi = 6'b000101
        call = 6'b001000
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <a[31]_b[31]_add_5_OUT> created at line 72.
    Found 32-bit adder for signal <a[31]_sign_e[31]_add_6_OUT> created at line 73.
    Found 32x32-bit multiplier for signal <n0094> created at line 74.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   5 Multiplexer(s).
Unit <execute> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00943> of sequential type is unconnected in block <execute>.

Optimizing unit <execute> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block execute, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : execute.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 313
#      GND                         : 1
#      LUT2                        : 117
#      LUT3                        : 2
#      LUT5                        : 15
#      LUT6                        : 51
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 32
#      LDC                         : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 203
#      IBUF                        : 118
#      OBUF                        : 85
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  185  out of  63400     0%  
    Number used as Logic:               185  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    185
   Number with an unused Flip Flop:     185  out of    185   100%  
   Number with an unused LUT:             0  out of    185     0%  
   Number of fully used LUT-FF pairs:     0  out of    185     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         204
 Number of bonded IOBs:                 203  out of    210    96%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0107(out1:O)                     | BUFG(*)(alu_out_30)    | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 6.280ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: 0.871ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0107'
  Total number of paths / destination ports: 1202735 / 64
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 5)
  Source:            b<16> (PAD)
  Destination:       alu_out_30 (LATCH)
  Destination Clock: _n0107 falling

  Data Path: b<16> to alu_out_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  b_16_IBUF (b_16_IBUF)
     DSP48E1:A16->PCOUT47    1   2.970   0.000  Mmult_n0094 (Mmult_n0094_PCOUT_to_Mmult_n00941_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  Mmult_n00941 (Mmult_n00941_PCOUT_to_Mmult_n00942_PCIN_47)
     DSP48E1:PCIN47->P14    1   1.107   0.556  Mmult_n00942 (n0094<31>)
     LUT6:I2->O            1   0.097   0.000  opcode[5]_a[31]_Select_17_o<31>3 (opcode[5]_a[31]_Select_17_o)
     LDC:D                    -0.028          alu_out_31
    ----------------------------------------
    Total                      6.280ns (5.430ns logic, 0.850ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0107'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            alu_out_31 (LATCH)
  Destination:       alu_out<31> (PAD)
  Source Clock:      _n0107 falling

  Data Path: alu_out_31 to alu_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.279  alu_out_31 (alu_out_31)
     OBUF:I->O                 0.000          alu_out_31_OBUF (alu_out<31>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 106 / 53
-------------------------------------------------------------------------
Delay:               0.871ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       alu_src<31> (PAD)

  Data Path: reset to alu_src<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   0.001   0.494  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.097   0.279  Mmux_alu_src321 (alu_src_9_OBUF)
     OBUF:I->O                 0.000          alu_src_9_OBUF (alu_src<9>)
    ----------------------------------------
    Total                      0.871ns (0.098ns logic, 0.773ns route)
                                       (11.2% logic, 88.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.76 secs
 
--> 

Total memory usage is 4643840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

