{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:27:22 2017 " "Info: Processing started: Fri Jun 02 09:27:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MoveOrDieServer -c MoveOrDieServer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MoveOrDieServer -c MoveOrDieServer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/blockrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/blockrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom-SYN " "Info: Found design unit 1: blockrom-SYN" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/blockrom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 blockrom " "Info: Found entity 1: blockrom" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/blockrom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/maprom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/maprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maprom-SYN " "Info: Found design unit 1: maprom-SYN" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/maprom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maprom " "Info: Found entity 1: maprom" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/maprom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rom/playerrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rom/playerrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 playerrom-SYN " "Info: Found design unit 1: playerrom-SYN" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 playerrom " "Info: Found entity 1: playerrom" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/displaydecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/displaydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoder-behave " "Info: Found design unit 1: DisplayDecoder-behave" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/displaydecoder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder " "Info: Found entity 1: DisplayDecoder" {  } { { "../src/utils/displaydecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/displaydecoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/utils/clkdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/utils/clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-behave " "Info: Found design unit 1: ClkDivider-behave" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Info: Found entity 1: ClkDivider" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/map/mapgraphic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/map/mapgraphic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapGraphic-RomBehave " "Info: Found design unit 1: MapGraphic-RomBehave" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MapGraphic " "Info: Found entity 1: MapGraphic" {  } { { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/map/maplogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/map/maplogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapLogic-RomBehave " "Info: Found design unit 1: MapLogic-RomBehave" {  } { { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/maplogic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MapLogic " "Info: Found entity 1: MapLogic" {  } { { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/maplogic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/digital_rom.vhd " "Warning: Can't analyze file -- file C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/digital_rom.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga_rom.vhd " "Warning: Can't analyze file -- file C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga_rom.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vga/vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/vga/vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA640480-behavior " "Info: Found design unit 1: VGA640480-behavior" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA640480 " "Info: Found entity 1: VGA640480" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/connector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/connector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 connector-sess " "Info: Found design unit 1: connector-sess" {  } { { "../src/network/connector.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/connector.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 connector " "Info: Found entity 1: connector" {  } { { "../src/network/connector.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/connector.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-ses " "Info: Found design unit 1: receiver-ses" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/network/sender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/network/sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender-ses " "Info: Found design unit 1: sender-ses" {  } { { "../src/network/sender.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/sender.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sender " "Info: Found entity 1: sender" {  } { { "../src/network/sender.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/sender.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top/moveordieserver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top/moveordieserver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MoveOrDieServer-sss " "Info: Found design unit 1: MoveOrDieServer-sss" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MoveOrDieServer " "Info: Found entity 1: MoveOrDieServer" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MoveOrDieServer " "Info: Elaborating entity \"MoveOrDieServer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EReceive_2 moveordieserver.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at moveordieserver.vhd(97): object \"EReceive_2\" assigned a value but never read" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EReceive_3 moveordieserver.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at moveordieserver.vhd(97): object \"EReceive_3\" assigned a value but never read" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EReceive_4 moveordieserver.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at moveordieserver.vhd(97): object \"EReceive_4\" assigned a value but never read" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u00 " "Info: Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u00\"" {  } { { "../src/top/moveordieserver.vhd" "u00" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u000 " "Info: Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u000\"" {  } { { "../src/top/moveordieserver.vhd" "u000" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connector connector:net_1 " "Info: Elaborating entity \"connector\" for hierarchy \"connector:net_1\"" {  } { { "../src/top/moveordieserver.vhd" "net_1" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver connector:net_1\|receiver:u0 " "Info: Elaborating entity \"receiver\" for hierarchy \"connector:net_1\|receiver:u0\"" {  } { { "../src/network/connector.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/connector.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender connector:net_1\|sender:u1 " "Info: Elaborating entity \"sender\" for hierarchy \"connector:net_1\|sender:u1\"" {  } { { "../src/network/connector.vhd" "u1" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/connector.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA640480 VGA640480:visual " "Info: Elaborating entity \"VGA640480\" for hierarchy \"VGA640480:visual\"" {  } { { "../src/top/moveordieserver.vhd" "visual" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapGraphic VGA640480:visual\|MapGraphic:u0 " "Info: Elaborating entity \"MapGraphic\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\"" {  } { { "../src/vga/vga640480.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maprom VGA640480:visual\|MapGraphic:u0\|maprom:u0 " "Info: Elaborating entity \"maprom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\"" {  } { { "../src/map/mapgraphic.vhd" "u0" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/maprom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/map.mif " "Info: Parameter \"init_file\" = \"../../res/map.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Info: Parameter \"width_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/maprom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/maprom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h71 " "Info: Found entity 1: altsyncram_4h71" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4h71 VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated " "Info: Elaborating entity \"altsyncram_4h71\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_4h71.tdf" "deep_decode" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fib " "Info: Found entity 1: mux_fib" {  } { { "db/mux_fib.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/mux_fib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fib VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|mux_fib:mux2 " "Info: Elaborating entity \"mux_fib\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|mux_fib:mux2\"" {  } { { "db/altsyncram_4h71.tdf" "mux2" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockrom VGA640480:visual\|MapGraphic:u0\|blockrom:u1 " "Info: Elaborating entity \"blockrom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\"" {  } { { "../src/map/mapgraphic.vhd" "u1" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/blockrom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/block.mif " "Info: Parameter \"init_file\" = \"../../res/block.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/blockrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/blockrom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_in71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_in71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_in71 " "Info: Found entity 1: altsyncram_in71" {  } { { "db/altsyncram_in71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_in71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_in71 VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\|altsyncram_in71:auto_generated " "Info: Elaborating entity \"altsyncram_in71\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|blockrom:u1\|altsyncram:altsyncram_component\|altsyncram_in71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerrom VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1 " "Info: Elaborating entity \"playerrom\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\"" {  } { { "../src/map/mapgraphic.vhd" "U_PLAYERROM_P1" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/playerrom.vhd" "altsyncram_component" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\"" {  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../res/player.mif " "Info: Parameter \"init_file\" = \"../../res/player.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Info: Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated " "Info: Elaborating entity \"altsyncram_9i81\" for hierarchy \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P1\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_9i81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 117 0 0 } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 139 0 0 } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 182 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P4\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P4\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_9i81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 150 0 0 } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 139 0 0 } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 182 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P3\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P3\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_9i81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 139 0 0 } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 139 0 0 } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 182 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P2\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"VGA640480:visual\|MapGraphic:u0\|playerrom:U_PLAYERROM_P2\|altsyncram:altsyncram_component\|altsyncram_9i81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_9i81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../src/rom/playerrom.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/rom/playerrom.vhd" 84 0 0 } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 128 0 0 } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 139 0 0 } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 182 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk25M " "Warning (15610): No output dependent on input pin \"clk25M\"" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Info: Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1076 " "Info: Implemented 1076 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Info: Implemented 57 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:27:27 2017 " "Info: Processing ended: Fri Jun 02 09:27:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:27:27 2017 " "Info: Processing started: Fri Jun 02 09:27:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MoveOrDieServer EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"MoveOrDieServer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 39 " "Warning: No exact pin location assignment(s) for 5 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_1 " "Info: Pin rst_1 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst_1 } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 22 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_2 " "Info: Pin rst_2 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst_2 } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 23 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_3 " "Info: Pin rst_3 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst_3 } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 24 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_4 " "Info: Pin rst_4 not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst_4 } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 25 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { rst } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 9 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk100M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u00\|l_clkout " "Info: Destination node ClkDivider:u00\|l_clkout" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u00|l_clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u000\|l_clkout " "Info: Destination node ClkDivider:u000\|l_clkout" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u000|l_clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:visual\|l_CLK_50MHz " "Info: Destination node VGA640480:visual\|l_CLK_50MHz" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk100M } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100M" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkDivider:u00\|l_clkout  " "Info: Automatically promoted node ClkDivider:u00\|l_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkDivider:u00\|l_clkout~0 " "Info: Destination node ClkDivider:u00\|l_clkout~0" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u00|l_clkout~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkview " "Info: Destination node clkview" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkview } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkview" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkview } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkControl_4 " "Info: Destination node clkControl_4" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkControl_4 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkControl_4" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl_4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkControl_3 " "Info: Destination node clkControl_3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkControl_3 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkControl_3" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 12 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl_3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkControl_2 " "Info: Destination node clkControl_2" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkControl_2 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkControl_2" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 11 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl_2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkControl_1 " "Info: Destination node clkControl_1" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clkControl_1 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkControl_1" } } } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 10 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkControl_1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClkDivider:u00|l_clkout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA640480:visual\|CLK_25MHz  " "Info: Automatically promoted node VGA640480:visual\|CLK_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA640480:visual\|CLK_25MHz~0 " "Info: Destination node VGA640480:visual\|CLK_25MHz~0" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|CLK_25MHz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|CLK_25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 48 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 52 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 38 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 52 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 48 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 39 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register VGA640480:visual\|l_vgaX\[3\] memory VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0 -12.17 ns " "Info: Slack time is -12.17 ns between source register \"VGA640480:visual\|l_vgaX\[3\]\" and destination memory \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.000 ns + Largest register memory " "Info: + Largest register to memory requirement is -3.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.270 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100M\" to destination register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100M 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk100M~clkctrl 2 COMB Unassigned 663 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 663; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.835 ns) 3.270 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.835 ns) = 3.270 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 51.65 % ) " "Info: Total cell delay = 1.689 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 48.35 % ) " "Info: Total interconnect delay = 1.581 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.270 ns   Longest register " "Info:   Longest clock path from clock \"clk100M\" to destination register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100M 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns clk100M~clkctrl 2 COMB Unassigned 663 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 663; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.835 ns) 3.270 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.835 ns) = 3.270 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 51.65 % ) " "Info: Total cell delay = 1.689 ns ( 51.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 48.35 % ) " "Info: Total interconnect delay = 1.581 ns ( 48.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.920 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100M\" to source register is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100M 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns VGA640480:visual\|l_CLK_50MHz 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 3.817 ns VGA640480:visual\|CLK_25MHz 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 3.817 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 4.806 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(0.989 ns) + CELL(0.000 ns) = 4.806 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.920 ns VGA640480:visual\|l_vgaX\[3\] 5 REG Unassigned 19 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 6.920 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 50.00 % ) " "Info: Total cell delay = 3.460 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.460 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.920 ns   Longest register " "Info:   Longest clock path from clock \"clk100M\" to source register is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100M 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns VGA640480:visual\|l_CLK_50MHz 2 REG Unassigned 2 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 3.817 ns VGA640480:visual\|CLK_25MHz 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 3.817 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 4.806 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(0.989 ns) + CELL(0.000 ns) = 4.806 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.920 ns VGA640480:visual\|l_vgaX\[3\] 5 REG Unassigned 19 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 6.920 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 50.00 % ) " "Info: Total cell delay = 3.460 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 50.00 % ) " "Info: Total interconnect delay = 3.460 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 156 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.170 ns - Longest register memory " "Info: - Longest register to memory delay is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[3\] 1 REG Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.596 ns) 1.970 ns VGA640480:visual\|MapGraphic:u0\|Add2~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.374 ns) + CELL(0.596 ns) = 1.970 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|Add2~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.476 ns VGA640480:visual\|MapGraphic:u0\|Add2~2 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~1 VGA640480:visual|MapGraphic:u0|Add2~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.621 ns) 3.676 ns VGA640480:visual\|MapGraphic:u0\|Add3~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.579 ns) + CELL(0.621 ns) = 3.676 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { VGA640480:visual|MapGraphic:u0|Add2~2 VGA640480:visual|MapGraphic:u0|Add3~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.182 ns VGA640480:visual\|MapGraphic:u0\|Add3~2 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.182 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~1 VGA640480:visual|MapGraphic:u0|Add3~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 5.688 ns VGA640480:visual\|MapGraphic:u0\|add0\[5\]~7 6 COMB Unassigned 2 " "Info: 6: + IC(0.885 ns) + CELL(0.621 ns) = 5.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[5\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~2 VGA640480:visual|MapGraphic:u0|add0[5]~7 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.774 ns VGA640480:visual\|MapGraphic:u0\|add0\[6\]~9 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.774 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[6\]~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[5]~7 VGA640480:visual|MapGraphic:u0|add0[6]~9 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.860 ns VGA640480:visual\|MapGraphic:u0\|add0\[7\]~11 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.860 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[7\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[6]~9 VGA640480:visual|MapGraphic:u0|add0[7]~11 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.946 ns VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.946 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[7]~11 VGA640480:visual|MapGraphic:u0|add0[8]~13 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.032 ns VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.032 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.118 ns VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.118 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.204 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.204 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.710 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 13 COMB Unassigned 145 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 6.710 ns; Loc. = Unassigned; Fanout = 145; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.782 ns) 9.170 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0 14 MEM Unassigned 1 " "Info: 14: + IC(1.678 ns) + CELL(0.782 ns) = 9.170 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.654 ns ( 50.75 % ) " "Info: Total cell delay = 4.654 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 49.25 % ) " "Info: Total interconnect delay = 4.516 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|Add2~1 VGA640480:visual|MapGraphic:u0|Add2~2 VGA640480:visual|MapGraphic:u0|Add3~1 VGA640480:visual|MapGraphic:u0|Add3~2 VGA640480:visual|MapGraphic:u0|add0[5]~7 VGA640480:visual|MapGraphic:u0|add0[6]~9 VGA640480:visual|MapGraphic:u0|add0[7]~11 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|Add2~1 VGA640480:visual|MapGraphic:u0|Add2~2 VGA640480:visual|MapGraphic:u0|Add3~1 VGA640480:visual|MapGraphic:u0|Add3~2 VGA640480:visual|MapGraphic:u0|add0[5]~7 VGA640480:visual|MapGraphic:u0|add0[6]~9 VGA640480:visual|MapGraphic:u0|add0[7]~11 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.170 ns register memory " "Info: Estimated most critical path is register to memory delay of 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[3\] 1 REG LAB_X60_Y29 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X60_Y29; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.596 ns) 1.970 ns VGA640480:visual\|MapGraphic:u0\|Add2~1 2 COMB LAB_X62_Y29 2 " "Info: 2: + IC(1.374 ns) + CELL(0.596 ns) = 1.970 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|Add2~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.476 ns VGA640480:visual\|MapGraphic:u0\|Add2~2 3 COMB LAB_X62_Y29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.476 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~1 VGA640480:visual|MapGraphic:u0|Add2~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.621 ns) 3.676 ns VGA640480:visual\|MapGraphic:u0\|Add3~1 4 COMB LAB_X62_Y29 2 " "Info: 4: + IC(0.579 ns) + CELL(0.621 ns) = 3.676 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { VGA640480:visual|MapGraphic:u0|Add2~2 VGA640480:visual|MapGraphic:u0|Add3~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.182 ns VGA640480:visual\|MapGraphic:u0\|Add3~2 5 COMB LAB_X62_Y29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.182 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~1 VGA640480:visual|MapGraphic:u0|Add3~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 5.688 ns VGA640480:visual\|MapGraphic:u0\|add0\[5\]~7 6 COMB LAB_X63_Y29 2 " "Info: 6: + IC(0.885 ns) + CELL(0.621 ns) = 5.688 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[5\]~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~2 VGA640480:visual|MapGraphic:u0|add0[5]~7 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.774 ns VGA640480:visual\|MapGraphic:u0\|add0\[6\]~9 7 COMB LAB_X63_Y29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.774 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[6\]~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[5]~7 VGA640480:visual|MapGraphic:u0|add0[6]~9 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.860 ns VGA640480:visual\|MapGraphic:u0\|add0\[7\]~11 8 COMB LAB_X63_Y29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.860 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[7\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[6]~9 VGA640480:visual|MapGraphic:u0|add0[7]~11 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.946 ns VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13 9 COMB LAB_X63_Y29 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.946 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[7]~11 VGA640480:visual|MapGraphic:u0|add0[8]~13 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.032 ns VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15 10 COMB LAB_X63_Y29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.032 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.118 ns VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17 11 COMB LAB_X63_Y29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.118 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.204 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 12 COMB LAB_X63_Y29 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.204 ns; Loc. = LAB_X63_Y29; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.710 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 13 COMB LAB_X63_Y29 145 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 6.710 ns; Loc. = LAB_X63_Y29; Fanout = 145; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.782 ns) 9.170 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0 14 MEM M4K_X64_Y23 1 " "Info: 14: + IC(1.678 ns) + CELL(0.782 ns) = 9.170 ns; Loc. = M4K_X64_Y23; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.654 ns ( 50.75 % ) " "Info: Total cell delay = 4.654 ns ( 50.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 49.25 % ) " "Info: Total interconnect delay = 4.516 ns ( 49.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|Add2~1 VGA640480:visual|MapGraphic:u0|Add2~2 VGA640480:visual|MapGraphic:u0|Add3~1 VGA640480:visual|MapGraphic:u0|Add3~2 VGA640480:visual|MapGraphic:u0|add0[5]~7 VGA640480:visual|MapGraphic:u0|add0[6]~9 VGA640480:visual|MapGraphic:u0|add0[7]~11 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X60_Y26 X71_Y38 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkControl_1 0 " "Info: Pin \"clkControl_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkControl_2 0 " "Info: Pin \"clkControl_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkControl_3 0 " "Info: Pin \"clkControl_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkControl_4 0 " "Info: Pin \"clkControl_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_1 0 " "Info: Pin \"send_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_2 0 " "Info: Pin \"send_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_3 0 " "Info: Pin \"send_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_4 0 " "Info: Pin \"send_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_1 0 " "Info: Pin \"rst_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_2 0 " "Info: Pin \"rst_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_3 0 " "Info: Pin \"rst_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst_4 0 " "Info: Pin \"rst_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_HSYNC 0 " "Info: Pin \"vga_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_VSYNC 0 " "Info: Pin \"vga_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Info: Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Info: Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Info: Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Info: Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Info: Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Info: Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Info: Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Info: Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Info: Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Receiveview 0 " "Info: Pin \"Receiveview\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[0\] 0 " "Info: Pin \"dataview\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[1\] 0 " "Info: Pin \"dataview\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[2\] 0 " "Info: Pin \"dataview\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[3\] 0 " "Info: Pin \"dataview\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[4\] 0 " "Info: Pin \"dataview\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[5\] 0 " "Info: Pin \"dataview\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataview\[6\] 0 " "Info: Pin \"dataview\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkview 0 " "Info: Pin \"clkview\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Keavil/Documents/GitHub/moveordie/build/MoveOrDieServer.fit.smsg " "Info: Generated suppressed messages file C:/Users/Keavil/Documents/GitHub/moveordie/build/MoveOrDieServer.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Info: Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:27:36 2017 " "Info: Processing ended: Fri Jun 02 09:27:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:27:37 2017 " "Info: Processing started: Fri Jun 02 09:27:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:27:40 2017 " "Info: Processing ended: Fri Jun 02 09:27:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:27:41 2017 " "Info: Processing started: Fri Jun 02 09:27:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100M " "Info: Assuming node \"clk100M\" is an undefined clock" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:visual\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:visual\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100M register VGA640480:visual\|l_vgaX\[5\] memory VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 75.43 MHz 13.258 ns Internal " "Info: Clock \"clk100M\" has Internal fmax of 75.43 MHz between source register \"VGA640480:visual\|l_vgaX\[5\]\" and destination memory \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0\" (period= 13.258 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.455 ns + Longest register memory " "Info: + Longest register to memory delay is 9.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[5\] 1 REG LCFF_X61_Y29_N29 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y29_N29; Fanout = 20; REG Node = 'VGA640480:visual\|l_vgaX\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.621 ns) 2.245 ns VGA640480:visual\|MapGraphic:u0\|Add2~5 2 COMB LCCOMB_X62_Y29_N22 2 " "Info: 2: + IC(1.624 ns) + CELL(0.621 ns) = 2.245 ns; Loc. = LCCOMB_X62_Y29_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.331 ns VGA640480:visual\|MapGraphic:u0\|Add2~7 3 COMB LCCOMB_X62_Y29_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.331 ns; Loc. = LCCOMB_X62_Y29_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.837 ns VGA640480:visual\|MapGraphic:u0\|Add2~8 4 COMB LCCOMB_X62_Y29_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.837 ns; Loc. = LCCOMB_X62_Y29_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.621 ns) 4.163 ns VGA640480:visual\|MapGraphic:u0\|Add3~7 5 COMB LCCOMB_X62_Y29_N6 2 " "Info: 5: + IC(0.705 ns) + CELL(0.621 ns) = 4.163 ns; Loc. = LCCOMB_X62_Y29_N6; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.669 ns VGA640480:visual\|MapGraphic:u0\|Add3~8 6 COMB LCCOMB_X62_Y29_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 4.669 ns; Loc. = LCCOMB_X62_Y29_N8; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 5.992 ns VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13 7 COMB LCCOMB_X63_Y29_N22 2 " "Info: 7: + IC(0.702 ns) + CELL(0.621 ns) = 5.992 ns; Loc. = LCCOMB_X63_Y29_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.078 ns VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15 8 COMB LCCOMB_X63_Y29_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.078 ns; Loc. = LCCOMB_X63_Y29_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.164 ns VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17 9 COMB LCCOMB_X63_Y29_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.164 ns; Loc. = LCCOMB_X63_Y29_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.250 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 10 COMB LCCOMB_X63_Y29_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.250 ns; Loc. = LCCOMB_X63_Y29_N28; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.756 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 11 COMB LCCOMB_X63_Y29_N30 145 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 6.756 ns; Loc. = LCCOMB_X63_Y29_N30; Fanout = 145; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.782 ns) 9.455 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 12 MEM M4K_X55_Y29 1 " "Info: 12: + IC(1.917 ns) + CELL(0.782 ns) = 9.455 ns; Loc. = M4K_X55_Y29; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.507 ns ( 47.67 % ) " "Info: Total cell delay = 4.507 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.948 ns ( 52.33 % ) " "Info: Total interconnect delay = 4.948 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { VGA640480:visual|l_vgaX[5] {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 1.624ns 0.000ns 0.000ns 0.705ns 0.000ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 1.917ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.453 ns - Smallest " "Info: - Smallest clock skew is -3.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.420 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk100M\" to destination memory is 3.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk100M~clkctrl 2 COMB CLKCTRL_G2 423 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 423; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.835 ns) 3.420 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 3 MEM M4K_X55_Y29 1 " "Info: 3: + IC(1.350 ns) + CELL(0.835 ns) = 3.420 ns; Loc. = M4K_X55_Y29; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.58 % ) " "Info: Total cell delay = 1.935 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.485 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.873 ns - Longest register " "Info: - Longest clock path from clock \"clk100M\" to source register is 6.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N21 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G1 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.666 ns) 6.873 ns VGA640480:visual\|l_vgaX\[5\] 5 REG LCFF_X61_Y29_N29 20 " "Info: 5: + IC(1.452 ns) + CELL(0.666 ns) = 6.873 ns; Loc. = LCFF_X61_Y29_N29; Fanout = 20; REG Node = 'VGA640480:visual\|l_vgaX\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.92 % ) " "Info: Total cell delay = 3.706 ns ( 53.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.167 ns ( 46.08 % ) " "Info: Total interconnect delay = 3.167 ns ( 46.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { VGA640480:visual|l_vgaX[5] {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 1.624ns 0.000ns 0.000ns 0.705ns 0.000ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 1.917ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "connector:net_4\|receiver:u0\|cnt\[2\] receive_4 clk100M 6.151 ns register " "Info: tsu for register \"connector:net_4\|receiver:u0\|cnt\[2\]\" (data pin = \"receive_4\", clock pin = \"clk100M\") is 6.151 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.298 ns + Longest pin register " "Info: + Longest pin to register delay is 12.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns receive_4 1 PIN PIN_D20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D20; Fanout = 26; PIN Node = 'receive_4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_4 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.471 ns) + CELL(0.651 ns) 10.036 ns connector:net_4\|receiver:u0\|cnt\[18\]~192 2 COMB LCCOMB_X52_Y34_N6 31 " "Info: 2: + IC(8.471 ns) + CELL(0.651 ns) = 10.036 ns; Loc. = LCCOMB_X52_Y34_N6; Fanout = 31; COMB Node = 'connector:net_4\|receiver:u0\|cnt\[18\]~192'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.122 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.822 ns) 12.298 ns connector:net_4\|receiver:u0\|cnt\[2\] 3 REG LCFF_X54_Y35_N25 10 " "Info: 3: + IC(1.440 ns) + CELL(0.822 ns) = 12.298 ns; Loc. = LCFF_X54_Y35_N25; Fanout = 10; REG Node = 'connector:net_4\|receiver:u0\|cnt\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 19.41 % ) " "Info: Total cell delay = 2.387 ns ( 19.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.911 ns ( 80.59 % ) " "Info: Total interconnect delay = 9.911 ns ( 80.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { receive_4 {} receive_4~combout {} connector:net_4|receiver:u0|cnt[18]~192 {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 8.471ns 1.440ns } { 0.000ns 0.914ns 0.651ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.107 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100M\" to destination register is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G0 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G0; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.666 ns) 6.107 ns connector:net_4\|receiver:u0\|cnt\[2\] 4 REG LCFF_X54_Y35_N25 10 " "Info: 4: + IC(1.391 ns) + CELL(0.666 ns) = 6.107 ns; Loc. = LCFF_X54_Y35_N25; Fanout = 10; REG Node = 'connector:net_4\|receiver:u0\|cnt\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.80 % ) " "Info: Total cell delay = 2.736 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.371 ns ( 55.20 % ) " "Info: Total interconnect delay = 3.371 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { receive_4 {} receive_4~combout {} connector:net_4|receiver:u0|cnt[18]~192 {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 8.471ns 1.440ns } { 0.000ns 0.914ns 0.651ns 0.822ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100M vga_g\[0\] VGA640480:visual\|l_vgaX\[3\] 34.038 ns register " "Info: tco from clock \"clk100M\" to destination pin \"vga_g\[0\]\" through register \"VGA640480:visual\|l_vgaX\[3\]\" is 34.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.871 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to source register is 6.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N21 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G1 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 6.871 ns VGA640480:visual\|l_vgaX\[3\] 5 REG LCFF_X60_Y29_N13 19 " "Info: 5: + IC(1.450 ns) + CELL(0.666 ns) = 6.871 ns; Loc. = LCFF_X60_Y29_N13; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.94 % ) " "Info: Total cell delay = 3.706 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 46.06 % ) " "Info: Total interconnect delay = 3.165 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.450ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.863 ns + Longest register pin " "Info: + Longest register to pin delay is 26.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[3\] 1 REG LCFF_X60_Y29_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y29_N13; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.621 ns) 2.214 ns VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[0\]~1 2 COMB LCCOMB_X57_Y32_N4 2 " "Info: 2: + IC(1.593 ns) + CELL(0.621 ns) = 2.214 ns; Loc. = LCCOMB_X57_Y32_N4; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[0\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.720 ns VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[1\]~2 3 COMB LCCOMB_X57_Y32_N6 5 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.720 ns; Loc. = LCCOMB_X57_Y32_N6; Fanout = 5; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[1\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.651 ns) 5.267 ns VGA640480:visual\|MapGraphic:u0\|process_0~14 4 COMB LCCOMB_X57_Y32_N18 1 " "Info: 4: + IC(1.896 ns) + CELL(0.651 ns) = 5.267 ns; Loc. = LCCOMB_X57_Y32_N18; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.614 ns) 7.003 ns VGA640480:visual\|MapGraphic:u0\|process_0~18 5 COMB LCCOMB_X57_Y35_N18 6 " "Info: 5: + IC(1.122 ns) + CELL(0.614 ns) = 7.003 ns; Loc. = LCCOMB_X57_Y35_N18; Fanout = 6; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.616 ns) 8.340 ns VGA640480:visual\|b\[1\]~4 6 COMB LCCOMB_X56_Y35_N14 6 " "Info: 6: + IC(0.721 ns) + CELL(0.616 ns) = 8.340 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 6; COMB Node = 'VGA640480:visual\|b\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.616 ns) 10.049 ns VGA640480:visual\|g\[0\]~10 7 COMB LCCOMB_X58_Y35_N12 1 " "Info: 7: + IC(1.093 ns) + CELL(0.616 ns) = 10.049 ns; Loc. = LCCOMB_X58_Y35_N12; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 11.097 ns VGA640480:visual\|g\[0\]~11 8 COMB LCCOMB_X58_Y35_N22 1 " "Info: 8: + IC(0.397 ns) + CELL(0.651 ns) = 11.097 ns; Loc. = LCCOMB_X58_Y35_N22; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.651 ns) 13.618 ns VGA640480:visual\|g\[0\]~12 9 COMB LCCOMB_X60_Y29_N30 1 " "Info: 9: + IC(1.870 ns) + CELL(0.651 ns) = 13.618 ns; Loc. = LCCOMB_X60_Y29_N30; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.370 ns) 15.960 ns VGA640480:visual\|g\[0\]~13 10 COMB LCCOMB_X60_Y35_N12 1 " "Info: 10: + IC(1.972 ns) + CELL(0.370 ns) = 15.960 ns; Loc. = LCCOMB_X60_Y35_N12; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.887 ns) + CELL(3.016 ns) 26.863 ns vga_g\[0\] 11 PIN PIN_R5 0 " "Info: 11: + IC(7.887 ns) + CELL(3.016 ns) = 26.863 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'vga_g\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.903 ns" { VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.312 ns ( 30.94 % ) " "Info: Total cell delay = 8.312 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.551 ns ( 69.06 % ) " "Info: Total interconnect delay = 18.551 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.863 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.863 ns" { VGA640480:visual|l_vgaX[3] {} VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 {} VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 {} VGA640480:visual|MapGraphic:u0|process_0~14 {} VGA640480:visual|MapGraphic:u0|process_0~18 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|g[0]~10 {} VGA640480:visual|g[0]~11 {} VGA640480:visual|g[0]~12 {} VGA640480:visual|g[0]~13 {} vga_g[0] {} } { 0.000ns 1.593ns 0.000ns 1.896ns 1.122ns 0.721ns 1.093ns 0.397ns 1.870ns 1.972ns 7.887ns } { 0.000ns 0.621ns 0.506ns 0.651ns 0.614ns 0.616ns 0.616ns 0.651ns 0.651ns 0.370ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.450ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.863 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.863 ns" { VGA640480:visual|l_vgaX[3] {} VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 {} VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 {} VGA640480:visual|MapGraphic:u0|process_0~14 {} VGA640480:visual|MapGraphic:u0|process_0~18 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|g[0]~10 {} VGA640480:visual|g[0]~11 {} VGA640480:visual|g[0]~12 {} VGA640480:visual|g[0]~13 {} vga_g[0] {} } { 0.000ns 1.593ns 0.000ns 1.896ns 1.122ns 0.721ns 1.093ns 0.397ns 1.870ns 1.972ns 7.887ns } { 0.000ns 0.621ns 0.506ns 0.651ns 0.614ns 0.616ns 0.616ns 0.651ns 0.651ns 0.370ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst rst_4 10.465 ns Longest " "Info: Longest tpd from source pin \"rst\" to destination pin \"rst_4\" is 10.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns rst 1 PIN PIN_AD16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD16; Fanout = 4; PIN Node = 'rst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.315 ns) + CELL(3.226 ns) 10.465 ns rst_4 2 PIN PIN_AE17 0 " "Info: 2: + IC(6.315 ns) + CELL(3.226 ns) = 10.465 ns; Loc. = PIN_AE17; Fanout = 0; PIN Node = 'rst_4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.541 ns" { rst rst_4 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.150 ns ( 39.66 % ) " "Info: Total cell delay = 4.150 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.315 ns ( 60.34 % ) " "Info: Total interconnect delay = 6.315 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { rst rst_4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { rst {} rst~combout {} rst_4 {} } { 0.000ns 0.000ns 6.315ns } { 0.000ns 0.924ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "connector:net_3\|receiver:u0\|check receive_3 clk100M -1.650 ns register " "Info: th for register \"connector:net_3\|receiver:u0\|check\" (data pin = \"receive_3\", clock pin = \"clk100M\") is -1.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.154 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to destination register is 6.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G0 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G0; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.666 ns) 6.154 ns connector:net_3\|receiver:u0\|check 4 REG LCFF_X63_Y32_N25 3 " "Info: 4: + IC(1.438 ns) + CELL(0.666 ns) = 6.154 ns; Loc. = LCFF_X63_Y32_N25; Fanout = 3; REG Node = 'connector:net_3\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.46 % ) " "Info: Total cell delay = 2.736 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.418 ns ( 55.54 % ) " "Info: Total interconnect delay = 3.418 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.110 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns receive_3 1 PIN PIN_D15 26 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 26; PIN Node = 'receive_3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_3 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.882 ns) + CELL(0.206 ns) 8.002 ns connector:net_3\|receiver:u0\|check~5 2 COMB LCCOMB_X63_Y32_N24 1 " "Info: 2: + IC(6.882 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X63_Y32_N24; Fanout = 1; COMB Node = 'connector:net_3\|receiver:u0\|check~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { receive_3 connector:net_3|receiver:u0|check~5 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.110 ns connector:net_3\|receiver:u0\|check 3 REG LCFF_X63_Y32_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.110 ns; Loc. = LCFF_X63_Y32_N25; Fanout = 3; REG Node = 'connector:net_3\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 15.14 % ) " "Info: Total cell delay = 1.228 ns ( 15.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.882 ns ( 84.86 % ) " "Info: Total interconnect delay = 6.882 ns ( 84.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { receive_3 connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|check~5 {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 6.882ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { receive_3 connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|check~5 {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 6.882ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:27:41 2017 " "Info: Processing ended: Fri Jun 02 09:27:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
