Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Nov 25 16:35:44 2022
| Host         : oppy running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_int_test_z7_v1_wrapper_timing_summary_routed.rpt -pb design_int_test_z7_v1_wrapper_timing_summary_routed.pb -rpx design_int_test_z7_v1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_int_test_z7_v1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.821        0.000                      0                   91        0.145        0.000                      0                   91        2.000        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.821        0.000                      0                   91        0.145        0.000                      0                   91        2.000        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.297ns (67.561%)  route 0.623ns (32.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[0])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[0]
                         net (fo=1, routed)           0.623     5.134    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[0]
    SLICE_X1Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.280     7.719    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/C
                         clock pessimism              0.361     8.080    
                         clock uncertainty           -0.083     7.997    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)       -0.042     7.955    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 1.297ns (71.134%)  route 0.526ns (28.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[7])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[7]
                         net (fo=1, routed)           0.526     5.038    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[7]
    SLICE_X1Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.282     7.721    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][7]/C
                         clock pessimism              0.361     8.082    
                         clock uncertainty           -0.083     7.999    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.039     7.960    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][7]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.297ns (71.785%)  route 0.510ns (28.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[4])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[4]
                         net (fo=1, routed)           0.510     5.021    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[4]
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.282     7.721    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][4]/C
                         clock pessimism              0.361     8.082    
                         clock uncertainty           -0.083     7.999    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.024     7.975    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][4]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.297ns (75.698%)  route 0.416ns (24.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[1])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[1]
                         net (fo=1, routed)           0.416     4.928    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[1]
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.281     7.720    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][1]/C
                         clock pessimism              0.361     8.081    
                         clock uncertainty           -0.083     7.998    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)       -0.059     7.939    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.297ns (75.742%)  route 0.415ns (24.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[2])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[2]
                         net (fo=1, routed)           0.415     4.927    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[2]
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.281     7.720    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][2]/C
                         clock pessimism              0.361     8.081    
                         clock uncertainty           -0.083     7.998    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)       -0.042     7.956    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][2]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.297ns (75.742%)  route 0.415ns (24.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[3])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[3]
                         net (fo=1, routed)           0.415     4.927    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[3]
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.281     7.720    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][3]/C
                         clock pessimism              0.361     8.081    
                         clock uncertainty           -0.083     7.998    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)       -0.039     7.959    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][3]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.297ns (76.477%)  route 0.399ns (23.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[5])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[5]
                         net (fo=1, routed)           0.399     4.911    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[5]
    SLICE_X0Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.282     7.721    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X0Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][5]/C
                         clock pessimism              0.361     8.082    
                         clock uncertainty           -0.083     7.999    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.012     7.987    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][5]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.297ns (76.477%)  route 0.399ns (23.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACEDATA[6])
                                                      1.297     4.512 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACEDATA[6]
                         net (fo=1, routed)           0.399     4.911    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_i[6]
    SLICE_X0Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.282     7.721    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X0Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][6]/C
                         clock pessimism              0.361     8.082    
                         clock uncertainty           -0.083     7.999    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.012     7.987    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][6]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 1.243ns (77.011%)  route 0.371ns (22.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 7.721 - 5.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.544     3.215    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    PS7_X0Y0             PS7                                          r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOTRACECLK_EMIOTRACECTL)
                                                      1.243     4.458 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/EMIOTRACECTL
                         net (fo=1, routed)           0.371     4.829    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_i
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.282     7.721    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/C
                         clock pessimism              0.361     8.082    
                         clock uncertainty           -0.083     7.999    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.075     7.924    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.348ns (32.817%)  route 0.712ns (67.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.443     3.113    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X3Y90          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.348     3.461 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[5]/Q
                         net (fo=1, routed)           0.712     4.174    design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q[5]
    SLICE_X5Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.362     6.362    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.439 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.284     7.723    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X5Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/C
                         clock pessimism              0.361     8.084    
                         clock uncertainty           -0.083     8.001    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)       -0.193     7.808    design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.635%)  route 0.117ns (45.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][1]/Q
                         net (fo=1, routed)           0.117     1.643    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[4][1]
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.849     1.774    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][1]/C
                         clock pessimism             -0.352     1.422    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.076     1.498    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.099%)  route 0.120ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.576     1.383    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[7][0]/Q
                         net (fo=1, routed)           0.120     1.644    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[7][0]
    SLICE_X2Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.846     1.771    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][0]/C
                         clock pessimism             -0.352     1.419    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.072     1.491    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.671%)  route 0.116ns (41.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X0Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][5]/Q
                         net (fo=1, routed)           0.116     1.664    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[4][5]
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.849     1.774    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][5]/C
                         clock pessimism             -0.352     1.422    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.078     1.500    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.954%)  route 0.111ns (44.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X3Y85          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[0][4]/Q
                         net (fo=1, routed)           0.111     1.636    design_int_test_z7_v1_i/trace_clock_divider_0/U0/s_data[4]
    SLICE_X2Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.845     1.770    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X2Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[4]/C
                         clock pessimism             -0.373     1.397    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.072     1.469    design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.668%)  route 0.122ns (46.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/Q
                         net (fo=1, routed)           0.122     1.648    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE[7]
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.849     1.774    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[6]/C
                         clock pessimism             -0.352     1.422    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.047     1.469    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.354%)  route 0.123ns (46.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.579     1.386    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y89          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.141     1.527 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[4][2]/Q
                         net (fo=1, routed)           0.123     1.650    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[4][2]
    SLICE_X2Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.846     1.771    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X2Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][2]/C
                         clock pessimism             -0.371     1.400    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.070     1.470    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/trace_clock_divider_0/U0/ctl_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.580     1.387    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X5Y90          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.528 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/Q
                         net (fo=1, routed)           0.115     1.643    design_int_test_z7_v1_i/trace_clock_divider_0/U0/s_ctl
    SLICE_X4Y88          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/ctl_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.848     1.773    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y88          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/ctl_q_reg/C
                         clock pessimism             -0.371     1.402    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.059     1.461    design_int_test_z7_v1_i/trace_clock_divider_0/U0/ctl_q_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X5Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q_reg[0]/Q
                         net (fo=1, routed)           0.114     1.639    design_int_test_z7_v1_i/trace_clock_divider_0/U0/data_q[0]
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.845     1.770    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/C
                         clock pessimism             -0.373     1.397    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.059     1.456    design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X3Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[3][0]/Q
                         net (fo=1, routed)           0.114     1.640    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[3][0]
    SLICE_X3Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.846     1.771    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X3Y87          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[2][0]/C
                         clock pessimism             -0.386     1.385    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.455    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[6][7]/Q
                         net (fo=1, routed)           0.114     1.640    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE[6][7]
    SLICE_X1Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.896     0.896    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.847     1.772    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CLK
    SLICE_X1Y91          FDRE                                         r  design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[5][7]/C
                         clock pessimism             -0.387     1.385    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070     1.455    design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y85     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_DATA_PIPE_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y90     design_int_test_z7_v1_i/processing_system7_0/inst/TRACE_CTL_PIPE_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 3.725ns (52.744%)  route 3.338ns (47.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.438     3.108    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.433     3.541 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/Q
                         net (fo=1, routed)           3.338     6.879    TRACE_OUT_data_OBUF[4]
    L14                  OBUF (Prop_obuf_I_O)         3.292    10.171 r  TRACE_OUT_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.171    TRACE_OUT_data[4]
    L14                                                               r  TRACE_OUT_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 3.670ns (52.874%)  route 3.271ns (47.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.441     3.111    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X5Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.379     3.490 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/Q
                         net (fo=1, routed)           3.271     6.762    TRACE_OUT_data_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         3.291    10.053 r  TRACE_OUT_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.053    TRACE_OUT_data[5]
    L15                                                               r  TRACE_OUT_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.700ns  (logic 3.705ns (55.291%)  route 2.996ns (44.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.438     3.108    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.433     3.541 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/Q
                         net (fo=1, routed)           2.996     6.537    TRACE_OUT_data_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.272     9.809 r  TRACE_OUT_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.809    TRACE_OUT_data[0]
    G17                                                               r  TRACE_OUT_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 3.744ns (57.463%)  route 2.772ns (42.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.441     3.111    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.433     3.544 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/Q
                         net (fo=1, routed)           2.772     6.316    TRACE_OUT_ctl_OBUF
    L20                  OBUF (Prop_obuf_I_O)         3.311     9.627 r  TRACE_OUT_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     9.627    TRACE_OUT_ctl
    L20                                                               r  TRACE_OUT_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 3.695ns (56.762%)  route 2.815ns (43.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.441     3.111    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.433     3.544 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/Q
                         net (fo=1, routed)           2.815     6.359    TRACE_OUT_data_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         3.262     9.621 r  TRACE_OUT_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.621    TRACE_OUT_data[1]
    G18                                                               r  TRACE_OUT_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 3.721ns (57.320%)  route 2.771ns (42.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.438     3.108    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.433     3.541 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/Q
                         net (fo=1, routed)           2.771     6.312    TRACE_OUT_data_OBUF[3]
    K19                  OBUF (Prop_obuf_I_O)         3.288     9.601 r  TRACE_OUT_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.601    TRACE_OUT_data[3]
    K19                                                               r  TRACE_OUT_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 3.728ns (57.818%)  route 2.720ns (42.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.401     3.071    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X6Y89          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.433     3.504 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/Q
                         net (fo=1, routed)           2.720     6.224    TRACE_OUT_data_OBUF[7]
    L17                  OBUF (Prop_obuf_I_O)         3.295     9.518 r  TRACE_OUT_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.518    TRACE_OUT_data[7]
    L17                                                               r  TRACE_OUT_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 3.724ns (58.459%)  route 2.646ns (41.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.438     3.108    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.433     3.541 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/Q
                         net (fo=1, routed)           2.646     6.188    TRACE_OUT_data_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.291     9.479 r  TRACE_OUT_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.479    TRACE_OUT_data[2]
    J19                                                               r  TRACE_OUT_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.725ns (59.495%)  route 2.536ns (40.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.402     3.072    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X6Y90          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.433     3.505 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/Q
                         net (fo=1, routed)           2.536     6.041    TRACE_OUT_data_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         3.292     9.333 r  TRACE_OUT_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.333    TRACE_OUT_data[6]
    L16                                                               r  TRACE_OUT_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.096ns  (logic 3.714ns (72.885%)  route 1.382ns (27.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.585     1.585    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.670 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          1.457     3.127    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X43Y83         FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.379     3.506 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/Q
                         net (fo=2, routed)           1.382     4.888    TRACE_OUT_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.335     8.223 r  TRACE_OUT_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.223    TRACE_OUT_clk_o
    M18                                                               r  TRACE_OUT_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.431ns (81.040%)  route 0.335ns (18.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.583     1.390    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X43Y83         FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk_ddr_reg/Q
                         net (fo=2, routed)           0.335     1.866    TRACE_OUT_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.290     3.155 r  TRACE_OUT_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.155    TRACE_OUT_clk_o
    M18                                                               r  TRACE_OUT_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.411ns (59.288%)  route 0.969ns (40.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.561     1.368    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X6Y90          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.532 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[6]/Q
                         net (fo=1, routed)           0.969     2.501    TRACE_OUT_data_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         1.247     3.748 r  TRACE_OUT_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.748    TRACE_OUT_data[6]
    L16                                                               r  TRACE_OUT_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.414ns (56.634%)  route 1.083ns (43.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.560     1.367    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X6Y89          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.531 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[7]/Q
                         net (fo=1, routed)           1.083     2.613    TRACE_OUT_data_OBUF[7]
    L17                  OBUF (Prop_obuf_I_O)         1.250     3.863 r  TRACE_OUT_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.863    TRACE_OUT_data[7]
    L17                                                               r  TRACE_OUT_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.410ns (56.307%)  route 1.094ns (43.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[2]/Q
                         net (fo=1, routed)           1.094     2.642    TRACE_OUT_data_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.246     3.889 r  TRACE_OUT_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.889    TRACE_OUT_data[2]
    J19                                                               r  TRACE_OUT_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.381ns (54.818%)  route 1.139ns (45.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[1]/Q
                         net (fo=1, routed)           1.139     2.688    TRACE_OUT_data_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         1.217     3.905 r  TRACE_OUT_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.905    TRACE_OUT_data[1]
    G18                                                               r  TRACE_OUT_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.408ns (54.995%)  route 1.152ns (45.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[3]/Q
                         net (fo=1, routed)           1.152     2.700    TRACE_OUT_data_OBUF[3]
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.944 r  TRACE_OUT_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.944    TRACE_OUT_data[3]
    K19                                                               r  TRACE_OUT_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.430ns (55.288%)  route 1.157ns (44.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_ctl_reg/Q
                         net (fo=1, routed)           1.157     2.706    TRACE_OUT_ctl_OBUF
    L20                  OBUF (Prop_obuf_I_O)         1.266     3.972 r  TRACE_OUT_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.972    TRACE_OUT_ctl
    L20                                                               r  TRACE_OUT_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.391ns (52.280%)  route 1.270ns (47.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[0]/Q
                         net (fo=1, routed)           1.270     2.818    TRACE_OUT_data_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.227     4.045 r  TRACE_OUT_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.045    TRACE_OUT_data[0]
    G17                                                               r  TRACE_OUT_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.388ns (49.188%)  route 1.433ns (50.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.578     1.385    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X5Y87          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.526 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[5]/Q
                         net (fo=1, routed)           1.433     2.959    TRACE_OUT_data_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         1.247     4.206 r  TRACE_OUT_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.206    TRACE_OUT_data[5]
    L15                                                               r  TRACE_OUT_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TRACE_OUT_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.411ns (49.261%)  route 1.454ns (50.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_test_z7_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.781     0.781    design_int_test_z7_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.807 r  design_int_test_z7_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=92, routed)          0.577     1.384    design_int_test_z7_v1_i/trace_clock_divider_0/U0/clk
    SLICE_X4Y85          FDRE                                         r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.164     1.548 r  design_int_test_z7_v1_i/trace_clock_divider_0/U0/m_data_reg[4]/Q
                         net (fo=1, routed)           1.454     3.002    TRACE_OUT_data_OBUF[4]
    L14                  OBUF (Prop_obuf_I_O)         1.247     4.249 r  TRACE_OUT_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.249    TRACE_OUT_data[4]
    L14                                                               r  TRACE_OUT_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





