==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.8 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.01 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_830_6' (../src/ban.cpp:830:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_806_4' (../src/ban.cpp:806:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_813_5' (../src/ban.cpp:813:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_797_2' (../src/ban.cpp:797:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_763_1' (../src/ban.cpp:763:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:753:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_742_1' (../src/ban.cpp:742:20) in function 'Ban::operator*=' completely with a factor of 3 (../src/ban.cpp:735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_698_1' (../src/ban.cpp:698:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:687:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_676_1' (../src/ban.cpp:676:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:667:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_617_3' (../src/ban.cpp:617:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_2' (../src/ban.cpp:607:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_3' (../src/ban.cpp:325:21) in function 'Ban::operator+=' completely with a factor of 3 (../src/ban.cpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.69)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.66)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.69)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.33)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&) (.21)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+=(Ban const&) (.21)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&) (.21)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.33)' into 'Ban::Ban(int, float const*) (.45)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban.h:98:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban.h:100:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban.h:101:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban.h:102:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'Ban::operator-=(float)' (../src/ban.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(float)' (../src/ban.cpp:735:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.24)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.27)' into 'Ban::operator+(float) const (.24)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const (.24)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban.h:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban.h:116:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban.h:120:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator>(float) const' (../src/ban.h:122:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator<=(float) const' (../src/ban.h:123:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban.h:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban.h:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban.h:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban.h:130:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'operator>=(float, Ban const&)' (../src/ban.h:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.79 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_575_1' (../src/ban.cpp:575:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:564:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_553_1' (../src/ban.cpp:553:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:544:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_494_3' (../src/ban.cpp:494:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:425:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_484_2' (../src/ban.cpp:484:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:425:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*, bool) (.45)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'Ban::operator*=(Ban const&)' (../src/ban.h:80:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.57)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'sqrt(Ban const&)' (../src/ban.cpp:425:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban.h:97:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban.h:98:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:544:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:564:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban.h:107:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.69)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:516:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban.h:113:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban.h:116:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator>(float) const' (../src/ban.h:118:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator<=(float) const' (../src/ban.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban.h:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban.h:122:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban.h:123:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban.h:126:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'operator>=(float, Ban const&)' (../src/ban.h:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator/(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator>=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:133:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:145:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33.155)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:173:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_mul(float const*, float const*, float*) (.130)' (../src/ban.cpp:173:30)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:270:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:443:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:435:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:520:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:507:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:523:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:573:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:155:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:176:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:409:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:403:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:397:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:386:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:375:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:367:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:361:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:350:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:551:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:108:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:107:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:106:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:105:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:78:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:36)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:419:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:81:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:80:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.57 seconds; current allocated memory: 422.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 422.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 430.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 436.957 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_442_1' (../src/ban.cpp:442) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_1' (../src/ban.cpp:504) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_1' (../src/ban.cpp:504) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i448' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i247' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp33.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:439) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:439) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:439) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:439) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.h:113) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:551) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i404' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i391' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i234' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i208' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.2' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp14.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.2' (../src/ban.cpp:551) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.3' (../src/ban.cpp:551) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:573) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:538) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:538) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.h:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:551) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i404' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i391' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i234' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i208' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.2' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp14.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.2' (../src/ban.cpp:551) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.3' (../src/ban.cpp:551) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:573) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:442:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:419:5) to (../src/ban_interface.cpp:46:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:504:33) in function 'Ban::operator+.2'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:504:33) in function 'Ban::operator+'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 470.562 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:177:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_215_1' to 'operator_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_169_1' to 'p_mul_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_187_1' to 'p_mul_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_504_1' to 'operator_Pipeline_VITIS_LOOP_504_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_504_1' to 'operator_2_Pipeline_VITIS_LOOP_504_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_21_1' to 'operator_2_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_215_1' to 'operator_1_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_169_1' to 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_187_1' to 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_84_1' to 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_92_2' to 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_104_3' to 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_84_1' to 'operator_3_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_92_2' to 'operator_3_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_104_3' to 'operator_3_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_84_1' to 'p_sum_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_92_2' to 'p_sum_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_104_3' to 'p_sum_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_408_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_1', ../src/ban.cpp:409)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_1', ../src/ban.cpp:409)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_408_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_408_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_2', ../src/ban.cpp:409)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_2', ../src/ban.cpp:409)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_408_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_408_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409', ../src/ban.cpp:409)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409', ../src/ban.cpp:409)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_408_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_3', ../src/ban.cpp:409)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln409_3', ../src/ban.cpp:409)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_408_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_504_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_504_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_504_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_504_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_442_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_442_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_408_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_408_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_121' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_408_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_408_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_119' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_118' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_117' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_116' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_408_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_408_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_408_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_114' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_111' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_212' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_313' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_504_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_504_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_18' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_29' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_310' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_17' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_16' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_15' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_1' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_14' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_442_1' pipeline 'VITIS_LOOP_442_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_442_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.83 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_577_1' (../src/ban.cpp:577:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_555_1' (../src/ban.cpp:555:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:546:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_496_3' (../src/ban.cpp:496:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:427:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_486_2' (../src/ban.cpp:486:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:427:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*, bool) (.45)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'Ban::operator*=(Ban const&)' (../src/ban.h:80:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:420:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.57)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'sqrt(Ban const&)' (../src/ban.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban.h:97:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban.h:98:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:546:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:566:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:566:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban.h:107:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.69)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.57)' into 'Ban::operator+(float) const (.66)' (../src/ban.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban.h:113:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban.h:116:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator>(float) const' (../src/ban.h:118:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'Ban::operator<=(float) const' (../src/ban.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban.h:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban.h:122:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban.h:123:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban.h:126:0)
INFO: [HLS 214-178] Inlining function 'operator<(float, Ban const&)' into 'operator>=(float, Ban const&)' (../src/ban.h:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator/(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'operator>=(float, Ban const&)' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:3:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.112.136)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:133:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:145:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33.155)' (../src/ban.cpp:111:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:136:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:117:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:142:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban.cpp:173:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_mul(float const*, float const*, float*) (.130)' (../src/ban.cpp:173:30)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:270:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:445:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:437:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:522:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:509:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban.cpp:525:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(float) const' (../src/ban.cpp:575:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:212:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const (.72)' (../src/ban.cpp:216:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:155:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban_interface.cpp:176:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:411:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:403:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:397:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:386:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:375:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:367:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:361:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:350:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:69:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:61:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:553:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:108:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:107:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:106:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:105:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:78:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:336:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:328:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:36)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:321:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:54:14)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.cpp:421:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:81:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban&, float, op_type)' (../src/ban.h:80:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.43 seconds; current allocated memory: 422.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 422.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 430.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 437.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_1' (../src/ban.cpp:444) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_1' (../src/ban.cpp:506) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_1' (../src/ban.cpp:506) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_335_1' (../src/ban.cpp:334) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../src/ban.cpp:372) in function 'ban_interface' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_1' (../src/ban.cpp:408) in function 'ban_interface' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i448' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i247' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp33.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:441) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.h:113) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i404' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i391' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i234' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i.i' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i208' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.2' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp14.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.2' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num.3' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:575) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:540) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:540) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:441) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.h:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i404' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i391' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i234' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i.i' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i208' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.2' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp14.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.2' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num.3' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:575) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:444:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:334:7) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:372:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:408:7) in function 'ban_interface'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:421:5) to (../src/ban_interface.cpp:46:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:506:33) in function 'Ban::operator+.2'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:506:33) in function 'Ban::operator+'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 470.375 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:177:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_215_1' to 'operator_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_169_1' to 'p_mul_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_187_1' to 'p_mul_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_506_1' to 'operator_Pipeline_VITIS_LOOP_506_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_506_1' to 'operator_2_Pipeline_VITIS_LOOP_506_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_21_1' to 'operator_2_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_215_1' to 'operator_1_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_169_1' to 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_187_1' to 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_84_1' to 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_92_2' to 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_104_3' to 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_84_1' to 'operator_3_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_92_2' to 'operator_3_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3_Pipeline_VITIS_LOOP_104_3' to 'operator_3_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_84_1' to 'p_sum_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_92_2' to 'p_sum_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_104_3' to 'p_sum_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_506_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_335_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_444_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_122' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_121' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_120' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_119' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_118' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_117' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_116' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_115' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_410_1' pipeline 'VITIS_LOOP_410_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_410_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_114' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_111' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_212' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_313' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_18' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_29' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_310' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_17' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_16' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_15' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_335_1' pipeline 'VITIS_LOOP_335_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_14' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ban_interface_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_444_1' pipeline 'VITIS_LOOP_444_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_444_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sqrt_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_3_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.460 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
