// Generated by CIRCT firtool-1.62.0
module MMU(
  input         clock,
  input  [5:0]  io_csr_crmd_trans,
  input  [31:0] io_i_vaddr,
  output [31:0] io_i_paddr,
  input  [31:0] io_d_vaddr,
  output [31:0] io_d_paddr,
  output        io_d_uncache,
  input         io_d_stall
);

  reg [31:0] d_vaddr;
  always @(posedge clock) begin
    if (io_d_stall) begin
    end
    else
      d_vaddr <= io_d_vaddr;
  end // always @(posedge)
  assign io_i_paddr = io_i_vaddr;
  assign io_d_paddr = d_vaddr;
  assign io_d_uncache = ~(io_csr_crmd_trans[4]);
endmodule

