Verilator Tree Dump (format 0x3900) from <e425> to <e428>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7260 <e228> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc550 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc6d0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc850 <e182> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc9d0 <e209> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff8c0 <e364> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff7c0 <e362> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7260]
    1:2:2:1: VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffb40 <e372> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600ac0 <e381> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab5fc550 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600c20 <e384> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab5fc6d0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600d40 <e387> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab5fc850 <e182> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600e60 <e390> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab5fc9d0 <e209> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0xaaaaab5ffd00 <e285> {c2al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:1: VARREF 0xaaaaab5ffdc0 <e282> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0xaaaaab5ffee0 <e283> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [LV] => VARSCOPE 0xaaaaab600ac0 <e381> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab5fc550 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0xaaaaab600040 <e376> {c3al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:1: VARREF 0xaaaaab600100 <e291> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0xaaaaab600220 <e292> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [LV] => VARSCOPE 0xaaaaab600c20 <e384> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab5fc6d0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0xaaaaab6003c0 <e377> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:1: VARREF 0xaaaaab600480 <e300> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffb40 <e372> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7c20 <e243> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0xaaaaab6005a0 <e301> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  D [LV] => VARSCOPE 0xaaaaab600d40 <e387> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab5fc850 <e182> {c4ar} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0xaaaaab600740 <e378> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:1: VARREF 0xaaaaab600800 <e309> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0xaaaaab600920 <e310> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab600e60 <e390> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->LogicLeftShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab5fc9d0 <e209> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  LogicLeftShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0xaaaaab600f80 <e391> {c7af}
    1:2:2:2:1: SENTREE 0xaaaaab601040 <e117> {c7am}
    1:2:2:2:1:1: SENITEM 0xaaaaab601100 <e74> {c7ao} [NEG]
    1:2:2:2:1:1:1: VARREF 0xaaaaab6011c0 <e191> {c7aw} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ff980 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f74e0 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0xaaaaab6012e0 <e273> {c10ap} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:2:1: COND 0xaaaaab6013a0 <e264> {c10ar} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:2:1:1: VARREF 0xaaaaab601460 <e260> {c9an} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffa60 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7880 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: CONST 0xaaaaab601580 <e261> {c10ar} @dt=0xaaaaab5ecae0@(G/w2)  2'h0
    1:2:2:2:2:1:3: SHIFTL 0xaaaaab6016c0 <e262> {c12at} @dt=0xaaaaab5ecae0@(G/w2)
    1:2:2:2:2:1:3:1: VARREF 0xaaaaab601780 <e213> {c12ar} @dt=0xaaaaab5ecae0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:2: CONST 0xaaaaab6018a0 <e222> {c12aw} @dt=0xaaaaab5f5630@(G/sw32)  32'sh1
    1:2:2:2:2:2: VARREF 0xaaaaab6019e0 <e211> {c10an} @dt=0xaaaaab5ecae0@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab5ffc20 <e375> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7fc0 <e249> {c5aw} @dt=0xaaaaab5ecae0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecae0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecae0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
