=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 125 8 2 1 113
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 151 8 2 1 138
=====================  add6n.aag =====================
[LOG] Relation determinization time: 1.75 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 681 new AND gates.
[LOG] Size before ABC: 1818 AND gates.
[LOG] Size after ABC: 679 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75/2 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.1/0 sec, 1.61/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.89/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.83/0.83 sec )
[LOG] Total clause minimization time: 0.85/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.77/0.77 sec )
[LOG] Total clause size reduction: 4610 --> 1818 (40 --> 4, 114 --> 20, 288 --> 74, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.10067 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4.35294, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.75 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.08 sec (Real time) / 1.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 798 12 2 1 780
=====================  add6y.aag =====================
[LOG] Relation determinization time: 1.65 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 693 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 691 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.64/2 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.12/0 sec, 1.5/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.82/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.76/0.76 sec )
[LOG] Total clause minimization time: 0.82/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.74/0.74 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.65 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.95 sec (Real time) / 1.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 784 12 2 1 766
=====================  add8n.aag =====================
[LOG] Relation determinization time: 84.42 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 13992 new AND gates.
[LOG] Size before ABC: 87485 AND gates.
[LOG] Size after ABC: 13991 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 84.33/84 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 1.38/1 sec, 22.32/23 sec, 60.47/60 sec )
[LOG] Nr of iterations: 6320 (3, 7, 17, 37, 77, 157, 317, 5705 )
[LOG] Total clause computation time: 43.98/44 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.59/0.59 sec, 11.74/11.74 sec, 31.55/31.55 sec )
[LOG] Total clause minimization time: 39.44/40 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.79/0.79 sec, 10.52/10.52 sec, 28.07/28.07 sec )
[LOG] Total clause size reduction: 121058 --> 87485 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2584, 108376 --> 83089 )
[LOG] Average clause size reduction: 19.1547 --> 13.8426 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 8.15142, 18.9967 --> 14.5642 )
[LOG] Overall execution time: 84.42 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.97 sec (Real time) / 87.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.06 sec (Real time) / 3.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.91 sec (Real time) / 1.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 14154 16 2 1 14129
=====================  add8y.aag =====================
[LOG] Relation determinization time: 80.03 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 3540 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3539 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 80.02/80 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 1.18/1 sec, 22.92/23 sec, 55.76/56 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 42/42 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.59/0.59 sec, 11.5/11.5 sec, 29.82/29.82 sec )
[LOG] Total clause minimization time: 37.92/38 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.59/0.59 sec, 11.38/11.38 sec, 25.88/25.88 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 80.03 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.82 sec (Real time) / 80.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3666 16 2 1 3641
=====================  add10n.aag =====================
[LOG] Relation determinization time: 284.11 sec CPU time.
[LOG] Relation determinization time: 289 sec real time.
[LOG] Final circuit size: 16869 new AND gates.
[LOG] Size before ABC: 57223 AND gates.
[LOG] Size after ABC: 16868 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 284.03/284 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.11/0 sec, 1.36/1 sec, 23.21/23 sec, 56.25/56 sec, 97.76/98 sec, 105.28/106 sec )
[LOG] Nr of iterations: 5436 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2907 )
[LOG] Total clause computation time: 145.33/141 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.65/0.65 sec, 11.45/11.45 sec, 29.3/29.3 sec, 49.86/49.86 sec, 53.97/53.97 sec )
[LOG] Total clause minimization time: 137.01/139 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.71/0.71 sec, 11.74/11.74 sec, 26.84/26.84 sec, 47.62/47.62 sec, 50.03/50.03 sec )
[LOG] Total clause size reduction: 129692 --> 57223 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2584, 15900 --> 5624, 30624 --> 12536, 66838 --> 34667 )
[LOG] Average clause size reduction: 23.858 --> 10.5267 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 8.15142, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.9921 --> 11.9254 )
[LOG] Overall execution time: 284.11 sec CPU time.
[LOG] Overall execution time: 289 sec real time.
Synthesis time: 288.71 sec (Real time) / 287.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.60 sec (Real time) / 3.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.73 sec (Real time) / 9.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 17075 20 2 1 17044
=====================  add10y.aag =====================
[LOG] Relation determinization time: 291.76 sec CPU time.
[LOG] Relation determinization time: 295 sec real time.
[LOG] Final circuit size: 15587 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15586 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 291.7/291 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 1.57/1 sec, 23.31/24 sec, 65.84/66 sec, 97.27/97 sec, 103.55/103 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 149.48/147 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.79/0.79 sec, 11.76/11.76 sec, 34.56/34.56 sec, 49.91/49.91 sec, 52.36/52.36 sec )
[LOG] Total clause minimization time: 140.66/139 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.77/0.77 sec, 11.51/11.51 sec, 31.17/31.17 sec, 47.03/47.03 sec, 50.12/50.12 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 291.76 sec CPU time.
[LOG] Overall execution time: 295 sec real time.
Synthesis time: 295.59 sec (Real time) / 294.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.06 sec (Real time) / 3.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.53 sec (Real time) / 11.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15747 20 2 1 15716
=====================  add12n.aag =====================
[LOG] Relation determinization time: 692.89 sec CPU time.
[LOG] Relation determinization time: 703 sec real time.
[LOG] Final circuit size: 68273 new AND gates.
[LOG] Size before ABC: 241770 AND gates.
[LOG] Size after ABC: 68271 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 692.53/693 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.12/0 sec, 1.31/2 sec, 23.13/23 sec, 58.16/58 sec, 99.54/99 sec, 106.35/107 sec, 138.28/138 sec, 265.57/266 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 370.69/377 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.68/0.68 sec, 11.99/11.99 sec, 31.1/31.1 sec, 51/51 sec, 54.04/54.04 sec, 72.78/72.78 sec, 149.02/149.02 sec )
[LOG] Total clause minimization time: 287.88/280 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.61/0.61 sec, 11.12/11.12 sec, 26.96/26.96 sec, 48.23/48.23 sec, 50.88/50.88 sec, 59.92/59.92 sec, 90.07/90.07 sec )
[LOG] Total clause size reduction: 571718 --> 241770 (76 --> 4, 222 --> 20, 576 --> 74, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5816, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8283 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4.35294, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 9.1303, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 692.89 sec CPU time.
[LOG] Overall execution time: 703 sec real time.
Synthesis time: 703.07 sec (Real time) / 700.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.55 sec (Real time) / 15.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 282.63 sec (Real time) / 282.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68522 24 2 1 68486
=====================  add12y.aag =====================
[LOG] Relation determinization time: 659.38 sec CPU time.
[LOG] Relation determinization time: 670 sec real time.
[LOG] Final circuit size: 68300 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68299 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 659.01/659 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.13/0 sec, 1.58/2 sec, 19.74/19 sec, 50.02/50 sec, 96.73/97 sec, 102.07/102 sec, 131/131 sec, 257.69/258 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 350.3/352 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.8/0.8 sec, 10.13/10.13 sec, 26.23/26.23 sec, 49.32/49.32 sec, 53.22/53.22 sec, 66.71/66.71 sec, 143.81/143.81 sec )
[LOG] Total clause minimization time: 275.47/281 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.78/0.78 sec, 9.6/9.6 sec, 23.67/23.67 sec, 47.08/47.08 sec, 47.7/47.7 sec, 58.35/58.35 sec, 88.21/88.21 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 659.38 sec CPU time.
[LOG] Overall execution time: 670 sec real time.
Synthesis time: 669.91 sec (Real time) / 667.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.49 sec (Real time) / 17.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 295.57 sec (Real time) / 295.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68494 24 2 1 68457
=====================  add14n.aag =====================
[LOG] Relation determinization time: 4589.4 sec CPU time.
[LOG] Relation determinization time: 4644 sec real time.
[LOG] Final circuit size: 289313 new AND gates.
[LOG] Size before ABC: 1131420 AND gates.
[LOG] Size after ABC: 289310 AND gates.
[LOG] Time for optimizing with ABC: 55 seconds.
[LOG] Total time for all control signals: 4587.26/4588 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.15/1 sec, 1.54/1 sec, 23.56/24 sec, 61.62/61 sec, 99.18/99 sec, 106.64/107 sec, 140.57/141 sec, 263.72/263 sec, 749.4/750 sec, 3140.8/3141 sec )
[LOG] Nr of iterations: 81945 (3, 7, 19, 37, 77, 157, 317, 706, 1277, 2557, 5117, 10237, 20477, 40957 )
[LOG] Total clause computation time: 2761.66/2801 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.6/0.6 sec, 11.35/11.35 sec, 34.21/34.21 sec, 50.83/50.83 sec, 55.21/55.21 sec, 72.68/72.68 sec, 143.67/143.67 sec, 430.9/430.9 sec, 1962.08/1962.08 sec )
[LOG] Total clause minimization time: 1295.99/1256 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.93/0.93 sec, 12.18/12.18 sec, 27.32/27.32 sec, 48.04/48.04 sec, 50.37/50.37 sec, 61.55/61.55 sec, 92.35/92.35 sec, 217.51/217.51 sec, 785.64/785.64 sec )
[LOG] Total clause size reduction: 2621791 --> 1131420 (88 --> 4, 258 --> 20, 756 --> 90, 1476 --> 196, 3040 --> 456, 6084 --> 1080, 12008 --> 2488, 26085 --> 6622, 45936 --> 12536, 89460 --> 27640, 173944 --> 60408, 337788 --> 131064, 655232 --> 282616, 1269636 --> 606200 )
[LOG] Average clause size reduction: 31.9945 --> 13.8071 (29.3333 --> 1.33333, 36.8571 --> 2.85714, 39.7895 --> 4.73684, 39.8919 --> 5.2973, 39.4805 --> 5.92208, 38.7516 --> 6.87898, 37.8801 --> 7.84858, 36.9476 --> 9.3796, 35.9718 --> 9.81676, 34.9863 --> 10.8095, 33.9934 --> 11.8054, 32.9968 --> 12.803, 31.9984 --> 13.8016, 30.9992 --> 14.8009 )
[LOG] Overall execution time: 4589.4 sec CPU time.
[LOG] Overall execution time: 4644 sec real time.
Synthesis time: 4644.01 sec (Real time) / 4635.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 104.19 sec (Real time) / 103.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6059.54 sec (Real time) / 6057.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 289605 28 2 1 289564
=====================  add14y.aag =====================
[LOG] Relation determinization time: 4935.09 sec CPU time.
[LOG] Relation determinization time: 4990 sec real time.
[LOG] Final circuit size: 289812 new AND gates.
[LOG] Size before ABC: 1130388 AND gates.
[LOG] Size after ABC: 289809 AND gates.
[LOG] Time for optimizing with ABC: 56 seconds.
[LOG] Total time for all control signals: 4932.85/4933 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.14/0 sec, 1.24/1 sec, 28.34/29 sec, 55.72/55 sec, 98.5/99 sec, 104.89/105 sec, 135.3/135 sec, 274.91/275 sec, 823.91/824 sec, 3409.84/3410 sec )
[LOG] Nr of iterations: 81874 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 20477, 40957 )
[LOG] Total clause computation time: 2990.99/2981 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.62/0.62 sec, 14.22/14.22 sec, 26.83/26.83 sec, 50.84/50.84 sec, 53.86/53.86 sec, 69.84/69.84 sec, 150.38/150.38 sec, 491.59/491.59 sec, 2132.72/2132.72 sec )
[LOG] Total clause minimization time: 1381.28/1377 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.62/0.62 sec, 14.09/14.09 sec, 28.77/28.77 sec, 47.46/47.46 sec, 49.87/49.87 sec, 59.03/59.03 sec, 94.89/94.89 sec, 223.31/223.31 sec, 863.14/863.14 sec )
[LOG] Total clause size reduction: 2619154 --> 1130388 (88 --> 4, 258 --> 20, 672 --> 68, 1476 --> 184, 3040 --> 456, 6084 --> 1080, 12008 --> 2488, 23532 --> 5624, 45936 --> 12536, 89460 --> 27640, 173944 --> 60408, 337788 --> 131064, 655232 --> 282616, 1269636 --> 606200 )
[LOG] Average clause size reduction: 31.9901 --> 13.8064 (29.3333 --> 1.33333, 36.8571 --> 2.85714, 39.5294 --> 4, 39.8919 --> 4.97297, 39.4805 --> 5.92208, 38.7516 --> 6.87898, 37.8801 --> 7.84858, 36.9419 --> 8.82889, 35.9718 --> 9.81676, 34.9863 --> 10.8095, 33.9934 --> 11.8054, 32.9968 --> 12.803, 31.9984 --> 13.8016, 30.9992 --> 14.8009 )
[LOG] Overall execution time: 4935.09 sec CPU time.
[LOG] Overall execution time: 4990 sec real time.
Synthesis time: 4990.54 sec (Real time) / 4980.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 109.54 sec (Real time) / 109.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7509.83 sec (Real time) / 7507.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 290038 28 2 1 289997
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9991.47 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9992.44 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.54 sec (Real time) / 6.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.27 sec (Real time) / 4.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1149.93 sec (Real time) / 1142.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1862.20 sec (Real time) / 1852.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9968.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.09 sec (Real time) / 2.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9970.97 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1122.94 sec (Real time) / 1116.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9969.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.01 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.97/2 sec (0.08/0 sec, 0.47/1 sec, 1.01/1 sec, 0.16/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.82/2 sec (0.05/0.05 sec, 0.46/0.46 sec, 1/1 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.01 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.22 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.15 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.13/3 sec (0.05/0 sec, 0.7/1 sec, 1.02/1 sec, 0.16/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.95/2 sec (0.03/0.03 sec, 0.68/0.68 sec, 1.01/1.01 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.15 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.35 sec (Real time) / 2.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.8 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.77/2 sec (0.06/0 sec, 0.42/0 sec, 0.96/1 sec, 0.13/0 sec, 0.05/0 sec, 0.03/1 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.62/2 sec (0.05/0.05 sec, 0.41/0.41 sec, 0.94/0.94 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.8 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.01 sec (Real time) / 1.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 1.77 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.72/2 sec (0.05/0 sec, 0.41/0 sec, 0.98/1 sec, 0.13/1 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.57/2 sec (0.03/0.03 sec, 0.4/0.4 sec, 0.97/0.97 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.77 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.98 sec (Real time) / 1.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 166.53 sec CPU time.
[LOG] Relation determinization time: 167 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.33/165 sec (2.76/3 sec, 86.19/86 sec, 37.37/37 sec, 15.89/15 sec, 3.51/4 sec, 2.08/2 sec, 2.64/3 sec, 1.86/2 sec, 1.84/2 sec, 1.93/2 sec, 1.99/2 sec, 2.06/2 sec, 2.12/2 sec, 2.18/2 sec, 0.91/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 157.55/159 sec (1.43/1.43 sec, 85.79/85.79 sec, 36.91/36.91 sec, 15.4/15.4 sec, 3.04/3.04 sec, 1.6/1.6 sec, 2.2/2.2 sec, 1.42/1.42 sec, 1.39/1.39 sec, 1.46/1.46 sec, 1.52/1.52 sec, 1.58/1.58 sec, 1.65/1.65 sec, 1.71/1.71 sec, 0.45/0.45 sec )
[LOG] Total clause minimization time: 0.49/0 sec (0.49/0.49 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 166.53 sec CPU time.
[LOG] Overall execution time: 167 sec real time.
Synthesis time: 166.77 sec (Real time) / 165.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 222.39 sec CPU time.
[LOG] Relation determinization time: 223 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 168678 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 220.28/220 sec (4.18/4 sec, 97.76/98 sec, 52.94/53 sec, 21.15/21 sec, 8.25/9 sec, 4.36/4 sec, 5.48/6 sec, 3.45/3 sec, 3.15/3 sec, 3.37/3 sec, 3.45/4 sec, 3.56/3 sec, 3.69/3 sec, 3.77/4 sec, 1.72/2 sec )
[LOG] Nr of iterations: 10456 (10442, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 208.85/206 sec (2.01/2.01 sec, 97.18/97.18 sec, 52.28/52.28 sec, 20.47/20.47 sec, 7.62/7.62 sec, 3.7/3.7 sec, 4.91/4.91 sec, 2.73/2.73 sec, 2.56/2.56 sec, 2.65/2.65 sec, 2.74/2.74 sec, 2.85/2.85 sec, 2.97/2.97 sec, 3.09/3.09 sec, 1.09/1.09 sec )
[LOG] Total clause minimization time: 0.69/1 sec (0.69/0.69 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 490727 --> 168664 (490727 --> 168664, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9326 --> 16.1308 (46.9955 --> 16.1525, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 222.39 sec CPU time.
[LOG] Overall execution time: 223 sec real time.
Synthesis time: 222.64 sec (Real time) / 220.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 155.83 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 154.57/154 sec (2.56/2 sec, 74.52/75 sec, 42.66/43 sec, 12.01/12 sec, 3.43/3 sec, 2.04/2 sec, 2.65/3 sec, 1.9/2 sec, 1.82/2 sec, 1.88/2 sec, 1.96/2 sec, 2.02/2 sec, 2.09/2 sec, 2.17/2 sec, 0.86/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 146.99/146 sec (1.27/1.27 sec, 74.1/74.1 sec, 42.18/42.18 sec, 11.54/11.54 sec, 3.01/3.01 sec, 1.57/1.57 sec, 2.2/2.2 sec, 1.41/1.41 sec, 1.38/1.38 sec, 1.44/1.44 sec, 1.51/1.51 sec, 1.58/1.58 sec, 1.64/1.64 sec, 1.72/1.72 sec, 0.44/0.44 sec )
[LOG] Total clause minimization time: 0.44/2 sec (0.44/0.44 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 155.83 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 156.07 sec (Real time) / 154.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 130.22 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 128.89/130 sec (2.49/2 sec, 68.93/69 sec, 23.19/24 sec, 11.73/11 sec, 3.44/4 sec, 1.99/2 sec, 2.54/3 sec, 1.86/2 sec, 1.86/2 sec, 1.88/2 sec, 1.93/2 sec, 2.01/2 sec, 2.06/2 sec, 2.14/2 sec, 0.84/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 121.46/123 sec (1.14/1.14 sec, 68.55/68.55 sec, 22.74/22.74 sec, 11.27/11.27 sec, 2.98/2.98 sec, 1.57/1.57 sec, 2.18/2.18 sec, 1.4/1.4 sec, 1.39/1.39 sec, 1.44/1.44 sec, 1.5/1.5 sec, 1.56/1.56 sec, 1.62/1.62 sec, 1.69/1.69 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 0.36/0 sec (0.36/0.36 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 130.22 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
Synthesis time: 130.43 sec (Real time) / 129.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1002.13 sec CPU time.
[LOG] Relation determinization time: 1002 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 990.13/991 sec (46.34/46 sec, 318.84/319 sec, 128.22/129 sec, 88.17/88 sec, 50.11/50 sec, 34.64/35 sec, 25.67/26 sec, 25.7/26 sec, 26.81/27 sec, 28.32/29 sec, 30.86/31 sec, 31.16/31 sec, 34.46/34 sec, 36.93/37 sec, 36.38/36 sec, 37.95/38 sec, 9.57/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 943.75/942 sec (24.92/24.92 sec, 317.18/317.18 sec, 126.63/126.63 sec, 86.83/86.83 sec, 48.74/48.74 sec, 33.18/33.18 sec, 24.3/24.3 sec, 24.22/24.22 sec, 25.35/25.35 sec, 26.78/26.78 sec, 29.29/29.29 sec, 29.52/29.52 sec, 32.78/32.78 sec, 35.22/35.22 sec, 34.62/34.62 sec, 36.23/36.23 sec, 7.96/7.96 sec )
[LOG] Total clause minimization time: 4.07/3 sec (4.07/4.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1002.13 sec CPU time.
[LOG] Overall execution time: 1002 sec real time.
Synthesis time: 1002.42 sec (Real time) / 978.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 980.73 sec CPU time.
[LOG] Relation determinization time: 981 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 966.23/965 sec (48.76/49 sec, 239.56/239 sec, 136.88/137 sec, 92.83/93 sec, 39.81/39 sec, 35.02/35 sec, 29.19/29 sec, 30.67/31 sec, 32.99/33 sec, 32.75/32 sec, 35.58/36 sec, 37.97/38 sec, 37.72/37 sec, 38.25/38 sec, 44.25/45 sec, 43.59/44 sec, 10.41/10 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 915.26/913 sec (26.48/26.48 sec, 237.81/237.81 sec, 135.16/135.16 sec, 91.13/91.13 sec, 38.09/38.09 sec, 33.24/33.24 sec, 27.42/27.42 sec, 28.86/28.86 sec, 31.21/31.21 sec, 30.95/30.95 sec, 33.78/33.78 sec, 36.16/36.16 sec, 35.9/35.9 sec, 36.4/36.4 sec, 42.37/42.37 sec, 41.65/41.65 sec, 8.65/8.65 sec )
[LOG] Total clause minimization time: 4.11/4 sec (4.11/4.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 980.73 sec CPU time.
[LOG] Overall execution time: 981 sec real time.
Synthesis time: 981.02 sec (Real time) / 958.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9266.07 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9349.76 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 5801.51 sec (Real time) / 5280.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6000.30 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6055.77 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5735.54 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 18 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 23.14 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 547 new AND gates.
[LOG] Size before ABC: 1685 AND gates.
[LOG] Size after ABC: 547 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.12/24 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/1 sec, 0.22/0 sec, 1.54/1 sec, 13.15/13 sec, 8.16/9 sec )
[LOG] Nr of iterations: 301 (3, 6, 15, 49, 76, 91, 38, 23 )
[LOG] Total clause computation time: 15.01/15 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.76/0.76 sec, 6.56/6.56 sec, 7.57/7.57 sec )
[LOG] Total clause minimization time: 8.1/9 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.78/0.78 sec, 6.59/6.59 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 3385 --> 1685 (32 --> 2, 75 --> 12, 196 --> 56, 624 --> 289, 900 --> 462, 990 --> 589, 370 --> 184, 198 --> 91 )
[LOG] Average clause size reduction: 11.2458 --> 5.59801 (10.6667 --> 0.666667, 12.5 --> 2, 13.0667 --> 3.73333, 12.7347 --> 5.89796, 11.8421 --> 6.07895, 10.8791 --> 6.47253, 9.73684 --> 4.84211, 8.6087 --> 3.95652 )
[LOG] Overall execution time: 23.14 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.46 sec (Real time) / 23.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 691 8 0 1 675
=====================  mult5.aag =====================
[LOG] Relation determinization time: 287.99 sec CPU time.
[LOG] Relation determinization time: 288 sec real time.
[LOG] Final circuit size: 2941 new AND gates.
[LOG] Size before ABC: 12476 AND gates.
[LOG] Size after ABC: 2940 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 287.96/288 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.27/0 sec, 7.89/8 sec, 16.82/17 sec, 37.83/37 sec, 108.08/109 sec, 116.99/117 sec )
[LOG] Nr of iterations: 1497 (3, 6, 16, 48, 223, 308, 337, 257, 191, 108 )
[LOG] Total clause computation time: 146.76/146 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec, 5.66/5.66 sec, 9.19/9.19 sec, 20.52/20.52 sec, 52.56/52.56 sec, 58.63/58.63 sec )
[LOG] Total clause minimization time: 140.98/142 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.11/0.11 sec, 2.21/2.21 sec, 7.6/7.6 sec, 17.26/17.26 sec, 55.46/55.46 sec, 58.3/58.3 sec )
[LOG] Total clause size reduction: 20850 --> 12476 (40 --> 2, 95 --> 12, 270 --> 62, 799 --> 290, 3552 --> 1966, 4605 --> 2738, 4704 --> 2918, 3328 --> 2188, 2280 --> 1540, 1177 --> 760 )
[LOG] Average clause size reduction: 13.9279 --> 8.334 (13.3333 --> 0.666667, 15.8333 --> 2, 16.875 --> 3.875, 16.6458 --> 6.04167, 15.9283 --> 8.81614, 14.9513 --> 8.88961, 13.9585 --> 8.65875, 12.9494 --> 8.51362, 11.9372 --> 8.06283, 10.8981 --> 7.03704 )
[LOG] Overall execution time: 287.99 sec CPU time.
[LOG] Overall execution time: 288 sec real time.
Synthesis time: 288.76 sec (Real time) / 288.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.59 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 3177 10 0 1 3158
=====================  mult6.aag =====================
[LOG] Relation determinization time: 854.63 sec CPU time.
[LOG] Relation determinization time: 858 sec real time.
[LOG] Final circuit size: 14008 new AND gates.
[LOG] Size before ABC: 75329 AND gates.
[LOG] Size after ABC: 14008 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 854.41/854 sec (0/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.3/0 sec, 4.56/5 sec, 62.75/62 sec, 152.42/153 sec, 162.17/162 sec, 157.21/157 sec, 159.74/160 sec, 155.16/155 sec )
[LOG] Nr of iterations: 7147 (3, 6, 15, 48, 225, 837, 1201, 1300, 1157, 974, 1021, 360 )
[LOG] Total clause computation time: 430.03/429 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.2/0.2 sec, 3.13/3.13 sec, 35.04/35.04 sec, 74.83/74.83 sec, 81.17/81.17 sec, 78.3/78.3 sec, 79.69/79.69 sec, 77.63/77.63 sec )
[LOG] Total clause minimization time: 420.33/423 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 1.38/1.38 sec, 27.55/27.55 sec, 77.21/77.21 sec, 80.31/80.31 sec, 77.91/77.91 sec, 79.01/79.01 sec, 76.83/76.83 sec )
[LOG] Total clause size reduction: 117543 --> 75329 (48 --> 2, 115 --> 12, 308 --> 56, 987 --> 290, 4480 --> 1988, 15884 --> 8915, 21600 --> 12916, 22083 --> 14059, 18496 --> 12313, 14595 --> 10243, 14280 --> 11102, 4667 --> 3433 )
[LOG] Average clause size reduction: 16.4465 --> 10.5399 (16 --> 0.666667, 19.1667 --> 2, 20.5333 --> 3.73333, 20.5625 --> 6.04167, 19.9111 --> 8.83556, 18.9773 --> 10.6511, 17.985 --> 10.7544, 16.9869 --> 10.8146, 15.9862 --> 10.6422, 14.9846 --> 10.5164, 13.9863 --> 10.8737, 12.9639 --> 9.53611 )
[LOG] Overall execution time: 854.63 sec CPU time.
[LOG] Overall execution time: 858 sec real time.
Synthesis time: 858.01 sec (Real time) / 857.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.03 sec (Real time) / 5.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.12 sec (Real time) / 9.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 14354 12 0 1 14330
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2415.46 sec CPU time.
[LOG] Relation determinization time: 2425 sec real time.
[LOG] Final circuit size: 68016 new AND gates.
[LOG] Size before ABC: 448132 AND gates.
[LOG] Size after ABC: 68016 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 2413.05/2414 sec (0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.47/1 sec, 5.74/6 sec, 72.23/72 sec, 196/196 sec, 230.92/231 sec, 326.13/326 sec, 360.69/361 sec, 409.26/409 sec, 427.18/427 sec, 384.29/385 sec )
[LOG] Nr of iterations: 34807 (3, 6, 15, 56, 212, 806, 3934, 5291, 5529, 5030, 4620, 4682, 3560, 1063 )
[LOG] Total clause computation time: 1214.54/1218 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.27/0.27 sec, 3.78/3.78 sec, 37.5/37.5 sec, 97.56/97.56 sec, 118.19/118.19 sec, 160.45/160.45 sec, 176.15/176.15 sec, 211.21/211.21 sec, 216.56/216.56 sec, 192.77/192.77 sec )
[LOG] Total clause minimization time: 1095.57/1103 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.18/0.18 sec, 1.91/1.91 sec, 34.15/34.15 sec, 93.15/93.15 sec, 101.17/101.17 sec, 148.76/148.76 sec, 163.66/163.66 sec, 178.8/178.8 sec, 190.81/190.81 sec, 182.94/182.94 sec )
[LOG] Total clause size reduction: 664829 --> 448132 (56 --> 2, 135 --> 12, 364 --> 56, 1375 --> 368, 5064 --> 1750, 18515 --> 8668, 86526 --> 51479, 111090 --> 69705, 110560 --> 71773, 95551 --> 64525, 83142 --> 59683, 79577 --> 61172, 56944 --> 46530, 15930 --> 12409 )
[LOG] Average clause size reduction: 19.1004 --> 12.8748 (18.6667 --> 0.666667, 22.5 --> 2, 24.2667 --> 3.73333, 24.5536 --> 6.57143, 23.8868 --> 8.25472, 22.9715 --> 10.7543, 21.9944 --> 13.0857, 20.996 --> 13.1743, 19.9964 --> 12.9812, 18.9962 --> 12.828, 17.9961 --> 12.9184, 16.9964 --> 13.0654, 15.9955 --> 13.0702, 14.9859 --> 11.6736 )
[LOG] Overall execution time: 2415.46 sec CPU time.
[LOG] Overall execution time: 2425 sec real time.
Synthesis time: 2425.07 sec (Real time) / 2420.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 98.43 sec (Real time) / 98.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 197.01 sec (Real time) / 196.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 68499 14 0 1 68471
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9989.06 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9687.81 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9662.53 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0.08/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/1 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.08/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.26/1 sec (0.26/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.22/1 sec (0.22/0.22 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.25/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/1 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.62 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.5/0 sec (0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.15/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.62 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.9 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.78/1 sec (0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.12/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.21/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.9 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.09 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.13/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.04/0 sec (0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.16/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.29/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 1.21 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/1 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.52 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.63 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.42/1 sec (0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.19/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.4/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 1.63 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.84 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.69 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.6/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.69 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.92 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 336 new AND gates.
[LOG] Size before ABC: 929 AND gates.
[LOG] Size after ABC: 335 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.9/2 sec (0.05/0 sec, 0.06/0 sec, 0.12/0 sec, 0.66/1 sec, 0.33/0 sec, 0.68/1 sec )
[LOG] Nr of iterations: 130 (11, 21, 49, 17, 23, 9 )
[LOG] Total clause computation time: 0.98/2 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.16/0.16 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 0.88/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.29/0.29 sec, 0.16/0.16 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 3676 --> 929 (320 --> 26, 620 --> 150, 1440 --> 430, 464 --> 153, 616 --> 127, 216 --> 43 )
[LOG] Average clause size reduction: 28.2769 --> 7.14615 (29.0909 --> 2.36364, 29.5238 --> 7.14286, 29.3878 --> 8.77551, 27.2941 --> 9, 26.7826 --> 5.52174, 24 --> 4.77778 )
[LOG] Overall execution time: 1.92 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.20 sec (Real time) / 2.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 501 5 21 1 470
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 25.45 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 947 new AND gates.
[LOG] Size before ABC: 2643 AND gates.
[LOG] Size after ABC: 947 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.38/25 sec (0.25/0 sec, 0.45/1 sec, 0.62/0 sec, 1.54/2 sec, 2.59/3 sec, 5.19/5 sec, 14.74/14 sec )
[LOG] Nr of iterations: 311 (11, 29, 77, 44, 35, 108, 7 )
[LOG] Total clause computation time: 14.39/14 sec (0.19/0.19 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.62/0.62 sec, 1.28/1.28 sec, 2.51/2.51 sec, 9.41/9.41 sec )
[LOG] Total clause minimization time: 10.96/11 sec (0.05/0.05 sec, 0.28/0.28 sec, 0.4/0.4 sec, 0.92/0.92 sec, 1.31/1.31 sec, 2.68/2.68 sec, 5.32/5.32 sec )
[LOG] Total clause size reduction: 10232 --> 2643 (370 --> 28, 1008 --> 201, 2660 --> 722, 1462 --> 324, 1122 --> 271, 3424 --> 1082, 186 --> 15 )
[LOG] Average clause size reduction: 32.9003 --> 8.49839 (33.6364 --> 2.54545, 34.7586 --> 6.93103, 34.5455 --> 9.37662, 33.2273 --> 7.36364, 32.0571 --> 7.74286, 31.7037 --> 10.0185, 26.5714 --> 2.14286 )
[LOG] Overall execution time: 25.45 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.87 sec (Real time) / 25.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.20 sec (Real time) / 2.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 1153 6 24 1 1116
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 793.16 sec CPU time.
[LOG] Relation determinization time: 817 sec real time.
[LOG] Final circuit size: 25837 new AND gates.
[LOG] Size before ABC: 141209 AND gates.
[LOG] Size after ABC: 25837 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 792.64/792 sec (0.34/0 sec, 1.74/2 sec, 6.54/6 sec, 23.35/24 sec, 155.55/155 sec, 159.79/160 sec, 95.02/95 sec, 200.6/201 sec, 149.71/149 sec )
[LOG] Nr of iterations: 7494 (68, 262, 444, 786, 1153, 1284, 694, 2067, 736 )
[LOG] Total clause computation time: 417.23/414 sec (0.17/0.17 sec, 1.09/1.09 sec, 4.09/4.09 sec, 10.66/10.66 sec, 75.47/75.47 sec, 80.84/80.84 sec, 47.93/47.93 sec, 111.23/111.23 sec, 85.75/85.75 sec )
[LOG] Total clause minimization time: 368.66/373 sec (0.15/0.15 sec, 0.63/0.63 sec, 2.4/2.4 sec, 12.55/12.55 sec, 79.62/79.62 sec, 77.96/77.96 sec, 46.28/46.28 sec, 86.91/86.91 sec, 62.16/62.16 sec )
[LOG] Total clause size reduction: 282830 --> 141209 (2881 --> 787, 10962 --> 3214, 18163 --> 4953, 31400 --> 13828, 44928 --> 21568, 48754 --> 25042, 25641 --> 14560, 74376 --> 44006, 25725 --> 13251 )
[LOG] Average clause size reduction: 37.7409 --> 18.8429 (42.3676 --> 11.5735, 41.8397 --> 12.2672, 40.9077 --> 11.1554, 39.9491 --> 17.5929, 38.9662 --> 18.706, 37.9704 --> 19.5031, 36.9467 --> 20.9798, 35.9826 --> 21.2898, 34.9524 --> 18.0041 )
[LOG] Overall execution time: 793.16 sec CPU time.
[LOG] Overall execution time: 817 sec real time.
Synthesis time: 817.67 sec (Real time) / 815.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.60 sec (Real time) / 5.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 437.17 sec (Real time) / 436.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 26082 7 27 1 26039
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1444.63 sec CPU time.
[LOG] Relation determinization time: 1457 sec real time.
[LOG] Final circuit size: 74935 new AND gates.
[LOG] Size before ABC: 427883 AND gates.
[LOG] Size after ABC: 74935 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1443.15/1443 sec (0.95/1 sec, 0.88/1 sec, 1.57/1 sec, 13.28/13 sec, 59.27/60 sec, 172.01/172 sec, 176.66/176 sec, 226.96/227 sec, 395.29/396 sec, 396.28/396 sec )
[LOG] Nr of iterations: 19821 (15, 65, 250, 572, 1940, 2502, 3593, 4148, 5499, 1237 )
[LOG] Total clause computation time: 769.74/789 sec (0.55/0.55 sec, 0.51/0.51 sec, 0.82/0.82 sec, 6.2/6.2 sec, 17.18/17.18 sec, 85.87/85.87 sec, 90.86/90.86 sec, 122.39/122.39 sec, 245.27/245.27 sec, 200.09/200.09 sec )
[LOG] Total clause minimization time: 626.38/627 sec (0.38/0.38 sec, 0.35/0.35 sec, 0.72/0.72 sec, 7/7 sec, 41.71/41.71 sec, 84.12/84.12 sec, 79.75/79.75 sec, 93.2/93.2 sec, 128.97/128.97 sec, 190.18/190.18 sec )
[LOG] Total clause size reduction: 822703 --> 427883 (672 --> 56, 3008 --> 696, 11454 --> 3714, 25695 --> 6862, 85316 --> 37975, 107543 --> 50459, 150864 --> 75678, 170027 --> 93697, 219920 --> 135710, 48204 --> 23036 )
[LOG] Average clause size reduction: 41.5066 --> 21.5874 (44.8 --> 3.73333, 46.2769 --> 10.7077, 45.816 --> 14.856, 44.9213 --> 11.9965, 43.9773 --> 19.5747, 42.9828 --> 20.1675, 41.9883 --> 21.0626, 40.9901 --> 22.5885, 39.9927 --> 24.679, 38.9685 --> 18.6225 )
[LOG] Overall execution time: 1444.63 sec CPU time.
[LOG] Overall execution time: 1457 sec real time.
Synthesis time: 1456.46 sec (Real time) / 1452.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.61 sec (Real time) / 15.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1841.74 sec (Real time) / 1841.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 75225 8 30 1 75177
=====================  genbuf5c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9973.40 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9744.69 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9116.45 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 8912.89 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 7553.72 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 7348.62 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4616.19 sec (User CPU time)
Timeout: 1
=====================  genbuf12c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4323.13 sec (User CPU time)
Timeout: 1
=====================  genbuf13c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4342.57 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4552.08 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4394.29 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4673.66 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 4.7 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 1671 AND gates.
[LOG] Size after ABC: 637 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.68/5 sec (0.04/0 sec, 0.08/0 sec, 0.31/0 sec, 0.11/0 sec, 0.68/1 sec, 3.46/4 sec )
[LOG] Nr of iterations: 184 (28, 30, 29, 2, 76, 19 )
[LOG] Total clause computation time: 2.45/2 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.18/0.18 sec, 0.06/0.06 sec, 0.35/0.35 sec, 1.79/1.79 sec )
[LOG] Total clause minimization time: 2.22/2 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.33/0.33 sec, 1.66/1.66 sec )
[LOG] Total clause size reduction: 5574 --> 1670 (918 --> 274, 957 --> 267, 896 --> 176, 31 --> 0, 2250 --> 850, 522 --> 103 )
[LOG] Average clause size reduction: 30.2935 --> 9.07609 (32.7857 --> 9.78571, 31.9 --> 8.9, 30.8966 --> 6.06897, 15.5 --> 0, 29.6053 --> 11.1842, 27.4737 --> 5.42105 )
[LOG] Overall execution time: 4.7 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.01 sec (Real time) / 4.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 812 5 23 1 779
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 333.75 sec CPU time.
[LOG] Relation determinization time: 335 sec real time.
[LOG] Final circuit size: 4138 new AND gates.
[LOG] Size before ABC: 15743 AND gates.
[LOG] Size after ABC: 4138 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 333.68/333 sec (0.1/0 sec, 0.3/0 sec, 2.13/2 sec, 26.36/26 sec, 107.06/107 sec, 103.67/104 sec, 94.06/94 sec )
[LOG] Nr of iterations: 1286 (70, 51, 174, 183, 196, 272, 340 )
[LOG] Total clause computation time: 170.15/169 sec (0.07/0.07 sec, 0.16/0.16 sec, 1.35/1.35 sec, 14.32/14.32 sec, 54.86/54.86 sec, 52.13/52.13 sec, 47.26/47.26 sec )
[LOG] Total clause minimization time: 163.38/163 sec (0.03/0.03 sec, 0.13/0.13 sec, 0.77/0.77 sec, 12.02/12.02 sec, 52.18/52.18 sec, 51.49/51.49 sec, 46.76/46.76 sec )
[LOG] Total clause size reduction: 44770 --> 15743 (2691 --> 741, 1900 --> 339, 6401 --> 1942, 6552 --> 1894, 6825 --> 2354, 9214 --> 3592, 11187 --> 4881 )
[LOG] Average clause size reduction: 34.8134 --> 12.2418 (38.4429 --> 10.5857, 37.2549 --> 6.64706, 36.7874 --> 11.1609, 35.8033 --> 10.3497, 34.8214 --> 12.0102, 33.875 --> 13.2059, 32.9029 --> 14.3559 )
[LOG] Overall execution time: 333.75 sec CPU time.
[LOG] Overall execution time: 335 sec real time.
Synthesis time: 334.79 sec (Real time) / 334.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.48 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.23 sec (Real time) / 14.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 4351 6 26 1 4312
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1107.5 sec CPU time.
[LOG] Relation determinization time: 1115 sec real time.
[LOG] Final circuit size: 51647 new AND gates.
[LOG] Size before ABC: 273448 AND gates.
[LOG] Size after ABC: 51647 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 1106.73/1106 sec (0.28/1 sec, 8.12/8 sec, 15.56/15 sec, 129.03/129 sec, 148.54/149 sec, 144.51/144 sec, 221.07/221 sec, 238.44/238 sec, 201.18/201 sec )
[LOG] Nr of iterations: 13346 (311, 215, 1239, 1431, 2216, 2182, 1490, 3520, 742 )
[LOG] Total clause computation time: 592.89/594 sec (0.2/0.2 sec, 3.62/3.62 sec, 10.25/10.25 sec, 64.21/64.21 sec, 75.9/75.9 sec, 72.45/72.45 sec, 113.96/113.96 sec, 126.41/126.41 sec, 125.89/125.89 sec )
[LOG] Total clause minimization time: 495.07/494 sec (0.06/0.06 sec, 4.47/4.47 sec, 5.2/5.2 sec, 64.4/64.4 sec, 71.17/71.17 sec, 68.89/68.89 sec, 104.15/104.15 sec, 104.59/104.59 sec, 72.14/72.14 sec )
[LOG] Total clause size reduction: 547262 --> 273448 (14260 --> 4298, 9630 --> 2462, 54472 --> 19430, 61490 --> 26802, 93030 --> 44302, 89421 --> 45222, 59560 --> 35121, 137241 --> 82950, 28158 --> 12861 )
[LOG] Average clause size reduction: 41.0057 --> 20.4891 (45.8521 --> 13.8199, 44.7907 --> 11.4512, 43.9645 --> 15.682, 42.97 --> 18.7296, 41.981 --> 19.9919, 40.9812 --> 20.725, 39.9732 --> 23.5711, 38.9889 --> 23.5653, 37.9488 --> 17.3329 )
[LOG] Overall execution time: 1107.5 sec CPU time.
[LOG] Overall execution time: 1115 sec real time.
Synthesis time: 1115.01 sec (Real time) / 1112.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.65 sec (Real time) / 11.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1230.31 sec (Real time) / 1229.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 51901 7 30 1 51855
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 2982.3 sec CPU time.
[LOG] Relation determinization time: 3005 sec real time.
[LOG] Final circuit size: 178367 new AND gates.
[LOG] Size before ABC: 1073683 AND gates.
[LOG] Size after ABC: 178367 AND gates.
[LOG] Time for optimizing with ABC: 24 seconds.
[LOG] Total time for all control signals: 2979.34/2978 sec (0.06/0 sec, 0.07/0 sec, 0.86/1 sec, 74.89/75 sec, 307.01/307 sec, 341.63/341 sec, 263.54/264 sec, 311.16/311 sec, 593.7/593 sec, 1086.42/1086 sec )
[LOG] Nr of iterations: 43084 (7, 18, 870, 3384, 5056, 5063, 1593, 3272, 11256, 12565 )
[LOG] Total clause computation time: 1701.9/1696 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.68/0.68 sec, 39.72/39.72 sec, 153.63/153.63 sec, 167.79/167.79 sec, 136.89/136.89 sec, 176.67/176.67 sec, 357.23/357.23 sec, 669.23/669.23 sec )
[LOG] Total clause minimization time: 1133.68/1126 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.14/0.14 sec, 34.91/34.91 sec, 148.06/148.06 sec, 161.62/161.62 sec, 119.5/119.5 sec, 124.09/124.09 sec, 197.79/197.79 sec, 347.51/347.51 sec )
[LOG] Total clause size reduction: 1903775 --> 1073683 (306 --> 10, 850 --> 66, 42581 --> 17230, 162384 --> 74156, 237585 --> 114763, 232852 --> 116673, 71640 --> 33826, 143924 --> 78137, 483965 --> 289828, 527688 --> 348994 )
[LOG] Average clause size reduction: 44.1875 --> 24.9207 (43.7143 --> 1.42857, 47.2222 --> 3.66667, 48.9437 --> 19.8046, 47.9858 --> 21.9137, 46.9907 --> 22.6984, 45.9909 --> 23.0442, 44.9718 --> 21.2341, 43.9866 --> 23.8805, 42.9962 --> 25.7488, 41.9967 --> 27.7751 )
[LOG] Overall execution time: 2982.3 sec CPU time.
[LOG] Overall execution time: 3005 sec real time.
Synthesis time: 3005.20 sec (Real time) / 2997.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 40.61 sec (Real time) / 40.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6394.35 sec (Real time) / 6393.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 178663 8 33 1 178612
=====================  genbuf5b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9717.99 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9434.55 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9157.23 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 8797.40 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 8806.63 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 5709.47 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5693.27 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4823.05 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 6836.59 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4371.97 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4108.92 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4280.90 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 86.68 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 1616 new AND gates.
[LOG] Size before ABC: 5657 AND gates.
[LOG] Size after ABC: 1615 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 86.66/87 sec (0.06/0 sec, 0.58/1 sec, 2.77/3 sec, 11.03/11 sec, 9.31/9 sec, 62.91/63 sec )
[LOG] Nr of iterations: 506 (84, 46, 85, 38, 149, 104 )
[LOG] Total clause computation time: 42.09/42 sec (0.04/0.04 sec, 0.29/0.29 sec, 1.43/1.43 sec, 5.43/5.43 sec, 5.58/5.58 sec, 29.32/29.32 sec )
[LOG] Total clause minimization time: 44.48/45 sec (0.02/0.02 sec, 0.28/0.28 sec, 1.34/1.34 sec, 5.58/5.58 sec, 3.71/3.71 sec, 33.55/33.55 sec )
[LOG] Total clause size reduction: 15569 --> 5657 (2822 --> 1000, 1485 --> 329, 2688 --> 929, 1147 --> 411, 4440 --> 1889, 2987 --> 1099 )
[LOG] Average clause size reduction: 30.7688 --> 11.1798 (33.5952 --> 11.9048, 32.2826 --> 7.15217, 31.6235 --> 10.9294, 30.1842 --> 10.8158, 29.7987 --> 12.6779, 28.7212 --> 10.5673 )
[LOG] Overall execution time: 86.68 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 87.20 sec (Real time) / 86.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.48 sec (Real time) / 5.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 1787 5 23 1 1754
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 660.11 sec CPU time.
[LOG] Relation determinization time: 663 sec real time.
[LOG] Final circuit size: 9184 new AND gates.
[LOG] Size before ABC: 41908 AND gates.
[LOG] Size after ABC: 9184 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 659.99/660 sec (0.35/0 sec, 16.37/17 sec, 53.25/53 sec, 138.06/138 sec, 156.12/156 sec, 157.66/158 sec, 138.18/138 sec )
[LOG] Nr of iterations: 2558 (261, 107, 545, 351, 390, 733, 171 )
[LOG] Total clause computation time: 339.94/341 sec (0.31/0.31 sec, 11.2/11.2 sec, 28/28 sec, 70.7/70.7 sec, 78.76/78.76 sec, 79.68/79.68 sec, 71.29/71.29 sec )
[LOG] Total clause minimization time: 319.26/318 sec (0.03/0.03 sec, 5.14/5.14 sec, 25.18/25.18 sec, 67.29/67.29 sec, 77.22/77.22 sec, 77.7/77.7 sec, 66.7/66.7 sec )
[LOG] Total clause size reduction: 91009 --> 41908 (10140 --> 3803, 4028 --> 1147, 20128 --> 8132, 12600 --> 6002, 13615 --> 6268, 24888 --> 13898, 5610 --> 2658 )
[LOG] Average clause size reduction: 35.5782 --> 16.3831 (38.8506 --> 14.5709, 37.6449 --> 10.7196, 36.9321 --> 14.9211, 35.8974 --> 17.0997, 34.9103 --> 16.0718, 33.9536 --> 18.9604, 32.807 --> 15.5439 )
[LOG] Overall execution time: 660.11 sec CPU time.
[LOG] Overall execution time: 663 sec real time.
Synthesis time: 663.08 sec (Real time) / 662.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.15 sec (Real time) / 2.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.53 sec (Real time) / 43.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 9391 6 26 1 9352
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1391.47 sec CPU time.
[LOG] Relation determinization time: 1399 sec real time.
[LOG] Final circuit size: 59158 new AND gates.
[LOG] Size before ABC: 320660 AND gates.
[LOG] Size after ABC: 59158 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1390.66/1391 sec (0.55/1 sec, 106.65/106 sec, 132.1/132 sec, 154.31/155 sec, 151.27/151 sec, 205.3/205 sec, 209.07/209 sec, 254.82/255 sec, 176.59/177 sec )
[LOG] Nr of iterations: 15163 (718, 979, 1484, 1491, 1508, 1960, 1352, 4902, 769 )
[LOG] Total clause computation time: 720.94/728 sec (0.4/0.4 sec, 55.13/55.13 sec, 69.24/69.24 sec, 74.54/74.54 sec, 80.97/80.97 sec, 103.68/103.68 sec, 107.9/107.9 sec, 135.52/135.52 sec, 93.56/93.56 sec )
[LOG] Total clause minimization time: 645.86/642 sec (0.11/0.11 sec, 51.39/51.39 sec, 62.3/62.3 sec, 78.69/78.69 sec, 68.14/68.14 sec, 98.34/98.34 sec, 98.25/98.25 sec, 109.37/109.37 sec, 79.27/79.27 sec )
[LOG] Total clause size reduction: 624290 --> 320660 (32982 --> 12215, 44010 --> 18221, 65252 --> 27218, 64070 --> 28762, 63294 --> 29218, 80319 --> 40368, 54040 --> 30521, 191139 --> 121022, 29184 --> 13115 )
[LOG] Average clause size reduction: 41.1719 --> 21.1475 (45.9359 --> 17.0125, 44.954 --> 18.6118, 43.9704 --> 18.341, 42.9712 --> 19.2904, 41.9721 --> 19.3753, 40.9791 --> 20.5959, 39.9704 --> 22.5747, 38.992 --> 24.6883, 37.9506 --> 17.0546 )
[LOG] Overall execution time: 1391.47 sec CPU time.
[LOG] Overall execution time: 1399 sec real time.
Synthesis time: 1399.57 sec (Real time) / 1396.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.80 sec (Real time) / 11.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3432.27 sec (Real time) / 3431.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 59404 7 30 1 59358
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 1957.27 sec CPU time.
[LOG] Relation determinization time: 1973 sec real time.
[LOG] Final circuit size: 105435 new AND gates.
[LOG] Size before ABC: 589639 AND gates.
[LOG] Size after ABC: 105435 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1955.84/1956 sec (0.24/0 sec, 0.26/1 sec, 1.54/1 sec, 120.65/121 sec, 205.3/205 sec, 276.77/277 sec, 271.62/272 sec, 286.57/286 sec, 353.59/354 sec, 439.3/439 sec )
[LOG] Nr of iterations: 26580 (9, 18, 1345, 2222, 2993, 2664, 1325, 2809, 6378, 6817 )
[LOG] Total clause computation time: 1059.73/1059 sec (0.11/0.11 sec, 0.13/0.13 sec, 0.97/0.97 sec, 61.42/61.42 sec, 102.85/102.85 sec, 141.13/141.13 sec, 144.6/144.6 sec, 154.45/154.45 sec, 199.69/199.69 sec, 254.38/254.38 sec )
[LOG] Total clause minimization time: 834.43/842 sec (0.12/0.12 sec, 0.12/0.12 sec, 0.46/0.46 sec, 58.91/58.91 sec, 100.34/100.34 sec, 131.66/131.66 sec, 123.3/123.3 sec, 125.52/125.52 sec, 132.56/132.56 sec, 161.44/161.44 sec )
[LOG] Total clause size reduction: 1180459 --> 589639 (408 --> 14, 850 --> 80, 65856 --> 23744, 106608 --> 43809, 140624 --> 66200, 122498 --> 56361, 59580 --> 26805, 123552 --> 64453, 274211 --> 148282, 286272 --> 159891 )
[LOG] Average clause size reduction: 44.4116 --> 22.1836 (45.3333 --> 1.55556, 47.2222 --> 4.44444, 48.9636 --> 17.6535, 47.9784 --> 19.716, 46.9843 --> 22.1183, 45.9827 --> 21.1565, 44.966 --> 20.2302, 43.9843 --> 22.9452, 42.9933 --> 23.249, 41.9938 --> 23.4547 )
[LOG] Overall execution time: 1957.27 sec CPU time.
[LOG] Overall execution time: 1973 sec real time.
Synthesis time: 1973.33 sec (Real time) / 1967.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.49 sec (Real time) / 20.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6483.91 sec (Real time) / 6482.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 105721 8 33 1 105670
=====================  genbuf5f5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9949.84 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9448.92 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9039.92 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 557.45 sec CPU time.
[LOG] Relation determinization time: 564 sec real time.
[LOG] Final circuit size: 47361 new AND gates.
[LOG] Size before ABC: 278450 AND gates.
[LOG] Size after ABC: 47361 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 557.03/557 sec (0.14/0 sec, 1.08/1 sec, 8.99/9 sec, 20.28/21 sec, 78.06/78 sec, 68.03/68 sec, 105.22/105 sec, 275.23/275 sec )
[LOG] Nr of iterations: 14184 (64, 126, 69, 381, 25, 132, 5730, 7657 )
[LOG] Total clause computation time: 283.83/285 sec (0.11/0.11 sec, 0.44/0.44 sec, 5.06/5.06 sec, 11.07/11.07 sec, 37.14/37.14 sec, 31.24/31.24 sec, 57.03/57.03 sec, 141.74/141.74 sec )
[LOG] Total clause minimization time: 266.25/263 sec (0.02/0.02 sec, 0.64/0.64 sec, 3.92/3.92 sec, 9.18/9.18 sec, 40.9/40.9 sec, 36.76/36.76 sec, 47.34/47.34 sec, 127.49/127.49 sec )
[LOG] Total clause size reduction: 519450 --> 278450 (2709 --> 440, 5250 --> 1658, 2788 --> 590, 15200 --> 3860, 936 --> 157, 4978 --> 1370, 211973 --> 116101, 275616 --> 154274 )
[LOG] Average clause size reduction: 36.6223 --> 19.6313 (42.3281 --> 6.875, 41.6667 --> 13.1587, 40.4058 --> 8.55072, 39.895 --> 10.1312, 37.44 --> 6.28, 37.7121 --> 10.3788, 36.9935 --> 20.262, 35.9953 --> 20.1481 )
[LOG] Overall execution time: 557.45 sec CPU time.
[LOG] Overall execution time: 564 sec real time.
Synthesis time: 564.41 sec (Real time) / 562.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.70 sec (Real time) / 8.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 874.27 sec (Real time) / 873.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 47581 7 28 1 47538
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 8593.92 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 8990.56 sec (Real time) / 5212.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 8920.52 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 6681.80 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4254.40 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 7227.85 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 4135.42 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 4432.35 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 425.79 sec CPU time.
[LOG] Relation determinization time: 438 sec real time.
[LOG] Final circuit size: 76226 new AND gates.
[LOG] Size before ABC: 498811 AND gates.
[LOG] Size after ABC: 76226 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 424.95/425 sec (0.11/0 sec, 0.81/1 sec, 0.76/1 sec, 1.24/1 sec, 5.13/5 sec, 12.76/13 sec, 79.16/79 sec, 324.98/325 sec )
[LOG] Nr of iterations: 21849 (40, 60, 7, 103, 26, 341, 12181, 9091 )
[LOG] Total clause computation time: 218.7/220 sec (0.08/0.08 sec, 0.43/0.43 sec, 0.38/0.38 sec, 0.74/0.74 sec, 2.44/2.44 sec, 4.72/4.72 sec, 39.51/39.51 sec, 170.4/170.4 sec )
[LOG] Total clause minimization time: 182.46/180 sec (0.03/0.03 sec, 0.38/0.38 sec, 0.38/0.38 sec, 0.49/0.49 sec, 2.68/2.68 sec, 7.99/7.99 sec, 36.87/36.87 sec, 133.64/133.64 sec )
[LOG] Total clause size reduction: 865799 --> 498811 (1794 --> 222, 2655 --> 728, 264 --> 15, 4386 --> 1349, 1050 --> 282, 13940 --> 4709, 487200 --> 274850, 354510 --> 216656 )
[LOG] Average clause size reduction: 39.6265 --> 22.8299 (44.85 --> 5.55, 44.25 --> 12.1333, 37.7143 --> 2.14286, 42.5825 --> 13.0971, 40.3846 --> 10.8462, 40.8798 --> 13.8094, 39.9967 --> 22.5638, 38.9957 --> 23.8319 )
[LOG] Overall execution time: 425.79 sec CPU time.
[LOG] Overall execution time: 438 sec real time.
Synthesis time: 437.90 sec (Real time) / 433.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.72 sec (Real time) / 16.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3007.78 sec (Real time) / 3006.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 76461 7 31 1 76415
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 5631.43 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 5533.90 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 3928.80 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 3914.78 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 3979.84 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4140.11 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4063.76 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 767.54 sec CPU time.
[LOG] Relation determinization time: 779 sec real time.
[LOG] Final circuit size: 68503 new AND gates.
[LOG] Size before ABC: 388225 AND gates.
[LOG] Size after ABC: 68503 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 766.74/766 sec (0.12/0 sec, 0.67/0 sec, 9.29/10 sec, 20.81/20 sec, 81.83/82 sec, 118.36/119 sec, 163.14/163 sec, 372.52/372 sec )
[LOG] Nr of iterations: 17372 (35, 318, 48, 498, 51, 204, 9830, 6388 )
[LOG] Total clause computation time: 369.7/370 sec (0.06/0.06 sec, 0.16/0.16 sec, 5.82/5.82 sec, 9.58/9.58 sec, 40.16/40.16 sec, 58.42/58.42 sec, 85.48/85.48 sec, 170.02/170.02 sec )
[LOG] Total clause minimization time: 383.01/384 sec (0.05/0.05 sec, 0.49/0.49 sec, 3.45/3.45 sec, 11.2/11.2 sec, 41.62/41.62 sec, 59.87/59.87 sec, 74.84/74.84 sec, 191.49/191.49 sec )
[LOG] Total clause size reduction: 691944 --> 388225 (1564 --> 204, 14265 --> 5181, 2068 --> 442, 21371 --> 6558, 2100 --> 389, 8323 --> 2782, 393160 --> 229683, 249093 --> 142986 )
[LOG] Average clause size reduction: 39.831 --> 22.3477 (44.6857 --> 5.82857, 44.8585 --> 16.2925, 43.0833 --> 9.20833, 42.9137 --> 13.1687, 41.1765 --> 7.62745, 40.799 --> 13.6373, 39.9959 --> 23.3655, 38.9939 --> 22.3835 )
[LOG] Overall execution time: 767.54 sec CPU time.
[LOG] Overall execution time: 779 sec real time.
Synthesis time: 779.34 sec (Real time) / 776.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.19 sec (Real time) / 16.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2393.60 sec (Real time) / 2392.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 68730 7 31 1 68684
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 5415.71 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 6066.92 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4839.12 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 5194.22 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
