`timescale 1ns/1ps
module clk_div#(parameter div=0)
(clk,rst,SW2,clkdiv,Clk_CPU);
	input clk;
	input rst;
	input SW2;
	output reg[31:0]clkdiv;
	output Clk_CPU;

	always @(posedge clk or posedge rst)
	begin
		if(rst) clkdiv<=0;
		else clkdiv<=clkdiv+1'b1;
	end
	assign Clk_CPU=(SW2)?clkdiv[22]:clkdiv[0];
	
endmodule