set a(0-4) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-113 LOC {1 0.0 1 0.0 1 0.0 1 0.0 4 0.0} PREDS {{774 0 0 0-660 {}}} SUCCS {{258 0 0 0-2 {}} {256 0 0 0-660 {}}} CYCLES {}}
set a(0-5) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-114 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-6) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-115 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-7) {AREA_SCORE {} NAME s:asn(s(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-116 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-8) {AREA_SCORE {} NAME shift:asn(shift)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-117 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-9) {AREA_SCORE {} NAME for:nn:asn(for:nn(16)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-118 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-10) {AREA_SCORE {} NAME for:nn:asn(for:nn(15)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-119 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-11) {AREA_SCORE {} NAME for:nn:asn(for:nn(17)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-120 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-12) {AREA_SCORE {} NAME for:nn:asn(for:nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-121 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-13) {AREA_SCORE {} NAME for:nn:asn(for:nn(18)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-122 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-14) {AREA_SCORE {} NAME for:nn:asn(for:nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-123 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-15) {AREA_SCORE {} NAME for:nn:asn(for:nn(19)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-124 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-16) {AREA_SCORE {} NAME for:nn:asn(for:nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-125 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-17) {AREA_SCORE {} NAME for:nn:asn(for:nn(20)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-126 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-18) {AREA_SCORE {} NAME for:nn:asn(for:nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-127 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-19) {AREA_SCORE {} NAME for:nn:asn(for:nn(21)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-128 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-20) {AREA_SCORE {} NAME for:nn:asn(for:nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-129 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-21) {AREA_SCORE {} NAME for:nn:asn(for:nn(22)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-130 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-22) {AREA_SCORE {} NAME for:nn:asn(for:nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-131 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-23) {AREA_SCORE {} NAME for:nn:asn(for:nn(23)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-132 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-24) {AREA_SCORE {} NAME for:nn:asn(for:nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-133 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-25) {AREA_SCORE {} NAME for:nn:asn(for:nn(24)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-134 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-26) {AREA_SCORE {} NAME for:nn:asn(for:nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-135 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-27) {AREA_SCORE {} NAME for:nn:asn(for:nn(25)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-136 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-28) {AREA_SCORE {} NAME for:nn:asn(for:nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-137 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-29) {AREA_SCORE {} NAME for:nn:asn(for:nn(26)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-138 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-30) {AREA_SCORE {} NAME for:nn:asn(for:nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-139 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-31) {AREA_SCORE {} NAME for:nn:asn(for:nn(27)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-140 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-32) {AREA_SCORE {} NAME for:nn:asn(for:nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-141 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-33) {AREA_SCORE {} NAME for:nn:asn(for:nn(28)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-142 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-34) {AREA_SCORE {} NAME for:nn:asn(for:nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-143 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-35) {AREA_SCORE {} NAME for:nn:asn(for:nn(29)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-144 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-36) {AREA_SCORE {} NAME for:nn:asn(for:nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-145 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-37) {AREA_SCORE {} NAME for:nn:asn(for:nn(30)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-146 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{258 0 0 0-2 {}}} CYCLES {}}
set a(0-38) {AREA_SCORE {} NAME for:nn:asn(for:nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-147 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{772 0 0 0-2 {}}} SUCCS {{259 0 0 0-2 {}}} CYCLES {}}
set a(0-39) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(9:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-148 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{772 0 0 0-3 {}}} SUCCS {{259 0 0 0-3 {}}} CYCLES {}}
set a(0-40) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-149 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{132 0 0 0-518 {}} {260 0 0 0-517 {}} {260 0 0 0-514 {}} {260 0 0 0-513 {}}} SUCCS {{256 0 0 0-513 {}}} CYCLES {}}
set a(0-41) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-150 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-467 {}}} CYCLES {}}
set a(0-42) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-151 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-470 {}}} CYCLES {}}
set a(0-43) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-152 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-404 {}}} CYCLES {}}
set a(0-44) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-153 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-394 {}}} CYCLES {}}
set a(0-45) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-154 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-46) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-155 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-47) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-156 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-48) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-157 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-49) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-158 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-50) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-159 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-51) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-160 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-52) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-161 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-53) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-162 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-54) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-163 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-55) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-164 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-56) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-165 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-57) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-166 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-58) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-167 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-59) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-168 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-60) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-169 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-61) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-170 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-62) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-171 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-63) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-172 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-64) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-173 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-65) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-174 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-66) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-175 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-67) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-176 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-68) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-177 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-69) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-178 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-70) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-179 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-71) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-180 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-72) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-181 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-73) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-182 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-74) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-183 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-75) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-184 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-76) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-185 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-77) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-186 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-78 {}}} CYCLES {}}
set a(0-78) {AREA_SCORE {} NAME operator-<32,false>:slc(s(9:0))(8-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-187 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-77 {}}} SUCCS {{259 0 0 0-79 {}}} CYCLES {}}
set a(0-79) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,1,1,9) QUANTITY 0 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-188 LOC {1 0.0 1 0.0 1 0.0 1 0.25499975 14 0.25499975} PREDS {{259 0 0 0-78 {}}} SUCCS {{259 0 0 0-80 {}} {258 0 0 0-90 {}}} CYCLES {}}
set a(0-80) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-189 LOC {1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-79 {}}} SUCCS {{258 0 0 0-83 {}}} CYCLES {}}
set a(0-81) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-190 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{262 0 0 0-516 {}}} SUCCS {{259 0 0 0-82 {}} {256 0 0 0-516 {}}} CYCLES {}}
set a(0-82) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-191 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-81 {}}} SUCCS {{259 0 0 0-83 {}}} CYCLES {}}
set a(0-83) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 0 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-192 LOC {1 0.255 1 0.255 1 0.255 1 0.39249975000000004 14 0.39249975000000004} PREDS {{259 0 0 0-82 {}} {258 0 0 0-80 {}}} SUCCS {{258 0 0 0-85 {}} {258 0 0 0-92 {}} {258 0 0 0-238 {}} {258 0 0 0-395 {}} {258 0 0 0-443 {}}} CYCLES {}}
set a(0-84) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-193 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-85 {}}} CYCLES {}}
set a(0-85) {AREA_SCORE 261.97 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_br(9,0,33,32) QUANTITY 0 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {2.85 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-194 LOC {2 0.0 2 0.0 2 0.0 2 0.71249975 15 0.71249975} PREDS {{259 0 0 0-84 {}} {258 0 0 0-83 {}}} SUCCS {{258 0 0 0-87 {}}} CYCLES {}}
set a(0-86) {AREA_SCORE {} NAME for:for:w:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-195 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-87 {}}} CYCLES {}}
set a(0-87) {AREA_SCORE 277.03 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_bl(32,0,33,10) QUANTITY 0 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {2.85 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-196 LOC {3 0.0 3 0.0 3 0.0 3 0.71249975 16 0.71249975} PREDS {{259 0 0 0-86 {}} {258 0 0 0-85 {}}} SUCCS {{258 0 0 0-379 {}} {258 0 0 0-381 {}}} CYCLES {}}
set a(0-88) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-197 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{262 0 0 0-516 {}}} SUCCS {{259 0 0 0-89 {}} {256 0 0 0-516 {}}} CYCLES {}}
set a(0-89) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-198 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-88 {}}} SUCCS {{259 0 0 0-90 {}}} CYCLES {}}
set a(0-90) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(9,2) QUANTITY 0 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-199 LOC {1 0.255 1 0.255 1 0.255 1 0.39249975000000004 14 0.39249975000000004} PREDS {{259 0 0 0-89 {}} {258 0 0 0-79 {}}} SUCCS {{259 0 0 0-91 {}} {258 0 0 0-96 {}} {258 0 0 0-116 {}} {258 0 0 0-137 {}} {258 0 0 0-140 {}} {258 0 0 0-149 {}} {258 0 0 0-155 {}} {258 0 0 0-163 {}} {258 0 0 0-169 {}} {258 0 0 0-177 {}} {258 0 0 0-184 {}} {258 0 0 0-190 {}} {258 0 0 0-194 {}} {258 0 0 0-202 {}} {258 0 0 0-207 {}} {258 0 0 0-214 {}} {258 0 0 0-219 {}} {258 0 0 0-226 {}} {258 0 0 0-232 {}} {258 0 0 0-237 {}} {258 0 0 0-395 {}} {258 0 0 0-443 {}}} CYCLES {}}
set a(0-91) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(8-1) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-200 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{259 0 0 0-90 {}}} SUCCS {{259 0 0 0-92 {}}} CYCLES {}}
set a(0-92) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 0 NAME for:for:a:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-201 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 1 0.6474997499999999 14 0.6474997499999999} PREDS {{259 0 0 0-91 {}} {258 0 0 0-83 {}}} SUCCS {{258 0 0 0-95 {}} {258 0 0 0-99 {}} {258 0 0 0-101 {}} {258 0 0 0-103 {}} {258 0 0 0-105 {}} {258 0 0 0-107 {}} {258 0 0 0-109 {}} {258 0 0 0-111 {}} {258 0 0 0-113 {}} {258 0 0 0-115 {}} {258 0 0 0-119 {}} {258 0 0 0-121 {}} {258 0 0 0-123 {}} {258 0 0 0-125 {}} {258 0 0 0-127 {}} {258 0 0 0-129 {}} {258 0 0 0-131 {}} {258 0 0 0-133 {}} {258 0 0 0-135 {}} {258 0 0 0-136 {}} {258 0 0 0-141 {}} {258 0 0 0-142 {}} {258 0 0 0-147 {}} {258 0 0 0-148 {}} {258 0 0 0-154 {}} {258 0 0 0-156 {}} {258 0 0 0-161 {}} {258 0 0 0-162 {}} {258 0 0 0-168 {}} {258 0 0 0-170 {}} {258 0 0 0-175 {}} {258 0 0 0-176 {}} {258 0 0 0-182 {}} {258 0 0 0-183 {}} {258 0 0 0-188 {}} {258 0 0 0-189 {}} {258 0 0 0-195 {}} {258 0 0 0-196 {}} {258 0 0 0-200 {}} {258 0 0 0-201 {}} {258 0 0 0-206 {}} {258 0 0 0-208 {}} {258 0 0 0-212 {}} {258 0 0 0-213 {}} {258 0 0 0-218 {}} {258 0 0 0-220 {}} {258 0 0 0-224 {}} {258 0 0 0-225 {}} {258 0 0 0-230 {}} {258 0 0 0-231 {}}} CYCLES {}}
set a(0-93) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-202 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-94 {}}} CYCLES {}}
set a(0-94) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-203 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-93 {}}} SUCCS {{146 0 0 0-95 {}} {146 0 0 0-96 {}} {146 0 0 0-97 {}} {130 0 0 0-98 {}} {146 0 0 0-115 {}} {146 0 0 0-116 {}} {146 0 0 0-117 {}} {130 0 0 0-118 {}}} CYCLES {}}
set a(0-95) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-204 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-94 {}} {258 0 0 0-92 {}}} SUCCS {{258 0 0 0-97 {}}} CYCLES {}}
set a(0-96) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-205 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{146 0 0 0-94 {}} {258 0 0 0-90 {}}} SUCCS {{259 0 0 0-97 {}}} CYCLES {}}
set a(0-97) {AREA_SCORE {} NAME for:for:a:conc#2 TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-206 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-96 {}} {258 0 0 0-95 {}} {146 0 0 0-94 {}}} SUCCS {{259 0 0 0-98 {}}} CYCLES {}}
set a(0-98) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-207 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-97 {}} {130 0 0 0-94 {}}} SUCCS {{146 0 0 0-99 {}} {130 0 0 0-100 {}} {146 0 0 0-101 {}} {130 0 0 0-102 {}} {146 0 0 0-103 {}} {130 0 0 0-104 {}} {146 0 0 0-105 {}} {130 0 0 0-106 {}} {146 0 0 0-107 {}} {130 0 0 0-108 {}} {146 0 0 0-109 {}} {130 0 0 0-110 {}} {146 0 0 0-111 {}} {130 0 0 0-112 {}} {146 0 0 0-113 {}} {130 0 0 0-114 {}}} CYCLES {}}
set a(0-99) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-208 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-100 {}}} CYCLES {}}
set a(0-100) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-209 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-99 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {262 0 0 0-476 {}} {80 -2 0 0-476 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {262 0 0 0-410 0-3-0} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}}} SUCCS {{592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 0-3-0} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {256 0 0 0-410 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {256 0 0 0-476 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-101) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-210 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-102 {}}} CYCLES {}}
set a(0-102) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-211 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-101 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {256 0 0 0-412 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {256 0 0 0-478 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-103) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-212 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-104 {}}} CYCLES {}}
set a(0-104) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-213 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-103 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {256 0 0 0-414 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {256 0 0 0-480 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-105) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-214 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-106 {}}} CYCLES {}}
set a(0-106) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-215 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-105 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {256 0 0 0-416 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {256 0 0 0-482 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-107) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-216 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-108 {}}} CYCLES {}}
set a(0-108) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-217 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-107 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {256 0 0 0-418 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {256 0 0 0-484 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-109) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-218 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-110 {}}} CYCLES {}}
set a(0-110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-219 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-109 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {256 0 0 0-420 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {256 0 0 0-486 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-111) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-220 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-112 {}}} CYCLES {}}
set a(0-112) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-221 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-111 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-114 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {256 0 0 0-422 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {256 0 0 0-488 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-113) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-222 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-98 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-114 {}}} CYCLES {}}
set a(0-114) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-223 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-113 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {130 0 0 0-98 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {258 0 0 0-235 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {256 0 0 0-424 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {256 0 0 0-490 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-115) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-224 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-94 {}} {258 0 0 0-92 {}}} SUCCS {{258 0 0 0-117 {}}} CYCLES {}}
set a(0-116) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-225 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{146 0 0 0-94 {}} {258 0 0 0-90 {}}} SUCCS {{259 0 0 0-117 {}}} CYCLES {}}
set a(0-117) {AREA_SCORE {} NAME for:for:a:conc#1 TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-226 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-116 {}} {258 0 0 0-115 {}} {146 0 0 0-94 {}}} SUCCS {{259 0 0 0-118 {}}} CYCLES {}}
set a(0-118) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-227 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-117 {}} {130 0 0 0-94 {}}} SUCCS {{146 0 0 0-119 {}} {146 0 0 0-120 {}} {146 0 0 0-121 {}} {146 0 0 0-122 {}} {146 0 0 0-123 {}} {146 0 0 0-124 {}} {146 0 0 0-125 {}} {146 0 0 0-126 {}} {146 0 0 0-127 {}} {146 0 0 0-128 {}} {146 0 0 0-129 {}} {146 0 0 0-130 {}} {146 0 0 0-131 {}} {146 0 0 0-132 {}} {146 0 0 0-133 {}} {146 0 0 0-134 {}}} CYCLES {}}
set a(0-119) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-228 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-120 {}}} CYCLES {}}
set a(0-120) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-229 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-119 {}} {146 0 0 0-118 {}} {262 0 0 0-494 {}} {262 0 0 0-428 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-428 {}} {256 0 0 0-494 {}}} CYCLES {}}
set a(0-121) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-230 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-122 {}}} CYCLES {}}
set a(0-122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-231 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-121 {}} {146 0 0 0-118 {}} {262 0 0 0-496 {}} {262 0 0 0-430 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-430 {}} {256 0 0 0-496 {}}} CYCLES {}}
set a(0-123) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-232 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-124 {}}} CYCLES {}}
set a(0-124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-233 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-123 {}} {146 0 0 0-118 {}} {262 0 0 0-498 {}} {262 0 0 0-432 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-432 {}} {256 0 0 0-498 {}}} CYCLES {}}
set a(0-125) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-234 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-126 {}}} CYCLES {}}
set a(0-126) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-235 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-125 {}} {146 0 0 0-118 {}} {262 0 0 0-500 {}} {262 0 0 0-434 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-434 {}} {256 0 0 0-500 {}}} CYCLES {}}
set a(0-127) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-236 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-128 {}}} CYCLES {}}
set a(0-128) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-237 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-127 {}} {146 0 0 0-118 {}} {262 0 0 0-502 {}} {262 0 0 0-436 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-436 {}} {256 0 0 0-502 {}}} CYCLES {}}
set a(0-129) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-238 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-130 {}}} CYCLES {}}
set a(0-130) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-239 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-129 {}} {146 0 0 0-118 {}} {262 0 0 0-504 {}} {262 0 0 0-438 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-438 {}} {256 0 0 0-504 {}}} CYCLES {}}
set a(0-131) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-240 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-132 {}}} CYCLES {}}
set a(0-132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-241 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-131 {}} {146 0 0 0-118 {}} {262 0 0 0-506 {}} {262 0 0 0-440 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-440 {}} {256 0 0 0-506 {}}} CYCLES {}}
set a(0-133) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(8-2)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-242 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-118 {}} {258 0 0 0-92 {}}} SUCCS {{259 0 0 0-134 {}}} CYCLES {}}
set a(0-134) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-243 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 15 0.5999997499999998} PREDS {{259 0 0 0-133 {}} {146 0 0 0-118 {}} {262 0 0 0-508 {}} {262 0 0 0-442 {}}} SUCCS {{258 0 0 0-235 {}} {256 0 0 0-442 {}} {256 0 0 0-508 {}}} CYCLES {}}
set a(0-135) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-244 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-139 {}}} CYCLES {}}
set a(0-136) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-245 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-139 {}}} CYCLES {}}
set a(0-137) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-246 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-139 {}}} CYCLES {}}
set a(0-138) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-247 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-139 {}}} CYCLES {}}
set a(0-139) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-248 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-138 {}} {258 0 0 0-137 {}} {258 0 0 0-136 {}} {258 0 0 0-135 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-140) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-249 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-146 {}}} CYCLES {}}
set a(0-141) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-250 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-143 {}}} CYCLES {}}
set a(0-142) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-251 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-143 {}}} CYCLES {}}
set a(0-143) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-252 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-142 {}} {258 0 0 0-141 {}}} SUCCS {{258 0 0 0-146 {}}} CYCLES {}}
set a(0-144) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-253 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-145 {}}} CYCLES {}}
set a(0-145) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-254 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-144 {}}} SUCCS {{259 0 0 0-146 {}}} CYCLES {}}
set a(0-146) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-255 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-145 {}} {258 0 0 0-143 {}} {258 0 0 0-140 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-147) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-256 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-153 {}}} CYCLES {}}
set a(0-148) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-257 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-150 {}}} CYCLES {}}
set a(0-149) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-258 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-150 {}}} CYCLES {}}
set a(0-150) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-259 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-149 {}} {258 0 0 0-148 {}}} SUCCS {{258 0 0 0-153 {}}} CYCLES {}}
set a(0-151) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-260 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-152 {}}} CYCLES {}}
set a(0-152) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-261 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-151 {}}} SUCCS {{259 0 0 0-153 {}}} CYCLES {}}
set a(0-153) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-262 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-152 {}} {258 0 0 0-150 {}} {258 0 0 0-147 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-154) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-263 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-160 {}}} CYCLES {}}
set a(0-155) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-264 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-160 {}}} CYCLES {}}
set a(0-156) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-265 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-157 {}}} CYCLES {}}
set a(0-157) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-266 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-156 {}}} SUCCS {{258 0 0 0-160 {}}} CYCLES {}}
set a(0-158) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-267 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-159 {}}} CYCLES {}}
set a(0-159) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-268 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-158 {}}} SUCCS {{259 0 0 0-160 {}}} CYCLES {}}
set a(0-160) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-269 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-159 {}} {258 0 0 0-157 {}} {258 0 0 0-155 {}} {258 0 0 0-154 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-161) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-270 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-167 {}}} CYCLES {}}
set a(0-162) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-271 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-164 {}}} CYCLES {}}
set a(0-163) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-272 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-164 {}}} CYCLES {}}
set a(0-164) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-273 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-163 {}} {258 0 0 0-162 {}}} SUCCS {{258 0 0 0-167 {}}} CYCLES {}}
set a(0-165) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-274 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-166 {}}} CYCLES {}}
set a(0-166) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-275 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-165 {}}} SUCCS {{259 0 0 0-167 {}}} CYCLES {}}
set a(0-167) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-276 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-166 {}} {258 0 0 0-164 {}} {258 0 0 0-161 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-168) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-277 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-174 {}}} CYCLES {}}
set a(0-169) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-278 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-174 {}}} CYCLES {}}
set a(0-170) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-279 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-171 {}}} CYCLES {}}
set a(0-171) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-280 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-170 {}}} SUCCS {{258 0 0 0-174 {}}} CYCLES {}}
set a(0-172) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-281 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-173 {}}} CYCLES {}}
set a(0-173) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-282 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-172 {}}} SUCCS {{259 0 0 0-174 {}}} CYCLES {}}
set a(0-174) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-283 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-173 {}} {258 0 0 0-171 {}} {258 0 0 0-169 {}} {258 0 0 0-168 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-175) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-284 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-181 {}}} CYCLES {}}
set a(0-176) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-285 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-181 {}}} CYCLES {}}
set a(0-177) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-286 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-178 {}}} CYCLES {}}
set a(0-178) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-287 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{259 0 0 0-177 {}}} SUCCS {{258 0 0 0-181 {}}} CYCLES {}}
set a(0-179) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-288 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-180 {}}} CYCLES {}}
set a(0-180) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-289 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-179 {}}} SUCCS {{259 0 0 0-181 {}}} CYCLES {}}
set a(0-181) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-290 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-180 {}} {258 0 0 0-178 {}} {258 0 0 0-176 {}} {258 0 0 0-175 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-182) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-291 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-187 {}}} CYCLES {}}
set a(0-183) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-292 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-187 {}}} CYCLES {}}
set a(0-184) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-293 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-187 {}}} CYCLES {}}
set a(0-185) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-294 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-186 {}}} CYCLES {}}
set a(0-186) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-295 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-185 {}}} SUCCS {{259 0 0 0-187 {}}} CYCLES {}}
set a(0-187) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-296 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-186 {}} {258 0 0 0-184 {}} {258 0 0 0-183 {}} {258 0 0 0-182 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-188) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-297 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-191 {}}} CYCLES {}}
set a(0-189) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-298 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-191 {}}} CYCLES {}}
set a(0-190) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-299 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-191 {}}} CYCLES {}}
set a(0-191) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-300 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-190 {}} {258 0 0 0-189 {}} {258 0 0 0-188 {}}} SUCCS {{258 0 0 0-193 {}}} CYCLES {}}
set a(0-192) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-301 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-193 {}}} CYCLES {}}
set a(0-193) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-302 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-192 {}} {258 0 0 0-191 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-194) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-303 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-199 {}}} CYCLES {}}
set a(0-195) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-304 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-197 {}}} CYCLES {}}
set a(0-196) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-305 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-197 {}}} CYCLES {}}
set a(0-197) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-306 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-196 {}} {258 0 0 0-195 {}}} SUCCS {{258 0 0 0-199 {}}} CYCLES {}}
set a(0-198) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-307 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-199 {}}} CYCLES {}}
set a(0-199) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-308 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-198 {}} {258 0 0 0-197 {}} {258 0 0 0-194 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-200) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-309 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-205 {}}} CYCLES {}}
set a(0-201) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-310 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-203 {}}} CYCLES {}}
set a(0-202) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-311 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-203 {}}} CYCLES {}}
set a(0-203) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-312 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-202 {}} {258 0 0 0-201 {}}} SUCCS {{258 0 0 0-205 {}}} CYCLES {}}
set a(0-204) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-313 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-205 {}}} CYCLES {}}
set a(0-205) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-314 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-204 {}} {258 0 0 0-203 {}} {258 0 0 0-200 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-206) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-315 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-211 {}}} CYCLES {}}
set a(0-207) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-316 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-211 {}}} CYCLES {}}
set a(0-208) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-317 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-209 {}}} CYCLES {}}
set a(0-209) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-318 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-208 {}}} SUCCS {{258 0 0 0-211 {}}} CYCLES {}}
set a(0-210) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-319 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-211 {}}} CYCLES {}}
set a(0-211) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-320 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-210 {}} {258 0 0 0-209 {}} {258 0 0 0-207 {}} {258 0 0 0-206 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-212) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-321 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-217 {}}} CYCLES {}}
set a(0-213) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-322 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-215 {}}} CYCLES {}}
set a(0-214) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-323 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-215 {}}} CYCLES {}}
set a(0-215) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-324 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-214 {}} {258 0 0 0-213 {}}} SUCCS {{258 0 0 0-217 {}}} CYCLES {}}
set a(0-216) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-325 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-217 {}}} CYCLES {}}
set a(0-217) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-326 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-216 {}} {258 0 0 0-215 {}} {258 0 0 0-212 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-218) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#17 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-327 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-223 {}}} CYCLES {}}
set a(0-219) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-328 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-223 {}}} CYCLES {}}
set a(0-220) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#19 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-329 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{259 0 0 0-221 {}}} CYCLES {}}
set a(0-221) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-330 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-220 {}}} SUCCS {{258 0 0 0-223 {}}} CYCLES {}}
set a(0-222) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-331 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-223 {}}} CYCLES {}}
set a(0-223) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-332 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-222 {}} {258 0 0 0-221 {}} {258 0 0 0-219 {}} {258 0 0 0-218 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-224) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-333 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-229 {}}} CYCLES {}}
set a(0-225) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-334 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-229 {}}} CYCLES {}}
set a(0-226) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-335 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{259 0 0 0-227 {}}} CYCLES {}}
set a(0-227) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-336 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{259 0 0 0-226 {}}} SUCCS {{258 0 0 0-229 {}}} CYCLES {}}
set a(0-228) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-337 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-229 {}}} CYCLES {}}
set a(0-229) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-338 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-228 {}} {258 0 0 0-227 {}} {258 0 0 0-225 {}} {258 0 0 0-224 {}}} SUCCS {{258 0 0 0-235 {}}} CYCLES {}}
set a(0-230) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#23 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-339 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-234 {}}} CYCLES {}}
set a(0-231) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-340 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{258 0 0 0-92 {}}} SUCCS {{258 0 0 0-234 {}}} CYCLES {}}
set a(0-232) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-341 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-90 {}}} SUCCS {{258 0 0 0-234 {}}} CYCLES {}}
set a(0-233) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-342 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-234 {}}} CYCLES {}}
set a(0-234) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-343 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-233 {}} {258 0 0 0-232 {}} {258 0 0 0-231 {}} {258 0 0 0-230 {}}} SUCCS {{259 0 0 0-235 {}}} CYCLES {}}
set a(0-235) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 9999 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-344 LOC {2 0.6 2 0.6 2 0.6 2 0.97499975 15 0.97499975} PREDS {{259 0 0 0-234 {}} {258 0 0 0-229 {}} {258 0 0 0-223 {}} {258 0 0 0-217 {}} {258 0 0 0-211 {}} {258 0 0 0-205 {}} {258 0 0 0-199 {}} {258 0 0 0-193 {}} {258 0 0 0-187 {}} {258 0 0 0-181 {}} {258 0 0 0-174 {}} {258 0 0 0-167 {}} {258 0 0 0-160 {}} {258 0 0 0-153 {}} {258 0 0 0-146 {}} {258 0 0 0-139 {}} {258 0 0 0-134 {}} {258 0 0 0-132 {}} {258 0 0 0-130 {}} {258 0 0 0-128 {}} {258 0 0 0-126 {}} {258 0 0 0-124 {}} {258 0 0 0-122 {}} {258 0 0 0-120 {}} {258 0 0 0-114 {}} {258 0 0 0-112 {}} {258 0 0 0-110 {}} {258 0 0 0-108 {}} {258 0 0 0-106 {}} {258 0 0 0-104 {}} {258 0 0 0-102 {}} {258 0 0 0-100 0-3-0} {258 0 0 0-76 {}} {258 0 0 0-75 {}} {258 0 0 0-74 {}} {258 0 0 0-73 {}} {258 0 0 0-72 {}} {258 0 0 0-71 {}} {258 0 0 0-70 {}} {258 0 0 0-69 {}} {258 0 0 0-68 {}} {258 0 0 0-67 {}} {258 0 0 0-66 {}} {258 0 0 0-65 {}} {258 0 0 0-64 {}} {258 0 0 0-63 {}} {258 0 0 0-62 {}} {258 0 0 0-61 {}}} SUCCS {{258 0 0 0-396 {}} {258 0 0 0-459 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-236) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-345 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-237 {}}} CYCLES {}}
set a(0-237) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 0 NAME for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-346 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 1 0.65124975 14 0.65124975} PREDS {{259 0 0 0-236 {}} {258 0 0 0-90 {}}} SUCCS {{258 0 0 0-239 {}}} CYCLES {}}
set a(0-238) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-347 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 14 0.39249999999999996} PREDS {{258 0 0 0-83 {}}} SUCCS {{259 0 0 0-239 {}}} CYCLES {}}
set a(0-239) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 0 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.03 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-348 LOC {1 0.65125 1 0.65125 1 0.65125 1 0.90999975 14 0.90999975} PREDS {{259 0 0 0-238 {}} {258 0 0 0-237 {}}} SUCCS {{258 0 0 0-242 {}} {258 0 0 0-244 {}} {258 0 0 0-246 {}} {258 0 0 0-248 {}} {258 0 0 0-250 {}} {258 0 0 0-252 {}} {258 0 0 0-254 {}} {258 0 0 0-256 {}} {258 0 0 0-258 {}} {258 0 0 0-260 {}} {258 0 0 0-262 {}} {258 0 0 0-264 {}} {258 0 0 0-266 {}} {258 0 0 0-268 {}} {258 0 0 0-270 {}} {258 0 0 0-272 {}} {258 0 0 0-274 {}} {258 0 0 0-276 {}} {258 0 0 0-278 {}} {258 0 0 0-279 {}} {258 0 0 0-280 {}} {258 0 0 0-283 {}} {258 0 0 0-284 {}} {258 0 0 0-285 {}} {258 0 0 0-290 {}} {258 0 0 0-291 {}} {258 0 0 0-292 {}} {258 0 0 0-297 {}} {258 0 0 0-298 {}} {258 0 0 0-299 {}} {258 0 0 0-304 {}} {258 0 0 0-305 {}} {258 0 0 0-306 {}} {258 0 0 0-311 {}} {258 0 0 0-312 {}} {258 0 0 0-313 {}} {258 0 0 0-318 {}} {258 0 0 0-319 {}} {258 0 0 0-320 {}} {258 0 0 0-325 {}} {258 0 0 0-326 {}} {258 0 0 0-327 {}} {258 0 0 0-331 {}} {258 0 0 0-332 {}} {258 0 0 0-333 {}} {258 0 0 0-337 {}} {258 0 0 0-338 {}} {258 0 0 0-339 {}} {258 0 0 0-343 {}} {258 0 0 0-344 {}} {258 0 0 0-345 {}} {258 0 0 0-349 {}} {258 0 0 0-350 {}} {258 0 0 0-351 {}} {258 0 0 0-355 {}} {258 0 0 0-356 {}} {258 0 0 0-357 {}} {258 0 0 0-361 {}} {258 0 0 0-362 {}} {258 0 0 0-363 {}} {258 0 0 0-367 {}} {258 0 0 0-368 {}} {258 0 0 0-369 {}} {258 0 0 0-373 {}} {258 0 0 0-374 {}} {258 0 0 0-375 {}}} CYCLES {}}
set a(0-240) {AREA_SCORE {} NAME for:for:b:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-349 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-241 {}}} CYCLES {}}
set a(0-241) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-350 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-240 {}}} SUCCS {{146 0 0 0-242 {}} {130 0 0 0-243 {}} {146 0 0 0-260 {}} {130 0 0 0-261 {}}} CYCLES {}}
set a(0-242) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-351 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-241 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-243 {}}} CYCLES {}}
set a(0-243) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-352 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-242 {}} {130 0 0 0-241 {}}} SUCCS {{146 0 0 0-244 {}} {130 0 0 0-245 {}} {146 0 0 0-246 {}} {130 0 0 0-247 {}} {146 0 0 0-248 {}} {130 0 0 0-249 {}} {146 0 0 0-250 {}} {130 0 0 0-251 {}} {146 0 0 0-252 {}} {130 0 0 0-253 {}} {146 0 0 0-254 {}} {130 0 0 0-255 {}} {146 0 0 0-256 {}} {130 0 0 0-257 {}} {146 0 0 0-258 {}} {130 0 0 0-259 {}}} CYCLES {}}
set a(0-244) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-353 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-245 {}}} CYCLES {}}
set a(0-245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-354 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-244 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {256 0 0 0-410 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {256 0 0 0-476 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-246) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-355 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-247 {}}} CYCLES {}}
set a(0-247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-356 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-246 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {256 0 0 0-412 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {256 0 0 0-478 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-248) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-357 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-249 {}}} CYCLES {}}
set a(0-249) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-358 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-248 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {256 0 0 0-414 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {256 0 0 0-480 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-250) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-359 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-251 {}}} CYCLES {}}
set a(0-251) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-360 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-250 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {256 0 0 0-416 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {256 0 0 0-482 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-252) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-361 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-253 {}}} CYCLES {}}
set a(0-253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-362 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-252 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {256 0 0 0-418 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {256 0 0 0-484 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-254) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-363 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-255 {}}} CYCLES {}}
set a(0-255) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-364 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-254 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {256 0 0 0-420 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {256 0 0 0-486 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-256) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-365 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-257 {}}} CYCLES {}}
set a(0-257) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-366 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-256 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-259 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {256 0 0 0-422 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {256 0 0 0-488 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-258) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-367 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-243 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-259 {}}} CYCLES {}}
set a(0-259) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-368 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-258 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {130 0 0 0-243 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {258 0 0 0-378 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {256 0 0 0-424 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {256 0 0 0-490 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-260) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-369 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-241 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-261 {}}} CYCLES {}}
set a(0-261) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-370 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-260 {}} {130 0 0 0-241 {}}} SUCCS {{146 0 0 0-262 {}} {146 0 0 0-263 {}} {146 0 0 0-264 {}} {146 0 0 0-265 {}} {146 0 0 0-266 {}} {146 0 0 0-267 {}} {146 0 0 0-268 {}} {146 0 0 0-269 {}} {146 0 0 0-270 {}} {146 0 0 0-271 {}} {146 0 0 0-272 {}} {146 0 0 0-273 {}} {146 0 0 0-274 {}} {146 0 0 0-275 {}} {146 0 0 0-276 {}} {146 0 0 0-277 {}}} CYCLES {}}
set a(0-262) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-371 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-263 {}}} CYCLES {}}
set a(0-263) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-372 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-262 {}} {146 0 0 0-261 {}} {262 0 0 0-494 0-3-0} {262 0 0 0-428 {}}} SUCCS {{258 0 0 0-378 0-3-0} {256 0 0 0-428 {}} {256 0 0 0-494 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-264) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-373 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-265 {}}} CYCLES {}}
set a(0-265) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-374 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-264 {}} {146 0 0 0-261 {}} {262 0 0 0-496 {}} {262 0 0 0-430 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-430 {}} {256 0 0 0-496 {}}} CYCLES {}}
set a(0-266) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-375 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-267 {}}} CYCLES {}}
set a(0-267) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-376 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-266 {}} {146 0 0 0-261 {}} {262 0 0 0-498 {}} {262 0 0 0-432 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-432 {}} {256 0 0 0-498 {}}} CYCLES {}}
set a(0-268) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-377 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-269 {}}} CYCLES {}}
set a(0-269) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-378 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-268 {}} {146 0 0 0-261 {}} {262 0 0 0-500 {}} {262 0 0 0-434 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-434 {}} {256 0 0 0-500 {}}} CYCLES {}}
set a(0-270) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-379 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-271 {}}} CYCLES {}}
set a(0-271) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-380 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-270 {}} {146 0 0 0-261 {}} {262 0 0 0-502 {}} {262 0 0 0-436 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-436 {}} {256 0 0 0-502 {}}} CYCLES {}}
set a(0-272) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-381 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-273 {}}} CYCLES {}}
set a(0-273) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-382 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-272 {}} {146 0 0 0-261 {}} {262 0 0 0-504 {}} {262 0 0 0-438 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-438 {}} {256 0 0 0-504 {}}} CYCLES {}}
set a(0-274) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-383 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-275 {}}} CYCLES {}}
set a(0-275) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-384 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-274 {}} {146 0 0 0-261 {}} {262 0 0 0-506 {}} {262 0 0 0-440 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-440 {}} {256 0 0 0-506 {}}} CYCLES {}}
set a(0-276) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-385 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{146 0 0 0-261 {}} {258 0 0 0-239 {}}} SUCCS {{259 0 0 0-277 {}}} CYCLES {}}
set a(0-277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-386 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 16 0.5999997499999998} PREDS {{259 0 0 0-276 {}} {146 0 0 0-261 {}} {262 0 0 0-508 {}} {262 0 0 0-442 {}}} SUCCS {{258 0 0 0-378 {}} {256 0 0 0-442 {}} {256 0 0 0-508 {}}} CYCLES {}}
set a(0-278) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-387 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-282 {}}} CYCLES {}}
set a(0-279) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-388 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-282 {}}} CYCLES {}}
set a(0-280) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-389 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-282 {}}} CYCLES {}}
set a(0-281) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-390 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-282 {}}} CYCLES {}}
set a(0-282) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-391 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-281 {}} {258 0 0 0-280 {}} {258 0 0 0-279 {}} {258 0 0 0-278 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-283) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-392 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-289 {}}} CYCLES {}}
set a(0-284) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-393 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-286 {}}} CYCLES {}}
set a(0-285) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-394 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-286 {}}} CYCLES {}}
set a(0-286) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-395 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-285 {}} {258 0 0 0-284 {}}} SUCCS {{258 0 0 0-289 {}}} CYCLES {}}
set a(0-287) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-396 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-288 {}}} CYCLES {}}
set a(0-288) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-397 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-287 {}}} SUCCS {{259 0 0 0-289 {}}} CYCLES {}}
set a(0-289) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-398 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-288 {}} {258 0 0 0-286 {}} {258 0 0 0-283 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-290) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-399 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-296 {}}} CYCLES {}}
set a(0-291) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-400 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-293 {}}} CYCLES {}}
set a(0-292) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-401 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-293 {}}} CYCLES {}}
set a(0-293) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-402 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-292 {}} {258 0 0 0-291 {}}} SUCCS {{258 0 0 0-296 {}}} CYCLES {}}
set a(0-294) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-403 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-295 {}}} CYCLES {}}
set a(0-295) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-404 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-294 {}}} SUCCS {{259 0 0 0-296 {}}} CYCLES {}}
set a(0-296) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-405 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-295 {}} {258 0 0 0-293 {}} {258 0 0 0-290 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-297) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-406 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-303 {}}} CYCLES {}}
set a(0-298) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-407 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-303 {}}} CYCLES {}}
set a(0-299) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-408 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-300 {}}} CYCLES {}}
set a(0-300) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-409 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-299 {}}} SUCCS {{258 0 0 0-303 {}}} CYCLES {}}
set a(0-301) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-410 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-302 {}}} CYCLES {}}
set a(0-302) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-411 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-301 {}}} SUCCS {{259 0 0 0-303 {}}} CYCLES {}}
set a(0-303) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-412 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-302 {}} {258 0 0 0-300 {}} {258 0 0 0-298 {}} {258 0 0 0-297 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-304) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#16 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-413 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-310 {}}} CYCLES {}}
set a(0-305) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#17 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-414 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-307 {}}} CYCLES {}}
set a(0-306) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#18 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-415 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-307 {}}} CYCLES {}}
set a(0-307) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-416 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-306 {}} {258 0 0 0-305 {}}} SUCCS {{258 0 0 0-310 {}}} CYCLES {}}
set a(0-308) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-417 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-309 {}}} CYCLES {}}
set a(0-309) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-418 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-308 {}}} SUCCS {{259 0 0 0-310 {}}} CYCLES {}}
set a(0-310) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-419 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-309 {}} {258 0 0 0-307 {}} {258 0 0 0-304 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-311) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#19 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-420 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-317 {}}} CYCLES {}}
set a(0-312) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#20 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-421 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-317 {}}} CYCLES {}}
set a(0-313) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#21 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-422 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-314 {}}} CYCLES {}}
set a(0-314) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-423 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-313 {}}} SUCCS {{258 0 0 0-317 {}}} CYCLES {}}
set a(0-315) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-424 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-316 {}}} CYCLES {}}
set a(0-316) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-425 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-315 {}}} SUCCS {{259 0 0 0-317 {}}} CYCLES {}}
set a(0-317) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-426 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-316 {}} {258 0 0 0-314 {}} {258 0 0 0-312 {}} {258 0 0 0-311 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-318) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#22 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-427 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-324 {}}} CYCLES {}}
set a(0-319) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#23 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-428 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-324 {}}} CYCLES {}}
set a(0-320) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#24 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-429 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-321 {}}} CYCLES {}}
set a(0-321) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-430 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-320 {}}} SUCCS {{258 0 0 0-324 {}}} CYCLES {}}
set a(0-322) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-431 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-323 {}}} CYCLES {}}
set a(0-323) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-432 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-322 {}}} SUCCS {{259 0 0 0-324 {}}} CYCLES {}}
set a(0-324) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-433 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-323 {}} {258 0 0 0-321 {}} {258 0 0 0-319 {}} {258 0 0 0-318 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-325) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#25 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-434 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-330 {}}} CYCLES {}}
set a(0-326) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#26 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-435 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-330 {}}} CYCLES {}}
set a(0-327) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#27 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-436 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-330 {}}} CYCLES {}}
set a(0-328) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-437 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-329 {}}} CYCLES {}}
set a(0-329) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-438 LOC {1 0.0 1 0.0 1 0.0 14 0.0} PREDS {{259 0 0 0-328 {}}} SUCCS {{259 0 0 0-330 {}}} CYCLES {}}
set a(0-330) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-439 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-329 {}} {258 0 0 0-327 {}} {258 0 0 0-326 {}} {258 0 0 0-325 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-331) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#28 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-440 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-334 {}}} CYCLES {}}
set a(0-332) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#29 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-441 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-334 {}}} CYCLES {}}
set a(0-333) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#30 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-442 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-334 {}}} CYCLES {}}
set a(0-334) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-443 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-333 {}} {258 0 0 0-332 {}} {258 0 0 0-331 {}}} SUCCS {{258 0 0 0-336 {}}} CYCLES {}}
set a(0-335) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-444 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-336 {}}} CYCLES {}}
set a(0-336) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-445 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-335 {}} {258 0 0 0-334 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-337) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#31 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-446 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-342 {}}} CYCLES {}}
set a(0-338) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#32 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-447 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-340 {}}} CYCLES {}}
set a(0-339) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#33 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-448 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-340 {}}} CYCLES {}}
set a(0-340) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-449 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-339 {}} {258 0 0 0-338 {}}} SUCCS {{258 0 0 0-342 {}}} CYCLES {}}
set a(0-341) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-450 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-342 {}}} CYCLES {}}
set a(0-342) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-451 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-341 {}} {258 0 0 0-340 {}} {258 0 0 0-337 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-343) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#34 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-452 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-348 {}}} CYCLES {}}
set a(0-344) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#35 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-453 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-346 {}}} CYCLES {}}
set a(0-345) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#36 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-454 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-346 {}}} CYCLES {}}
set a(0-346) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-455 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-345 {}} {258 0 0 0-344 {}}} SUCCS {{258 0 0 0-348 {}}} CYCLES {}}
set a(0-347) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-456 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-348 {}}} CYCLES {}}
set a(0-348) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-457 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-347 {}} {258 0 0 0-346 {}} {258 0 0 0-343 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-349) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#37 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-458 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-354 {}}} CYCLES {}}
set a(0-350) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#38 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-459 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-354 {}}} CYCLES {}}
set a(0-351) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#39 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-460 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-352 {}}} CYCLES {}}
set a(0-352) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-461 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-351 {}}} SUCCS {{258 0 0 0-354 {}}} CYCLES {}}
set a(0-353) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-462 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-354 {}}} CYCLES {}}
set a(0-354) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-463 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-353 {}} {258 0 0 0-352 {}} {258 0 0 0-350 {}} {258 0 0 0-349 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-355) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#40 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-464 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-360 {}}} CYCLES {}}
set a(0-356) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#41 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-465 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-358 {}}} CYCLES {}}
set a(0-357) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#42 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-466 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-358 {}}} CYCLES {}}
set a(0-358) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-467 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-357 {}} {258 0 0 0-356 {}}} SUCCS {{258 0 0 0-360 {}}} CYCLES {}}
set a(0-359) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-468 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-360 {}}} CYCLES {}}
set a(0-360) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-469 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-359 {}} {258 0 0 0-358 {}} {258 0 0 0-355 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-361) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#43 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-470 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-366 {}}} CYCLES {}}
set a(0-362) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#44 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-471 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-366 {}}} CYCLES {}}
set a(0-363) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#45 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-472 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-364 {}}} CYCLES {}}
set a(0-364) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-473 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-363 {}}} SUCCS {{258 0 0 0-366 {}}} CYCLES {}}
set a(0-365) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-474 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-366 {}}} CYCLES {}}
set a(0-366) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-475 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-365 {}} {258 0 0 0-364 {}} {258 0 0 0-362 {}} {258 0 0 0-361 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-367) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#46 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-476 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-372 {}}} CYCLES {}}
set a(0-368) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#47 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-477 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-372 {}}} CYCLES {}}
set a(0-369) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#48 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-478 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{259 0 0 0-370 {}}} CYCLES {}}
set a(0-370) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-479 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-369 {}}} SUCCS {{258 0 0 0-372 {}}} CYCLES {}}
set a(0-371) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-480 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-372 {}}} CYCLES {}}
set a(0-372) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-481 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-371 {}} {258 0 0 0-370 {}} {258 0 0 0-368 {}} {258 0 0 0-367 {}}} SUCCS {{258 0 0 0-378 {}}} CYCLES {}}
set a(0-373) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#49 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-482 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-377 {}}} CYCLES {}}
set a(0-374) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#50 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-483 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-377 {}}} CYCLES {}}
set a(0-375) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(9:0))(2-0)#51 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-484 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{258 0 0 0-239 {}}} SUCCS {{258 0 0 0-377 {}}} CYCLES {}}
set a(0-376) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-485 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-377 {}}} CYCLES {}}
set a(0-377) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-486 LOC {1 0.9099999999999999 1 0.9099999999999999 1 0.9099999999999999 14 0.9099999999999999} PREDS {{259 0 0 0-376 {}} {258 0 0 0-375 {}} {258 0 0 0-374 {}} {258 0 0 0-373 {}}} SUCCS {{259 0 0 0-378 {}}} CYCLES {}}
set a(0-378) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 9999 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-487 LOC {3 0.6 3 0.6 3 0.6 3 0.97499975 16 0.97499975} PREDS {{259 0 0 0-377 {}} {258 0 0 0-372 {}} {258 0 0 0-366 {}} {258 0 0 0-360 {}} {258 0 0 0-354 {}} {258 0 0 0-348 {}} {258 0 0 0-342 {}} {258 0 0 0-336 {}} {258 0 0 0-330 {}} {258 0 0 0-324 {}} {258 0 0 0-317 {}} {258 0 0 0-310 {}} {258 0 0 0-303 {}} {258 0 0 0-296 {}} {258 0 0 0-289 {}} {258 0 0 0-282 {}} {258 0 0 0-277 {}} {258 0 0 0-275 {}} {258 0 0 0-273 {}} {258 0 0 0-271 {}} {258 0 0 0-269 {}} {258 0 0 0-267 {}} {258 0 0 0-265 {}} {258 0 0 0-263 0-3-0} {258 0 0 0-259 {}} {258 0 0 0-257 {}} {258 0 0 0-255 {}} {258 0 0 0-253 {}} {258 0 0 0-251 {}} {258 0 0 0-249 {}} {258 0 0 0-247 {}} {258 0 0 0-245 {}} {258 0 0 0-60 {}} {258 0 0 0-59 {}} {258 0 0 0-58 {}} {258 0 0 0-57 {}} {258 0 0 0-56 {}} {258 0 0 0-55 {}} {258 0 0 0-54 {}} {258 0 0 0-53 {}} {258 0 0 0-52 {}} {258 0 0 0-51 {}} {258 0 0 0-50 {}} {258 0 0 0-49 {}} {258 0 0 0-48 {}} {258 0 0 0-47 {}} {258 0 0 0-46 {}} {258 0 0 0-45 {}}} SUCCS {{258 0 0 0-380 0-3-0} {258 0 0 0-382 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-488 LOC {3 1.0 3 0.9 3 1.0 4 0.5999997499999998 17 0.5999997499999998} PREDS {{258 0 0 0-87 {}} {80 -2 0 0-381 {}}} SUCCS {{259 0 0 0-380 {}} {80 -2 0 0-381 {}}} CYCLES {}}
set a(0-380) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 0 NAME mult:z:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-489 LOC {4 1.0 4 1.0 4 1.0 5 0.9999 18 0.9999} PREDS {{259 0 0 0-379 {}} {258 0 0 0-378 0-3-0}} SUCCS {{258 0 0 0-386 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-490 LOC {3 1.0 3 0.9 3 1.0 4 0.5999997499999998 17 0.5999997499999998} PREDS {{80 -2 0 0-379 {}} {258 0 0 0-87 {}}} SUCCS {{80 -2 0 0-379 {}} {259 0 0 0-382 {}}} CYCLES {}}
set a(0-382) {AREA_SCORE 2604.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) QUANTITY 0 MULTICYCLE mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) MINCLKPRD 4.44 NAME mult:t:mul TYPE MUL DELAY {2cy+1.44 ns} INPUT_DELAY {0.54 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-491 LOC {4 1.0 4 0.892 4 1.0 7 0.35997974499999996 20 0.35997974499999996} PREDS {{259 0 0 0-381 {}} {258 0 0 0-378 {}}} SUCCS {{259 0 0 0-383 {}}} CYCLES {}}
set a(0-383) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-492 LOC {7 0.35997989999999996 7 0.35997989999999996 7 0.35997989999999996 20 0.35997989999999996} PREDS {{259 0 0 0-382 {}}} SUCCS {{259 0 0 0-384 {}}} CYCLES {}}
set a(0-384) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 0 NAME mult:z_:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-493 LOC {7 1.0 7 1.0 7 1.0 8 0.9999 21 0.9999} PREDS {{259 0 0 0-383 {}}} SUCCS {{259 0 0 0-385 {}}} CYCLES {}}
set a(0-385) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-494 LOC {9 0.0 9 0.0 9 0.0 22 0.0} PREDS {{259 0 0 0-384 {}}} SUCCS {{259 0 0 0-386 {}}} CYCLES {}}
set a(0-386) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-495 LOC {9 0.0 9 0.0 9 0.0 9 0.34124975 22 0.34124975} PREDS {{259 0 0 0-385 {}} {258 0 0 0-380 0-3-0}} SUCCS {{259 0 0 0-387 0-3-0} {258 0 0 0-393 {}} {258 0 0 0-394 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-387) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-496 LOC {9 0.34125 9 0.34125 9 0.34125 22 0.34125} PREDS {{259 0 0 0-386 0-3-0}} SUCCS {{258 0 0 0-389 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-388) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-497 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-389 {}}} CYCLES {}}
set a(0-389) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 0 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-498 LOC {9 0.34125 9 0.34125 9 0.34125 9 0.68624975 22 0.68624975} PREDS {{259 0 0 0-388 {}} {258 0 0 0-387 0-3-0}} SUCCS {{259 0 0 0-390 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-390) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-499 LOC {9 0.6862499999999999 9 0.6862499999999999 9 0.6862499999999999 22 0.6862499999999999} PREDS {{259 0 0 0-389 0-3-0}} SUCCS {{259 0 0 0-391 {}} {258 0 0 0-394 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-391) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-500 LOC {9 0.6862499999999999 9 0.6862499999999999 9 0.6862499999999999 22 0.6862499999999999} PREDS {{259 0 0 0-390 {}}} SUCCS {{658 0 0 0-392 {}} {658 0 0 0-393 {}}} CYCLES {}}
set a(0-392) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-501 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{658 0 0 0-391 {}}} SUCCS {{259 0 0 0-393 {}}} CYCLES {}}
set a(0-393) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-502 LOC {9 0.34125 9 0.34125 9 0.34125 9 0.6824997500000001 22 0.6824997500000001} PREDS {{259 0 0 0-392 {}} {658 0 0 0-391 {}} {258 0 0 0-386 {}}} SUCCS {{259 0 0 0-394 {}}} CYCLES {}}
set a(0-394) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 9999 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-503 LOC {9 0.6862499999999999 9 0.6862499999999999 9 0.6862499999999999 9 0.7062497499999999 22 0.7062497499999999} PREDS {{259 0 0 0-393 {}} {258 0 0 0-390 0-3-0} {258 0 0 0-386 {}} {258 0 0 0-44 {}}} SUCCS {{258 0 0 0-396 0-3-0} {258 0 0 0-458 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-395) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 0 NAME for:for:for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-504 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 1 0.6474997499999999 14 0.6474997499999999} PREDS {{258 0 0 0-90 {}} {258 0 0 0-83 {}}} SUCCS {{258 0 0 0-407 {}} {258 0 0 0-409 {}} {258 0 0 0-411 {}} {258 0 0 0-413 {}} {258 0 0 0-415 {}} {258 0 0 0-417 {}} {258 0 0 0-419 {}} {258 0 0 0-421 {}} {258 0 0 0-423 {}} {258 0 0 0-425 {}} {258 0 0 0-427 {}} {258 0 0 0-429 {}} {258 0 0 0-431 {}} {258 0 0 0-433 {}} {258 0 0 0-435 {}} {258 0 0 0-437 {}} {258 0 0 0-439 {}} {258 0 0 0-441 {}}} CYCLES {}}
set a(0-396) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-505 LOC {10 0.0 10 0.0 10 0.0 10 0.34124975 23 0.34124975} PREDS {{258 0 0 0-394 0-3-0} {258 0 0 0-235 {}}} SUCCS {{258 0 0 0-398 0-3-0} {258 0 0 0-403 {}} {258 0 0 0-404 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-397) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-506 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-399 {}}} CYCLES {}}
set a(0-398) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-507 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{258 0 0 0-396 0-3-0}} SUCCS {{259 0 0 0-399 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-399) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 0 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-508 LOC {10 0.34125 10 0.34125 10 0.34125 10 0.68624975 23 0.68624975} PREDS {{259 0 0 0-398 0-3-0} {258 0 0 0-397 {}}} SUCCS {{259 0 0 0-400 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-400) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-509 LOC {10 0.6862499999999999 10 0.6862499999999999 10 0.6862499999999999 23 0.6862499999999999} PREDS {{259 0 0 0-399 0-3-0}} SUCCS {{259 0 0 0-401 {}} {258 0 0 0-404 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-401) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-510 LOC {10 0.6862499999999999 10 0.6862499999999999 10 0.6862499999999999 23 0.6862499999999999} PREDS {{259 0 0 0-400 {}}} SUCCS {{658 0 0 0-402 {}} {658 0 0 0-403 {}}} CYCLES {}}
set a(0-402) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-511 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{658 0 0 0-401 {}}} SUCCS {{259 0 0 0-403 {}}} CYCLES {}}
set a(0-403) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-512 LOC {10 0.34125 10 0.34125 10 0.34125 10 0.6824997500000001 23 0.6824997500000001} PREDS {{259 0 0 0-402 {}} {658 0 0 0-401 {}} {258 0 0 0-396 {}}} SUCCS {{259 0 0 0-404 {}}} CYCLES {}}
set a(0-404) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 9999 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-513 LOC {10 0.6862499999999999 10 0.6862499999999999 10 0.6862499999999999 10 0.7062497499999999 23 0.7062497499999999} PREDS {{259 0 0 0-403 {}} {258 0 0 0-400 0-3-0} {258 0 0 0-396 {}} {258 0 0 0-43 {}}} SUCCS {{258 0 0 0-410 0-3-0} {258 0 0 0-412 {}} {258 0 0 0-414 {}} {258 0 0 0-416 {}} {258 0 0 0-418 {}} {258 0 0 0-420 {}} {258 0 0 0-422 {}} {258 0 0 0-424 {}} {258 0 0 0-428 {}} {258 0 0 0-430 {}} {258 0 0 0-432 {}} {258 0 0 0-434 {}} {258 0 0 0-436 {}} {258 0 0 0-438 {}} {258 0 0 0-440 {}} {258 0 0 0-442 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-405) {AREA_SCORE {} NAME for:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-514 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-406 {}}} CYCLES {}}
set a(0-406) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-515 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-405 {}}} SUCCS {{146 0 0 0-407 {}} {130 0 0 0-408 {}} {146 0 0 0-425 {}} {130 0 0 0-426 {}}} CYCLES {}}
set a(0-407) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-516 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-406 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-408 {}}} CYCLES {}}
set a(0-408) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-517 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-407 {}} {130 0 0 0-406 {}}} SUCCS {{146 0 0 0-409 {}} {130 0 0 0-410 {}} {146 0 0 0-411 {}} {130 0 0 0-412 {}} {146 0 0 0-413 {}} {130 0 0 0-414 {}} {146 0 0 0-415 {}} {130 0 0 0-416 {}} {146 0 0 0-417 {}} {130 0 0 0-418 {}} {146 0 0 0-419 {}} {130 0 0 0-420 {}} {146 0 0 0-421 {}} {130 0 0 0-422 {}} {146 0 0 0-423 {}} {130 0 0 0-424 {}}} CYCLES {}}
set a(0-409) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-518 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-410 {}}} CYCLES {}}
set a(0-410) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-519 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-410 {}} {259 0 0 0-409 {}} {130 0 0 0-408 {}} {258 0 0 0-404 0-3-0} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {256 0 0 0-245 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {256 0 0 0-100 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}}} SUCCS {{262 0 0 0-100 0-3-0} {80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {262 0 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-411) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-520 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-412 {}}} CYCLES {}}
set a(0-412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-521 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-412 {}} {259 0 0 0-411 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {256 0 0 0-247 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {256 0 0 0-102 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {262 0 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-413) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-522 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-414 {}}} CYCLES {}}
set a(0-414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-523 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-414 {}} {259 0 0 0-413 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {256 0 0 0-249 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {256 0 0 0-104 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {262 0 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-415) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-524 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-416 {}}} CYCLES {}}
set a(0-416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-525 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-416 {}} {259 0 0 0-415 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {256 0 0 0-251 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {256 0 0 0-106 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {262 0 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-417) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-526 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-418 {}}} CYCLES {}}
set a(0-418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-527 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-418 {}} {259 0 0 0-417 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {256 0 0 0-253 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {256 0 0 0-108 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {262 0 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-419) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-528 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-420 {}}} CYCLES {}}
set a(0-420) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-529 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-420 {}} {259 0 0 0-419 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {256 0 0 0-255 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {256 0 0 0-110 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {262 0 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-421) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-530 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-422 {}}} CYCLES {}}
set a(0-422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-531 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-422 {}} {259 0 0 0-421 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {592 -2 0 0-259 {}} {256 0 0 0-257 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {256 0 0 0-112 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}} {592 -2 0 0-424 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {262 0 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-423) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-532 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-408 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-424 {}}} CYCLES {}}
set a(0-424) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-533 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-424 {}} {259 0 0 0-423 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {130 0 0 0-408 {}} {258 0 0 0-404 {}} {256 0 0 0-259 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {592 -2 0 0-245 {}} {256 0 0 0-114 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}} {592 -2 0 0-476 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {262 0 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-425) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(9:0))(2-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-534 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-406 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-426 {}}} CYCLES {}}
set a(0-426) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-535 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{259 0 0 0-425 {}} {130 0 0 0-406 {}}} SUCCS {{146 0 0 0-427 {}} {130 0 0 0-428 {}} {146 0 0 0-429 {}} {130 0 0 0-430 {}} {146 0 0 0-431 {}} {130 0 0 0-432 {}} {146 0 0 0-433 {}} {130 0 0 0-434 {}} {146 0 0 0-435 {}} {130 0 0 0-436 {}} {146 0 0 0-437 {}} {130 0 0 0-438 {}} {146 0 0 0-439 {}} {130 0 0 0-440 {}} {146 0 0 0-441 {}} {130 0 0 0-442 {}}} CYCLES {}}
set a(0-427) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-536 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-428 {}}} CYCLES {}}
set a(0-428) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-537 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-428 {}} {259 0 0 0-427 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-263 {}} {256 0 0 0-120 {}} {132 0 0 0-518 {}} {262 0 0 0-494 {}}} SUCCS {{262 0 0 0-120 {}} {262 0 0 0-263 {}} {262 0 0 0-428 {}} {258 0 0 0-494 {}}} CYCLES {}}
set a(0-429) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-538 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-430 {}}} CYCLES {}}
set a(0-430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-539 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-430 {}} {259 0 0 0-429 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-265 {}} {256 0 0 0-122 {}} {132 0 0 0-518 {}} {262 0 0 0-496 {}}} SUCCS {{262 0 0 0-122 {}} {262 0 0 0-265 {}} {262 0 0 0-430 {}} {258 0 0 0-496 {}}} CYCLES {}}
set a(0-431) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-540 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-432 {}}} CYCLES {}}
set a(0-432) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-541 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-432 {}} {259 0 0 0-431 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-267 {}} {256 0 0 0-124 {}} {132 0 0 0-518 {}} {262 0 0 0-498 {}}} SUCCS {{262 0 0 0-124 {}} {262 0 0 0-267 {}} {262 0 0 0-432 {}} {258 0 0 0-498 {}}} CYCLES {}}
set a(0-433) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-542 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-434 {}}} CYCLES {}}
set a(0-434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-543 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-434 {}} {259 0 0 0-433 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-269 {}} {256 0 0 0-126 {}} {132 0 0 0-518 {}} {262 0 0 0-500 {}}} SUCCS {{262 0 0 0-126 {}} {262 0 0 0-269 {}} {262 0 0 0-434 {}} {258 0 0 0-500 {}}} CYCLES {}}
set a(0-435) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-544 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-436 {}}} CYCLES {}}
set a(0-436) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-545 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-436 {}} {259 0 0 0-435 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-271 {}} {256 0 0 0-128 {}} {132 0 0 0-518 {}} {262 0 0 0-502 {}}} SUCCS {{262 0 0 0-128 {}} {262 0 0 0-271 {}} {262 0 0 0-436 {}} {258 0 0 0-502 {}}} CYCLES {}}
set a(0-437) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-546 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-438 {}}} CYCLES {}}
set a(0-438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-547 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-438 {}} {259 0 0 0-437 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-273 {}} {256 0 0 0-130 {}} {132 0 0 0-518 {}} {262 0 0 0-504 {}}} SUCCS {{262 0 0 0-130 {}} {262 0 0 0-273 {}} {262 0 0 0-438 {}} {258 0 0 0-504 {}}} CYCLES {}}
set a(0-439) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-548 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-440 {}}} CYCLES {}}
set a(0-440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-549 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-440 {}} {259 0 0 0-439 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-275 {}} {256 0 0 0-132 {}} {132 0 0 0-518 {}} {262 0 0 0-506 {}}} SUCCS {{262 0 0 0-132 {}} {262 0 0 0-275 {}} {262 0 0 0-440 {}} {258 0 0 0-506 {}}} CYCLES {}}
set a(0-441) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(9:0))(9-3)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-550 LOC {1 0.6475 1 0.6475 1 0.6475 14 0.6475} PREDS {{146 0 0 0-426 {}} {258 0 0 0-395 {}}} SUCCS {{259 0 0 0-442 {}}} CYCLES {}}
set a(0-442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-551 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-442 {}} {259 0 0 0-441 {}} {130 0 0 0-426 {}} {258 0 0 0-404 {}} {256 0 0 0-277 {}} {256 0 0 0-134 {}} {132 0 0 0-518 {}} {262 0 0 0-508 {}}} SUCCS {{262 0 0 0-134 {}} {262 0 0 0-277 {}} {262 0 0 0-442 {}} {258 0 0 0-508 {}}} CYCLES {}}
set a(0-443) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 0 NAME for:for:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-552 LOC {1 0.39249999999999996 1 0.39249999999999996 1 0.39249999999999996 1 0.6474997499999999 14 0.6474997499999999} PREDS {{258 0 0 0-90 {}} {258 0 0 0-83 {}}} SUCCS {{258 0 0 0-457 {}}} CYCLES {}}
set a(0-444) {AREA_SCORE {} NAME for:for:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-553 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-456 {}}} CYCLES {}}
set a(0-445) {AREA_SCORE {} NAME for:nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-554 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-446) {AREA_SCORE {} NAME for:nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-555 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-447) {AREA_SCORE {} NAME for:nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-556 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-448) {AREA_SCORE {} NAME for:nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-557 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-449) {AREA_SCORE {} NAME for:nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-558 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-450) {AREA_SCORE {} NAME for:nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-559 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-451) {AREA_SCORE {} NAME for:nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-560 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-452) {AREA_SCORE {} NAME for:nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-561 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-453) {AREA_SCORE {} NAME for:nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-562 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{258 0 0 0-455 {}}} CYCLES {}}
set a(0-454) {AREA_SCORE {} NAME for:nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-563 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-455 {}}} CYCLES {}}
set a(0-455) {AREA_SCORE {} NAME for:nn:conc TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-564 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-454 {}} {258 0 0 0-453 {}} {258 0 0 0-452 {}} {258 0 0 0-451 {}} {258 0 0 0-450 {}} {258 0 0 0-449 {}} {258 0 0 0-448 {}} {258 0 0 0-447 {}} {258 0 0 0-446 {}} {258 0 0 0-445 {}}} SUCCS {{259 0 0 0-456 {}}} CYCLES {}}
set a(0-456) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 0 NAME for:for:mul TYPE MUL DELAY {3.71 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-565 LOC {1 0.0 1 0.0 1 0.0 1 0.928130955 14 0.928130955} PREDS {{259 0 0 0-455 {}} {258 0 0 0-444 {}}} SUCCS {{259 0 0 0-457 {}}} CYCLES {}}
set a(0-457) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 0 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-566 LOC {2 0.0 2 0.0 2 0.0 2 0.25874975 15 0.25874975} PREDS {{259 0 0 0-456 {}} {258 0 0 0-443 {}}} SUCCS {{258 0 0 0-473 {}} {258 0 0 0-475 {}} {258 0 0 0-477 {}} {258 0 0 0-479 {}} {258 0 0 0-481 {}} {258 0 0 0-483 {}} {258 0 0 0-485 {}} {258 0 0 0-487 {}} {258 0 0 0-489 {}} {258 0 0 0-491 {}} {258 0 0 0-493 {}} {258 0 0 0-495 {}} {258 0 0 0-497 {}} {258 0 0 0-499 {}} {258 0 0 0-501 {}} {258 0 0 0-503 {}} {258 0 0 0-505 {}} {258 0 0 0-507 {}}} CYCLES {}}
set a(0-458) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-567 LOC {9 0.7062499999999999 9 0.7062499999999999 9 0.7062499999999999 22 0.7062499999999999} PREDS {{258 0 0 0-394 {}}} SUCCS {{259 0 0 0-459 {}}} CYCLES {}}
set a(0-459) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-568 LOC {10 0.0 10 0.0 10 0.0 10 0.34124975 23 0.34124975} PREDS {{259 0 0 0-458 {}} {258 0 0 0-235 0-3-0}} SUCCS {{259 0 0 0-460 {}} {258 0 0 0-462 0-3-0} {258 0 0 0-465 {}} {258 0 0 0-469 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-460) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-569 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-459 {}}} SUCCS {{259 0 0 0-461 {}}} CYCLES {}}
set a(0-461) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-570 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-460 {}}} SUCCS {{658 0 0 0-462 {}} {658 0 0 0-463 {}} {658 0 0 0-464 {}} {658 0 0 0-465 {}} {658 0 0 0-466 {}}} CYCLES {}}
set a(0-462) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-571 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{658 0 0 0-461 {}} {258 0 0 0-459 0-3-0}} SUCCS {{259 0 0 0-463 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-463) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-572 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-462 0-3-0} {658 0 0 0-461 {}}} SUCCS {{259 0 0 0-464 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-464) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 0 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-573 LOC {10 0.34125 10 0.34125 10 0.34125 10 0.6824997500000001 23 0.6824997500000001} PREDS {{259 0 0 0-463 0-3-0} {658 0 0 0-461 {}}} SUCCS {{258 0 0 0-470 0-3-0}} CYCLES {0-3-0 0-3-0}}
set a(0-465) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-574 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{658 0 0 0-461 {}} {258 0 0 0-459 {}}} SUCCS {{259 0 0 0-466 {}}} CYCLES {}}
set a(0-466) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-575 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-465 {}} {658 0 0 0-461 {}}} SUCCS {{259 0 0 0-467 {}}} CYCLES {}}
set a(0-467) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-576 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-466 {}} {258 0 0 0-41 {}}} SUCCS {{259 0 0 0-468 {}}} CYCLES {}}
set a(0-468) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-577 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{259 0 0 0-467 {}}} SUCCS {{258 0 0 0-470 {}}} CYCLES {}}
set a(0-469) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-578 LOC {10 0.34125 10 0.34125 10 0.34125 23 0.34125} PREDS {{258 0 0 0-459 {}}} SUCCS {{259 0 0 0-470 {}}} CYCLES {}}
set a(0-470) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 9999 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-579 LOC {10 0.6825 10 0.6825 10 0.6825 10 0.70249975 23 0.70249975} PREDS {{259 0 0 0-469 {}} {258 0 0 0-468 {}} {258 0 0 0-464 0-3-0} {258 0 0 0-42 {}}} SUCCS {{258 0 0 0-476 {}} {258 0 0 0-478 {}} {258 0 0 0-480 {}} {258 0 0 0-482 {}} {258 0 0 0-484 {}} {258 0 0 0-486 {}} {258 0 0 0-488 {}} {258 0 0 0-490 {}} {258 0 0 0-494 0-3-0} {258 0 0 0-496 {}} {258 0 0 0-498 {}} {258 0 0 0-500 {}} {258 0 0 0-502 {}} {258 0 0 0-504 {}} {258 0 0 0-506 {}} {258 0 0 0-508 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-471) {AREA_SCORE {} NAME for:for:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-580 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {} SUCCS {{259 0 0 0-472 {}}} CYCLES {}}
set a(0-472) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-581 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-471 {}}} SUCCS {{146 0 0 0-473 {}} {130 0 0 0-474 {}} {146 0 0 0-491 {}} {130 0 0 0-492 {}}} CYCLES {}}
set a(0-473) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-582 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-472 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-474 {}}} CYCLES {}}
set a(0-474) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-583 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{259 0 0 0-473 {}} {130 0 0 0-472 {}}} SUCCS {{146 0 0 0-475 {}} {130 0 0 0-476 {}} {146 0 0 0-477 {}} {130 0 0 0-478 {}} {146 0 0 0-479 {}} {130 0 0 0-480 {}} {146 0 0 0-481 {}} {130 0 0 0-482 {}} {146 0 0 0-483 {}} {130 0 0 0-484 {}} {146 0 0 0-485 {}} {130 0 0 0-486 {}} {146 0 0 0-487 {}} {130 0 0 0-488 {}} {146 0 0 0-489 {}} {130 0 0 0-490 {}}} CYCLES {}}
set a(0-475) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#2 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-584 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-476 {}}} CYCLES {}}
set a(0-476) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-585 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-476 {}} {259 0 0 0-475 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {592 -2 0 0-424 {}} {592 -2 0 0-422 {}} {592 -2 0 0-420 {}} {592 -2 0 0-418 {}} {592 -2 0 0-416 {}} {592 -2 0 0-414 {}} {592 -2 0 0-412 {}} {592 -2 0 0-410 {}} {592 -2 0 0-259 {}} {592 -2 0 0-257 {}} {592 -2 0 0-255 {}} {592 -2 0 0-253 {}} {592 -2 0 0-251 {}} {592 -2 0 0-249 {}} {592 -2 0 0-247 {}} {256 0 0 0-245 {}} {592 -2 0 0-245 {}} {592 -2 0 0-114 {}} {592 -2 0 0-112 {}} {592 -2 0 0-110 {}} {592 -2 0 0-108 {}} {592 -2 0 0-106 {}} {592 -2 0 0-104 {}} {592 -2 0 0-102 {}} {256 0 0 0-100 {}} {592 -2 0 0-100 {}} {132 0 0 0-518 {}} {592 -2 0 0-490 {}} {592 -2 0 0-488 {}} {592 -2 0 0-486 {}} {592 -2 0 0-484 {}} {592 -2 0 0-482 {}} {592 -2 0 0-480 {}} {592 -2 0 0-478 {}}} SUCCS {{262 0 0 0-100 {}} {80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {262 0 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-477) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#3 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-586 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-478 {}}} CYCLES {}}
set a(0-478) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-587 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-478 {}} {259 0 0 0-477 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {256 0 0 0-247 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {256 0 0 0-102 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {262 0 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-479) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#4 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-588 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-480 {}}} CYCLES {}}
set a(0-480) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-589 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-480 {}} {259 0 0 0-479 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {256 0 0 0-249 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {256 0 0 0-104 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {262 0 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-481) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#5 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-590 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-482 {}}} CYCLES {}}
set a(0-482) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-591 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-482 {}} {259 0 0 0-481 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {256 0 0 0-251 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {256 0 0 0-106 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {262 0 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-483) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#6 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-592 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-484 {}}} CYCLES {}}
set a(0-484) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-593 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-484 {}} {259 0 0 0-483 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {256 0 0 0-253 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {256 0 0 0-108 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {262 0 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-485) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#7 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-594 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-486 {}}} CYCLES {}}
set a(0-486) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-595 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-486 {}} {259 0 0 0-485 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {256 0 0 0-255 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {256 0 0 0-110 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}} {80 -2 0 0-488 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {262 0 0 0-486 {}} {80 -2 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-487) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#8 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-596 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-488 {}}} CYCLES {}}
set a(0-488) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-597 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-488 {}} {259 0 0 0-487 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {80 -2 0 0-259 {}} {256 0 0 0-257 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {80 -2 0 0-114 {}} {256 0 0 0-112 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}} {80 -2 0 0-490 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {262 0 0 0-488 {}} {80 -2 0 0-490 {}}} CYCLES {}}
set a(0-489) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-598 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-474 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-490 {}}} CYCLES {}}
set a(0-490) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-599 LOC {10 1.0 10 0.9 10 1.0 11 0.0249997500000001 24 0.0249997500000001} PREDS {{262 0 0 0-490 {}} {259 0 0 0-489 {}} {80 -2 0 0-488 {}} {80 -2 0 0-486 {}} {80 -2 0 0-484 {}} {80 -2 0 0-482 {}} {80 -2 0 0-480 {}} {80 -2 0 0-478 {}} {80 -2 0 0-476 {}} {130 0 0 0-474 {}} {258 0 0 0-470 {}} {80 -2 0 0-424 {}} {80 -2 0 0-422 {}} {80 -2 0 0-420 {}} {80 -2 0 0-418 {}} {80 -2 0 0-416 {}} {80 -2 0 0-414 {}} {80 -2 0 0-412 {}} {80 -2 0 0-410 {}} {256 0 0 0-259 {}} {80 -2 0 0-259 {}} {80 -2 0 0-257 {}} {80 -2 0 0-255 {}} {80 -2 0 0-253 {}} {80 -2 0 0-251 {}} {80 -2 0 0-249 {}} {80 -2 0 0-247 {}} {80 -2 0 0-245 {}} {256 0 0 0-114 {}} {80 -2 0 0-114 {}} {80 -2 0 0-112 {}} {80 -2 0 0-110 {}} {80 -2 0 0-108 {}} {80 -2 0 0-106 {}} {80 -2 0 0-104 {}} {80 -2 0 0-102 {}} {80 -2 0 0-100 {}} {132 0 0 0-518 {}}} SUCCS {{80 -2 0 0-100 {}} {592 -2 0 0-102 {}} {592 -2 0 0-104 {}} {592 -2 0 0-106 {}} {592 -2 0 0-108 {}} {592 -2 0 0-110 {}} {592 -2 0 0-112 {}} {592 -2 0 0-114 {}} {592 -2 0 0-245 {}} {592 -2 0 0-247 {}} {592 -2 0 0-249 {}} {592 -2 0 0-251 {}} {592 -2 0 0-253 {}} {592 -2 0 0-255 {}} {592 -2 0 0-257 {}} {592 -2 0 0-259 {}} {80 -2 0 0-410 {}} {592 -2 0 0-412 {}} {592 -2 0 0-414 {}} {592 -2 0 0-416 {}} {592 -2 0 0-418 {}} {592 -2 0 0-420 {}} {592 -2 0 0-422 {}} {592 -2 0 0-424 {}} {592 -2 0 0-476 {}} {80 -2 0 0-478 {}} {80 -2 0 0-480 {}} {80 -2 0 0-482 {}} {80 -2 0 0-484 {}} {80 -2 0 0-486 {}} {80 -2 0 0-488 {}} {262 0 0 0-490 {}}} CYCLES {}}
set a(0-491) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(9:0))(2-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-600 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-472 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-492 {}}} CYCLES {}}
set a(0-492) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-601 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{259 0 0 0-491 {}} {130 0 0 0-472 {}}} SUCCS {{146 0 0 0-493 {}} {130 0 0 0-494 {}} {146 0 0 0-495 {}} {130 0 0 0-496 {}} {146 0 0 0-497 {}} {130 0 0 0-498 {}} {146 0 0 0-499 {}} {130 0 0 0-500 {}} {146 0 0 0-501 {}} {130 0 0 0-502 {}} {146 0 0 0-503 {}} {130 0 0 0-504 {}} {146 0 0 0-505 {}} {130 0 0 0-506 {}} {146 0 0 0-507 {}} {130 0 0 0-508 {}}} CYCLES {}}
set a(0-493) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#9 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-602 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-494 {}}} CYCLES {}}
set a(0-494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-603 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-494 {}} {259 0 0 0-493 {}} {130 0 0 0-492 {}} {258 0 0 0-470 0-3-0} {258 0 0 0-428 {}} {256 0 0 0-263 {}} {256 0 0 0-120 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-120 {}} {262 0 0 0-263 0-3-0} {262 0 0 0-428 {}} {262 0 0 0-494 {}}} CYCLES {0-3-0 0-3-0}}
set a(0-495) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#10 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-604 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-496 {}}} CYCLES {}}
set a(0-496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-605 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-496 {}} {259 0 0 0-495 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-430 {}} {256 0 0 0-265 {}} {256 0 0 0-122 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-122 {}} {262 0 0 0-265 {}} {262 0 0 0-430 {}} {262 0 0 0-496 {}}} CYCLES {}}
set a(0-497) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#11 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-606 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-498 {}}} CYCLES {}}
set a(0-498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-607 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-498 {}} {259 0 0 0-497 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-432 {}} {256 0 0 0-267 {}} {256 0 0 0-124 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-124 {}} {262 0 0 0-267 {}} {262 0 0 0-432 {}} {262 0 0 0-498 {}}} CYCLES {}}
set a(0-499) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#12 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-608 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-500 {}}} CYCLES {}}
set a(0-500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-609 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-500 {}} {259 0 0 0-499 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-434 {}} {256 0 0 0-269 {}} {256 0 0 0-126 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-126 {}} {262 0 0 0-269 {}} {262 0 0 0-434 {}} {262 0 0 0-500 {}}} CYCLES {}}
set a(0-501) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#13 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-610 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-502 {}}} CYCLES {}}
set a(0-502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-611 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-502 {}} {259 0 0 0-501 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-436 {}} {256 0 0 0-271 {}} {256 0 0 0-128 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-128 {}} {262 0 0 0-271 {}} {262 0 0 0-436 {}} {262 0 0 0-502 {}}} CYCLES {}}
set a(0-503) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#14 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-612 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-504 {}}} CYCLES {}}
set a(0-504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-613 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-504 {}} {259 0 0 0-503 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-438 {}} {256 0 0 0-273 {}} {256 0 0 0-130 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-130 {}} {262 0 0 0-273 {}} {262 0 0 0-438 {}} {262 0 0 0-504 {}}} CYCLES {}}
set a(0-505) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#15 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-614 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-506 {}}} CYCLES {}}
set a(0-506) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-615 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-506 {}} {259 0 0 0-505 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-440 {}} {256 0 0 0-275 {}} {256 0 0 0-132 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-132 {}} {262 0 0 0-275 {}} {262 0 0 0-440 {}} {262 0 0 0-506 {}}} CYCLES {}}
set a(0-507) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(9:0))(9-3)#1 TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-616 LOC {2 0.25875 2 0.25875 2 0.25875 15 0.25875} PREDS {{146 0 0 0-492 {}} {258 0 0 0-457 {}}} SUCCS {{259 0 0 0-508 {}}} CYCLES {}}
set a(0-508) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-617 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 25 0.0249997500000001} PREDS {{262 0 0 0-508 {}} {259 0 0 0-507 {}} {130 0 0 0-492 {}} {258 0 0 0-470 {}} {258 0 0 0-442 {}} {256 0 0 0-277 {}} {256 0 0 0-134 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-134 {}} {262 0 0 0-277 {}} {262 0 0 0-442 {}} {262 0 0 0-508 {}}} CYCLES {}}
set a(0-509) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-618 LOC {0 1.0 0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{262 0 0 0-516 {}}} SUCCS {{259 0 0 0-510 {}} {256 0 0 0-516 {}}} CYCLES {}}
set a(0-510) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(8-0) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-619 LOC {0 1.0 0 1.0 0 1.0 13 1.0} PREDS {{259 0 0 0-509 {}}} SUCCS {{259 0 0 0-511 {}}} CYCLES {}}
set a(0-511) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 0 NAME for:for:acc#6 TYPE ACCU DELAY {1.02 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-620 LOC {1 0.0 1 0.0 1 0.0 1 0.25499975 14 0.25499975} PREDS {{259 0 0 0-510 {}}} SUCCS {{259 0 0 0-512 {}} {258 0 0 0-516 {}}} CYCLES {}}
set a(0-512) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(9:0))(9) TYPE READSLICE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-621 LOC {1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-511 {}}} SUCCS {{259 0 0 0-513 {}}} CYCLES {}}
set a(0-513) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-622 LOC {1 0.255 1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-512 {}} {256 0 0 0-40 {}} {132 0 0 0-518 {}}} SUCCS {{260 0 0 0-40 {}} {259 0 0 0-514 {}} {258 0 0 0-517 {}}} CYCLES {}}
set a(0-514) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-623 LOC {1 0.255 1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-513 {}}} SUCCS {{260 0 0 0-40 {}} {259 0 0 0-515 {}}} CYCLES {}}
set a(0-515) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-624 LOC {1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-514 {}}} SUCCS {{131 0 0 0-516 {}}} CYCLES {}}
set a(0-516) {AREA_SCORE {} NAME asn(for:for:t(9:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 LOC {1 0.255 1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{260 0 0 0-516 {}} {131 0 0 0-515 {}} {258 0 0 0-511 {}} {256 0 0 0-509 {}} {256 0 0 0-88 {}} {256 0 0 0-81 {}} {132 0 0 0-518 {}}} SUCCS {{262 0 0 0-81 {}} {262 0 0 0-88 {}} {262 0 0 0-509 {}} {260 0 0 0-516 {}}} CYCLES {}}
set a(0-517) {AREA_SCORE {} NAME for:for:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-625 LOC {1 0.255 1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{258 0 0 0-513 {}}} SUCCS {{260 0 0 0-40 {}} {259 0 0 0-518 {}}} CYCLES {}}
set a(0-518) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-3 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-626 LOC {1 0.255 1 0.255 1 0.255 14 0.255} PREDS {{259 0 0 0-517 {}}} SUCCS {{132 0 0 0-40 {}} {132 0 0 0-100 {}} {132 0 0 0-102 {}} {132 0 0 0-104 {}} {132 0 0 0-106 {}} {132 0 0 0-108 {}} {132 0 0 0-110 {}} {132 0 0 0-112 {}} {132 0 0 0-114 {}} {132 0 0 0-245 {}} {132 0 0 0-247 {}} {132 0 0 0-249 {}} {132 0 0 0-251 {}} {132 0 0 0-253 {}} {132 0 0 0-255 {}} {132 0 0 0-257 {}} {132 0 0 0-259 {}} {132 0 0 0-410 {}} {132 0 0 0-412 {}} {132 0 0 0-414 {}} {132 0 0 0-416 {}} {132 0 0 0-418 {}} {132 0 0 0-420 {}} {132 0 0 0-422 {}} {132 0 0 0-424 {}} {132 0 0 0-428 {}} {132 0 0 0-430 {}} {132 0 0 0-432 {}} {132 0 0 0-434 {}} {132 0 0 0-436 {}} {132 0 0 0-438 {}} {132 0 0 0-440 {}} {132 0 0 0-442 {}} {132 0 0 0-476 {}} {132 0 0 0-478 {}} {132 0 0 0-480 {}} {132 0 0 0-482 {}} {132 0 0 0-484 {}} {132 0 0 0-486 {}} {132 0 0 0-488 {}} {132 0 0 0-490 {}} {132 0 0 0-494 {}} {132 0 0 0-496 {}} {132 0 0 0-498 {}} {132 0 0 0-500 {}} {132 0 0 0-502 {}} {132 0 0 0-504 {}} {132 0 0 0-506 {}} {132 0 0 0-508 {}} {132 0 0 0-513 {}} {132 0 0 0-516 {}}} CYCLES {}}
set a(0-3) {CHI {0-40 0-41 0-42 0-43 0-44 0-45 0-46 0-47 0-48 0-49 0-50 0-51 0-52 0-53 0-54 0-55 0-56 0-57 0-58 0-59 0-60 0-61 0-62 0-63 0-64 0-65 0-66 0-67 0-68 0-69 0-70 0-71 0-72 0-73 0-74 0-75 0-76 0-77 0-78 0-79 0-80 0-81 0-82 0-83 0-84 0-85 0-86 0-87 0-88 0-89 0-90 0-91 0-92 0-93 0-94 0-95 0-96 0-97 0-98 0-99 0-100 0-101 0-102 0-103 0-104 0-105 0-106 0-107 0-108 0-109 0-110 0-111 0-112 0-113 0-114 0-115 0-116 0-117 0-118 0-119 0-120 0-121 0-122 0-123 0-124 0-125 0-126 0-127 0-128 0-129 0-130 0-131 0-132 0-133 0-134 0-135 0-136 0-137 0-138 0-139 0-140 0-141 0-142 0-143 0-144 0-145 0-146 0-147 0-148 0-149 0-150 0-151 0-152 0-153 0-154 0-155 0-156 0-157 0-158 0-159 0-160 0-161 0-162 0-163 0-164 0-165 0-166 0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518} FSLACKS -12.459999999999999 ITERATIONS 512 RESET_LATENCY 0 CSTEPS 12 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 3 STAGES 4.0 CYCLES_IN 1545 TOTAL_CYCLES_IN 1545 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1545 NAME for:for TYPE LOOP DELAY {7730.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-627 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-3 {}} {259 0 0 0-39 {}} {774 0 0 0-652 {}} {774 0 0 0-651 {}} {774 0 0 0-649 {}} {774 0 0 0-648 {}} {774 0 0 0-646 {}} {774 0 0 0-644 {}} {774 0 0 0-642 {}} {774 0 0 0-640 {}} {774 0 0 0-638 {}} {774 0 0 0-636 {}} {774 0 0 0-634 {}} {774 0 0 0-632 {}} {774 0 0 0-590 {}} {774 0 0 0-586 {}}} SUCCS {{772 0 0 0-39 {}} {774 0 0 0-3 {}} {131 0 0 0-519 {}} {130 0 0 0-520 {}} {130 0 0 0-521 {}} {130 0 0 0-522 {}} {130 0 0 0-523 {}} {130 0 0 0-524 {}} {130 0 0 0-525 {}} {130 0 0 0-526 {}} {130 0 0 0-527 {}} {130 0 0 0-528 {}} {130 0 0 0-529 {}} {130 0 0 0-530 {}} {130 0 0 0-531 {}} {130 0 0 0-532 {}} {130 0 0 0-533 {}} {130 0 0 0-534 {}} {130 0 0 0-535 {}} {130 0 0 0-536 {}} {130 0 0 0-537 {}} {130 0 0 0-538 {}} {130 0 0 0-539 {}} {130 0 0 0-540 {}} {130 0 0 0-541 {}} {130 0 0 0-542 {}} {130 0 0 0-543 {}} {130 0 0 0-544 {}} {130 0 0 0-545 {}} {130 0 0 0-546 {}} {130 0 0 0-547 {}} {130 0 0 0-548 {}} {130 0 0 0-549 {}} {130 0 0 0-550 {}} {130 0 0 0-551 {}} {130 0 0 0-552 {}} {130 0 0 0-553 {}} {130 0 0 0-554 {}} {130 0 0 0-555 {}} {130 0 0 0-556 {}} {130 0 0 0-557 {}} {130 0 0 0-558 {}} {130 0 0 0-559 {}} {130 0 0 0-560 {}} {130 0 0 0-561 {}} {130 0 0 0-562 {}} {130 0 0 0-563 {}} {130 0 0 0-564 {}} {130 0 0 0-565 {}} {130 0 0 0-566 {}} {130 0 0 0-567 {}} {130 0 0 0-568 {}} {130 0 0 0-569 {}} {130 0 0 0-570 {}} {130 0 0 0-571 {}} {130 0 0 0-572 {}} {130 0 0 0-573 {}} {130 0 0 0-574 {}} {130 0 0 0-575 {}} {130 0 0 0-576 {}} {130 0 0 0-577 {}} {130 0 0 0-578 {}} {130 0 0 0-579 {}} {130 0 0 0-580 {}} {130 0 0 0-581 {}} {130 0 0 0-582 {}} {130 0 0 0-583 {}} {256 0 0 0-586 {}} {256 0 0 0-590 {}} {256 0 0 0-632 {}} {256 0 0 0-634 {}} {256 0 0 0-636 {}} {256 0 0 0-638 {}} {256 0 0 0-640 {}} {256 0 0 0-642 {}} {256 0 0 0-644 {}} {256 0 0 0-646 {}} {256 0 0 0-648 {}} {256 0 0 0-649 {}} {256 0 0 0-651 {}} {256 0 0 0-652 {}}} CYCLES {}}
set a(0-519) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-628 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{131 0 0 0-3 {}} {774 0 0 0-651 {}}} SUCCS {{130 0 0 0-583 {}} {256 0 0 0-651 {}} {258 0 0 0-652 {}}} CYCLES {}}
set a(0-520) {AREA_SCORE {} NAME operator<=<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-629 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-592 {}}} SUCCS {{259 0 0 0-521 {}} {130 0 0 0-583 {}} {256 0 0 0-592 {}}} CYCLES {}}
set a(0-521) {AREA_SCORE {} NAME operator<=<32,false>:not#1 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-630 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-520 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-522) {AREA_SCORE {} NAME operator<=<32,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-631 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-594 {}}} SUCCS {{259 0 0 0-523 {}} {130 0 0 0-583 {}} {256 0 0 0-594 {}}} CYCLES {}}
set a(0-523) {AREA_SCORE {} NAME operator<=<32,false>:not#2 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-632 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-522 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-524) {AREA_SCORE {} NAME operator<=<32,false>:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-633 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-596 {}}} SUCCS {{259 0 0 0-525 {}} {130 0 0 0-583 {}} {256 0 0 0-596 {}}} CYCLES {}}
set a(0-525) {AREA_SCORE {} NAME operator<=<32,false>:not#3 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-634 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-524 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-526) {AREA_SCORE {} NAME operator<=<32,false>:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-635 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-598 {}}} SUCCS {{259 0 0 0-527 {}} {130 0 0 0-583 {}} {256 0 0 0-598 {}}} CYCLES {}}
set a(0-527) {AREA_SCORE {} NAME operator<=<32,false>:not#4 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-636 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-526 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-528) {AREA_SCORE {} NAME operator<=<32,false>:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-637 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-600 {}}} SUCCS {{259 0 0 0-529 {}} {130 0 0 0-583 {}} {256 0 0 0-600 {}}} CYCLES {}}
set a(0-529) {AREA_SCORE {} NAME operator<=<32,false>:not#5 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-638 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-528 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-530) {AREA_SCORE {} NAME operator<=<32,false>:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-639 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-602 {}}} SUCCS {{259 0 0 0-531 {}} {130 0 0 0-583 {}} {256 0 0 0-602 {}}} CYCLES {}}
set a(0-531) {AREA_SCORE {} NAME operator<=<32,false>:not#6 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-640 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-530 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-532) {AREA_SCORE {} NAME operator<=<32,false>:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-641 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-604 {}}} SUCCS {{259 0 0 0-533 {}} {130 0 0 0-583 {}} {256 0 0 0-604 {}}} CYCLES {}}
set a(0-533) {AREA_SCORE {} NAME operator<=<32,false>:not#7 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-642 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-532 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-534) {AREA_SCORE {} NAME operator<=<32,false>:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-643 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-606 {}}} SUCCS {{259 0 0 0-535 {}} {130 0 0 0-583 {}} {256 0 0 0-606 {}}} CYCLES {}}
set a(0-535) {AREA_SCORE {} NAME operator<=<32,false>:not#8 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-644 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-534 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-536) {AREA_SCORE {} NAME operator<=<32,false>:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-645 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-608 {}}} SUCCS {{259 0 0 0-537 {}} {130 0 0 0-583 {}} {256 0 0 0-608 {}}} CYCLES {}}
set a(0-537) {AREA_SCORE {} NAME operator<=<32,false>:not#9 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-646 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-536 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-538) {AREA_SCORE {} NAME operator<=<32,false>:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-647 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-610 {}}} SUCCS {{259 0 0 0-539 {}} {130 0 0 0-583 {}} {256 0 0 0-610 {}}} CYCLES {}}
set a(0-539) {AREA_SCORE {} NAME operator<=<32,false>:not#10 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-648 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-538 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-540) {AREA_SCORE {} NAME operator<=<32,false>:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-649 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-612 {}}} SUCCS {{259 0 0 0-541 {}} {130 0 0 0-583 {}} {256 0 0 0-612 {}}} CYCLES {}}
set a(0-541) {AREA_SCORE {} NAME operator<=<32,false>:not#11 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-650 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-540 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-542) {AREA_SCORE {} NAME operator<=<32,false>:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-651 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-614 {}}} SUCCS {{259 0 0 0-543 {}} {130 0 0 0-583 {}} {256 0 0 0-614 {}}} CYCLES {}}
set a(0-543) {AREA_SCORE {} NAME operator<=<32,false>:not#12 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-652 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-542 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-544) {AREA_SCORE {} NAME operator<=<32,false>:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-653 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-616 {}}} SUCCS {{259 0 0 0-545 {}} {130 0 0 0-583 {}} {256 0 0 0-616 {}}} CYCLES {}}
set a(0-545) {AREA_SCORE {} NAME operator<=<32,false>:not#13 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-654 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-544 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-546) {AREA_SCORE {} NAME operator<=<32,false>:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-655 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-618 {}}} SUCCS {{259 0 0 0-547 {}} {130 0 0 0-583 {}} {256 0 0 0-618 {}}} CYCLES {}}
set a(0-547) {AREA_SCORE {} NAME operator<=<32,false>:not#14 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-656 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-546 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-548) {AREA_SCORE {} NAME operator<=<32,false>:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-657 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-620 {}}} SUCCS {{259 0 0 0-549 {}} {130 0 0 0-583 {}} {256 0 0 0-620 {}}} CYCLES {}}
set a(0-549) {AREA_SCORE {} NAME operator<=<32,false>:not#15 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-658 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-548 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-550) {AREA_SCORE {} NAME operator<=<32,false>:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-659 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-622 {}}} SUCCS {{259 0 0 0-551 {}} {130 0 0 0-583 {}} {256 0 0 0-622 {}}} CYCLES {}}
set a(0-551) {AREA_SCORE {} NAME operator<=<32,false>:not#16 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-660 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-550 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-552) {AREA_SCORE {} NAME operator<=<32,false>:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-661 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-624 {}}} SUCCS {{259 0 0 0-553 {}} {130 0 0 0-583 {}} {256 0 0 0-624 {}}} CYCLES {}}
set a(0-553) {AREA_SCORE {} NAME operator<=<32,false>:not#17 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-662 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-552 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-554) {AREA_SCORE {} NAME operator<=<32,false>:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-663 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-626 {}}} SUCCS {{259 0 0 0-555 {}} {130 0 0 0-583 {}} {256 0 0 0-626 {}}} CYCLES {}}
set a(0-555) {AREA_SCORE {} NAME operator<=<32,false>:not#18 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-664 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-554 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-556) {AREA_SCORE {} NAME operator<=<32,false>:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-665 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-628 {}}} SUCCS {{259 0 0 0-557 {}} {130 0 0 0-583 {}} {256 0 0 0-628 {}}} CYCLES {}}
set a(0-557) {AREA_SCORE {} NAME operator<=<32,false>:not#19 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-666 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-556 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-558) {AREA_SCORE {} NAME operator<=<32,false>:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-667 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-630 {}}} SUCCS {{259 0 0 0-559 {}} {130 0 0 0-583 {}} {256 0 0 0-630 {}}} CYCLES {}}
set a(0-559) {AREA_SCORE {} NAME operator<=<32,false>:not#20 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-668 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-558 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-560) {AREA_SCORE {} NAME operator<=<32,false>:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-669 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-632 {}}} SUCCS {{259 0 0 0-561 {}} {130 0 0 0-583 {}} {256 0 0 0-632 {}}} CYCLES {}}
set a(0-561) {AREA_SCORE {} NAME operator<=<32,false>:not#21 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-670 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-560 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-562) {AREA_SCORE {} NAME operator<=<32,false>:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-671 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-634 {}}} SUCCS {{259 0 0 0-563 {}} {130 0 0 0-583 {}} {256 0 0 0-634 {}}} CYCLES {}}
set a(0-563) {AREA_SCORE {} NAME operator<=<32,false>:not#22 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-672 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-562 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-564) {AREA_SCORE {} NAME operator<=<32,false>:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-673 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-636 {}}} SUCCS {{259 0 0 0-565 {}} {130 0 0 0-583 {}} {256 0 0 0-636 {}}} CYCLES {}}
set a(0-565) {AREA_SCORE {} NAME operator<=<32,false>:not#23 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-674 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-564 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-566) {AREA_SCORE {} NAME operator<=<32,false>:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-675 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-638 {}}} SUCCS {{259 0 0 0-567 {}} {130 0 0 0-583 {}} {256 0 0 0-638 {}}} CYCLES {}}
set a(0-567) {AREA_SCORE {} NAME operator<=<32,false>:not#24 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-676 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-566 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-568) {AREA_SCORE {} NAME operator<=<32,false>:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-677 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-640 {}}} SUCCS {{259 0 0 0-569 {}} {130 0 0 0-583 {}} {256 0 0 0-640 {}}} CYCLES {}}
set a(0-569) {AREA_SCORE {} NAME operator<=<32,false>:not#25 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-678 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-568 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-570) {AREA_SCORE {} NAME operator<=<32,false>:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-679 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-642 {}}} SUCCS {{259 0 0 0-571 {}} {130 0 0 0-583 {}} {256 0 0 0-642 {}}} CYCLES {}}
set a(0-571) {AREA_SCORE {} NAME operator<=<32,false>:not#26 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-680 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-570 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-572) {AREA_SCORE {} NAME operator<=<32,false>:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-681 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-644 {}}} SUCCS {{259 0 0 0-573 {}} {130 0 0 0-583 {}} {256 0 0 0-644 {}}} CYCLES {}}
set a(0-573) {AREA_SCORE {} NAME operator<=<32,false>:not#27 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-682 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-572 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-574) {AREA_SCORE {} NAME operator<=<32,false>:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-683 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-646 {}}} SUCCS {{259 0 0 0-575 {}} {130 0 0 0-583 {}} {256 0 0 0-646 {}}} CYCLES {}}
set a(0-575) {AREA_SCORE {} NAME operator<=<32,false>:not#28 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-684 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-574 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-576) {AREA_SCORE {} NAME operator<=<32,false>:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-685 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-648 {}}} SUCCS {{259 0 0 0-577 {}} {130 0 0 0-583 {}} {256 0 0 0-648 {}}} CYCLES {}}
set a(0-577) {AREA_SCORE {} NAME operator<=<32,false>:not#29 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-686 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-576 {}} {130 0 0 0-3 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-578) {AREA_SCORE {} NAME operator<=<32,false>:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-687 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{130 0 0 0-3 {}} {774 0 0 0-649 {}}} SUCCS {{259 0 0 0-579 {}} {130 0 0 0-583 {}} {256 0 0 0-649 {}}} CYCLES {}}
set a(0-579) {AREA_SCORE {} NAME operator<=<32,false>:not#30 TYPE NOT PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-688 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-578 {}} {130 0 0 0-3 {}}} SUCCS {{259 0 0 0-580 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-580) {AREA_SCORE {} NAME operator<=<32,false>:conc TYPE CONCATENATE PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-689 LOC {1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{259 0 0 0-579 {}} {258 0 0 0-577 {}} {258 0 0 0-575 {}} {258 0 0 0-573 {}} {258 0 0 0-571 {}} {258 0 0 0-569 {}} {258 0 0 0-567 {}} {258 0 0 0-565 {}} {258 0 0 0-563 {}} {258 0 0 0-561 {}} {258 0 0 0-559 {}} {258 0 0 0-557 {}} {258 0 0 0-555 {}} {258 0 0 0-553 {}} {258 0 0 0-551 {}} {258 0 0 0-549 {}} {258 0 0 0-547 {}} {258 0 0 0-545 {}} {258 0 0 0-543 {}} {258 0 0 0-541 {}} {258 0 0 0-539 {}} {258 0 0 0-537 {}} {258 0 0 0-535 {}} {258 0 0 0-533 {}} {258 0 0 0-531 {}} {258 0 0 0-529 {}} {258 0 0 0-527 {}} {258 0 0 0-525 {}} {258 0 0 0-523 {}} {258 0 0 0-521 {}} {130 0 0 0-3 {}}} SUCCS {{259 0 0 0-581 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-581) {AREA_SCORE 31.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(31,0,10,1,31) QUANTITY 0 NAME operator<=<32,false>:acc TYPE ACCU DELAY {1.35 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-690 LOC {1 0.0 1 0.0 1 0.0 1 0.33749975 3 0.33749975} PREDS {{259 0 0 0-580 {}} {130 0 0 0-3 {}}} SUCCS {{259 0 0 0-582 {}} {130 0 0 0-583 {}}} CYCLES {}}
set a(0-582) {AREA_SCORE {} NAME operator<=<32,false>:slc(operator<=<32,false>:acc)(30) TYPE READSLICE PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-691 LOC {1 0.33749989999999996 1 0.33749989999999996 1 0.33749989999999996 3 0.33749989999999996} PREDS {{259 0 0 0-581 {}} {130 0 0 0-3 {}}} SUCCS {{259 0 0 0-583 {}}} CYCLES {}}
set a(0-583) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-692 LOC {1 0.33749989999999996 1 0.33749989999999996 1 0.33749989999999996 3 0.33749989999999996} PREDS {{259 0 0 0-582 {}} {130 0 0 0-581 {}} {130 0 0 0-580 {}} {130 0 0 0-579 {}} {130 0 0 0-578 {}} {130 0 0 0-577 {}} {130 0 0 0-576 {}} {130 0 0 0-575 {}} {130 0 0 0-574 {}} {130 0 0 0-573 {}} {130 0 0 0-572 {}} {130 0 0 0-571 {}} {130 0 0 0-570 {}} {130 0 0 0-569 {}} {130 0 0 0-568 {}} {130 0 0 0-567 {}} {130 0 0 0-566 {}} {130 0 0 0-565 {}} {130 0 0 0-564 {}} {130 0 0 0-563 {}} {130 0 0 0-562 {}} {130 0 0 0-561 {}} {130 0 0 0-560 {}} {130 0 0 0-559 {}} {130 0 0 0-558 {}} {130 0 0 0-557 {}} {130 0 0 0-556 {}} {130 0 0 0-555 {}} {130 0 0 0-554 {}} {130 0 0 0-553 {}} {130 0 0 0-552 {}} {130 0 0 0-551 {}} {130 0 0 0-550 {}} {130 0 0 0-549 {}} {130 0 0 0-548 {}} {130 0 0 0-547 {}} {130 0 0 0-546 {}} {130 0 0 0-545 {}} {130 0 0 0-544 {}} {130 0 0 0-543 {}} {130 0 0 0-542 {}} {130 0 0 0-541 {}} {130 0 0 0-540 {}} {130 0 0 0-539 {}} {130 0 0 0-538 {}} {130 0 0 0-537 {}} {130 0 0 0-536 {}} {130 0 0 0-535 {}} {130 0 0 0-534 {}} {130 0 0 0-533 {}} {130 0 0 0-532 {}} {130 0 0 0-531 {}} {130 0 0 0-530 {}} {130 0 0 0-529 {}} {130 0 0 0-528 {}} {130 0 0 0-527 {}} {130 0 0 0-526 {}} {130 0 0 0-525 {}} {130 0 0 0-524 {}} {130 0 0 0-523 {}} {130 0 0 0-522 {}} {130 0 0 0-521 {}} {130 0 0 0-520 {}} {130 0 0 0-519 {}} {130 0 0 0-3 {}}} SUCCS {{128 0 0 0-586 {}} {128 0 0 0-590 {}} {128 0 0 0-592 {}} {128 0 0 0-594 {}} {128 0 0 0-596 {}} {128 0 0 0-598 {}} {128 0 0 0-600 {}} {128 0 0 0-602 {}} {128 0 0 0-604 {}} {128 0 0 0-606 {}} {128 0 0 0-608 {}} {128 0 0 0-610 {}} {128 0 0 0-612 {}} {128 0 0 0-614 {}} {128 0 0 0-616 {}} {128 0 0 0-618 {}} {128 0 0 0-620 {}} {128 0 0 0-622 {}} {128 0 0 0-624 {}} {128 0 0 0-626 {}} {128 0 0 0-628 {}} {128 0 0 0-630 {}} {128 0 0 0-632 {}} {128 0 0 0-634 {}} {128 0 0 0-636 {}} {128 0 0 0-638 {}} {128 0 0 0-640 {}} {128 0 0 0-642 {}} {128 0 0 0-644 {}} {128 0 0 0-646 {}} {128 0 0 0-648 {}} {128 0 0 0-649 {}} {128 0 0 0-651 {}} {128 0 0 0-652 {}}} CYCLES {}}
set a(0-584) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-693 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-586 {}}} SUCCS {{259 0 0 0-585 {}} {256 0 0 0-586 {}}} CYCLES {}}
set a(0-585) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,1,1,32) QUANTITY 0 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {1.36 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-694 LOC {1 0.0 1 0.0 1 0.0 1 0.34124975 3 0.34124975} PREDS {{259 0 0 0-584 {}}} SUCCS {{259 0 0 0-586 {}}} CYCLES {}}
set a(0-586) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-695 LOC {1 0.34125 1 0.34125 1 0.34125 1 0.34125 3 0.34125} PREDS {{772 0 0 0-586 {}} {259 0 0 0-585 {}} {256 0 0 0-584 {}} {128 0 0 0-583 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-584 {}} {772 0 0 0-586 {}}} CYCLES {}}
set a(0-587) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-696 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-590 {}}} SUCCS {{259 0 0 0-588 {}} {256 0 0 0-590 {}}} CYCLES {}}
set a(0-588) {AREA_SCORE {} NAME s:slc(s(9:0))(9-1) TYPE READSLICE PAR 0-2 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-697 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-587 {}}} SUCCS {{259 0 0 0-589 {}}} CYCLES {}}
set a(0-589) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-588 {}}} SUCCS {{259 0 0 0-590 {}}} CYCLES {}}
set a(0-590) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-590 {}} {259 0 0 0-589 {}} {256 0 0 0-587 {}} {128 0 0 0-583 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-587 {}} {772 0 0 0-590 {}}} CYCLES {}}
set a(0-591) {AREA_SCORE {} NAME asn(for:nn(30).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-594 {}}} SUCCS {{259 0 0 0-592 {}} {256 0 0 0-594 {}}} CYCLES {}}
set a(0-592) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-592 {}} {259 0 0 0-591 {}} {128 0 0 0-583 {}} {256 0 0 0-520 {}}} SUCCS {{774 0 0 0-520 {}} {772 0 0 0-592 {}}} CYCLES {}}
set a(0-593) {AREA_SCORE {} NAME asn(for:nn(29).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-596 {}}} SUCCS {{259 0 0 0-594 {}} {256 0 0 0-596 {}}} CYCLES {}}
set a(0-594) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-594 {}} {259 0 0 0-593 {}} {256 0 0 0-591 {}} {128 0 0 0-583 {}} {256 0 0 0-522 {}}} SUCCS {{774 0 0 0-522 {}} {774 0 0 0-591 {}} {772 0 0 0-594 {}}} CYCLES {}}
set a(0-595) {AREA_SCORE {} NAME asn(for:nn(28).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-598 {}}} SUCCS {{259 0 0 0-596 {}} {256 0 0 0-598 {}}} CYCLES {}}
set a(0-596) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-596 {}} {259 0 0 0-595 {}} {256 0 0 0-593 {}} {128 0 0 0-583 {}} {256 0 0 0-524 {}}} SUCCS {{774 0 0 0-524 {}} {774 0 0 0-593 {}} {772 0 0 0-596 {}}} CYCLES {}}
set a(0-597) {AREA_SCORE {} NAME asn(for:nn(27).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-600 {}}} SUCCS {{259 0 0 0-598 {}} {256 0 0 0-600 {}}} CYCLES {}}
set a(0-598) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-598 {}} {259 0 0 0-597 {}} {256 0 0 0-595 {}} {128 0 0 0-583 {}} {256 0 0 0-526 {}}} SUCCS {{774 0 0 0-526 {}} {774 0 0 0-595 {}} {772 0 0 0-598 {}}} CYCLES {}}
set a(0-599) {AREA_SCORE {} NAME asn(for:nn(26).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-602 {}}} SUCCS {{259 0 0 0-600 {}} {256 0 0 0-602 {}}} CYCLES {}}
set a(0-600) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-600 {}} {259 0 0 0-599 {}} {256 0 0 0-597 {}} {128 0 0 0-583 {}} {256 0 0 0-528 {}}} SUCCS {{774 0 0 0-528 {}} {774 0 0 0-597 {}} {772 0 0 0-600 {}}} CYCLES {}}
set a(0-601) {AREA_SCORE {} NAME asn(for:nn(25).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-604 {}}} SUCCS {{259 0 0 0-602 {}} {256 0 0 0-604 {}}} CYCLES {}}
set a(0-602) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-602 {}} {259 0 0 0-601 {}} {256 0 0 0-599 {}} {128 0 0 0-583 {}} {256 0 0 0-530 {}}} SUCCS {{774 0 0 0-530 {}} {774 0 0 0-599 {}} {772 0 0 0-602 {}}} CYCLES {}}
set a(0-603) {AREA_SCORE {} NAME asn(for:nn(24).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-606 {}}} SUCCS {{259 0 0 0-604 {}} {256 0 0 0-606 {}}} CYCLES {}}
set a(0-604) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-604 {}} {259 0 0 0-603 {}} {256 0 0 0-601 {}} {128 0 0 0-583 {}} {256 0 0 0-532 {}}} SUCCS {{774 0 0 0-532 {}} {774 0 0 0-601 {}} {772 0 0 0-604 {}}} CYCLES {}}
set a(0-605) {AREA_SCORE {} NAME asn(for:nn(23).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-608 {}}} SUCCS {{259 0 0 0-606 {}} {256 0 0 0-608 {}}} CYCLES {}}
set a(0-606) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-606 {}} {259 0 0 0-605 {}} {256 0 0 0-603 {}} {128 0 0 0-583 {}} {256 0 0 0-534 {}}} SUCCS {{774 0 0 0-534 {}} {774 0 0 0-603 {}} {772 0 0 0-606 {}}} CYCLES {}}
set a(0-607) {AREA_SCORE {} NAME asn(for:nn(22).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-610 {}}} SUCCS {{259 0 0 0-608 {}} {256 0 0 0-610 {}}} CYCLES {}}
set a(0-608) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-608 {}} {259 0 0 0-607 {}} {256 0 0 0-605 {}} {128 0 0 0-583 {}} {256 0 0 0-536 {}}} SUCCS {{774 0 0 0-536 {}} {774 0 0 0-605 {}} {772 0 0 0-608 {}}} CYCLES {}}
set a(0-609) {AREA_SCORE {} NAME asn(for:nn(21).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-612 {}}} SUCCS {{259 0 0 0-610 {}} {256 0 0 0-612 {}}} CYCLES {}}
set a(0-610) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-610 {}} {259 0 0 0-609 {}} {256 0 0 0-607 {}} {128 0 0 0-583 {}} {256 0 0 0-538 {}}} SUCCS {{774 0 0 0-538 {}} {774 0 0 0-607 {}} {772 0 0 0-610 {}}} CYCLES {}}
set a(0-611) {AREA_SCORE {} NAME asn(for:nn(20).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-614 {}}} SUCCS {{259 0 0 0-612 {}} {256 0 0 0-614 {}}} CYCLES {}}
set a(0-612) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-612 {}} {259 0 0 0-611 {}} {256 0 0 0-609 {}} {128 0 0 0-583 {}} {256 0 0 0-540 {}}} SUCCS {{774 0 0 0-540 {}} {774 0 0 0-609 {}} {772 0 0 0-612 {}}} CYCLES {}}
set a(0-613) {AREA_SCORE {} NAME asn(for:nn(19).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-616 {}}} SUCCS {{259 0 0 0-614 {}} {256 0 0 0-616 {}}} CYCLES {}}
set a(0-614) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-614 {}} {259 0 0 0-613 {}} {256 0 0 0-611 {}} {128 0 0 0-583 {}} {256 0 0 0-542 {}}} SUCCS {{774 0 0 0-542 {}} {774 0 0 0-611 {}} {772 0 0 0-614 {}}} CYCLES {}}
set a(0-615) {AREA_SCORE {} NAME asn(for:nn(18).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-618 {}}} SUCCS {{259 0 0 0-616 {}} {256 0 0 0-618 {}}} CYCLES {}}
set a(0-616) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-616 {}} {259 0 0 0-615 {}} {256 0 0 0-613 {}} {128 0 0 0-583 {}} {256 0 0 0-544 {}}} SUCCS {{774 0 0 0-544 {}} {774 0 0 0-613 {}} {772 0 0 0-616 {}}} CYCLES {}}
set a(0-617) {AREA_SCORE {} NAME asn(for:nn(17).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-620 {}}} SUCCS {{259 0 0 0-618 {}} {256 0 0 0-620 {}}} CYCLES {}}
set a(0-618) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-618 {}} {259 0 0 0-617 {}} {256 0 0 0-615 {}} {128 0 0 0-583 {}} {256 0 0 0-546 {}}} SUCCS {{774 0 0 0-546 {}} {774 0 0 0-615 {}} {772 0 0 0-618 {}}} CYCLES {}}
set a(0-619) {AREA_SCORE {} NAME asn(for:nn(16).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-622 {}}} SUCCS {{259 0 0 0-620 {}} {256 0 0 0-622 {}}} CYCLES {}}
set a(0-620) {AREA_SCORE {} NAME asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-620 {}} {259 0 0 0-619 {}} {256 0 0 0-617 {}} {128 0 0 0-583 {}} {256 0 0 0-548 {}}} SUCCS {{774 0 0 0-548 {}} {774 0 0 0-617 {}} {772 0 0 0-620 {}}} CYCLES {}}
set a(0-621) {AREA_SCORE {} NAME asn(for:nn(15).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-624 {}}} SUCCS {{259 0 0 0-622 {}} {256 0 0 0-624 {}}} CYCLES {}}
set a(0-622) {AREA_SCORE {} NAME asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-622 {}} {259 0 0 0-621 {}} {256 0 0 0-619 {}} {128 0 0 0-583 {}} {256 0 0 0-550 {}}} SUCCS {{774 0 0 0-550 {}} {774 0 0 0-619 {}} {772 0 0 0-622 {}}} CYCLES {}}
set a(0-623) {AREA_SCORE {} NAME asn(for:nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-626 {}}} SUCCS {{259 0 0 0-624 {}} {256 0 0 0-626 {}}} CYCLES {}}
set a(0-624) {AREA_SCORE {} NAME asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-624 {}} {259 0 0 0-623 {}} {256 0 0 0-621 {}} {128 0 0 0-583 {}} {256 0 0 0-552 {}}} SUCCS {{774 0 0 0-552 {}} {774 0 0 0-621 {}} {772 0 0 0-624 {}}} CYCLES {}}
set a(0-625) {AREA_SCORE {} NAME asn(for:nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-628 {}}} SUCCS {{259 0 0 0-626 {}} {256 0 0 0-628 {}}} CYCLES {}}
set a(0-626) {AREA_SCORE {} NAME asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-626 {}} {259 0 0 0-625 {}} {256 0 0 0-623 {}} {128 0 0 0-583 {}} {256 0 0 0-554 {}}} SUCCS {{774 0 0 0-554 {}} {774 0 0 0-623 {}} {772 0 0 0-626 {}}} CYCLES {}}
set a(0-627) {AREA_SCORE {} NAME asn(for:nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-630 {}}} SUCCS {{259 0 0 0-628 {}} {256 0 0 0-630 {}}} CYCLES {}}
set a(0-628) {AREA_SCORE {} NAME asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-628 {}} {259 0 0 0-627 {}} {256 0 0 0-625 {}} {128 0 0 0-583 {}} {256 0 0 0-556 {}}} SUCCS {{774 0 0 0-556 {}} {774 0 0 0-625 {}} {772 0 0 0-628 {}}} CYCLES {}}
set a(0-629) {AREA_SCORE {} NAME asn(for:nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-632 {}}} SUCCS {{259 0 0 0-630 {}} {256 0 0 0-632 {}}} CYCLES {}}
set a(0-630) {AREA_SCORE {} NAME asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-630 {}} {259 0 0 0-629 {}} {256 0 0 0-627 {}} {128 0 0 0-583 {}} {256 0 0 0-558 {}}} SUCCS {{774 0 0 0-558 {}} {774 0 0 0-627 {}} {772 0 0 0-630 {}}} CYCLES {}}
set a(0-631) {AREA_SCORE {} NAME asn(for:nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-634 {}}} SUCCS {{259 0 0 0-632 {}} {256 0 0 0-634 {}}} CYCLES {}}
set a(0-632) {AREA_SCORE {} NAME asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-632 {}} {259 0 0 0-631 {}} {256 0 0 0-629 {}} {128 0 0 0-583 {}} {256 0 0 0-560 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-560 {}} {774 0 0 0-629 {}} {772 0 0 0-632 {}}} CYCLES {}}
set a(0-633) {AREA_SCORE {} NAME asn(for:nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-636 {}}} SUCCS {{259 0 0 0-634 {}} {256 0 0 0-636 {}}} CYCLES {}}
set a(0-634) {AREA_SCORE {} NAME asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-634 {}} {259 0 0 0-633 {}} {256 0 0 0-631 {}} {128 0 0 0-583 {}} {256 0 0 0-562 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-562 {}} {774 0 0 0-631 {}} {772 0 0 0-634 {}}} CYCLES {}}
set a(0-635) {AREA_SCORE {} NAME asn(for:nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-638 {}}} SUCCS {{259 0 0 0-636 {}} {256 0 0 0-638 {}}} CYCLES {}}
set a(0-636) {AREA_SCORE {} NAME asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-636 {}} {259 0 0 0-635 {}} {256 0 0 0-633 {}} {128 0 0 0-583 {}} {256 0 0 0-564 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-564 {}} {774 0 0 0-633 {}} {772 0 0 0-636 {}}} CYCLES {}}
set a(0-637) {AREA_SCORE {} NAME asn(for:nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-640 {}}} SUCCS {{259 0 0 0-638 {}} {256 0 0 0-640 {}}} CYCLES {}}
set a(0-638) {AREA_SCORE {} NAME asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-638 {}} {259 0 0 0-637 {}} {256 0 0 0-635 {}} {128 0 0 0-583 {}} {256 0 0 0-566 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-566 {}} {774 0 0 0-635 {}} {772 0 0 0-638 {}}} CYCLES {}}
set a(0-639) {AREA_SCORE {} NAME asn(for:nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-642 {}}} SUCCS {{259 0 0 0-640 {}} {256 0 0 0-642 {}}} CYCLES {}}
set a(0-640) {AREA_SCORE {} NAME asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-640 {}} {259 0 0 0-639 {}} {256 0 0 0-637 {}} {128 0 0 0-583 {}} {256 0 0 0-568 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-568 {}} {774 0 0 0-637 {}} {772 0 0 0-640 {}}} CYCLES {}}
set a(0-641) {AREA_SCORE {} NAME asn(for:nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-644 {}}} SUCCS {{259 0 0 0-642 {}} {256 0 0 0-644 {}}} CYCLES {}}
set a(0-642) {AREA_SCORE {} NAME asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-642 {}} {259 0 0 0-641 {}} {256 0 0 0-639 {}} {128 0 0 0-583 {}} {256 0 0 0-570 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-570 {}} {774 0 0 0-639 {}} {772 0 0 0-642 {}}} CYCLES {}}
set a(0-643) {AREA_SCORE {} NAME asn(for:nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-646 {}}} SUCCS {{259 0 0 0-644 {}} {256 0 0 0-646 {}}} CYCLES {}}
set a(0-644) {AREA_SCORE {} NAME asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-644 {}} {259 0 0 0-643 {}} {256 0 0 0-641 {}} {128 0 0 0-583 {}} {256 0 0 0-572 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-572 {}} {774 0 0 0-641 {}} {772 0 0 0-644 {}}} CYCLES {}}
set a(0-645) {AREA_SCORE {} NAME asn(for:nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-648 {}}} SUCCS {{259 0 0 0-646 {}} {256 0 0 0-648 {}}} CYCLES {}}
set a(0-646) {AREA_SCORE {} NAME asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-646 {}} {259 0 0 0-645 {}} {256 0 0 0-643 {}} {128 0 0 0-583 {}} {256 0 0 0-574 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-574 {}} {774 0 0 0-643 {}} {772 0 0 0-646 {}}} CYCLES {}}
set a(0-647) {AREA_SCORE {} NAME asn(for:nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-649 {}}} SUCCS {{259 0 0 0-648 {}} {256 0 0 0-649 {}}} CYCLES {}}
set a(0-648) {AREA_SCORE {} NAME asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-648 {}} {259 0 0 0-647 {}} {256 0 0 0-645 {}} {128 0 0 0-583 {}} {256 0 0 0-576 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-576 {}} {774 0 0 0-645 {}} {772 0 0 0-648 {}}} CYCLES {}}
set a(0-649) {AREA_SCORE {} NAME asn(for:nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-649 {}} {256 0 0 0-647 {}} {128 0 0 0-583 {}} {256 0 0 0-578 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-578 {}} {774 0 0 0-647 {}} {772 0 0 0-649 {}}} CYCLES {}}
set a(0-650) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-652 {}}} SUCCS {{259 0 0 0-651 {}} {256 0 0 0-652 {}}} CYCLES {}}
set a(0-651) {AREA_SCORE {} NAME asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-651 {}} {259 0 0 0-650 {}} {128 0 0 0-583 {}} {256 0 0 0-519 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-519 {}} {772 0 0 0-651 {}}} CYCLES {}}
set a(0-652) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2 LOC {1 0.0 1 0.0 1 0.0 1 0.0 3 0.0} PREDS {{772 0 0 0-652 {}} {256 0 0 0-650 {}} {128 0 0 0-583 {}} {258 0 0 0-519 {}} {256 0 0 0-3 {}}} SUCCS {{774 0 0 0-3 {}} {774 0 0 0-650 {}} {772 0 0 0-652 {}}} CYCLES {}}
set a(0-2) {CHI {0-39 0-3 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {1546 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 1545 TOTAL_CYCLES 1546 NAME for TYPE LOOP DELAY {7735.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-698 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{774 0 0 0-2 {}} {259 0 0 0-38 {}} {258 0 0 0-37 {}} {258 0 0 0-36 {}} {258 0 0 0-35 {}} {258 0 0 0-34 {}} {258 0 0 0-33 {}} {258 0 0 0-32 {}} {258 0 0 0-31 {}} {258 0 0 0-30 {}} {258 0 0 0-29 {}} {258 0 0 0-28 {}} {258 0 0 0-27 {}} {258 0 0 0-26 {}} {258 0 0 0-25 {}} {258 0 0 0-24 {}} {258 0 0 0-23 {}} {258 0 0 0-22 {}} {258 0 0 0-21 {}} {258 0 0 0-20 {}} {258 0 0 0-19 {}} {258 0 0 0-18 {}} {258 0 0 0-17 {}} {258 0 0 0-16 {}} {258 0 0 0-15 {}} {258 0 0 0-14 {}} {258 0 0 0-13 {}} {258 0 0 0-12 {}} {258 0 0 0-11 {}} {258 0 0 0-10 {}} {258 0 0 0-9 {}} {258 0 0 0-8 {}} {258 0 0 0-7 {}} {258 0 0 0-6 {}} {258 0 0 0-5 {}} {258 0 0 0-4 {}}} SUCCS {{772 0 0 0-5 {}} {772 0 0 0-6 {}} {772 0 0 0-7 {}} {772 0 0 0-8 {}} {772 0 0 0-9 {}} {772 0 0 0-10 {}} {772 0 0 0-11 {}} {772 0 0 0-12 {}} {772 0 0 0-13 {}} {772 0 0 0-14 {}} {772 0 0 0-15 {}} {772 0 0 0-16 {}} {772 0 0 0-17 {}} {772 0 0 0-18 {}} {772 0 0 0-19 {}} {772 0 0 0-20 {}} {772 0 0 0-21 {}} {772 0 0 0-22 {}} {772 0 0 0-23 {}} {772 0 0 0-24 {}} {772 0 0 0-25 {}} {772 0 0 0-26 {}} {772 0 0 0-27 {}} {772 0 0 0-28 {}} {772 0 0 0-29 {}} {772 0 0 0-30 {}} {772 0 0 0-31 {}} {772 0 0 0-32 {}} {772 0 0 0-33 {}} {772 0 0 0-34 {}} {772 0 0 0-35 {}} {772 0 0 0-36 {}} {772 0 0 0-37 {}} {772 0 0 0-38 {}} {774 0 0 0-2 {}} {131 0 0 0-653 {}} {130 0 0 0-654 {}} {130 0 0 0-655 {}} {130 0 0 0-656 {}} {130 0 0 0-657 {}} {130 0 0 0-658 {}} {130 0 0 0-659 {}} {130 0 0 0-660 {}} {130 0 0 0-661 {}} {130 0 0 0-662 {}} {130 0 0 0-663 {}} {130 0 0 0-664 {}} {130 0 0 0-665 {}} {130 0 0 0-666 {}} {130 0 0 0-667 {}} {130 0 0 0-668 {}} {130 0 0 0-669 {}} {130 0 0 0-670 {}} {130 0 0 0-671 {}} {130 0 0 0-672 {}} {130 0 0 0-673 {}} {130 0 0 0-674 {}} {130 0 0 0-675 {}} {130 0 0 0-676 {}} {130 0 0 0-677 {}} {130 0 0 0-678 {}} {130 0 0 0-679 {}} {130 0 0 0-680 {}} {130 0 0 0-681 {}} {130 0 0 0-682 {}} {130 0 0 0-683 {}} {130 0 0 0-684 {}} {130 0 0 0-685 {}}} CYCLES {}}
set a(0-653) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-699 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{131 0 0 0-2 {}} {128 0 0 0-654 {}}} SUCCS {{259 0 0 0-654 {}}} CYCLES {}}
set a(0-654) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-700 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-654 {}} {259 0 0 0-653 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-653 {}} {772 0 0 0-654 {}} {259 0 0 0-655 {}}} CYCLES {}}
set a(0-655) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-701 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-654 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-656) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-702 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-657 {}}} SUCCS {{259 0 0 0-657 {}}} CYCLES {}}
set a(0-657) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-703 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-657 {}} {259 0 0 0-656 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-656 {}} {772 0 0 0-657 {}} {259 0 0 0-658 {}}} CYCLES {}}
set a(0-658) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-704 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-657 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-659) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-705 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-660 {}}} SUCCS {{259 0 0 0-660 {}}} CYCLES {}}
set a(0-660) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-706 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-660 {}} {259 0 0 0-659 {}} {130 0 0 0-2 {}} {256 0 0 0-4 {}}} SUCCS {{774 0 0 0-4 {}} {128 0 0 0-659 {}} {772 0 0 0-660 {}} {259 0 0 0-661 {}}} CYCLES {}}
set a(0-661) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-707 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-660 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-662) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-708 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-663 {}}} SUCCS {{259 0 0 0-663 {}}} CYCLES {}}
set a(0-663) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-709 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-663 {}} {259 0 0 0-662 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-662 {}} {772 0 0 0-663 {}} {259 0 0 0-664 {}}} CYCLES {}}
set a(0-664) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-710 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-663 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-665) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-711 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-666 {}}} SUCCS {{259 0 0 0-666 {}}} CYCLES {}}
set a(0-666) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-712 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-666 {}} {259 0 0 0-665 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-665 {}} {772 0 0 0-666 {}} {259 0 0 0-667 {}}} CYCLES {}}
set a(0-667) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-713 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-666 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-668) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-714 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-669 {}}} SUCCS {{259 0 0 0-669 {}}} CYCLES {}}
set a(0-669) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-715 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-669 {}} {259 0 0 0-668 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-668 {}} {772 0 0 0-669 {}} {259 0 0 0-670 {}}} CYCLES {}}
set a(0-670) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-716 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-669 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-671) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-717 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-672 {}}} SUCCS {{259 0 0 0-672 {}}} CYCLES {}}
set a(0-672) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-718 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-672 {}} {259 0 0 0-671 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-671 {}} {772 0 0 0-672 {}} {259 0 0 0-673 {}}} CYCLES {}}
set a(0-673) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-719 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-672 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-674) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-720 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-675 {}}} SUCCS {{259 0 0 0-675 {}}} CYCLES {}}
set a(0-675) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-721 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-675 {}} {259 0 0 0-674 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-674 {}} {772 0 0 0-675 {}} {259 0 0 0-676 {}}} CYCLES {}}
set a(0-676) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-722 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-675 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-677) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-723 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-678 {}}} SUCCS {{259 0 0 0-678 {}}} CYCLES {}}
set a(0-678) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-724 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-678 {}} {259 0 0 0-677 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-677 {}} {772 0 0 0-678 {}} {259 0 0 0-679 {}}} CYCLES {}}
set a(0-679) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-725 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-678 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-680) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-726 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-681 {}}} SUCCS {{259 0 0 0-681 {}}} CYCLES {}}
set a(0-681) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-727 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-681 {}} {259 0 0 0-680 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-680 {}} {772 0 0 0-681 {}} {259 0 0 0-682 {}}} CYCLES {}}
set a(0-682) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-728 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-681 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-683) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-729 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-2 {}} {128 0 0 0-684 {}}} SUCCS {{259 0 0 0-684 {}}} CYCLES {}}
set a(0-684) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 0 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-730 LOC {1 1.0 1 1.0 1 1.0 2 0.0 4 0.9999} PREDS {{772 0 0 0-684 {}} {259 0 0 0-683 {}} {130 0 0 0-2 {}}} SUCCS {{128 0 0 0-683 {}} {772 0 0 0-684 {}} {259 0 0 0-685 {}}} CYCLES {}}
set a(0-685) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-1 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-731 LOC {2 0.0 2 0.0 2 0.0 5 0.0} PREDS {{259 0 0 0-684 {}} {130 0 0 0-2 {}}} SUCCS {} CYCLES {}}
set a(0-1) {CHI {0-4 0-5 0-6 0-7 0-8 0-9 0-10 0-11 0-12 0-13 0-14 0-15 0-16 0-17 0-18 0-19 0-20 0-21 0-22 0-23 0-24 0-25 0-26 0-27 0-28 0-29 0-30 0-31 0-32 0-33 0-34 0-35 0-36 0-37 0-38 0-2 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685} ITERATIONS Infinite LATENCY {1543 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {1548 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1546 TOTAL_CYCLES 1548 NAME main TYPE LOOP DELAY {7745.00 ns} PAR 0-0 XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-732 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-1 {}}} SUCCS {{774 0 0 0-1 {}}} CYCLES {}}
set a(0-0) {CHI 0-1 ITERATIONS Infinite LATENCY {1543 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {1548 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1548 TOTAL_CYCLES 1548 NAME core:rlp TYPE LOOP DELAY {7745.00 ns} PAR {} XREFS 4f03f03d-0ce3-4396-85b6-26482deb8dc2-733 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-0-TOTALCYCLES) {1548}
set a(0-0-QMOD) {ccs_in(2,32) 0-4 mgc_add(9,0,1,1,9) 0-79 mgc_and(9,2) {0-83 0-90} mgc_shift_br(9,0,33,32) 0-85 mgc_shift_bl(32,0,33,10) 0-87 mgc_add(9,0,8,0,9) 0-92 BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1) {0-100 0-245 0-410 0-476} BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1) {0-102 0-247 0-412 0-478} BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1) {0-104 0-249 0-414 0-480} BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1) {0-106 0-251 0-416 0-482} BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1) {0-108 0-253 0-418 0-484} BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1) {0-110 0-255 0-420 0-486} BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1) {0-112 0-257 0-422 0-488} BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1) {0-114 0-259 0-424 0-490} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1) {0-120 0-263 0-428 0-494} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1) {0-122 0-265 0-430 0-496} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1) {0-124 0-267 0-432 0-498} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1) {0-126 0-269 0-434 0-500} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1) {0-128 0-271 0-436 0-502} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1) {0-130 0-273 0-438 0-504} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1) {0-132 0-275 0-440 0-506} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1) {0-134 0-277 0-442 0-508} mgc_mux1hot(32,16) {0-235 0-378} mgc_add(10,0,10,0,10) {0-237 0-239 0-457} BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1) 0-379 mgc_mul(32,0,32,0,32) {0-380 0-384} BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1) 0-381 mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2) 0-382 mgc_add(32,0,32,0,32) {0-386 0-393 0-396 0-403 0-459 0-464} mgc_add(33,0,32,0,33) {0-389 0-399} mgc_mux(32,1,2) {0-394 0-404 0-470} mgc_add(9,0,9,0,10) {0-395 0-443} mgc_mul(10,0,10,0,10) 0-456 mgc_add(9,0,2,1,10) 0-511 mgc_add(31,0,10,1,31) 0-581 mgc_add(32,0,1,1,32) 0-585 mgc_io_sync(0) {0-654 0-657 0-660 0-663 0-666 0-669 0-672 0-675 0-678 0-681 0-684}}
set a(0-0-PROC_NAME) {core}
set a(0-0-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-0}

