#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60e6df5fe220 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v0x60e6df6565c0_0 .var "clk", 0 0;
v0x60e6df656680_0 .net "ready", 0 0, v0x60e6df652200_0;  1 drivers
v0x60e6df656790_0 .var "reset", 0 0;
v0x60e6df656830_0 .var "start", 0 0;
E_0x60e6df61d730 .event posedge, v0x60e6df652200_0;
S_0x60e6df600730 .scope module, "CPU" "cpu" 2 9, 3 1 0, S_0x60e6df5fe220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "ready";
v0x60e6df654f20_0 .net "alu_a", 15 0, v0x60e6df651210_0;  1 drivers
v0x60e6df655000_0 .net "alu_b", 15 0, v0x60e6df6512e0_0;  1 drivers
v0x60e6df6550c0_0 .net "alu_done", 0 0, v0x60e6df64fd10_0;  1 drivers
v0x60e6df655190_0 .net "alu_opcode", 2 0, v0x60e6df651440_0;  1 drivers
v0x60e6df655280_0 .net "alu_result_high", 15 0, v0x60e6df650160_0;  1 drivers
v0x60e6df6553e0_0 .net "alu_result_low", 15 0, v0x60e6df650200_0;  1 drivers
v0x60e6df6554f0_0 .net "alu_start", 0 0, v0x60e6df6516b0_0;  1 drivers
v0x60e6df6555e0_0 .net "clk", 0 0, v0x60e6df6565c0_0;  1 drivers
v0x60e6df655680_0 .net "mem_address", 15 0, v0x60e6df651b10_0;  1 drivers
v0x60e6df655740_0 .net "mem_data_in", 15 0, v0x60e6df651bf0_0;  1 drivers
v0x60e6df655850_0 .net "mem_data_out", 15 0, v0x60e6df6539b0_0;  1 drivers
v0x60e6df655960_0 .net "mem_read_enable", 0 0, v0x60e6df651db0_0;  1 drivers
v0x60e6df655a50_0 .net "mem_write_enable", 0 0, v0x60e6df651f80_0;  1 drivers
v0x60e6df655b40_0 .net "ready", 0 0, v0x60e6df652200_0;  alias, 1 drivers
v0x60e6df655be0_0 .net "reg_read_addr1", 1 0, v0x60e6df6522c0_0;  1 drivers
v0x60e6df655cd0_0 .net "reg_read_addr2", 1 0, v0x60e6df6523a0_0;  1 drivers
v0x60e6df655de0_0 .net "reg_read_data1", 15 0, v0x60e6df654500_0;  1 drivers
v0x60e6df656000_0 .net "reg_read_data2", 15 0, v0x60e6df6545d0_0;  1 drivers
v0x60e6df656110_0 .net "reg_write_addr", 1 0, v0x60e6df652640_0;  1 drivers
v0x60e6df656220_0 .net "reg_write_data", 15 0, v0x60e6df652720_0;  1 drivers
v0x60e6df656330_0 .net "reg_write_enable", 0 0, v0x60e6df652800_0;  1 drivers
v0x60e6df656420_0 .net "reset", 0 0, v0x60e6df656790_0;  1 drivers
v0x60e6df6564c0_0 .net "start", 0 0, v0x60e6df656830_0;  1 drivers
S_0x60e6df5ff4f0 .scope module, "ALU" "alu" 3 42, 4 1 0, S_0x60e6df600730;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 16 "result_low";
    .port_info 7 /OUTPUT 16 "result_high";
    .port_info 8 /OUTPUT 1 "done";
P_0x60e6df61b1d0 .param/l "BUSY_DIV" 0 4 40, C4<10>;
P_0x60e6df61b210 .param/l "BUSY_MUL" 0 4 40, C4<01>;
P_0x60e6df61b250 .param/l "FINISH" 0 4 40, C4<11>;
P_0x60e6df61b290 .param/l "IDLE" 0 4 40, C4<00>;
L_0x60e6df670150 .functor NOT 16, v0x60e6df6512e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60e6df64f4a0_0 .net "CSA_add_result", 15 0, L_0x60e6df662d20;  1 drivers
v0x60e6df64f580_0 .net "CSA_sub_result", 15 0, L_0x60e6df66fa40;  1 drivers
v0x60e6df64f620_0 .net "a", 15 0, v0x60e6df651210_0;  alias, 1 drivers
v0x60e6df64f6c0_0 .net "b", 15 0, v0x60e6df6512e0_0;  alias, 1 drivers
v0x60e6df64f760_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df64f800_0 .net "cout_add", 0 0, L_0x60e6df662c80;  1 drivers
v0x60e6df64f8a0_0 .net "cout_sub", 0 0, L_0x60e6df66f9a0;  1 drivers
v0x60e6df64f940_0 .net "div_done", 0 0, v0x60e6df633090_0;  1 drivers
v0x60e6df64fa10_0 .net "div_quotient", 15 0, v0x60e6df633180_0;  1 drivers
v0x60e6df64fb70_0 .net "div_remainder", 15 0, v0x60e6df633260_0;  1 drivers
v0x60e6df64fc40_0 .var "div_start", 0 0;
v0x60e6df64fd10_0 .var "done", 0 0;
v0x60e6df64fdb0_0 .net "karatsuba_done", 0 0, v0x60e6df637370_0;  1 drivers
v0x60e6df64fe80_0 .net "karatsuba_result", 31 0, v0x60e6df637410_0;  1 drivers
v0x60e6df64ff50_0 .var "karatsuba_start", 0 0;
v0x60e6df650020_0 .net "opcode", 2 0, v0x60e6df651440_0;  alias, 1 drivers
v0x60e6df6500c0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df650160_0 .var "result_high", 15 0;
v0x60e6df650200_0 .var "result_low", 15 0;
v0x60e6df6502c0_0 .net "start", 0 0, v0x60e6df6516b0_0;  alias, 1 drivers
v0x60e6df650380_0 .var "state", 1 0;
S_0x60e6df5f90e0 .scope module, "adder" "carry_select_adder" 4 12, 5 1 0, S_0x60e6df5ff4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
L_0x7d6056f860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df65b630 .functor XNOR 1, L_0x60e6df6578f0, L_0x7d6056f860a8, C4<0>, C4<0>;
L_0x7d6056f860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df65b7d0 .functor XNOR 1, L_0x60e6df6578f0, L_0x7d6056f860f0, C4<0>, C4<0>;
L_0x7d6056f861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df65f1a0 .functor XNOR 1, L_0x60e6df65b890, L_0x7d6056f861c8, C4<0>, C4<0>;
L_0x7d6056f86210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df65f350 .functor XNOR 1, L_0x60e6df65b890, L_0x7d6056f86210, C4<0>, C4<0>;
L_0x7d6056f862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df662eb0 .functor XNOR 1, L_0x60e6df65f410, L_0x7d6056f862e8, C4<0>, C4<0>;
L_0x7d6056f86330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df6631b0 .functor XNOR 1, L_0x60e6df65f410, L_0x7d6056f86330, C4<0>, C4<0>;
v0x60e6df630b70_0 .net/2u *"_ivl_20", 0 0, L_0x7d6056f860a8;  1 drivers
v0x60e6df630c70_0 .net *"_ivl_22", 0 0, L_0x60e6df65b630;  1 drivers
v0x60e6df630d30_0 .net *"_ivl_24", 3 0, L_0x60e6df65b730;  1 drivers
v0x60e6df630df0_0 .net/2u *"_ivl_26", 0 0, L_0x7d6056f860f0;  1 drivers
v0x60e6df630ed0_0 .net *"_ivl_28", 0 0, L_0x60e6df65b7d0;  1 drivers
v0x60e6df630fe0_0 .net/2u *"_ivl_46", 0 0, L_0x7d6056f861c8;  1 drivers
v0x60e6df6310c0_0 .net *"_ivl_48", 0 0, L_0x60e6df65f1a0;  1 drivers
v0x60e6df631180_0 .net *"_ivl_50", 3 0, L_0x60e6df65f260;  1 drivers
v0x60e6df631260_0 .net/2u *"_ivl_52", 0 0, L_0x7d6056f86210;  1 drivers
v0x60e6df631340_0 .net *"_ivl_54", 0 0, L_0x60e6df65f350;  1 drivers
v0x60e6df631400_0 .net/2u *"_ivl_73", 0 0, L_0x7d6056f862e8;  1 drivers
v0x60e6df6314e0_0 .net *"_ivl_75", 0 0, L_0x60e6df662eb0;  1 drivers
v0x60e6df6315a0_0 .net *"_ivl_77", 3 0, L_0x60e6df662fc0;  1 drivers
v0x60e6df631680_0 .net/2u *"_ivl_79", 0 0, L_0x7d6056f86330;  1 drivers
v0x60e6df631760_0 .net *"_ivl_81", 0 0, L_0x60e6df6631b0;  1 drivers
v0x60e6df631820_0 .net "a", 15 0, v0x60e6df651210_0;  alias, 1 drivers
v0x60e6df631900_0 .net "b", 15 0, v0x60e6df6512e0_0;  alias, 1 drivers
v0x60e6df6319e0_0 .net "c0", 0 0, L_0x60e6df6578f0;  1 drivers
v0x60e6df631a80_0 .net "c1", 0 0, L_0x60e6df65b890;  1 drivers
v0x60e6df631b40_0 .net "c1_0", 0 0, L_0x60e6df6592d0;  1 drivers
v0x60e6df631c30_0 .net "c1_1", 0 0, L_0x60e6df65ae50;  1 drivers
v0x60e6df631d20_0 .net "c2", 0 0, L_0x60e6df65f410;  1 drivers
v0x60e6df631de0_0 .net "c2_0", 0 0, L_0x60e6df65ceb0;  1 drivers
v0x60e6df631ed0_0 .net "c2_1", 0 0, L_0x60e6df65ea10;  1 drivers
v0x60e6df631fc0_0 .net "c3_0", 0 0, L_0x60e6df660a20;  1 drivers
v0x60e6df6320b0_0 .net "c3_1", 0 0, L_0x60e6df6625f0;  1 drivers
L_0x7d6056f86378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df6321a0_0 .net "cin", 0 0, L_0x7d6056f86378;  1 drivers
v0x60e6df632290_0 .net "cout", 0 0, L_0x60e6df662c80;  alias, 1 drivers
v0x60e6df632350_0 .net "sum", 15 0, L_0x60e6df662d20;  alias, 1 drivers
v0x60e6df632430_0 .net "sum1_0", 3 0, L_0x60e6df659690;  1 drivers
v0x60e6df6324f0_0 .net "sum1_1", 3 0, L_0x60e6df65b210;  1 drivers
v0x60e6df632590_0 .net "sum2_0", 3 0, L_0x60e6df65d270;  1 drivers
v0x60e6df632630_0 .net "sum2_1", 3 0, L_0x60e6df65edd0;  1 drivers
v0x60e6df6326d0_0 .net "sum3_0", 3 0, L_0x60e6df660de0;  1 drivers
v0x60e6df632770_0 .net "sum3_1", 3 0, L_0x60e6df6629b0;  1 drivers
L_0x60e6df657df0 .part v0x60e6df651210_0, 0, 4;
L_0x60e6df657e90 .part v0x60e6df6512e0_0, 0, 4;
L_0x60e6df659820 .part v0x60e6df651210_0, 4, 4;
L_0x60e6df6599d0 .part v0x60e6df6512e0_0, 4, 4;
L_0x60e6df65b3a0 .part v0x60e6df651210_0, 4, 4;
L_0x60e6df65b440 .part v0x60e6df6512e0_0, 4, 4;
L_0x60e6df65b730 .functor MUXZ 4, L_0x60e6df65b210, L_0x60e6df659690, L_0x60e6df65b630, C4<>;
L_0x60e6df65b890 .functor MUXZ 1, L_0x60e6df65ae50, L_0x60e6df6592d0, L_0x60e6df65b7d0, C4<>;
L_0x60e6df65d400 .part v0x60e6df651210_0, 8, 4;
L_0x60e6df65d4a0 .part v0x60e6df6512e0_0, 8, 4;
L_0x60e6df65ef60 .part v0x60e6df651210_0, 8, 4;
L_0x60e6df65f000 .part v0x60e6df6512e0_0, 8, 4;
L_0x60e6df65f260 .functor MUXZ 4, L_0x60e6df65edd0, L_0x60e6df65d270, L_0x60e6df65f1a0, C4<>;
L_0x60e6df65f410 .functor MUXZ 1, L_0x60e6df65ea10, L_0x60e6df65ceb0, L_0x60e6df65f350, C4<>;
L_0x60e6df660f70 .part v0x60e6df651210_0, 12, 4;
L_0x60e6df661010 .part v0x60e6df6512e0_0, 12, 4;
L_0x60e6df662b40 .part v0x60e6df651210_0, 12, 4;
L_0x60e6df662be0 .part v0x60e6df6512e0_0, 12, 4;
L_0x60e6df662d20 .concat8 [ 4 4 4 4], L_0x60e6df657cb0, L_0x60e6df65b730, L_0x60e6df65f260, L_0x60e6df662fc0;
L_0x60e6df662fc0 .functor MUXZ 4, L_0x60e6df6629b0, L_0x60e6df660de0, L_0x60e6df662eb0, C4<>;
L_0x60e6df662c80 .functor MUXZ 1, L_0x60e6df6625f0, L_0x60e6df660a20, L_0x60e6df6631b0, C4<>;
S_0x60e6df5fb5f0 .scope module, "rca0" "ripple_carry_adder" 5 12, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df543eb0_0 .net "a", 3 0, L_0x60e6df657df0;  1 drivers
v0x60e6df543fb0_0 .net "b", 3 0, L_0x60e6df657e90;  1 drivers
v0x60e6df544090_0 .net "c1", 0 0, L_0x60e6df60a600;  1 drivers
v0x60e6df53bae0_0 .net "c2", 0 0, L_0x60e6df656d90;  1 drivers
v0x60e6df53bbd0_0 .net "c3", 0 0, L_0x60e6df657370;  1 drivers
v0x60e6df53bd10_0 .net "cin", 0 0, L_0x7d6056f86378;  alias, 1 drivers
v0x60e6df53bdb0_0 .net "cout", 0 0, L_0x60e6df6578f0;  alias, 1 drivers
v0x60e6df53be50_0 .net "sum", 3 0, L_0x60e6df657cb0;  1 drivers
L_0x60e6df656a60 .part L_0x60e6df657df0, 0, 1;
L_0x60e6df656b00 .part L_0x60e6df657e90, 0, 1;
L_0x60e6df656ea0 .part L_0x60e6df657df0, 1, 1;
L_0x60e6df656f90 .part L_0x60e6df657e90, 1, 1;
L_0x60e6df657480 .part L_0x60e6df657df0, 2, 1;
L_0x60e6df657520 .part L_0x60e6df657e90, 2, 1;
L_0x60e6df657a00 .part L_0x60e6df657df0, 3, 1;
L_0x60e6df657b30 .part L_0x60e6df657e90, 3, 1;
L_0x60e6df657cb0 .concat8 [ 1 1 1 1], L_0x60e6df617110, L_0x60e6df656ba0, L_0x60e6df6570f0, L_0x60e6df657670;
S_0x60e6df5fa3b0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df5fb5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df5b28d0 .functor XOR 1, L_0x60e6df656a60, L_0x60e6df656b00, C4<0>, C4<0>;
L_0x60e6df617110 .functor XOR 1, L_0x60e6df5b28d0, L_0x7d6056f86378, C4<0>, C4<0>;
L_0x60e6df60d7c0 .functor AND 1, L_0x60e6df656a60, L_0x60e6df656b00, C4<1>, C4<1>;
L_0x60e6df60d130 .functor AND 1, L_0x7d6056f86378, L_0x60e6df5b28d0, C4<1>, C4<1>;
L_0x60e6df60a600 .functor OR 1, L_0x60e6df60d7c0, L_0x60e6df60d130, C4<0>, C4<0>;
v0x60e6df6102b0_0 .net "a", 0 0, L_0x60e6df656a60;  1 drivers
v0x60e6df60d250_0 .net "b", 0 0, L_0x60e6df656b00;  1 drivers
v0x60e6df60d2f0_0 .net "cin", 0 0, L_0x7d6056f86378;  alias, 1 drivers
v0x60e6df60a720_0 .net "cout", 0 0, L_0x60e6df60a600;  alias, 1 drivers
v0x60e6df60a7c0_0 .net "sum", 0 0, L_0x60e6df617110;  1 drivers
v0x60e6df607b90_0 .net "x", 0 0, L_0x60e6df5b28d0;  1 drivers
v0x60e6df607c30_0 .net "y", 0 0, L_0x60e6df60d7c0;  1 drivers
v0x60e6df515fc0_0 .net "z", 0 0, L_0x60e6df60d130;  1 drivers
S_0x60e6df516120 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df5fb5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df607a70 .functor XOR 1, L_0x60e6df656ea0, L_0x60e6df656f90, C4<0>, C4<0>;
L_0x60e6df656ba0 .functor XOR 1, L_0x60e6df607a70, L_0x60e6df60a600, C4<0>, C4<0>;
L_0x60e6df656c60 .functor AND 1, L_0x60e6df656ea0, L_0x60e6df656f90, C4<1>, C4<1>;
L_0x60e6df656d20 .functor AND 1, L_0x60e6df60a600, L_0x60e6df607a70, C4<1>, C4<1>;
L_0x60e6df656d90 .functor OR 1, L_0x60e6df656c60, L_0x60e6df656d20, C4<0>, C4<0>;
v0x60e6df526dd0_0 .net "a", 0 0, L_0x60e6df656ea0;  1 drivers
v0x60e6df526e90_0 .net "b", 0 0, L_0x60e6df656f90;  1 drivers
v0x60e6df526f50_0 .net "cin", 0 0, L_0x60e6df60a600;  alias, 1 drivers
v0x60e6df527050_0 .net "cout", 0 0, L_0x60e6df656d90;  alias, 1 drivers
v0x60e6df5270f0_0 .net "sum", 0 0, L_0x60e6df656ba0;  1 drivers
v0x60e6df527190_0 .net "x", 0 0, L_0x60e6df607a70;  1 drivers
v0x60e6df51b180_0 .net "y", 0 0, L_0x60e6df656c60;  1 drivers
v0x60e6df51b240_0 .net "z", 0 0, L_0x60e6df656d20;  1 drivers
S_0x60e6df51b3a0 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df5fb5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df657080 .functor XOR 1, L_0x60e6df657480, L_0x60e6df657520, C4<0>, C4<0>;
L_0x60e6df6570f0 .functor XOR 1, L_0x60e6df657080, L_0x60e6df656d90, C4<0>, C4<0>;
L_0x60e6df657240 .functor AND 1, L_0x60e6df657480, L_0x60e6df657520, C4<1>, C4<1>;
L_0x60e6df657300 .functor AND 1, L_0x60e6df656d90, L_0x60e6df657080, C4<1>, C4<1>;
L_0x60e6df657370 .functor OR 1, L_0x60e6df657240, L_0x60e6df657300, C4<0>, C4<0>;
v0x60e6df51b580_0 .net "a", 0 0, L_0x60e6df657480;  1 drivers
v0x60e6df4f9a20_0 .net "b", 0 0, L_0x60e6df657520;  1 drivers
v0x60e6df4f9ac0_0 .net "cin", 0 0, L_0x60e6df656d90;  alias, 1 drivers
v0x60e6df4f9bc0_0 .net "cout", 0 0, L_0x60e6df657370;  alias, 1 drivers
v0x60e6df4f9c60_0 .net "sum", 0 0, L_0x60e6df6570f0;  1 drivers
v0x60e6df4f9d50_0 .net "x", 0 0, L_0x60e6df657080;  1 drivers
v0x60e6df4f9e10_0 .net "y", 0 0, L_0x60e6df657240;  1 drivers
v0x60e6df4f0950_0 .net "z", 0 0, L_0x60e6df657300;  1 drivers
S_0x60e6df4f0ab0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df5fb5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df657600 .functor XOR 1, L_0x60e6df657a00, L_0x60e6df657b30, C4<0>, C4<0>;
L_0x60e6df657670 .functor XOR 1, L_0x60e6df657600, L_0x60e6df657370, C4<0>, C4<0>;
L_0x60e6df6577c0 .functor AND 1, L_0x60e6df657a00, L_0x60e6df657b30, C4<1>, C4<1>;
L_0x60e6df657880 .functor AND 1, L_0x60e6df657370, L_0x60e6df657600, C4<1>, C4<1>;
L_0x60e6df6578f0 .functor OR 1, L_0x60e6df6577c0, L_0x60e6df657880, C4<0>, C4<0>;
v0x60e6df4f0c90_0 .net "a", 0 0, L_0x60e6df657a00;  1 drivers
v0x60e6df4f0d70_0 .net "b", 0 0, L_0x60e6df657b30;  1 drivers
v0x60e6df531210_0 .net "cin", 0 0, L_0x60e6df657370;  alias, 1 drivers
v0x60e6df531310_0 .net "cout", 0 0, L_0x60e6df6578f0;  alias, 1 drivers
v0x60e6df5313b0_0 .net "sum", 0 0, L_0x60e6df657670;  1 drivers
v0x60e6df5314a0_0 .net "x", 0 0, L_0x60e6df657600;  1 drivers
v0x60e6df531560_0 .net "y", 0 0, L_0x60e6df6577c0;  1 drivers
v0x60e6df543d50_0 .net "z", 0 0, L_0x60e6df657880;  1 drivers
S_0x60e6df4aacf0 .scope module, "rca1_0" "ripple_carry_adder" 5 14, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df621520_0 .net "a", 3 0, L_0x60e6df659820;  1 drivers
v0x60e6df621620_0 .net "b", 3 0, L_0x60e6df6599d0;  1 drivers
v0x60e6df621700_0 .net "c1", 0 0, L_0x60e6df658230;  1 drivers
v0x60e6df6217f0_0 .net "c2", 0 0, L_0x60e6df658770;  1 drivers
v0x60e6df6218e0_0 .net "c3", 0 0, L_0x60e6df658d50;  1 drivers
L_0x7d6056f86018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df621a20_0 .net "cin", 0 0, L_0x7d6056f86018;  1 drivers
v0x60e6df621ac0_0 .net "cout", 0 0, L_0x60e6df6592d0;  alias, 1 drivers
v0x60e6df621b60_0 .net "sum", 3 0, L_0x60e6df659690;  alias, 1 drivers
L_0x60e6df658340 .part L_0x60e6df659820, 0, 1;
L_0x60e6df6583e0 .part L_0x60e6df6599d0, 0, 1;
L_0x60e6df658880 .part L_0x60e6df659820, 1, 1;
L_0x60e6df658970 .part L_0x60e6df6599d0, 1, 1;
L_0x60e6df658e60 .part L_0x60e6df659820, 2, 1;
L_0x60e6df658f00 .part L_0x60e6df6599d0, 2, 1;
L_0x60e6df6593e0 .part L_0x60e6df659820, 3, 1;
L_0x60e6df659510 .part L_0x60e6df6599d0, 3, 1;
L_0x60e6df659690 .concat8 [ 1 1 1 1], L_0x60e6df657fa0, L_0x60e6df6584f0, L_0x60e6df658ad0, L_0x60e6df659050;
S_0x60e6df4aaef0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df4aacf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df657f30 .functor XOR 1, L_0x60e6df658340, L_0x60e6df6583e0, C4<0>, C4<0>;
L_0x60e6df657fa0 .functor XOR 1, L_0x60e6df657f30, L_0x7d6056f86018, C4<0>, C4<0>;
L_0x60e6df6580b0 .functor AND 1, L_0x60e6df658340, L_0x60e6df6583e0, C4<1>, C4<1>;
L_0x60e6df6581c0 .functor AND 1, L_0x7d6056f86018, L_0x60e6df657f30, C4<1>, C4<1>;
L_0x60e6df658230 .functor OR 1, L_0x60e6df6580b0, L_0x60e6df6581c0, C4<0>, C4<0>;
v0x60e6df4ab0d0_0 .net "a", 0 0, L_0x60e6df658340;  1 drivers
v0x60e6df61f3c0_0 .net "b", 0 0, L_0x60e6df6583e0;  1 drivers
v0x60e6df61f460_0 .net "cin", 0 0, L_0x7d6056f86018;  alias, 1 drivers
v0x60e6df61f500_0 .net "cout", 0 0, L_0x60e6df658230;  alias, 1 drivers
v0x60e6df61f5a0_0 .net "sum", 0 0, L_0x60e6df657fa0;  1 drivers
v0x60e6df61f640_0 .net "x", 0 0, L_0x60e6df657f30;  1 drivers
v0x60e6df61f6e0_0 .net "y", 0 0, L_0x60e6df6580b0;  1 drivers
v0x60e6df61f780_0 .net "z", 0 0, L_0x60e6df6581c0;  1 drivers
S_0x60e6df61f8c0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df4aacf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df658480 .functor XOR 1, L_0x60e6df658880, L_0x60e6df658970, C4<0>, C4<0>;
L_0x60e6df6584f0 .functor XOR 1, L_0x60e6df658480, L_0x60e6df658230, C4<0>, C4<0>;
L_0x60e6df658640 .functor AND 1, L_0x60e6df658880, L_0x60e6df658970, C4<1>, C4<1>;
L_0x60e6df658700 .functor AND 1, L_0x60e6df658230, L_0x60e6df658480, C4<1>, C4<1>;
L_0x60e6df658770 .functor OR 1, L_0x60e6df658640, L_0x60e6df658700, C4<0>, C4<0>;
v0x60e6df61fb40_0 .net "a", 0 0, L_0x60e6df658880;  1 drivers
v0x60e6df61fc00_0 .net "b", 0 0, L_0x60e6df658970;  1 drivers
v0x60e6df61fcc0_0 .net "cin", 0 0, L_0x60e6df658230;  alias, 1 drivers
v0x60e6df61fdc0_0 .net "cout", 0 0, L_0x60e6df658770;  alias, 1 drivers
v0x60e6df61fe60_0 .net "sum", 0 0, L_0x60e6df6584f0;  1 drivers
v0x60e6df61ff50_0 .net "x", 0 0, L_0x60e6df658480;  1 drivers
v0x60e6df620010_0 .net "y", 0 0, L_0x60e6df658640;  1 drivers
v0x60e6df6200d0_0 .net "z", 0 0, L_0x60e6df658700;  1 drivers
S_0x60e6df620230 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df4aacf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df658a60 .functor XOR 1, L_0x60e6df658e60, L_0x60e6df658f00, C4<0>, C4<0>;
L_0x60e6df658ad0 .functor XOR 1, L_0x60e6df658a60, L_0x60e6df658770, C4<0>, C4<0>;
L_0x60e6df658c20 .functor AND 1, L_0x60e6df658e60, L_0x60e6df658f00, C4<1>, C4<1>;
L_0x60e6df658ce0 .functor AND 1, L_0x60e6df658770, L_0x60e6df658a60, C4<1>, C4<1>;
L_0x60e6df658d50 .functor OR 1, L_0x60e6df658c20, L_0x60e6df658ce0, C4<0>, C4<0>;
v0x60e6df6204c0_0 .net "a", 0 0, L_0x60e6df658e60;  1 drivers
v0x60e6df620580_0 .net "b", 0 0, L_0x60e6df658f00;  1 drivers
v0x60e6df620640_0 .net "cin", 0 0, L_0x60e6df658770;  alias, 1 drivers
v0x60e6df620740_0 .net "cout", 0 0, L_0x60e6df658d50;  alias, 1 drivers
v0x60e6df6207e0_0 .net "sum", 0 0, L_0x60e6df658ad0;  1 drivers
v0x60e6df6208d0_0 .net "x", 0 0, L_0x60e6df658a60;  1 drivers
v0x60e6df620990_0 .net "y", 0 0, L_0x60e6df658c20;  1 drivers
v0x60e6df620a50_0 .net "z", 0 0, L_0x60e6df658ce0;  1 drivers
S_0x60e6df620bb0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df4aacf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df658fe0 .functor XOR 1, L_0x60e6df6593e0, L_0x60e6df659510, C4<0>, C4<0>;
L_0x60e6df659050 .functor XOR 1, L_0x60e6df658fe0, L_0x60e6df658d50, C4<0>, C4<0>;
L_0x60e6df6591a0 .functor AND 1, L_0x60e6df6593e0, L_0x60e6df659510, C4<1>, C4<1>;
L_0x60e6df659260 .functor AND 1, L_0x60e6df658d50, L_0x60e6df658fe0, C4<1>, C4<1>;
L_0x60e6df6592d0 .functor OR 1, L_0x60e6df6591a0, L_0x60e6df659260, C4<0>, C4<0>;
v0x60e6df620e10_0 .net "a", 0 0, L_0x60e6df6593e0;  1 drivers
v0x60e6df620ef0_0 .net "b", 0 0, L_0x60e6df659510;  1 drivers
v0x60e6df620fb0_0 .net "cin", 0 0, L_0x60e6df658d50;  alias, 1 drivers
v0x60e6df6210b0_0 .net "cout", 0 0, L_0x60e6df6592d0;  alias, 1 drivers
v0x60e6df621150_0 .net "sum", 0 0, L_0x60e6df659050;  1 drivers
v0x60e6df621240_0 .net "x", 0 0, L_0x60e6df658fe0;  1 drivers
v0x60e6df621300_0 .net "y", 0 0, L_0x60e6df6591a0;  1 drivers
v0x60e6df6213c0_0 .net "z", 0 0, L_0x60e6df659260;  1 drivers
S_0x60e6df621c80 .scope module, "rca1_1" "ripple_carry_adder" 5 15, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df6244f0_0 .net "a", 3 0, L_0x60e6df65b3a0;  1 drivers
v0x60e6df6245f0_0 .net "b", 3 0, L_0x60e6df65b440;  1 drivers
v0x60e6df6246d0_0 .net "c1", 0 0, L_0x60e6df659d20;  1 drivers
v0x60e6df6247c0_0 .net "c2", 0 0, L_0x60e6df65a260;  1 drivers
v0x60e6df6248b0_0 .net "c3", 0 0, L_0x60e6df65a8a0;  1 drivers
L_0x7d6056f86060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df6249f0_0 .net "cin", 0 0, L_0x7d6056f86060;  1 drivers
v0x60e6df624a90_0 .net "cout", 0 0, L_0x60e6df65ae50;  alias, 1 drivers
v0x60e6df624b30_0 .net "sum", 3 0, L_0x60e6df65b210;  alias, 1 drivers
L_0x60e6df659e30 .part L_0x60e6df65b3a0, 0, 1;
L_0x60e6df659ed0 .part L_0x60e6df65b440, 0, 1;
L_0x60e6df65a370 .part L_0x60e6df65b3a0, 1, 1;
L_0x60e6df65a460 .part L_0x60e6df65b440, 1, 1;
L_0x60e6df65a9b0 .part L_0x60e6df65b3a0, 2, 1;
L_0x60e6df65aa50 .part L_0x60e6df65b440, 2, 1;
L_0x60e6df65af60 .part L_0x60e6df65b3a0, 3, 1;
L_0x60e6df65b090 .part L_0x60e6df65b440, 3, 1;
L_0x60e6df65b210 .concat8 [ 1 1 1 1], L_0x60e6df659ae0, L_0x60e6df659fe0, L_0x60e6df65a5f0, L_0x60e6df65aba0;
S_0x60e6df621ee0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df621c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df659a70 .functor XOR 1, L_0x60e6df659e30, L_0x60e6df659ed0, C4<0>, C4<0>;
L_0x60e6df659ae0 .functor XOR 1, L_0x60e6df659a70, L_0x7d6056f86060, C4<0>, C4<0>;
L_0x60e6df659ba0 .functor AND 1, L_0x60e6df659e30, L_0x60e6df659ed0, C4<1>, C4<1>;
L_0x60e6df659cb0 .functor AND 1, L_0x7d6056f86060, L_0x60e6df659a70, C4<1>, C4<1>;
L_0x60e6df659d20 .functor OR 1, L_0x60e6df659ba0, L_0x60e6df659cb0, C4<0>, C4<0>;
v0x60e6df622170_0 .net "a", 0 0, L_0x60e6df659e30;  1 drivers
v0x60e6df622250_0 .net "b", 0 0, L_0x60e6df659ed0;  1 drivers
v0x60e6df622310_0 .net "cin", 0 0, L_0x7d6056f86060;  alias, 1 drivers
v0x60e6df6223e0_0 .net "cout", 0 0, L_0x60e6df659d20;  alias, 1 drivers
v0x60e6df6224a0_0 .net "sum", 0 0, L_0x60e6df659ae0;  1 drivers
v0x60e6df6225b0_0 .net "x", 0 0, L_0x60e6df659a70;  1 drivers
v0x60e6df622670_0 .net "y", 0 0, L_0x60e6df659ba0;  1 drivers
v0x60e6df622730_0 .net "z", 0 0, L_0x60e6df659cb0;  1 drivers
S_0x60e6df622890 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df621c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df659f70 .functor XOR 1, L_0x60e6df65a370, L_0x60e6df65a460, C4<0>, C4<0>;
L_0x60e6df659fe0 .functor XOR 1, L_0x60e6df659f70, L_0x60e6df659d20, C4<0>, C4<0>;
L_0x60e6df65a130 .functor AND 1, L_0x60e6df65a370, L_0x60e6df65a460, C4<1>, C4<1>;
L_0x60e6df65a1f0 .functor AND 1, L_0x60e6df659d20, L_0x60e6df659f70, C4<1>, C4<1>;
L_0x60e6df65a260 .functor OR 1, L_0x60e6df65a130, L_0x60e6df65a1f0, C4<0>, C4<0>;
v0x60e6df622b10_0 .net "a", 0 0, L_0x60e6df65a370;  1 drivers
v0x60e6df622bd0_0 .net "b", 0 0, L_0x60e6df65a460;  1 drivers
v0x60e6df622c90_0 .net "cin", 0 0, L_0x60e6df659d20;  alias, 1 drivers
v0x60e6df622d90_0 .net "cout", 0 0, L_0x60e6df65a260;  alias, 1 drivers
v0x60e6df622e30_0 .net "sum", 0 0, L_0x60e6df659fe0;  1 drivers
v0x60e6df622f20_0 .net "x", 0 0, L_0x60e6df659f70;  1 drivers
v0x60e6df622fe0_0 .net "y", 0 0, L_0x60e6df65a130;  1 drivers
v0x60e6df6230a0_0 .net "z", 0 0, L_0x60e6df65a1f0;  1 drivers
S_0x60e6df623200 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df621c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65a580 .functor XOR 1, L_0x60e6df65a9b0, L_0x60e6df65aa50, C4<0>, C4<0>;
L_0x60e6df65a5f0 .functor XOR 1, L_0x60e6df65a580, L_0x60e6df65a260, C4<0>, C4<0>;
L_0x60e6df65a740 .functor AND 1, L_0x60e6df65a9b0, L_0x60e6df65aa50, C4<1>, C4<1>;
L_0x60e6df65a800 .functor AND 1, L_0x60e6df65a260, L_0x60e6df65a580, C4<1>, C4<1>;
L_0x60e6df65a8a0 .functor OR 1, L_0x60e6df65a740, L_0x60e6df65a800, C4<0>, C4<0>;
v0x60e6df623490_0 .net "a", 0 0, L_0x60e6df65a9b0;  1 drivers
v0x60e6df623550_0 .net "b", 0 0, L_0x60e6df65aa50;  1 drivers
v0x60e6df623610_0 .net "cin", 0 0, L_0x60e6df65a260;  alias, 1 drivers
v0x60e6df623710_0 .net "cout", 0 0, L_0x60e6df65a8a0;  alias, 1 drivers
v0x60e6df6237b0_0 .net "sum", 0 0, L_0x60e6df65a5f0;  1 drivers
v0x60e6df6238a0_0 .net "x", 0 0, L_0x60e6df65a580;  1 drivers
v0x60e6df623960_0 .net "y", 0 0, L_0x60e6df65a740;  1 drivers
v0x60e6df623a20_0 .net "z", 0 0, L_0x60e6df65a800;  1 drivers
S_0x60e6df623b80 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df621c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65ab30 .functor XOR 1, L_0x60e6df65af60, L_0x60e6df65b090, C4<0>, C4<0>;
L_0x60e6df65aba0 .functor XOR 1, L_0x60e6df65ab30, L_0x60e6df65a8a0, C4<0>, C4<0>;
L_0x60e6df65acf0 .functor AND 1, L_0x60e6df65af60, L_0x60e6df65b090, C4<1>, C4<1>;
L_0x60e6df65adb0 .functor AND 1, L_0x60e6df65a8a0, L_0x60e6df65ab30, C4<1>, C4<1>;
L_0x60e6df65ae50 .functor OR 1, L_0x60e6df65acf0, L_0x60e6df65adb0, C4<0>, C4<0>;
v0x60e6df623de0_0 .net "a", 0 0, L_0x60e6df65af60;  1 drivers
v0x60e6df623ec0_0 .net "b", 0 0, L_0x60e6df65b090;  1 drivers
v0x60e6df623f80_0 .net "cin", 0 0, L_0x60e6df65a8a0;  alias, 1 drivers
v0x60e6df624080_0 .net "cout", 0 0, L_0x60e6df65ae50;  alias, 1 drivers
v0x60e6df624120_0 .net "sum", 0 0, L_0x60e6df65aba0;  1 drivers
v0x60e6df624210_0 .net "x", 0 0, L_0x60e6df65ab30;  1 drivers
v0x60e6df6242d0_0 .net "y", 0 0, L_0x60e6df65acf0;  1 drivers
v0x60e6df624390_0 .net "z", 0 0, L_0x60e6df65adb0;  1 drivers
S_0x60e6df624c50 .scope module, "rca2_0" "ripple_carry_adder" 5 19, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df6274b0_0 .net "a", 3 0, L_0x60e6df65d400;  1 drivers
v0x60e6df6275b0_0 .net "b", 3 0, L_0x60e6df65d4a0;  1 drivers
v0x60e6df627690_0 .net "c1", 0 0, L_0x60e6df65bd50;  1 drivers
v0x60e6df627780_0 .net "c2", 0 0, L_0x60e6df65c2c0;  1 drivers
v0x60e6df627870_0 .net "c3", 0 0, L_0x60e6df65c900;  1 drivers
L_0x7d6056f86138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df6279b0_0 .net "cin", 0 0, L_0x7d6056f86138;  1 drivers
v0x60e6df627a50_0 .net "cout", 0 0, L_0x60e6df65ceb0;  alias, 1 drivers
v0x60e6df627af0_0 .net "sum", 3 0, L_0x60e6df65d270;  alias, 1 drivers
L_0x60e6df65be60 .part L_0x60e6df65d400, 0, 1;
L_0x60e6df65bf00 .part L_0x60e6df65d4a0, 0, 1;
L_0x60e6df65c3d0 .part L_0x60e6df65d400, 1, 1;
L_0x60e6df65c4c0 .part L_0x60e6df65d4a0, 1, 1;
L_0x60e6df65ca10 .part L_0x60e6df65d400, 2, 1;
L_0x60e6df65cab0 .part L_0x60e6df65d4a0, 2, 1;
L_0x60e6df65cfc0 .part L_0x60e6df65d400, 3, 1;
L_0x60e6df65d0f0 .part L_0x60e6df65d4a0, 3, 1;
L_0x60e6df65d270 .concat8 [ 1 1 1 1], L_0x60e6df65bb60, L_0x60e6df65c010, L_0x60e6df65c650, L_0x60e6df65cc00;
S_0x60e6df624eb0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df624c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65baf0 .functor XOR 1, L_0x60e6df65be60, L_0x60e6df65bf00, C4<0>, C4<0>;
L_0x60e6df65bb60 .functor XOR 1, L_0x60e6df65baf0, L_0x7d6056f86138, C4<0>, C4<0>;
L_0x60e6df65bbd0 .functor AND 1, L_0x60e6df65be60, L_0x60e6df65bf00, C4<1>, C4<1>;
L_0x60e6df65bce0 .functor AND 1, L_0x7d6056f86138, L_0x60e6df65baf0, C4<1>, C4<1>;
L_0x60e6df65bd50 .functor OR 1, L_0x60e6df65bbd0, L_0x60e6df65bce0, C4<0>, C4<0>;
v0x60e6df625130_0 .net "a", 0 0, L_0x60e6df65be60;  1 drivers
v0x60e6df625210_0 .net "b", 0 0, L_0x60e6df65bf00;  1 drivers
v0x60e6df6252d0_0 .net "cin", 0 0, L_0x7d6056f86138;  alias, 1 drivers
v0x60e6df6253a0_0 .net "cout", 0 0, L_0x60e6df65bd50;  alias, 1 drivers
v0x60e6df625460_0 .net "sum", 0 0, L_0x60e6df65bb60;  1 drivers
v0x60e6df625570_0 .net "x", 0 0, L_0x60e6df65baf0;  1 drivers
v0x60e6df625630_0 .net "y", 0 0, L_0x60e6df65bbd0;  1 drivers
v0x60e6df6256f0_0 .net "z", 0 0, L_0x60e6df65bce0;  1 drivers
S_0x60e6df625850 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df624c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65bfa0 .functor XOR 1, L_0x60e6df65c3d0, L_0x60e6df65c4c0, C4<0>, C4<0>;
L_0x60e6df65c010 .functor XOR 1, L_0x60e6df65bfa0, L_0x60e6df65bd50, C4<0>, C4<0>;
L_0x60e6df65c160 .functor AND 1, L_0x60e6df65c3d0, L_0x60e6df65c4c0, C4<1>, C4<1>;
L_0x60e6df65c220 .functor AND 1, L_0x60e6df65bd50, L_0x60e6df65bfa0, C4<1>, C4<1>;
L_0x60e6df65c2c0 .functor OR 1, L_0x60e6df65c160, L_0x60e6df65c220, C4<0>, C4<0>;
v0x60e6df625ad0_0 .net "a", 0 0, L_0x60e6df65c3d0;  1 drivers
v0x60e6df625b90_0 .net "b", 0 0, L_0x60e6df65c4c0;  1 drivers
v0x60e6df625c50_0 .net "cin", 0 0, L_0x60e6df65bd50;  alias, 1 drivers
v0x60e6df625d50_0 .net "cout", 0 0, L_0x60e6df65c2c0;  alias, 1 drivers
v0x60e6df625df0_0 .net "sum", 0 0, L_0x60e6df65c010;  1 drivers
v0x60e6df625ee0_0 .net "x", 0 0, L_0x60e6df65bfa0;  1 drivers
v0x60e6df625fa0_0 .net "y", 0 0, L_0x60e6df65c160;  1 drivers
v0x60e6df626060_0 .net "z", 0 0, L_0x60e6df65c220;  1 drivers
S_0x60e6df6261c0 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df624c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65c5e0 .functor XOR 1, L_0x60e6df65ca10, L_0x60e6df65cab0, C4<0>, C4<0>;
L_0x60e6df65c650 .functor XOR 1, L_0x60e6df65c5e0, L_0x60e6df65c2c0, C4<0>, C4<0>;
L_0x60e6df65c7a0 .functor AND 1, L_0x60e6df65ca10, L_0x60e6df65cab0, C4<1>, C4<1>;
L_0x60e6df65c860 .functor AND 1, L_0x60e6df65c2c0, L_0x60e6df65c5e0, C4<1>, C4<1>;
L_0x60e6df65c900 .functor OR 1, L_0x60e6df65c7a0, L_0x60e6df65c860, C4<0>, C4<0>;
v0x60e6df626450_0 .net "a", 0 0, L_0x60e6df65ca10;  1 drivers
v0x60e6df626510_0 .net "b", 0 0, L_0x60e6df65cab0;  1 drivers
v0x60e6df6265d0_0 .net "cin", 0 0, L_0x60e6df65c2c0;  alias, 1 drivers
v0x60e6df6266d0_0 .net "cout", 0 0, L_0x60e6df65c900;  alias, 1 drivers
v0x60e6df626770_0 .net "sum", 0 0, L_0x60e6df65c650;  1 drivers
v0x60e6df626860_0 .net "x", 0 0, L_0x60e6df65c5e0;  1 drivers
v0x60e6df626920_0 .net "y", 0 0, L_0x60e6df65c7a0;  1 drivers
v0x60e6df6269e0_0 .net "z", 0 0, L_0x60e6df65c860;  1 drivers
S_0x60e6df626b40 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df624c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65cb90 .functor XOR 1, L_0x60e6df65cfc0, L_0x60e6df65d0f0, C4<0>, C4<0>;
L_0x60e6df65cc00 .functor XOR 1, L_0x60e6df65cb90, L_0x60e6df65c900, C4<0>, C4<0>;
L_0x60e6df65cd50 .functor AND 1, L_0x60e6df65cfc0, L_0x60e6df65d0f0, C4<1>, C4<1>;
L_0x60e6df65ce10 .functor AND 1, L_0x60e6df65c900, L_0x60e6df65cb90, C4<1>, C4<1>;
L_0x60e6df65ceb0 .functor OR 1, L_0x60e6df65cd50, L_0x60e6df65ce10, C4<0>, C4<0>;
v0x60e6df626da0_0 .net "a", 0 0, L_0x60e6df65cfc0;  1 drivers
v0x60e6df626e80_0 .net "b", 0 0, L_0x60e6df65d0f0;  1 drivers
v0x60e6df626f40_0 .net "cin", 0 0, L_0x60e6df65c900;  alias, 1 drivers
v0x60e6df627040_0 .net "cout", 0 0, L_0x60e6df65ceb0;  alias, 1 drivers
v0x60e6df6270e0_0 .net "sum", 0 0, L_0x60e6df65cc00;  1 drivers
v0x60e6df6271d0_0 .net "x", 0 0, L_0x60e6df65cb90;  1 drivers
v0x60e6df627290_0 .net "y", 0 0, L_0x60e6df65cd50;  1 drivers
v0x60e6df627350_0 .net "z", 0 0, L_0x60e6df65ce10;  1 drivers
S_0x60e6df627c10 .scope module, "rca2_1" "ripple_carry_adder" 5 20, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df62a490_0 .net "a", 3 0, L_0x60e6df65ef60;  1 drivers
v0x60e6df62a590_0 .net "b", 3 0, L_0x60e6df65f000;  1 drivers
v0x60e6df62a670_0 .net "c1", 0 0, L_0x60e6df65d8e0;  1 drivers
v0x60e6df62a760_0 .net "c2", 0 0, L_0x60e6df65de20;  1 drivers
v0x60e6df62a850_0 .net "c3", 0 0, L_0x60e6df65e460;  1 drivers
L_0x7d6056f86180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df62a990_0 .net "cin", 0 0, L_0x7d6056f86180;  1 drivers
v0x60e6df62aa30_0 .net "cout", 0 0, L_0x60e6df65ea10;  alias, 1 drivers
v0x60e6df62aad0_0 .net "sum", 3 0, L_0x60e6df65edd0;  alias, 1 drivers
L_0x60e6df65d9f0 .part L_0x60e6df65ef60, 0, 1;
L_0x60e6df65da90 .part L_0x60e6df65f000, 0, 1;
L_0x60e6df65df30 .part L_0x60e6df65ef60, 1, 1;
L_0x60e6df65e020 .part L_0x60e6df65f000, 1, 1;
L_0x60e6df65e570 .part L_0x60e6df65ef60, 2, 1;
L_0x60e6df65e610 .part L_0x60e6df65f000, 2, 1;
L_0x60e6df65eb20 .part L_0x60e6df65ef60, 3, 1;
L_0x60e6df65ec50 .part L_0x60e6df65f000, 3, 1;
L_0x60e6df65edd0 .concat8 [ 1 1 1 1], L_0x60e6df65d6a0, L_0x60e6df65dba0, L_0x60e6df65e1b0, L_0x60e6df65e760;
S_0x60e6df627ec0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df627c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65d630 .functor XOR 1, L_0x60e6df65d9f0, L_0x60e6df65da90, C4<0>, C4<0>;
L_0x60e6df65d6a0 .functor XOR 1, L_0x60e6df65d630, L_0x7d6056f86180, C4<0>, C4<0>;
L_0x60e6df65d760 .functor AND 1, L_0x60e6df65d9f0, L_0x60e6df65da90, C4<1>, C4<1>;
L_0x60e6df65d870 .functor AND 1, L_0x7d6056f86180, L_0x60e6df65d630, C4<1>, C4<1>;
L_0x60e6df65d8e0 .functor OR 1, L_0x60e6df65d760, L_0x60e6df65d870, C4<0>, C4<0>;
v0x60e6df628140_0 .net "a", 0 0, L_0x60e6df65d9f0;  1 drivers
v0x60e6df628220_0 .net "b", 0 0, L_0x60e6df65da90;  1 drivers
v0x60e6df6282e0_0 .net "cin", 0 0, L_0x7d6056f86180;  alias, 1 drivers
v0x60e6df628380_0 .net "cout", 0 0, L_0x60e6df65d8e0;  alias, 1 drivers
v0x60e6df628440_0 .net "sum", 0 0, L_0x60e6df65d6a0;  1 drivers
v0x60e6df628550_0 .net "x", 0 0, L_0x60e6df65d630;  1 drivers
v0x60e6df628610_0 .net "y", 0 0, L_0x60e6df65d760;  1 drivers
v0x60e6df6286d0_0 .net "z", 0 0, L_0x60e6df65d870;  1 drivers
S_0x60e6df628830 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df627c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65db30 .functor XOR 1, L_0x60e6df65df30, L_0x60e6df65e020, C4<0>, C4<0>;
L_0x60e6df65dba0 .functor XOR 1, L_0x60e6df65db30, L_0x60e6df65d8e0, C4<0>, C4<0>;
L_0x60e6df65dcf0 .functor AND 1, L_0x60e6df65df30, L_0x60e6df65e020, C4<1>, C4<1>;
L_0x60e6df65ddb0 .functor AND 1, L_0x60e6df65d8e0, L_0x60e6df65db30, C4<1>, C4<1>;
L_0x60e6df65de20 .functor OR 1, L_0x60e6df65dcf0, L_0x60e6df65ddb0, C4<0>, C4<0>;
v0x60e6df628ab0_0 .net "a", 0 0, L_0x60e6df65df30;  1 drivers
v0x60e6df628b70_0 .net "b", 0 0, L_0x60e6df65e020;  1 drivers
v0x60e6df628c30_0 .net "cin", 0 0, L_0x60e6df65d8e0;  alias, 1 drivers
v0x60e6df628d30_0 .net "cout", 0 0, L_0x60e6df65de20;  alias, 1 drivers
v0x60e6df628dd0_0 .net "sum", 0 0, L_0x60e6df65dba0;  1 drivers
v0x60e6df628ec0_0 .net "x", 0 0, L_0x60e6df65db30;  1 drivers
v0x60e6df628f80_0 .net "y", 0 0, L_0x60e6df65dcf0;  1 drivers
v0x60e6df629040_0 .net "z", 0 0, L_0x60e6df65ddb0;  1 drivers
S_0x60e6df6291a0 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df627c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65e140 .functor XOR 1, L_0x60e6df65e570, L_0x60e6df65e610, C4<0>, C4<0>;
L_0x60e6df65e1b0 .functor XOR 1, L_0x60e6df65e140, L_0x60e6df65de20, C4<0>, C4<0>;
L_0x60e6df65e300 .functor AND 1, L_0x60e6df65e570, L_0x60e6df65e610, C4<1>, C4<1>;
L_0x60e6df65e3c0 .functor AND 1, L_0x60e6df65de20, L_0x60e6df65e140, C4<1>, C4<1>;
L_0x60e6df65e460 .functor OR 1, L_0x60e6df65e300, L_0x60e6df65e3c0, C4<0>, C4<0>;
v0x60e6df629430_0 .net "a", 0 0, L_0x60e6df65e570;  1 drivers
v0x60e6df6294f0_0 .net "b", 0 0, L_0x60e6df65e610;  1 drivers
v0x60e6df6295b0_0 .net "cin", 0 0, L_0x60e6df65de20;  alias, 1 drivers
v0x60e6df6296b0_0 .net "cout", 0 0, L_0x60e6df65e460;  alias, 1 drivers
v0x60e6df629750_0 .net "sum", 0 0, L_0x60e6df65e1b0;  1 drivers
v0x60e6df629840_0 .net "x", 0 0, L_0x60e6df65e140;  1 drivers
v0x60e6df629900_0 .net "y", 0 0, L_0x60e6df65e300;  1 drivers
v0x60e6df6299c0_0 .net "z", 0 0, L_0x60e6df65e3c0;  1 drivers
S_0x60e6df629b20 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df627c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65e6f0 .functor XOR 1, L_0x60e6df65eb20, L_0x60e6df65ec50, C4<0>, C4<0>;
L_0x60e6df65e760 .functor XOR 1, L_0x60e6df65e6f0, L_0x60e6df65e460, C4<0>, C4<0>;
L_0x60e6df65e8b0 .functor AND 1, L_0x60e6df65eb20, L_0x60e6df65ec50, C4<1>, C4<1>;
L_0x60e6df65e970 .functor AND 1, L_0x60e6df65e460, L_0x60e6df65e6f0, C4<1>, C4<1>;
L_0x60e6df65ea10 .functor OR 1, L_0x60e6df65e8b0, L_0x60e6df65e970, C4<0>, C4<0>;
v0x60e6df629d80_0 .net "a", 0 0, L_0x60e6df65eb20;  1 drivers
v0x60e6df629e60_0 .net "b", 0 0, L_0x60e6df65ec50;  1 drivers
v0x60e6df629f20_0 .net "cin", 0 0, L_0x60e6df65e460;  alias, 1 drivers
v0x60e6df62a020_0 .net "cout", 0 0, L_0x60e6df65ea10;  alias, 1 drivers
v0x60e6df62a0c0_0 .net "sum", 0 0, L_0x60e6df65e760;  1 drivers
v0x60e6df62a1b0_0 .net "x", 0 0, L_0x60e6df65e6f0;  1 drivers
v0x60e6df62a270_0 .net "y", 0 0, L_0x60e6df65e8b0;  1 drivers
v0x60e6df62a330_0 .net "z", 0 0, L_0x60e6df65e970;  1 drivers
S_0x60e6df62abf0 .scope module, "rca3_0" "ripple_carry_adder" 5 24, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df62d450_0 .net "a", 3 0, L_0x60e6df660f70;  1 drivers
v0x60e6df62d550_0 .net "b", 3 0, L_0x60e6df661010;  1 drivers
v0x60e6df62d630_0 .net "c1", 0 0, L_0x60e6df65f8c0;  1 drivers
v0x60e6df62d720_0 .net "c2", 0 0, L_0x60e6df65fe30;  1 drivers
v0x60e6df62d810_0 .net "c3", 0 0, L_0x60e6df660470;  1 drivers
L_0x7d6056f86258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df62d950_0 .net "cin", 0 0, L_0x7d6056f86258;  1 drivers
v0x60e6df62d9f0_0 .net "cout", 0 0, L_0x60e6df660a20;  alias, 1 drivers
v0x60e6df62da90_0 .net "sum", 3 0, L_0x60e6df660de0;  alias, 1 drivers
L_0x60e6df65f9d0 .part L_0x60e6df660f70, 0, 1;
L_0x60e6df65fa70 .part L_0x60e6df661010, 0, 1;
L_0x60e6df65ff40 .part L_0x60e6df660f70, 1, 1;
L_0x60e6df660030 .part L_0x60e6df661010, 1, 1;
L_0x60e6df660580 .part L_0x60e6df660f70, 2, 1;
L_0x60e6df660620 .part L_0x60e6df661010, 2, 1;
L_0x60e6df660b30 .part L_0x60e6df660f70, 3, 1;
L_0x60e6df660c60 .part L_0x60e6df661010, 3, 1;
L_0x60e6df660de0 .concat8 [ 1 1 1 1], L_0x60e6df65f6a0, L_0x60e6df65fb80, L_0x60e6df6601c0, L_0x60e6df660770;
S_0x60e6df62ae50 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df62abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65f0a0 .functor XOR 1, L_0x60e6df65f9d0, L_0x60e6df65fa70, C4<0>, C4<0>;
L_0x60e6df65f6a0 .functor XOR 1, L_0x60e6df65f0a0, L_0x7d6056f86258, C4<0>, C4<0>;
L_0x60e6df65f710 .functor AND 1, L_0x60e6df65f9d0, L_0x60e6df65fa70, C4<1>, C4<1>;
L_0x60e6df65f820 .functor AND 1, L_0x7d6056f86258, L_0x60e6df65f0a0, C4<1>, C4<1>;
L_0x60e6df65f8c0 .functor OR 1, L_0x60e6df65f710, L_0x60e6df65f820, C4<0>, C4<0>;
v0x60e6df62b0d0_0 .net "a", 0 0, L_0x60e6df65f9d0;  1 drivers
v0x60e6df62b1b0_0 .net "b", 0 0, L_0x60e6df65fa70;  1 drivers
v0x60e6df62b270_0 .net "cin", 0 0, L_0x7d6056f86258;  alias, 1 drivers
v0x60e6df62b340_0 .net "cout", 0 0, L_0x60e6df65f8c0;  alias, 1 drivers
v0x60e6df62b400_0 .net "sum", 0 0, L_0x60e6df65f6a0;  1 drivers
v0x60e6df62b510_0 .net "x", 0 0, L_0x60e6df65f0a0;  1 drivers
v0x60e6df62b5d0_0 .net "y", 0 0, L_0x60e6df65f710;  1 drivers
v0x60e6df62b690_0 .net "z", 0 0, L_0x60e6df65f820;  1 drivers
S_0x60e6df62b7f0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df62abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df65fb10 .functor XOR 1, L_0x60e6df65ff40, L_0x60e6df660030, C4<0>, C4<0>;
L_0x60e6df65fb80 .functor XOR 1, L_0x60e6df65fb10, L_0x60e6df65f8c0, C4<0>, C4<0>;
L_0x60e6df65fcd0 .functor AND 1, L_0x60e6df65ff40, L_0x60e6df660030, C4<1>, C4<1>;
L_0x60e6df65fd90 .functor AND 1, L_0x60e6df65f8c0, L_0x60e6df65fb10, C4<1>, C4<1>;
L_0x60e6df65fe30 .functor OR 1, L_0x60e6df65fcd0, L_0x60e6df65fd90, C4<0>, C4<0>;
v0x60e6df62ba70_0 .net "a", 0 0, L_0x60e6df65ff40;  1 drivers
v0x60e6df62bb30_0 .net "b", 0 0, L_0x60e6df660030;  1 drivers
v0x60e6df62bbf0_0 .net "cin", 0 0, L_0x60e6df65f8c0;  alias, 1 drivers
v0x60e6df62bcf0_0 .net "cout", 0 0, L_0x60e6df65fe30;  alias, 1 drivers
v0x60e6df62bd90_0 .net "sum", 0 0, L_0x60e6df65fb80;  1 drivers
v0x60e6df62be80_0 .net "x", 0 0, L_0x60e6df65fb10;  1 drivers
v0x60e6df62bf40_0 .net "y", 0 0, L_0x60e6df65fcd0;  1 drivers
v0x60e6df62c000_0 .net "z", 0 0, L_0x60e6df65fd90;  1 drivers
S_0x60e6df62c160 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df62abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df660150 .functor XOR 1, L_0x60e6df660580, L_0x60e6df660620, C4<0>, C4<0>;
L_0x60e6df6601c0 .functor XOR 1, L_0x60e6df660150, L_0x60e6df65fe30, C4<0>, C4<0>;
L_0x60e6df660310 .functor AND 1, L_0x60e6df660580, L_0x60e6df660620, C4<1>, C4<1>;
L_0x60e6df6603d0 .functor AND 1, L_0x60e6df65fe30, L_0x60e6df660150, C4<1>, C4<1>;
L_0x60e6df660470 .functor OR 1, L_0x60e6df660310, L_0x60e6df6603d0, C4<0>, C4<0>;
v0x60e6df62c3f0_0 .net "a", 0 0, L_0x60e6df660580;  1 drivers
v0x60e6df62c4b0_0 .net "b", 0 0, L_0x60e6df660620;  1 drivers
v0x60e6df62c570_0 .net "cin", 0 0, L_0x60e6df65fe30;  alias, 1 drivers
v0x60e6df62c670_0 .net "cout", 0 0, L_0x60e6df660470;  alias, 1 drivers
v0x60e6df62c710_0 .net "sum", 0 0, L_0x60e6df6601c0;  1 drivers
v0x60e6df62c800_0 .net "x", 0 0, L_0x60e6df660150;  1 drivers
v0x60e6df62c8c0_0 .net "y", 0 0, L_0x60e6df660310;  1 drivers
v0x60e6df62c980_0 .net "z", 0 0, L_0x60e6df6603d0;  1 drivers
S_0x60e6df62cae0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df62abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df660700 .functor XOR 1, L_0x60e6df660b30, L_0x60e6df660c60, C4<0>, C4<0>;
L_0x60e6df660770 .functor XOR 1, L_0x60e6df660700, L_0x60e6df660470, C4<0>, C4<0>;
L_0x60e6df6608c0 .functor AND 1, L_0x60e6df660b30, L_0x60e6df660c60, C4<1>, C4<1>;
L_0x60e6df660980 .functor AND 1, L_0x60e6df660470, L_0x60e6df660700, C4<1>, C4<1>;
L_0x60e6df660a20 .functor OR 1, L_0x60e6df6608c0, L_0x60e6df660980, C4<0>, C4<0>;
v0x60e6df62cd40_0 .net "a", 0 0, L_0x60e6df660b30;  1 drivers
v0x60e6df62ce20_0 .net "b", 0 0, L_0x60e6df660c60;  1 drivers
v0x60e6df62cee0_0 .net "cin", 0 0, L_0x60e6df660470;  alias, 1 drivers
v0x60e6df62cfe0_0 .net "cout", 0 0, L_0x60e6df660a20;  alias, 1 drivers
v0x60e6df62d080_0 .net "sum", 0 0, L_0x60e6df660770;  1 drivers
v0x60e6df62d170_0 .net "x", 0 0, L_0x60e6df660700;  1 drivers
v0x60e6df62d230_0 .net "y", 0 0, L_0x60e6df6608c0;  1 drivers
v0x60e6df62d2f0_0 .net "z", 0 0, L_0x60e6df660980;  1 drivers
S_0x60e6df62dbb0 .scope module, "rca3_1" "ripple_carry_adder" 5 25, 6 1 0, S_0x60e6df5f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df630410_0 .net "a", 3 0, L_0x60e6df662b40;  1 drivers
v0x60e6df630510_0 .net "b", 3 0, L_0x60e6df662be0;  1 drivers
v0x60e6df6305f0_0 .net "c1", 0 0, L_0x60e6df6614c0;  1 drivers
v0x60e6df6306e0_0 .net "c2", 0 0, L_0x60e6df661a00;  1 drivers
v0x60e6df6307d0_0 .net "c3", 0 0, L_0x60e6df662040;  1 drivers
L_0x7d6056f862a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df630910_0 .net "cin", 0 0, L_0x7d6056f862a0;  1 drivers
v0x60e6df6309b0_0 .net "cout", 0 0, L_0x60e6df6625f0;  alias, 1 drivers
v0x60e6df630a50_0 .net "sum", 3 0, L_0x60e6df6629b0;  alias, 1 drivers
L_0x60e6df6615d0 .part L_0x60e6df662b40, 0, 1;
L_0x60e6df661670 .part L_0x60e6df662be0, 0, 1;
L_0x60e6df661b10 .part L_0x60e6df662b40, 1, 1;
L_0x60e6df661c00 .part L_0x60e6df662be0, 1, 1;
L_0x60e6df662150 .part L_0x60e6df662b40, 2, 1;
L_0x60e6df6621f0 .part L_0x60e6df662be0, 2, 1;
L_0x60e6df662700 .part L_0x60e6df662b40, 3, 1;
L_0x60e6df662830 .part L_0x60e6df662be0, 3, 1;
L_0x60e6df6629b0 .concat8 [ 1 1 1 1], L_0x60e6df6612d0, L_0x60e6df661780, L_0x60e6df661d90, L_0x60e6df662340;
S_0x60e6df62de10 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df62dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df661260 .functor XOR 1, L_0x60e6df6615d0, L_0x60e6df661670, C4<0>, C4<0>;
L_0x60e6df6612d0 .functor XOR 1, L_0x60e6df661260, L_0x7d6056f862a0, C4<0>, C4<0>;
L_0x60e6df661340 .functor AND 1, L_0x60e6df6615d0, L_0x60e6df661670, C4<1>, C4<1>;
L_0x60e6df661450 .functor AND 1, L_0x7d6056f862a0, L_0x60e6df661260, C4<1>, C4<1>;
L_0x60e6df6614c0 .functor OR 1, L_0x60e6df661340, L_0x60e6df661450, C4<0>, C4<0>;
v0x60e6df62e090_0 .net "a", 0 0, L_0x60e6df6615d0;  1 drivers
v0x60e6df62e170_0 .net "b", 0 0, L_0x60e6df661670;  1 drivers
v0x60e6df62e230_0 .net "cin", 0 0, L_0x7d6056f862a0;  alias, 1 drivers
v0x60e6df62e300_0 .net "cout", 0 0, L_0x60e6df6614c0;  alias, 1 drivers
v0x60e6df62e3c0_0 .net "sum", 0 0, L_0x60e6df6612d0;  1 drivers
v0x60e6df62e4d0_0 .net "x", 0 0, L_0x60e6df661260;  1 drivers
v0x60e6df62e590_0 .net "y", 0 0, L_0x60e6df661340;  1 drivers
v0x60e6df62e650_0 .net "z", 0 0, L_0x60e6df661450;  1 drivers
S_0x60e6df62e7b0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df62dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df661710 .functor XOR 1, L_0x60e6df661b10, L_0x60e6df661c00, C4<0>, C4<0>;
L_0x60e6df661780 .functor XOR 1, L_0x60e6df661710, L_0x60e6df6614c0, C4<0>, C4<0>;
L_0x60e6df6618d0 .functor AND 1, L_0x60e6df661b10, L_0x60e6df661c00, C4<1>, C4<1>;
L_0x60e6df661990 .functor AND 1, L_0x60e6df6614c0, L_0x60e6df661710, C4<1>, C4<1>;
L_0x60e6df661a00 .functor OR 1, L_0x60e6df6618d0, L_0x60e6df661990, C4<0>, C4<0>;
v0x60e6df62ea30_0 .net "a", 0 0, L_0x60e6df661b10;  1 drivers
v0x60e6df62eaf0_0 .net "b", 0 0, L_0x60e6df661c00;  1 drivers
v0x60e6df62ebb0_0 .net "cin", 0 0, L_0x60e6df6614c0;  alias, 1 drivers
v0x60e6df62ecb0_0 .net "cout", 0 0, L_0x60e6df661a00;  alias, 1 drivers
v0x60e6df62ed50_0 .net "sum", 0 0, L_0x60e6df661780;  1 drivers
v0x60e6df62ee40_0 .net "x", 0 0, L_0x60e6df661710;  1 drivers
v0x60e6df62ef00_0 .net "y", 0 0, L_0x60e6df6618d0;  1 drivers
v0x60e6df62efc0_0 .net "z", 0 0, L_0x60e6df661990;  1 drivers
S_0x60e6df62f120 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df62dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df661d20 .functor XOR 1, L_0x60e6df662150, L_0x60e6df6621f0, C4<0>, C4<0>;
L_0x60e6df661d90 .functor XOR 1, L_0x60e6df661d20, L_0x60e6df661a00, C4<0>, C4<0>;
L_0x60e6df661ee0 .functor AND 1, L_0x60e6df662150, L_0x60e6df6621f0, C4<1>, C4<1>;
L_0x60e6df661fa0 .functor AND 1, L_0x60e6df661a00, L_0x60e6df661d20, C4<1>, C4<1>;
L_0x60e6df662040 .functor OR 1, L_0x60e6df661ee0, L_0x60e6df661fa0, C4<0>, C4<0>;
v0x60e6df62f3b0_0 .net "a", 0 0, L_0x60e6df662150;  1 drivers
v0x60e6df62f470_0 .net "b", 0 0, L_0x60e6df6621f0;  1 drivers
v0x60e6df62f530_0 .net "cin", 0 0, L_0x60e6df661a00;  alias, 1 drivers
v0x60e6df62f630_0 .net "cout", 0 0, L_0x60e6df662040;  alias, 1 drivers
v0x60e6df62f6d0_0 .net "sum", 0 0, L_0x60e6df661d90;  1 drivers
v0x60e6df62f7c0_0 .net "x", 0 0, L_0x60e6df661d20;  1 drivers
v0x60e6df62f880_0 .net "y", 0 0, L_0x60e6df661ee0;  1 drivers
v0x60e6df62f940_0 .net "z", 0 0, L_0x60e6df661fa0;  1 drivers
S_0x60e6df62faa0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df62dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6622d0 .functor XOR 1, L_0x60e6df662700, L_0x60e6df662830, C4<0>, C4<0>;
L_0x60e6df662340 .functor XOR 1, L_0x60e6df6622d0, L_0x60e6df662040, C4<0>, C4<0>;
L_0x60e6df662490 .functor AND 1, L_0x60e6df662700, L_0x60e6df662830, C4<1>, C4<1>;
L_0x60e6df662550 .functor AND 1, L_0x60e6df662040, L_0x60e6df6622d0, C4<1>, C4<1>;
L_0x60e6df6625f0 .functor OR 1, L_0x60e6df662490, L_0x60e6df662550, C4<0>, C4<0>;
v0x60e6df62fd00_0 .net "a", 0 0, L_0x60e6df662700;  1 drivers
v0x60e6df62fde0_0 .net "b", 0 0, L_0x60e6df662830;  1 drivers
v0x60e6df62fea0_0 .net "cin", 0 0, L_0x60e6df662040;  alias, 1 drivers
v0x60e6df62ffa0_0 .net "cout", 0 0, L_0x60e6df6625f0;  alias, 1 drivers
v0x60e6df630040_0 .net "sum", 0 0, L_0x60e6df662340;  1 drivers
v0x60e6df630130_0 .net "x", 0 0, L_0x60e6df6622d0;  1 drivers
v0x60e6df6301f0_0 .net "y", 0 0, L_0x60e6df662490;  1 drivers
v0x60e6df6302b0_0 .net "z", 0 0, L_0x60e6df662550;  1 drivers
S_0x60e6df632890 .scope module, "div_unit" "restoring_division" 4 33, 8 1 0, S_0x60e6df5ff4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "dividend";
    .port_info 4 /INPUT 16 "divisor";
    .port_info 5 /OUTPUT 16 "remainder";
    .port_info 6 /OUTPUT 16 "quotient";
    .port_info 7 /OUTPUT 1 "done";
P_0x60e6df61b2e0 .param/l "DIVIDE" 0 8 13, C4<10>;
P_0x60e6df61b320 .param/l "FINISH" 0 8 13, C4<11>;
P_0x60e6df61b360 .param/l "IDLE" 0 8 13, C4<00>;
P_0x60e6df61b3a0 .param/l "INIT" 0 8 13, C4<01>;
v0x60e6df632d90_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df632e70_0 .var "count", 4 0;
v0x60e6df632f50_0 .net "dividend", 15 0, v0x60e6df651210_0;  alias, 1 drivers
v0x60e6df632ff0_0 .net "divisor", 15 0, v0x60e6df6512e0_0;  alias, 1 drivers
v0x60e6df633090_0 .var "done", 0 0;
v0x60e6df633180_0 .var "quotient", 15 0;
v0x60e6df633260_0 .var "remainder", 15 0;
v0x60e6df633340_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df633400_0 .net "start", 0 0, v0x60e6df64fc40_0;  1 drivers
v0x60e6df6334c0_0 .var "state", 1 0;
v0x60e6df6335a0_0 .var "sub_result", 16 0;
v0x60e6df633680_0 .var "temp_dividend", 15 0;
v0x60e6df633760_0 .var "temp_divisor", 15 0;
v0x60e6df633840_0 .var "temp_quotient", 15 0;
v0x60e6df633920_0 .var "temp_remainder", 16 0;
E_0x60e6df61bd00 .event posedge, v0x60e6df633340_0, v0x60e6df632d90_0;
S_0x60e6df633b00 .scope module, "mult_unit" "karatsuba" 4 23, 9 1 0, S_0x60e6df5ff4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x";
    .port_info 4 /INPUT 16 "y";
    .port_info 5 /OUTPUT 32 "product";
    .port_info 6 /OUTPUT 1 "done";
P_0x60e6df633c90 .param/l "BUSY" 0 9 27, C4<10>;
P_0x60e6df633cd0 .param/l "FINISH" 0 9 27, C4<11>;
P_0x60e6df633d10 .param/l "IDLE" 0 9 27, C4<00>;
P_0x60e6df633d50 .param/l "INIT" 0 9 27, C4<01>;
v0x60e6df636f90_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df6370e0_0 .net "d0", 0 0, v0x60e6df6346f0_0;  1 drivers
v0x60e6df6371a0_0 .net "d1", 0 0, v0x60e6df636650_0;  1 drivers
v0x60e6df6372a0_0 .net "d2", 0 0, v0x60e6df635670_0;  1 drivers
v0x60e6df637370_0 .var "done", 0 0;
v0x60e6df637410_0 .var "product", 31 0;
v0x60e6df6374b0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df6375e0_0 .var "s0", 0 0;
v0x60e6df637680_0 .var "s1", 0 0;
v0x60e6df6377e0_0 .var "s2", 0 0;
v0x60e6df6378b0_0 .net "start", 0 0, v0x60e6df64ff50_0;  1 drivers
v0x60e6df637950_0 .var "state", 1 0;
v0x60e6df6379f0_0 .net "w0", 15 0, v0x60e6df6366f0_0;  1 drivers
v0x60e6df637ac0_0 .net "x", 15 0, v0x60e6df651210_0;  alias, 1 drivers
v0x60e6df637b60_0 .net "x_high", 7 0, L_0x60e6df670370;  1 drivers
v0x60e6df637c00_0 .net "x_low", 7 0, L_0x60e6df6702d0;  1 drivers
v0x60e6df637cd0_0 .net "y", 15 0, v0x60e6df6512e0_0;  alias, 1 drivers
v0x60e6df637e80_0 .net "y_high", 7 0, L_0x60e6df670500;  1 drivers
v0x60e6df637f40_0 .net "y_low", 7 0, L_0x60e6df670410;  1 drivers
v0x60e6df638010_0 .net "z0", 15 0, v0x60e6df6347c0_0;  1 drivers
v0x60e6df6380e0_0 .var "z1", 15 0;
v0x60e6df6381a0_0 .net "z2", 15 0, v0x60e6df635710_0;  1 drivers
L_0x60e6df6702d0 .part v0x60e6df651210_0, 0, 8;
L_0x60e6df670370 .part v0x60e6df651210_0, 8, 8;
L_0x60e6df670410 .part v0x60e6df6512e0_0, 0, 8;
L_0x60e6df670500 .part v0x60e6df6512e0_0, 8, 8;
L_0x60e6df6705f0 .arith/sum 8, L_0x60e6df6702d0, L_0x60e6df670370;
L_0x60e6df670700 .arith/sum 8, L_0x60e6df670410, L_0x60e6df670500;
S_0x60e6df634010 .scope module, "m0" "shift_and_add" 9 20, 10 1 0, S_0x60e6df633b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "x";
    .port_info 4 /INPUT 8 "y";
    .port_info 5 /OUTPUT 16 "product";
    .port_info 6 /OUTPUT 1 "done";
P_0x60e6df6341f0 .param/l "BUSY" 0 10 12, C4<10>;
P_0x60e6df634230 .param/l "FINISH" 0 10 12, C4<11>;
P_0x60e6df634270 .param/l "IDLE" 0 10 12, C4<00>;
P_0x60e6df6342b0 .param/l "INIT" 0 10 12, C4<01>;
v0x60e6df634590_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df634630_0 .var "count", 3 0;
v0x60e6df6346f0_0 .var "done", 0 0;
v0x60e6df6347c0_0 .var "product", 15 0;
v0x60e6df6348a0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df634990_0 .net "start", 0 0, v0x60e6df6375e0_0;  1 drivers
v0x60e6df634a30_0 .var "state", 1 0;
v0x60e6df634b10_0 .net "x", 7 0, L_0x60e6df6702d0;  alias, 1 drivers
v0x60e6df634bf0_0 .var "x_extended", 15 0;
v0x60e6df634cd0_0 .net "y", 7 0, L_0x60e6df670410;  alias, 1 drivers
v0x60e6df634db0_0 .var "y_reg", 7 0;
S_0x60e6df634f70 .scope module, "m1" "shift_and_add" 9 21, 10 1 0, S_0x60e6df633b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "x";
    .port_info 4 /INPUT 8 "y";
    .port_info 5 /OUTPUT 16 "product";
    .port_info 6 /OUTPUT 1 "done";
P_0x60e6df635120 .param/l "BUSY" 0 10 12, C4<10>;
P_0x60e6df635160 .param/l "FINISH" 0 10 12, C4<11>;
P_0x60e6df6351a0 .param/l "IDLE" 0 10 12, C4<00>;
P_0x60e6df6351e0 .param/l "INIT" 0 10 12, C4<01>;
v0x60e6df6354a0_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df635590_0 .var "count", 3 0;
v0x60e6df635670_0 .var "done", 0 0;
v0x60e6df635710_0 .var "product", 15 0;
v0x60e6df6357f0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df635930_0 .net "start", 0 0, v0x60e6df637680_0;  1 drivers
v0x60e6df6359f0_0 .var "state", 1 0;
v0x60e6df635ad0_0 .net "x", 7 0, L_0x60e6df670370;  alias, 1 drivers
v0x60e6df635bb0_0 .var "x_extended", 15 0;
v0x60e6df635d20_0 .net "y", 7 0, L_0x60e6df670500;  alias, 1 drivers
v0x60e6df635e00_0 .var "y_reg", 7 0;
S_0x60e6df635fc0 .scope module, "m2" "shift_and_add" 9 22, 10 1 0, S_0x60e6df633b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "x";
    .port_info 4 /INPUT 8 "y";
    .port_info 5 /OUTPUT 16 "product";
    .port_info 6 /OUTPUT 1 "done";
P_0x60e6df636150 .param/l "BUSY" 0 10 12, C4<10>;
P_0x60e6df636190 .param/l "FINISH" 0 10 12, C4<11>;
P_0x60e6df6361d0 .param/l "IDLE" 0 10 12, C4<00>;
P_0x60e6df636210 .param/l "INIT" 0 10 12, C4<01>;
v0x60e6df6364d0_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df636570_0 .var "count", 3 0;
v0x60e6df636650_0 .var "done", 0 0;
v0x60e6df6366f0_0 .var "product", 15 0;
v0x60e6df6367d0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df6368c0_0 .net "start", 0 0, v0x60e6df6377e0_0;  1 drivers
v0x60e6df636980_0 .var "state", 1 0;
v0x60e6df636a60_0 .net "x", 7 0, L_0x60e6df6705f0;  1 drivers
v0x60e6df636b40_0 .var "x_extended", 15 0;
v0x60e6df636cb0_0 .net "y", 7 0, L_0x60e6df670700;  1 drivers
v0x60e6df636d90_0 .var "y_reg", 7 0;
S_0x60e6df638350 .scope module, "subtractor" "carry_select_adder" 4 15, 5 1 0, S_0x60e6df5ff4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
L_0x7d6056f86450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df6685c0 .functor XNOR 1, L_0x60e6df664720, L_0x7d6056f86450, C4<0>, C4<0>;
L_0x7d6056f86498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df668760 .functor XNOR 1, L_0x60e6df664720, L_0x7d6056f86498, C4<0>, C4<0>;
L_0x7d6056f86570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df66c010 .functor XNOR 1, L_0x60e6df668820, L_0x7d6056f86570, C4<0>, C4<0>;
L_0x7d6056f865b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df66c1c0 .functor XNOR 1, L_0x60e6df668820, L_0x7d6056f865b8, C4<0>, C4<0>;
L_0x7d6056f86690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df66fbd0 .functor XNOR 1, L_0x60e6df66c280, L_0x7d6056f86690, C4<0>, C4<0>;
L_0x7d6056f866d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60e6df66fed0 .functor XNOR 1, L_0x60e6df66c280, L_0x7d6056f866d8, C4<0>, C4<0>;
v0x60e6df64d480_0 .net/2u *"_ivl_20", 0 0, L_0x7d6056f86450;  1 drivers
v0x60e6df64d580_0 .net *"_ivl_22", 0 0, L_0x60e6df6685c0;  1 drivers
v0x60e6df64d640_0 .net *"_ivl_24", 3 0, L_0x60e6df6686c0;  1 drivers
v0x60e6df64d700_0 .net/2u *"_ivl_26", 0 0, L_0x7d6056f86498;  1 drivers
v0x60e6df64d7e0_0 .net *"_ivl_28", 0 0, L_0x60e6df668760;  1 drivers
v0x60e6df64d8f0_0 .net/2u *"_ivl_46", 0 0, L_0x7d6056f86570;  1 drivers
v0x60e6df64d9d0_0 .net *"_ivl_48", 0 0, L_0x60e6df66c010;  1 drivers
v0x60e6df64da90_0 .net *"_ivl_50", 3 0, L_0x60e6df66c0d0;  1 drivers
v0x60e6df64db70_0 .net/2u *"_ivl_52", 0 0, L_0x7d6056f865b8;  1 drivers
v0x60e6df64dc50_0 .net *"_ivl_54", 0 0, L_0x60e6df66c1c0;  1 drivers
v0x60e6df64dd10_0 .net/2u *"_ivl_73", 0 0, L_0x7d6056f86690;  1 drivers
v0x60e6df64ddf0_0 .net *"_ivl_75", 0 0, L_0x60e6df66fbd0;  1 drivers
v0x60e6df64deb0_0 .net *"_ivl_77", 3 0, L_0x60e6df66fce0;  1 drivers
v0x60e6df64df90_0 .net/2u *"_ivl_79", 0 0, L_0x7d6056f866d8;  1 drivers
v0x60e6df64e070_0 .net *"_ivl_81", 0 0, L_0x60e6df66fed0;  1 drivers
v0x60e6df64e130_0 .net "a", 15 0, v0x60e6df651210_0;  alias, 1 drivers
v0x60e6df64e1f0_0 .net "b", 15 0, L_0x60e6df670150;  1 drivers
v0x60e6df64e3e0_0 .net "c0", 0 0, L_0x60e6df664720;  1 drivers
v0x60e6df64e480_0 .net "c1", 0 0, L_0x60e6df668820;  1 drivers
v0x60e6df64e540_0 .net "c1_0", 0 0, L_0x60e6df666180;  1 drivers
v0x60e6df64e630_0 .net "c1_1", 0 0, L_0x60e6df667c90;  1 drivers
v0x60e6df64e720_0 .net "c2", 0 0, L_0x60e6df66c280;  1 drivers
v0x60e6df64e7e0_0 .net "c2_0", 0 0, L_0x60e6df669d70;  1 drivers
v0x60e6df64e8d0_0 .net "c2_1", 0 0, L_0x60e6df66b880;  1 drivers
v0x60e6df64e9c0_0 .net "c3_0", 0 0, L_0x60e6df66d850;  1 drivers
v0x60e6df64eab0_0 .net "c3_1", 0 0, L_0x60e6df66f310;  1 drivers
L_0x7d6056f86720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df64eba0_0 .net "cin", 0 0, L_0x7d6056f86720;  1 drivers
v0x60e6df64ec90_0 .net "cout", 0 0, L_0x60e6df66f9a0;  alias, 1 drivers
v0x60e6df64ed50_0 .net "sum", 15 0, L_0x60e6df66fa40;  alias, 1 drivers
v0x60e6df64ee30_0 .net "sum1_0", 3 0, L_0x60e6df666540;  1 drivers
v0x60e6df64eef0_0 .net "sum1_1", 3 0, L_0x60e6df668050;  1 drivers
v0x60e6df64ef90_0 .net "sum2_0", 3 0, L_0x60e6df66a130;  1 drivers
v0x60e6df64f030_0 .net "sum2_1", 3 0, L_0x60e6df66bc40;  1 drivers
v0x60e6df64f2e0_0 .net "sum3_0", 3 0, L_0x60e6df66dc10;  1 drivers
v0x60e6df64f380_0 .net "sum3_1", 3 0, L_0x60e6df66f6d0;  1 drivers
L_0x60e6df664c20 .part v0x60e6df651210_0, 0, 4;
L_0x60e6df664cc0 .part L_0x60e6df670150, 0, 4;
L_0x60e6df6666d0 .part v0x60e6df651210_0, 4, 4;
L_0x60e6df666770 .part L_0x60e6df670150, 4, 4;
L_0x60e6df6681e0 .part v0x60e6df651210_0, 4, 4;
L_0x60e6df668490 .part L_0x60e6df670150, 4, 4;
L_0x60e6df6686c0 .functor MUXZ 4, L_0x60e6df668050, L_0x60e6df666540, L_0x60e6df6685c0, C4<>;
L_0x60e6df668820 .functor MUXZ 1, L_0x60e6df667c90, L_0x60e6df666180, L_0x60e6df668760, C4<>;
L_0x60e6df66a2c0 .part v0x60e6df651210_0, 8, 4;
L_0x60e6df66a360 .part L_0x60e6df670150, 8, 4;
L_0x60e6df66bdd0 .part v0x60e6df651210_0, 8, 4;
L_0x60e6df66be70 .part L_0x60e6df670150, 8, 4;
L_0x60e6df66c0d0 .functor MUXZ 4, L_0x60e6df66bc40, L_0x60e6df66a130, L_0x60e6df66c010, C4<>;
L_0x60e6df66c280 .functor MUXZ 1, L_0x60e6df66b880, L_0x60e6df669d70, L_0x60e6df66c1c0, C4<>;
L_0x60e6df66dda0 .part v0x60e6df651210_0, 12, 4;
L_0x60e6df66de40 .part L_0x60e6df670150, 12, 4;
L_0x60e6df66f860 .part v0x60e6df651210_0, 12, 4;
L_0x60e6df66f900 .part L_0x60e6df670150, 12, 4;
L_0x60e6df66fa40 .concat8 [ 4 4 4 4], L_0x60e6df664ae0, L_0x60e6df6686c0, L_0x60e6df66c0d0, L_0x60e6df66fce0;
L_0x60e6df66fce0 .functor MUXZ 4, L_0x60e6df66f6d0, L_0x60e6df66dc10, L_0x60e6df66fbd0, C4<>;
L_0x60e6df66f9a0 .functor MUXZ 1, L_0x60e6df66f310, L_0x60e6df66d850, L_0x60e6df66fed0, C4<>;
S_0x60e6df638590 .scope module, "rca0" "ripple_carry_adder" 5 12, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df63ae70_0 .net "a", 3 0, L_0x60e6df664c20;  1 drivers
v0x60e6df63af70_0 .net "b", 3 0, L_0x60e6df664cc0;  1 drivers
v0x60e6df63b050_0 .net "c1", 0 0, L_0x60e6df6636d0;  1 drivers
v0x60e6df63b140_0 .net "c2", 0 0, L_0x60e6df663bc0;  1 drivers
v0x60e6df63b230_0 .net "c3", 0 0, L_0x60e6df6641a0;  1 drivers
v0x60e6df63b370_0 .net "cin", 0 0, L_0x7d6056f86720;  alias, 1 drivers
v0x60e6df63b410_0 .net "cout", 0 0, L_0x60e6df664720;  alias, 1 drivers
v0x60e6df63b4b0_0 .net "sum", 3 0, L_0x60e6df664ae0;  1 drivers
L_0x60e6df663790 .part L_0x60e6df664c20, 0, 1;
L_0x60e6df663830 .part L_0x60e6df664cc0, 0, 1;
L_0x60e6df663cd0 .part L_0x60e6df664c20, 1, 1;
L_0x60e6df663dc0 .part L_0x60e6df664cc0, 1, 1;
L_0x60e6df6642b0 .part L_0x60e6df664c20, 2, 1;
L_0x60e6df664350 .part L_0x60e6df664cc0, 2, 1;
L_0x60e6df664830 .part L_0x60e6df664c20, 3, 1;
L_0x60e6df664960 .part L_0x60e6df664cc0, 3, 1;
L_0x60e6df664ae0 .concat8 [ 1 1 1 1], L_0x60e6df6634a0, L_0x60e6df663940, L_0x60e6df663f20, L_0x60e6df6644a0;
S_0x60e6df638840 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df638590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df663430 .functor XOR 1, L_0x60e6df663790, L_0x60e6df663830, C4<0>, C4<0>;
L_0x60e6df6634a0 .functor XOR 1, L_0x60e6df663430, L_0x7d6056f86720, C4<0>, C4<0>;
L_0x60e6df663510 .functor AND 1, L_0x60e6df663790, L_0x60e6df663830, C4<1>, C4<1>;
L_0x60e6df6635d0 .functor AND 1, L_0x7d6056f86720, L_0x60e6df663430, C4<1>, C4<1>;
L_0x60e6df6636d0 .functor OR 1, L_0x60e6df663510, L_0x60e6df6635d0, C4<0>, C4<0>;
v0x60e6df638af0_0 .net "a", 0 0, L_0x60e6df663790;  1 drivers
v0x60e6df638bd0_0 .net "b", 0 0, L_0x60e6df663830;  1 drivers
v0x60e6df638c90_0 .net "cin", 0 0, L_0x7d6056f86720;  alias, 1 drivers
v0x60e6df638d60_0 .net "cout", 0 0, L_0x60e6df6636d0;  alias, 1 drivers
v0x60e6df638e20_0 .net "sum", 0 0, L_0x60e6df6634a0;  1 drivers
v0x60e6df638f30_0 .net "x", 0 0, L_0x60e6df663430;  1 drivers
v0x60e6df638ff0_0 .net "y", 0 0, L_0x60e6df663510;  1 drivers
v0x60e6df6390b0_0 .net "z", 0 0, L_0x60e6df6635d0;  1 drivers
S_0x60e6df639210 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df638590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6638d0 .functor XOR 1, L_0x60e6df663cd0, L_0x60e6df663dc0, C4<0>, C4<0>;
L_0x60e6df663940 .functor XOR 1, L_0x60e6df6638d0, L_0x60e6df6636d0, C4<0>, C4<0>;
L_0x60e6df663a90 .functor AND 1, L_0x60e6df663cd0, L_0x60e6df663dc0, C4<1>, C4<1>;
L_0x60e6df663b50 .functor AND 1, L_0x60e6df6636d0, L_0x60e6df6638d0, C4<1>, C4<1>;
L_0x60e6df663bc0 .functor OR 1, L_0x60e6df663a90, L_0x60e6df663b50, C4<0>, C4<0>;
v0x60e6df639490_0 .net "a", 0 0, L_0x60e6df663cd0;  1 drivers
v0x60e6df639550_0 .net "b", 0 0, L_0x60e6df663dc0;  1 drivers
v0x60e6df639610_0 .net "cin", 0 0, L_0x60e6df6636d0;  alias, 1 drivers
v0x60e6df639710_0 .net "cout", 0 0, L_0x60e6df663bc0;  alias, 1 drivers
v0x60e6df6397b0_0 .net "sum", 0 0, L_0x60e6df663940;  1 drivers
v0x60e6df6398a0_0 .net "x", 0 0, L_0x60e6df6638d0;  1 drivers
v0x60e6df639960_0 .net "y", 0 0, L_0x60e6df663a90;  1 drivers
v0x60e6df639a20_0 .net "z", 0 0, L_0x60e6df663b50;  1 drivers
S_0x60e6df639b80 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df638590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df663eb0 .functor XOR 1, L_0x60e6df6642b0, L_0x60e6df664350, C4<0>, C4<0>;
L_0x60e6df663f20 .functor XOR 1, L_0x60e6df663eb0, L_0x60e6df663bc0, C4<0>, C4<0>;
L_0x60e6df664070 .functor AND 1, L_0x60e6df6642b0, L_0x60e6df664350, C4<1>, C4<1>;
L_0x60e6df664130 .functor AND 1, L_0x60e6df663bc0, L_0x60e6df663eb0, C4<1>, C4<1>;
L_0x60e6df6641a0 .functor OR 1, L_0x60e6df664070, L_0x60e6df664130, C4<0>, C4<0>;
v0x60e6df639e10_0 .net "a", 0 0, L_0x60e6df6642b0;  1 drivers
v0x60e6df639ed0_0 .net "b", 0 0, L_0x60e6df664350;  1 drivers
v0x60e6df639f90_0 .net "cin", 0 0, L_0x60e6df663bc0;  alias, 1 drivers
v0x60e6df63a090_0 .net "cout", 0 0, L_0x60e6df6641a0;  alias, 1 drivers
v0x60e6df63a130_0 .net "sum", 0 0, L_0x60e6df663f20;  1 drivers
v0x60e6df63a220_0 .net "x", 0 0, L_0x60e6df663eb0;  1 drivers
v0x60e6df63a2e0_0 .net "y", 0 0, L_0x60e6df664070;  1 drivers
v0x60e6df63a3a0_0 .net "z", 0 0, L_0x60e6df664130;  1 drivers
S_0x60e6df63a500 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df638590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df664430 .functor XOR 1, L_0x60e6df664830, L_0x60e6df664960, C4<0>, C4<0>;
L_0x60e6df6644a0 .functor XOR 1, L_0x60e6df664430, L_0x60e6df6641a0, C4<0>, C4<0>;
L_0x60e6df6645f0 .functor AND 1, L_0x60e6df664830, L_0x60e6df664960, C4<1>, C4<1>;
L_0x60e6df6646b0 .functor AND 1, L_0x60e6df6641a0, L_0x60e6df664430, C4<1>, C4<1>;
L_0x60e6df664720 .functor OR 1, L_0x60e6df6645f0, L_0x60e6df6646b0, C4<0>, C4<0>;
v0x60e6df63a760_0 .net "a", 0 0, L_0x60e6df664830;  1 drivers
v0x60e6df63a840_0 .net "b", 0 0, L_0x60e6df664960;  1 drivers
v0x60e6df63a900_0 .net "cin", 0 0, L_0x60e6df6641a0;  alias, 1 drivers
v0x60e6df63aa00_0 .net "cout", 0 0, L_0x60e6df664720;  alias, 1 drivers
v0x60e6df63aaa0_0 .net "sum", 0 0, L_0x60e6df6644a0;  1 drivers
v0x60e6df63ab90_0 .net "x", 0 0, L_0x60e6df664430;  1 drivers
v0x60e6df63ac50_0 .net "y", 0 0, L_0x60e6df6645f0;  1 drivers
v0x60e6df63ad10_0 .net "z", 0 0, L_0x60e6df6646b0;  1 drivers
S_0x60e6df63b5d0 .scope module, "rca1_0" "ripple_carry_adder" 5 14, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df63de30_0 .net "a", 3 0, L_0x60e6df6666d0;  1 drivers
v0x60e6df63df30_0 .net "b", 3 0, L_0x60e6df666770;  1 drivers
v0x60e6df63e010_0 .net "c1", 0 0, L_0x60e6df665060;  1 drivers
v0x60e6df63e100_0 .net "c2", 0 0, L_0x60e6df6655d0;  1 drivers
v0x60e6df63e1f0_0 .net "c3", 0 0, L_0x60e6df665c10;  1 drivers
L_0x7d6056f863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df63e330_0 .net "cin", 0 0, L_0x7d6056f863c0;  1 drivers
v0x60e6df63e3d0_0 .net "cout", 0 0, L_0x60e6df666180;  alias, 1 drivers
v0x60e6df63e470_0 .net "sum", 3 0, L_0x60e6df666540;  alias, 1 drivers
L_0x60e6df665170 .part L_0x60e6df6666d0, 0, 1;
L_0x60e6df665210 .part L_0x60e6df666770, 0, 1;
L_0x60e6df6656e0 .part L_0x60e6df6666d0, 1, 1;
L_0x60e6df6657d0 .part L_0x60e6df666770, 1, 1;
L_0x60e6df665d20 .part L_0x60e6df6666d0, 2, 1;
L_0x60e6df665dc0 .part L_0x60e6df666770, 2, 1;
L_0x60e6df666290 .part L_0x60e6df6666d0, 3, 1;
L_0x60e6df6663c0 .part L_0x60e6df666770, 3, 1;
L_0x60e6df666540 .concat8 [ 1 1 1 1], L_0x60e6df664dd0, L_0x60e6df665320, L_0x60e6df665960, L_0x60e6df665ed0;
S_0x60e6df63b850 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df63b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df664d60 .functor XOR 1, L_0x60e6df665170, L_0x60e6df665210, C4<0>, C4<0>;
L_0x60e6df664dd0 .functor XOR 1, L_0x60e6df664d60, L_0x7d6056f863c0, C4<0>, C4<0>;
L_0x60e6df664ee0 .functor AND 1, L_0x60e6df665170, L_0x60e6df665210, C4<1>, C4<1>;
L_0x60e6df664ff0 .functor AND 1, L_0x7d6056f863c0, L_0x60e6df664d60, C4<1>, C4<1>;
L_0x60e6df665060 .functor OR 1, L_0x60e6df664ee0, L_0x60e6df664ff0, C4<0>, C4<0>;
v0x60e6df63bab0_0 .net "a", 0 0, L_0x60e6df665170;  1 drivers
v0x60e6df63bb90_0 .net "b", 0 0, L_0x60e6df665210;  1 drivers
v0x60e6df63bc50_0 .net "cin", 0 0, L_0x7d6056f863c0;  alias, 1 drivers
v0x60e6df63bd20_0 .net "cout", 0 0, L_0x60e6df665060;  alias, 1 drivers
v0x60e6df63bde0_0 .net "sum", 0 0, L_0x60e6df664dd0;  1 drivers
v0x60e6df63bef0_0 .net "x", 0 0, L_0x60e6df664d60;  1 drivers
v0x60e6df63bfb0_0 .net "y", 0 0, L_0x60e6df664ee0;  1 drivers
v0x60e6df63c070_0 .net "z", 0 0, L_0x60e6df664ff0;  1 drivers
S_0x60e6df63c1d0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df63b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6652b0 .functor XOR 1, L_0x60e6df6656e0, L_0x60e6df6657d0, C4<0>, C4<0>;
L_0x60e6df665320 .functor XOR 1, L_0x60e6df6652b0, L_0x60e6df665060, C4<0>, C4<0>;
L_0x60e6df665470 .functor AND 1, L_0x60e6df6656e0, L_0x60e6df6657d0, C4<1>, C4<1>;
L_0x60e6df665530 .functor AND 1, L_0x60e6df665060, L_0x60e6df6652b0, C4<1>, C4<1>;
L_0x60e6df6655d0 .functor OR 1, L_0x60e6df665470, L_0x60e6df665530, C4<0>, C4<0>;
v0x60e6df63c450_0 .net "a", 0 0, L_0x60e6df6656e0;  1 drivers
v0x60e6df63c510_0 .net "b", 0 0, L_0x60e6df6657d0;  1 drivers
v0x60e6df63c5d0_0 .net "cin", 0 0, L_0x60e6df665060;  alias, 1 drivers
v0x60e6df63c6d0_0 .net "cout", 0 0, L_0x60e6df6655d0;  alias, 1 drivers
v0x60e6df63c770_0 .net "sum", 0 0, L_0x60e6df665320;  1 drivers
v0x60e6df63c860_0 .net "x", 0 0, L_0x60e6df6652b0;  1 drivers
v0x60e6df63c920_0 .net "y", 0 0, L_0x60e6df665470;  1 drivers
v0x60e6df63c9e0_0 .net "z", 0 0, L_0x60e6df665530;  1 drivers
S_0x60e6df63cb40 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df63b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6658f0 .functor XOR 1, L_0x60e6df665d20, L_0x60e6df665dc0, C4<0>, C4<0>;
L_0x60e6df665960 .functor XOR 1, L_0x60e6df6658f0, L_0x60e6df6655d0, C4<0>, C4<0>;
L_0x60e6df665ab0 .functor AND 1, L_0x60e6df665d20, L_0x60e6df665dc0, C4<1>, C4<1>;
L_0x60e6df665b70 .functor AND 1, L_0x60e6df6655d0, L_0x60e6df6658f0, C4<1>, C4<1>;
L_0x60e6df665c10 .functor OR 1, L_0x60e6df665ab0, L_0x60e6df665b70, C4<0>, C4<0>;
v0x60e6df63cdd0_0 .net "a", 0 0, L_0x60e6df665d20;  1 drivers
v0x60e6df63ce90_0 .net "b", 0 0, L_0x60e6df665dc0;  1 drivers
v0x60e6df63cf50_0 .net "cin", 0 0, L_0x60e6df6655d0;  alias, 1 drivers
v0x60e6df63d050_0 .net "cout", 0 0, L_0x60e6df665c10;  alias, 1 drivers
v0x60e6df63d0f0_0 .net "sum", 0 0, L_0x60e6df665960;  1 drivers
v0x60e6df63d1e0_0 .net "x", 0 0, L_0x60e6df6658f0;  1 drivers
v0x60e6df63d2a0_0 .net "y", 0 0, L_0x60e6df665ab0;  1 drivers
v0x60e6df63d360_0 .net "z", 0 0, L_0x60e6df665b70;  1 drivers
S_0x60e6df63d4c0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df63b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df665e60 .functor XOR 1, L_0x60e6df666290, L_0x60e6df6663c0, C4<0>, C4<0>;
L_0x60e6df665ed0 .functor XOR 1, L_0x60e6df665e60, L_0x60e6df665c10, C4<0>, C4<0>;
L_0x60e6df666020 .functor AND 1, L_0x60e6df666290, L_0x60e6df6663c0, C4<1>, C4<1>;
L_0x60e6df6660e0 .functor AND 1, L_0x60e6df665c10, L_0x60e6df665e60, C4<1>, C4<1>;
L_0x60e6df666180 .functor OR 1, L_0x60e6df666020, L_0x60e6df6660e0, C4<0>, C4<0>;
v0x60e6df63d720_0 .net "a", 0 0, L_0x60e6df666290;  1 drivers
v0x60e6df63d800_0 .net "b", 0 0, L_0x60e6df6663c0;  1 drivers
v0x60e6df63d8c0_0 .net "cin", 0 0, L_0x60e6df665c10;  alias, 1 drivers
v0x60e6df63d9c0_0 .net "cout", 0 0, L_0x60e6df666180;  alias, 1 drivers
v0x60e6df63da60_0 .net "sum", 0 0, L_0x60e6df665ed0;  1 drivers
v0x60e6df63db50_0 .net "x", 0 0, L_0x60e6df665e60;  1 drivers
v0x60e6df63dc10_0 .net "y", 0 0, L_0x60e6df666020;  1 drivers
v0x60e6df63dcd0_0 .net "z", 0 0, L_0x60e6df6660e0;  1 drivers
S_0x60e6df63e590 .scope module, "rca1_1" "ripple_carry_adder" 5 15, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df640e00_0 .net "a", 3 0, L_0x60e6df6681e0;  1 drivers
v0x60e6df640f00_0 .net "b", 3 0, L_0x60e6df668490;  1 drivers
v0x60e6df640fe0_0 .net "c1", 0 0, L_0x60e6df666ba0;  1 drivers
v0x60e6df6410d0_0 .net "c2", 0 0, L_0x60e6df6670e0;  1 drivers
v0x60e6df6411c0_0 .net "c3", 0 0, L_0x60e6df667720;  1 drivers
L_0x7d6056f86408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df641300_0 .net "cin", 0 0, L_0x7d6056f86408;  1 drivers
v0x60e6df6413a0_0 .net "cout", 0 0, L_0x60e6df667c90;  alias, 1 drivers
v0x60e6df641440_0 .net "sum", 3 0, L_0x60e6df668050;  alias, 1 drivers
L_0x60e6df666cb0 .part L_0x60e6df6681e0, 0, 1;
L_0x60e6df666d50 .part L_0x60e6df668490, 0, 1;
L_0x60e6df6671f0 .part L_0x60e6df6681e0, 1, 1;
L_0x60e6df6672e0 .part L_0x60e6df668490, 1, 1;
L_0x60e6df667830 .part L_0x60e6df6681e0, 2, 1;
L_0x60e6df6678d0 .part L_0x60e6df668490, 2, 1;
L_0x60e6df667da0 .part L_0x60e6df6681e0, 3, 1;
L_0x60e6df667ed0 .part L_0x60e6df668490, 3, 1;
L_0x60e6df668050 .concat8 [ 1 1 1 1], L_0x60e6df666960, L_0x60e6df666e60, L_0x60e6df667470, L_0x60e6df6679e0;
S_0x60e6df63e7f0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df63e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6668f0 .functor XOR 1, L_0x60e6df666cb0, L_0x60e6df666d50, C4<0>, C4<0>;
L_0x60e6df666960 .functor XOR 1, L_0x60e6df6668f0, L_0x7d6056f86408, C4<0>, C4<0>;
L_0x60e6df666a20 .functor AND 1, L_0x60e6df666cb0, L_0x60e6df666d50, C4<1>, C4<1>;
L_0x60e6df666b30 .functor AND 1, L_0x7d6056f86408, L_0x60e6df6668f0, C4<1>, C4<1>;
L_0x60e6df666ba0 .functor OR 1, L_0x60e6df666a20, L_0x60e6df666b30, C4<0>, C4<0>;
v0x60e6df63ea80_0 .net "a", 0 0, L_0x60e6df666cb0;  1 drivers
v0x60e6df63eb60_0 .net "b", 0 0, L_0x60e6df666d50;  1 drivers
v0x60e6df63ec20_0 .net "cin", 0 0, L_0x7d6056f86408;  alias, 1 drivers
v0x60e6df63ecf0_0 .net "cout", 0 0, L_0x60e6df666ba0;  alias, 1 drivers
v0x60e6df63edb0_0 .net "sum", 0 0, L_0x60e6df666960;  1 drivers
v0x60e6df63eec0_0 .net "x", 0 0, L_0x60e6df6668f0;  1 drivers
v0x60e6df63ef80_0 .net "y", 0 0, L_0x60e6df666a20;  1 drivers
v0x60e6df63f040_0 .net "z", 0 0, L_0x60e6df666b30;  1 drivers
S_0x60e6df63f1a0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df63e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df666df0 .functor XOR 1, L_0x60e6df6671f0, L_0x60e6df6672e0, C4<0>, C4<0>;
L_0x60e6df666e60 .functor XOR 1, L_0x60e6df666df0, L_0x60e6df666ba0, C4<0>, C4<0>;
L_0x60e6df666fb0 .functor AND 1, L_0x60e6df6671f0, L_0x60e6df6672e0, C4<1>, C4<1>;
L_0x60e6df667070 .functor AND 1, L_0x60e6df666ba0, L_0x60e6df666df0, C4<1>, C4<1>;
L_0x60e6df6670e0 .functor OR 1, L_0x60e6df666fb0, L_0x60e6df667070, C4<0>, C4<0>;
v0x60e6df63f420_0 .net "a", 0 0, L_0x60e6df6671f0;  1 drivers
v0x60e6df63f4e0_0 .net "b", 0 0, L_0x60e6df6672e0;  1 drivers
v0x60e6df63f5a0_0 .net "cin", 0 0, L_0x60e6df666ba0;  alias, 1 drivers
v0x60e6df63f6a0_0 .net "cout", 0 0, L_0x60e6df6670e0;  alias, 1 drivers
v0x60e6df63f740_0 .net "sum", 0 0, L_0x60e6df666e60;  1 drivers
v0x60e6df63f830_0 .net "x", 0 0, L_0x60e6df666df0;  1 drivers
v0x60e6df63f8f0_0 .net "y", 0 0, L_0x60e6df666fb0;  1 drivers
v0x60e6df63f9b0_0 .net "z", 0 0, L_0x60e6df667070;  1 drivers
S_0x60e6df63fb10 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df63e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df667400 .functor XOR 1, L_0x60e6df667830, L_0x60e6df6678d0, C4<0>, C4<0>;
L_0x60e6df667470 .functor XOR 1, L_0x60e6df667400, L_0x60e6df6670e0, C4<0>, C4<0>;
L_0x60e6df6675c0 .functor AND 1, L_0x60e6df667830, L_0x60e6df6678d0, C4<1>, C4<1>;
L_0x60e6df667680 .functor AND 1, L_0x60e6df6670e0, L_0x60e6df667400, C4<1>, C4<1>;
L_0x60e6df667720 .functor OR 1, L_0x60e6df6675c0, L_0x60e6df667680, C4<0>, C4<0>;
v0x60e6df63fda0_0 .net "a", 0 0, L_0x60e6df667830;  1 drivers
v0x60e6df63fe60_0 .net "b", 0 0, L_0x60e6df6678d0;  1 drivers
v0x60e6df63ff20_0 .net "cin", 0 0, L_0x60e6df6670e0;  alias, 1 drivers
v0x60e6df640020_0 .net "cout", 0 0, L_0x60e6df667720;  alias, 1 drivers
v0x60e6df6400c0_0 .net "sum", 0 0, L_0x60e6df667470;  1 drivers
v0x60e6df6401b0_0 .net "x", 0 0, L_0x60e6df667400;  1 drivers
v0x60e6df640270_0 .net "y", 0 0, L_0x60e6df6675c0;  1 drivers
v0x60e6df640330_0 .net "z", 0 0, L_0x60e6df667680;  1 drivers
S_0x60e6df640490 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df63e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df667970 .functor XOR 1, L_0x60e6df667da0, L_0x60e6df667ed0, C4<0>, C4<0>;
L_0x60e6df6679e0 .functor XOR 1, L_0x60e6df667970, L_0x60e6df667720, C4<0>, C4<0>;
L_0x60e6df667b30 .functor AND 1, L_0x60e6df667da0, L_0x60e6df667ed0, C4<1>, C4<1>;
L_0x60e6df667bf0 .functor AND 1, L_0x60e6df667720, L_0x60e6df667970, C4<1>, C4<1>;
L_0x60e6df667c90 .functor OR 1, L_0x60e6df667b30, L_0x60e6df667bf0, C4<0>, C4<0>;
v0x60e6df6406f0_0 .net "a", 0 0, L_0x60e6df667da0;  1 drivers
v0x60e6df6407d0_0 .net "b", 0 0, L_0x60e6df667ed0;  1 drivers
v0x60e6df640890_0 .net "cin", 0 0, L_0x60e6df667720;  alias, 1 drivers
v0x60e6df640990_0 .net "cout", 0 0, L_0x60e6df667c90;  alias, 1 drivers
v0x60e6df640a30_0 .net "sum", 0 0, L_0x60e6df6679e0;  1 drivers
v0x60e6df640b20_0 .net "x", 0 0, L_0x60e6df667970;  1 drivers
v0x60e6df640be0_0 .net "y", 0 0, L_0x60e6df667b30;  1 drivers
v0x60e6df640ca0_0 .net "z", 0 0, L_0x60e6df667bf0;  1 drivers
S_0x60e6df641560 .scope module, "rca2_0" "ripple_carry_adder" 5 19, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df643dc0_0 .net "a", 3 0, L_0x60e6df66a2c0;  1 drivers
v0x60e6df643ec0_0 .net "b", 3 0, L_0x60e6df66a360;  1 drivers
v0x60e6df643fa0_0 .net "c1", 0 0, L_0x60e6df668c50;  1 drivers
v0x60e6df644090_0 .net "c2", 0 0, L_0x60e6df6691c0;  1 drivers
v0x60e6df644180_0 .net "c3", 0 0, L_0x60e6df669800;  1 drivers
L_0x7d6056f864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df6442c0_0 .net "cin", 0 0, L_0x7d6056f864e0;  1 drivers
v0x60e6df644360_0 .net "cout", 0 0, L_0x60e6df669d70;  alias, 1 drivers
v0x60e6df644400_0 .net "sum", 3 0, L_0x60e6df66a130;  alias, 1 drivers
L_0x60e6df668d60 .part L_0x60e6df66a2c0, 0, 1;
L_0x60e6df668e00 .part L_0x60e6df66a360, 0, 1;
L_0x60e6df6692d0 .part L_0x60e6df66a2c0, 1, 1;
L_0x60e6df6693c0 .part L_0x60e6df66a360, 1, 1;
L_0x60e6df669910 .part L_0x60e6df66a2c0, 2, 1;
L_0x60e6df6699b0 .part L_0x60e6df66a360, 2, 1;
L_0x60e6df669e80 .part L_0x60e6df66a2c0, 3, 1;
L_0x60e6df669fb0 .part L_0x60e6df66a360, 3, 1;
L_0x60e6df66a130 .concat8 [ 1 1 1 1], L_0x60e6df668a60, L_0x60e6df668f10, L_0x60e6df669550, L_0x60e6df669ac0;
S_0x60e6df6417c0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df641560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6689f0 .functor XOR 1, L_0x60e6df668d60, L_0x60e6df668e00, C4<0>, C4<0>;
L_0x60e6df668a60 .functor XOR 1, L_0x60e6df6689f0, L_0x7d6056f864e0, C4<0>, C4<0>;
L_0x60e6df668ad0 .functor AND 1, L_0x60e6df668d60, L_0x60e6df668e00, C4<1>, C4<1>;
L_0x60e6df668be0 .functor AND 1, L_0x7d6056f864e0, L_0x60e6df6689f0, C4<1>, C4<1>;
L_0x60e6df668c50 .functor OR 1, L_0x60e6df668ad0, L_0x60e6df668be0, C4<0>, C4<0>;
v0x60e6df641a40_0 .net "a", 0 0, L_0x60e6df668d60;  1 drivers
v0x60e6df641b20_0 .net "b", 0 0, L_0x60e6df668e00;  1 drivers
v0x60e6df641be0_0 .net "cin", 0 0, L_0x7d6056f864e0;  alias, 1 drivers
v0x60e6df641cb0_0 .net "cout", 0 0, L_0x60e6df668c50;  alias, 1 drivers
v0x60e6df641d70_0 .net "sum", 0 0, L_0x60e6df668a60;  1 drivers
v0x60e6df641e80_0 .net "x", 0 0, L_0x60e6df6689f0;  1 drivers
v0x60e6df641f40_0 .net "y", 0 0, L_0x60e6df668ad0;  1 drivers
v0x60e6df642000_0 .net "z", 0 0, L_0x60e6df668be0;  1 drivers
S_0x60e6df642160 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df641560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df668ea0 .functor XOR 1, L_0x60e6df6692d0, L_0x60e6df6693c0, C4<0>, C4<0>;
L_0x60e6df668f10 .functor XOR 1, L_0x60e6df668ea0, L_0x60e6df668c50, C4<0>, C4<0>;
L_0x60e6df669060 .functor AND 1, L_0x60e6df6692d0, L_0x60e6df6693c0, C4<1>, C4<1>;
L_0x60e6df669120 .functor AND 1, L_0x60e6df668c50, L_0x60e6df668ea0, C4<1>, C4<1>;
L_0x60e6df6691c0 .functor OR 1, L_0x60e6df669060, L_0x60e6df669120, C4<0>, C4<0>;
v0x60e6df6423e0_0 .net "a", 0 0, L_0x60e6df6692d0;  1 drivers
v0x60e6df6424a0_0 .net "b", 0 0, L_0x60e6df6693c0;  1 drivers
v0x60e6df642560_0 .net "cin", 0 0, L_0x60e6df668c50;  alias, 1 drivers
v0x60e6df642660_0 .net "cout", 0 0, L_0x60e6df6691c0;  alias, 1 drivers
v0x60e6df642700_0 .net "sum", 0 0, L_0x60e6df668f10;  1 drivers
v0x60e6df6427f0_0 .net "x", 0 0, L_0x60e6df668ea0;  1 drivers
v0x60e6df6428b0_0 .net "y", 0 0, L_0x60e6df669060;  1 drivers
v0x60e6df642970_0 .net "z", 0 0, L_0x60e6df669120;  1 drivers
S_0x60e6df642ad0 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df641560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df6694e0 .functor XOR 1, L_0x60e6df669910, L_0x60e6df6699b0, C4<0>, C4<0>;
L_0x60e6df669550 .functor XOR 1, L_0x60e6df6694e0, L_0x60e6df6691c0, C4<0>, C4<0>;
L_0x60e6df6696a0 .functor AND 1, L_0x60e6df669910, L_0x60e6df6699b0, C4<1>, C4<1>;
L_0x60e6df669760 .functor AND 1, L_0x60e6df6691c0, L_0x60e6df6694e0, C4<1>, C4<1>;
L_0x60e6df669800 .functor OR 1, L_0x60e6df6696a0, L_0x60e6df669760, C4<0>, C4<0>;
v0x60e6df642d60_0 .net "a", 0 0, L_0x60e6df669910;  1 drivers
v0x60e6df642e20_0 .net "b", 0 0, L_0x60e6df6699b0;  1 drivers
v0x60e6df642ee0_0 .net "cin", 0 0, L_0x60e6df6691c0;  alias, 1 drivers
v0x60e6df642fe0_0 .net "cout", 0 0, L_0x60e6df669800;  alias, 1 drivers
v0x60e6df643080_0 .net "sum", 0 0, L_0x60e6df669550;  1 drivers
v0x60e6df643170_0 .net "x", 0 0, L_0x60e6df6694e0;  1 drivers
v0x60e6df643230_0 .net "y", 0 0, L_0x60e6df6696a0;  1 drivers
v0x60e6df6432f0_0 .net "z", 0 0, L_0x60e6df669760;  1 drivers
S_0x60e6df643450 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df641560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df669a50 .functor XOR 1, L_0x60e6df669e80, L_0x60e6df669fb0, C4<0>, C4<0>;
L_0x60e6df669ac0 .functor XOR 1, L_0x60e6df669a50, L_0x60e6df669800, C4<0>, C4<0>;
L_0x60e6df669c10 .functor AND 1, L_0x60e6df669e80, L_0x60e6df669fb0, C4<1>, C4<1>;
L_0x60e6df669cd0 .functor AND 1, L_0x60e6df669800, L_0x60e6df669a50, C4<1>, C4<1>;
L_0x60e6df669d70 .functor OR 1, L_0x60e6df669c10, L_0x60e6df669cd0, C4<0>, C4<0>;
v0x60e6df6436b0_0 .net "a", 0 0, L_0x60e6df669e80;  1 drivers
v0x60e6df643790_0 .net "b", 0 0, L_0x60e6df669fb0;  1 drivers
v0x60e6df643850_0 .net "cin", 0 0, L_0x60e6df669800;  alias, 1 drivers
v0x60e6df643950_0 .net "cout", 0 0, L_0x60e6df669d70;  alias, 1 drivers
v0x60e6df6439f0_0 .net "sum", 0 0, L_0x60e6df669ac0;  1 drivers
v0x60e6df643ae0_0 .net "x", 0 0, L_0x60e6df669a50;  1 drivers
v0x60e6df643ba0_0 .net "y", 0 0, L_0x60e6df669c10;  1 drivers
v0x60e6df643c60_0 .net "z", 0 0, L_0x60e6df669cd0;  1 drivers
S_0x60e6df644520 .scope module, "rca2_1" "ripple_carry_adder" 5 20, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df646da0_0 .net "a", 3 0, L_0x60e6df66bdd0;  1 drivers
v0x60e6df646ea0_0 .net "b", 3 0, L_0x60e6df66be70;  1 drivers
v0x60e6df646f80_0 .net "c1", 0 0, L_0x60e6df66a790;  1 drivers
v0x60e6df647070_0 .net "c2", 0 0, L_0x60e6df66acd0;  1 drivers
v0x60e6df647160_0 .net "c3", 0 0, L_0x60e6df66b310;  1 drivers
L_0x7d6056f86528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df6472a0_0 .net "cin", 0 0, L_0x7d6056f86528;  1 drivers
v0x60e6df647340_0 .net "cout", 0 0, L_0x60e6df66b880;  alias, 1 drivers
v0x60e6df6473e0_0 .net "sum", 3 0, L_0x60e6df66bc40;  alias, 1 drivers
L_0x60e6df66a8a0 .part L_0x60e6df66bdd0, 0, 1;
L_0x60e6df66a940 .part L_0x60e6df66be70, 0, 1;
L_0x60e6df66ade0 .part L_0x60e6df66bdd0, 1, 1;
L_0x60e6df66aed0 .part L_0x60e6df66be70, 1, 1;
L_0x60e6df66b420 .part L_0x60e6df66bdd0, 2, 1;
L_0x60e6df66b4c0 .part L_0x60e6df66be70, 2, 1;
L_0x60e6df66b990 .part L_0x60e6df66bdd0, 3, 1;
L_0x60e6df66bac0 .part L_0x60e6df66be70, 3, 1;
L_0x60e6df66bc40 .concat8 [ 1 1 1 1], L_0x60e6df66a5f0, L_0x60e6df66aa50, L_0x60e6df66b060, L_0x60e6df66b5d0;
S_0x60e6df6447d0 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df644520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66a580 .functor XOR 1, L_0x60e6df66a8a0, L_0x60e6df66a940, C4<0>, C4<0>;
L_0x60e6df66a5f0 .functor XOR 1, L_0x60e6df66a580, L_0x7d6056f86528, C4<0>, C4<0>;
L_0x60e6df66a660 .functor AND 1, L_0x60e6df66a8a0, L_0x60e6df66a940, C4<1>, C4<1>;
L_0x60e6df66a720 .functor AND 1, L_0x7d6056f86528, L_0x60e6df66a580, C4<1>, C4<1>;
L_0x60e6df66a790 .functor OR 1, L_0x60e6df66a660, L_0x60e6df66a720, C4<0>, C4<0>;
v0x60e6df644a50_0 .net "a", 0 0, L_0x60e6df66a8a0;  1 drivers
v0x60e6df644b30_0 .net "b", 0 0, L_0x60e6df66a940;  1 drivers
v0x60e6df644bf0_0 .net "cin", 0 0, L_0x7d6056f86528;  alias, 1 drivers
v0x60e6df644c90_0 .net "cout", 0 0, L_0x60e6df66a790;  alias, 1 drivers
v0x60e6df644d50_0 .net "sum", 0 0, L_0x60e6df66a5f0;  1 drivers
v0x60e6df644e60_0 .net "x", 0 0, L_0x60e6df66a580;  1 drivers
v0x60e6df644f20_0 .net "y", 0 0, L_0x60e6df66a660;  1 drivers
v0x60e6df644fe0_0 .net "z", 0 0, L_0x60e6df66a720;  1 drivers
S_0x60e6df645140 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df644520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66a9e0 .functor XOR 1, L_0x60e6df66ade0, L_0x60e6df66aed0, C4<0>, C4<0>;
L_0x60e6df66aa50 .functor XOR 1, L_0x60e6df66a9e0, L_0x60e6df66a790, C4<0>, C4<0>;
L_0x60e6df66aba0 .functor AND 1, L_0x60e6df66ade0, L_0x60e6df66aed0, C4<1>, C4<1>;
L_0x60e6df66ac60 .functor AND 1, L_0x60e6df66a790, L_0x60e6df66a9e0, C4<1>, C4<1>;
L_0x60e6df66acd0 .functor OR 1, L_0x60e6df66aba0, L_0x60e6df66ac60, C4<0>, C4<0>;
v0x60e6df6453c0_0 .net "a", 0 0, L_0x60e6df66ade0;  1 drivers
v0x60e6df645480_0 .net "b", 0 0, L_0x60e6df66aed0;  1 drivers
v0x60e6df645540_0 .net "cin", 0 0, L_0x60e6df66a790;  alias, 1 drivers
v0x60e6df645640_0 .net "cout", 0 0, L_0x60e6df66acd0;  alias, 1 drivers
v0x60e6df6456e0_0 .net "sum", 0 0, L_0x60e6df66aa50;  1 drivers
v0x60e6df6457d0_0 .net "x", 0 0, L_0x60e6df66a9e0;  1 drivers
v0x60e6df645890_0 .net "y", 0 0, L_0x60e6df66aba0;  1 drivers
v0x60e6df645950_0 .net "z", 0 0, L_0x60e6df66ac60;  1 drivers
S_0x60e6df645ab0 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df644520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66aff0 .functor XOR 1, L_0x60e6df66b420, L_0x60e6df66b4c0, C4<0>, C4<0>;
L_0x60e6df66b060 .functor XOR 1, L_0x60e6df66aff0, L_0x60e6df66acd0, C4<0>, C4<0>;
L_0x60e6df66b1b0 .functor AND 1, L_0x60e6df66b420, L_0x60e6df66b4c0, C4<1>, C4<1>;
L_0x60e6df66b270 .functor AND 1, L_0x60e6df66acd0, L_0x60e6df66aff0, C4<1>, C4<1>;
L_0x60e6df66b310 .functor OR 1, L_0x60e6df66b1b0, L_0x60e6df66b270, C4<0>, C4<0>;
v0x60e6df645d40_0 .net "a", 0 0, L_0x60e6df66b420;  1 drivers
v0x60e6df645e00_0 .net "b", 0 0, L_0x60e6df66b4c0;  1 drivers
v0x60e6df645ec0_0 .net "cin", 0 0, L_0x60e6df66acd0;  alias, 1 drivers
v0x60e6df645fc0_0 .net "cout", 0 0, L_0x60e6df66b310;  alias, 1 drivers
v0x60e6df646060_0 .net "sum", 0 0, L_0x60e6df66b060;  1 drivers
v0x60e6df646150_0 .net "x", 0 0, L_0x60e6df66aff0;  1 drivers
v0x60e6df646210_0 .net "y", 0 0, L_0x60e6df66b1b0;  1 drivers
v0x60e6df6462d0_0 .net "z", 0 0, L_0x60e6df66b270;  1 drivers
S_0x60e6df646430 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df644520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66b560 .functor XOR 1, L_0x60e6df66b990, L_0x60e6df66bac0, C4<0>, C4<0>;
L_0x60e6df66b5d0 .functor XOR 1, L_0x60e6df66b560, L_0x60e6df66b310, C4<0>, C4<0>;
L_0x60e6df66b720 .functor AND 1, L_0x60e6df66b990, L_0x60e6df66bac0, C4<1>, C4<1>;
L_0x60e6df66b7e0 .functor AND 1, L_0x60e6df66b310, L_0x60e6df66b560, C4<1>, C4<1>;
L_0x60e6df66b880 .functor OR 1, L_0x60e6df66b720, L_0x60e6df66b7e0, C4<0>, C4<0>;
v0x60e6df646690_0 .net "a", 0 0, L_0x60e6df66b990;  1 drivers
v0x60e6df646770_0 .net "b", 0 0, L_0x60e6df66bac0;  1 drivers
v0x60e6df646830_0 .net "cin", 0 0, L_0x60e6df66b310;  alias, 1 drivers
v0x60e6df646930_0 .net "cout", 0 0, L_0x60e6df66b880;  alias, 1 drivers
v0x60e6df6469d0_0 .net "sum", 0 0, L_0x60e6df66b5d0;  1 drivers
v0x60e6df646ac0_0 .net "x", 0 0, L_0x60e6df66b560;  1 drivers
v0x60e6df646b80_0 .net "y", 0 0, L_0x60e6df66b720;  1 drivers
v0x60e6df646c40_0 .net "z", 0 0, L_0x60e6df66b7e0;  1 drivers
S_0x60e6df647500 .scope module, "rca3_0" "ripple_carry_adder" 5 24, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df649d60_0 .net "a", 3 0, L_0x60e6df66dda0;  1 drivers
v0x60e6df649e60_0 .net "b", 3 0, L_0x60e6df66de40;  1 drivers
v0x60e6df649f40_0 .net "c1", 0 0, L_0x60e6df66c730;  1 drivers
v0x60e6df64a030_0 .net "c2", 0 0, L_0x60e6df66cca0;  1 drivers
v0x60e6df64a120_0 .net "c3", 0 0, L_0x60e6df66d2e0;  1 drivers
L_0x7d6056f86600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e6df64a260_0 .net "cin", 0 0, L_0x7d6056f86600;  1 drivers
v0x60e6df64a300_0 .net "cout", 0 0, L_0x60e6df66d850;  alias, 1 drivers
v0x60e6df64a3a0_0 .net "sum", 3 0, L_0x60e6df66dc10;  alias, 1 drivers
L_0x60e6df66c840 .part L_0x60e6df66dda0, 0, 1;
L_0x60e6df66c8e0 .part L_0x60e6df66de40, 0, 1;
L_0x60e6df66cdb0 .part L_0x60e6df66dda0, 1, 1;
L_0x60e6df66cea0 .part L_0x60e6df66de40, 1, 1;
L_0x60e6df66d3f0 .part L_0x60e6df66dda0, 2, 1;
L_0x60e6df66d490 .part L_0x60e6df66de40, 2, 1;
L_0x60e6df66d960 .part L_0x60e6df66dda0, 3, 1;
L_0x60e6df66da90 .part L_0x60e6df66de40, 3, 1;
L_0x60e6df66dc10 .concat8 [ 1 1 1 1], L_0x60e6df66c510, L_0x60e6df66c9f0, L_0x60e6df66d030, L_0x60e6df66d5a0;
S_0x60e6df647760 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df647500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66bf10 .functor XOR 1, L_0x60e6df66c840, L_0x60e6df66c8e0, C4<0>, C4<0>;
L_0x60e6df66c510 .functor XOR 1, L_0x60e6df66bf10, L_0x7d6056f86600, C4<0>, C4<0>;
L_0x60e6df66c580 .functor AND 1, L_0x60e6df66c840, L_0x60e6df66c8e0, C4<1>, C4<1>;
L_0x60e6df66c690 .functor AND 1, L_0x7d6056f86600, L_0x60e6df66bf10, C4<1>, C4<1>;
L_0x60e6df66c730 .functor OR 1, L_0x60e6df66c580, L_0x60e6df66c690, C4<0>, C4<0>;
v0x60e6df6479e0_0 .net "a", 0 0, L_0x60e6df66c840;  1 drivers
v0x60e6df647ac0_0 .net "b", 0 0, L_0x60e6df66c8e0;  1 drivers
v0x60e6df647b80_0 .net "cin", 0 0, L_0x7d6056f86600;  alias, 1 drivers
v0x60e6df647c50_0 .net "cout", 0 0, L_0x60e6df66c730;  alias, 1 drivers
v0x60e6df647d10_0 .net "sum", 0 0, L_0x60e6df66c510;  1 drivers
v0x60e6df647e20_0 .net "x", 0 0, L_0x60e6df66bf10;  1 drivers
v0x60e6df647ee0_0 .net "y", 0 0, L_0x60e6df66c580;  1 drivers
v0x60e6df647fa0_0 .net "z", 0 0, L_0x60e6df66c690;  1 drivers
S_0x60e6df648100 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df647500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66c980 .functor XOR 1, L_0x60e6df66cdb0, L_0x60e6df66cea0, C4<0>, C4<0>;
L_0x60e6df66c9f0 .functor XOR 1, L_0x60e6df66c980, L_0x60e6df66c730, C4<0>, C4<0>;
L_0x60e6df66cb40 .functor AND 1, L_0x60e6df66cdb0, L_0x60e6df66cea0, C4<1>, C4<1>;
L_0x60e6df66cc00 .functor AND 1, L_0x60e6df66c730, L_0x60e6df66c980, C4<1>, C4<1>;
L_0x60e6df66cca0 .functor OR 1, L_0x60e6df66cb40, L_0x60e6df66cc00, C4<0>, C4<0>;
v0x60e6df648380_0 .net "a", 0 0, L_0x60e6df66cdb0;  1 drivers
v0x60e6df648440_0 .net "b", 0 0, L_0x60e6df66cea0;  1 drivers
v0x60e6df648500_0 .net "cin", 0 0, L_0x60e6df66c730;  alias, 1 drivers
v0x60e6df648600_0 .net "cout", 0 0, L_0x60e6df66cca0;  alias, 1 drivers
v0x60e6df6486a0_0 .net "sum", 0 0, L_0x60e6df66c9f0;  1 drivers
v0x60e6df648790_0 .net "x", 0 0, L_0x60e6df66c980;  1 drivers
v0x60e6df648850_0 .net "y", 0 0, L_0x60e6df66cb40;  1 drivers
v0x60e6df648910_0 .net "z", 0 0, L_0x60e6df66cc00;  1 drivers
S_0x60e6df648a70 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df647500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66cfc0 .functor XOR 1, L_0x60e6df66d3f0, L_0x60e6df66d490, C4<0>, C4<0>;
L_0x60e6df66d030 .functor XOR 1, L_0x60e6df66cfc0, L_0x60e6df66cca0, C4<0>, C4<0>;
L_0x60e6df66d180 .functor AND 1, L_0x60e6df66d3f0, L_0x60e6df66d490, C4<1>, C4<1>;
L_0x60e6df66d240 .functor AND 1, L_0x60e6df66cca0, L_0x60e6df66cfc0, C4<1>, C4<1>;
L_0x60e6df66d2e0 .functor OR 1, L_0x60e6df66d180, L_0x60e6df66d240, C4<0>, C4<0>;
v0x60e6df648d00_0 .net "a", 0 0, L_0x60e6df66d3f0;  1 drivers
v0x60e6df648dc0_0 .net "b", 0 0, L_0x60e6df66d490;  1 drivers
v0x60e6df648e80_0 .net "cin", 0 0, L_0x60e6df66cca0;  alias, 1 drivers
v0x60e6df648f80_0 .net "cout", 0 0, L_0x60e6df66d2e0;  alias, 1 drivers
v0x60e6df649020_0 .net "sum", 0 0, L_0x60e6df66d030;  1 drivers
v0x60e6df649110_0 .net "x", 0 0, L_0x60e6df66cfc0;  1 drivers
v0x60e6df6491d0_0 .net "y", 0 0, L_0x60e6df66d180;  1 drivers
v0x60e6df649290_0 .net "z", 0 0, L_0x60e6df66d240;  1 drivers
S_0x60e6df6493f0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df647500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66d530 .functor XOR 1, L_0x60e6df66d960, L_0x60e6df66da90, C4<0>, C4<0>;
L_0x60e6df66d5a0 .functor XOR 1, L_0x60e6df66d530, L_0x60e6df66d2e0, C4<0>, C4<0>;
L_0x60e6df66d6f0 .functor AND 1, L_0x60e6df66d960, L_0x60e6df66da90, C4<1>, C4<1>;
L_0x60e6df66d7b0 .functor AND 1, L_0x60e6df66d2e0, L_0x60e6df66d530, C4<1>, C4<1>;
L_0x60e6df66d850 .functor OR 1, L_0x60e6df66d6f0, L_0x60e6df66d7b0, C4<0>, C4<0>;
v0x60e6df649650_0 .net "a", 0 0, L_0x60e6df66d960;  1 drivers
v0x60e6df649730_0 .net "b", 0 0, L_0x60e6df66da90;  1 drivers
v0x60e6df6497f0_0 .net "cin", 0 0, L_0x60e6df66d2e0;  alias, 1 drivers
v0x60e6df6498f0_0 .net "cout", 0 0, L_0x60e6df66d850;  alias, 1 drivers
v0x60e6df649990_0 .net "sum", 0 0, L_0x60e6df66d5a0;  1 drivers
v0x60e6df649a80_0 .net "x", 0 0, L_0x60e6df66d530;  1 drivers
v0x60e6df649b40_0 .net "y", 0 0, L_0x60e6df66d6f0;  1 drivers
v0x60e6df649c00_0 .net "z", 0 0, L_0x60e6df66d7b0;  1 drivers
S_0x60e6df64a4c0 .scope module, "rca3_1" "ripple_carry_adder" 5 25, 6 1 0, S_0x60e6df638350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x60e6df64cd20_0 .net "a", 3 0, L_0x60e6df66f860;  1 drivers
v0x60e6df64ce20_0 .net "b", 3 0, L_0x60e6df66f900;  1 drivers
v0x60e6df64cf00_0 .net "c1", 0 0, L_0x60e6df66e2b0;  1 drivers
v0x60e6df64cff0_0 .net "c2", 0 0, L_0x60e6df66e7f0;  1 drivers
v0x60e6df64d0e0_0 .net "c3", 0 0, L_0x60e6df66edd0;  1 drivers
L_0x7d6056f86648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e6df64d220_0 .net "cin", 0 0, L_0x7d6056f86648;  1 drivers
v0x60e6df64d2c0_0 .net "cout", 0 0, L_0x60e6df66f310;  alias, 1 drivers
v0x60e6df64d360_0 .net "sum", 3 0, L_0x60e6df66f6d0;  alias, 1 drivers
L_0x60e6df66e3c0 .part L_0x60e6df66f860, 0, 1;
L_0x60e6df66e460 .part L_0x60e6df66f900, 0, 1;
L_0x60e6df66e900 .part L_0x60e6df66f860, 1, 1;
L_0x60e6df66e9f0 .part L_0x60e6df66f900, 1, 1;
L_0x60e6df66eee0 .part L_0x60e6df66f860, 2, 1;
L_0x60e6df66ef80 .part L_0x60e6df66f900, 2, 1;
L_0x60e6df66f420 .part L_0x60e6df66f860, 3, 1;
L_0x60e6df66f550 .part L_0x60e6df66f900, 3, 1;
L_0x60e6df66f6d0 .concat8 [ 1 1 1 1], L_0x60e6df66e070, L_0x60e6df66e570, L_0x60e6df66eb50, L_0x60e6df66f090;
S_0x60e6df64a720 .scope module, "fa0" "full_adder" 6 9, 7 1 0, S_0x60e6df64a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66e000 .functor XOR 1, L_0x60e6df66e3c0, L_0x60e6df66e460, C4<0>, C4<0>;
L_0x60e6df66e070 .functor XOR 1, L_0x60e6df66e000, L_0x7d6056f86648, C4<0>, C4<0>;
L_0x60e6df66e130 .functor AND 1, L_0x60e6df66e3c0, L_0x60e6df66e460, C4<1>, C4<1>;
L_0x60e6df66e240 .functor AND 1, L_0x7d6056f86648, L_0x60e6df66e000, C4<1>, C4<1>;
L_0x60e6df66e2b0 .functor OR 1, L_0x60e6df66e130, L_0x60e6df66e240, C4<0>, C4<0>;
v0x60e6df64a9a0_0 .net "a", 0 0, L_0x60e6df66e3c0;  1 drivers
v0x60e6df64aa80_0 .net "b", 0 0, L_0x60e6df66e460;  1 drivers
v0x60e6df64ab40_0 .net "cin", 0 0, L_0x7d6056f86648;  alias, 1 drivers
v0x60e6df64ac10_0 .net "cout", 0 0, L_0x60e6df66e2b0;  alias, 1 drivers
v0x60e6df64acd0_0 .net "sum", 0 0, L_0x60e6df66e070;  1 drivers
v0x60e6df64ade0_0 .net "x", 0 0, L_0x60e6df66e000;  1 drivers
v0x60e6df64aea0_0 .net "y", 0 0, L_0x60e6df66e130;  1 drivers
v0x60e6df64af60_0 .net "z", 0 0, L_0x60e6df66e240;  1 drivers
S_0x60e6df64b0c0 .scope module, "fa1" "full_adder" 6 10, 7 1 0, S_0x60e6df64a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66e500 .functor XOR 1, L_0x60e6df66e900, L_0x60e6df66e9f0, C4<0>, C4<0>;
L_0x60e6df66e570 .functor XOR 1, L_0x60e6df66e500, L_0x60e6df66e2b0, C4<0>, C4<0>;
L_0x60e6df66e6c0 .functor AND 1, L_0x60e6df66e900, L_0x60e6df66e9f0, C4<1>, C4<1>;
L_0x60e6df66e780 .functor AND 1, L_0x60e6df66e2b0, L_0x60e6df66e500, C4<1>, C4<1>;
L_0x60e6df66e7f0 .functor OR 1, L_0x60e6df66e6c0, L_0x60e6df66e780, C4<0>, C4<0>;
v0x60e6df64b340_0 .net "a", 0 0, L_0x60e6df66e900;  1 drivers
v0x60e6df64b400_0 .net "b", 0 0, L_0x60e6df66e9f0;  1 drivers
v0x60e6df64b4c0_0 .net "cin", 0 0, L_0x60e6df66e2b0;  alias, 1 drivers
v0x60e6df64b5c0_0 .net "cout", 0 0, L_0x60e6df66e7f0;  alias, 1 drivers
v0x60e6df64b660_0 .net "sum", 0 0, L_0x60e6df66e570;  1 drivers
v0x60e6df64b750_0 .net "x", 0 0, L_0x60e6df66e500;  1 drivers
v0x60e6df64b810_0 .net "y", 0 0, L_0x60e6df66e6c0;  1 drivers
v0x60e6df64b8d0_0 .net "z", 0 0, L_0x60e6df66e780;  1 drivers
S_0x60e6df64ba30 .scope module, "fa2" "full_adder" 6 11, 7 1 0, S_0x60e6df64a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66eae0 .functor XOR 1, L_0x60e6df66eee0, L_0x60e6df66ef80, C4<0>, C4<0>;
L_0x60e6df66eb50 .functor XOR 1, L_0x60e6df66eae0, L_0x60e6df66e7f0, C4<0>, C4<0>;
L_0x60e6df66eca0 .functor AND 1, L_0x60e6df66eee0, L_0x60e6df66ef80, C4<1>, C4<1>;
L_0x60e6df66ed60 .functor AND 1, L_0x60e6df66e7f0, L_0x60e6df66eae0, C4<1>, C4<1>;
L_0x60e6df66edd0 .functor OR 1, L_0x60e6df66eca0, L_0x60e6df66ed60, C4<0>, C4<0>;
v0x60e6df64bcc0_0 .net "a", 0 0, L_0x60e6df66eee0;  1 drivers
v0x60e6df64bd80_0 .net "b", 0 0, L_0x60e6df66ef80;  1 drivers
v0x60e6df64be40_0 .net "cin", 0 0, L_0x60e6df66e7f0;  alias, 1 drivers
v0x60e6df64bf40_0 .net "cout", 0 0, L_0x60e6df66edd0;  alias, 1 drivers
v0x60e6df64bfe0_0 .net "sum", 0 0, L_0x60e6df66eb50;  1 drivers
v0x60e6df64c0d0_0 .net "x", 0 0, L_0x60e6df66eae0;  1 drivers
v0x60e6df64c190_0 .net "y", 0 0, L_0x60e6df66eca0;  1 drivers
v0x60e6df64c250_0 .net "z", 0 0, L_0x60e6df66ed60;  1 drivers
S_0x60e6df64c3b0 .scope module, "fa3" "full_adder" 6 12, 7 1 0, S_0x60e6df64a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x60e6df66f020 .functor XOR 1, L_0x60e6df66f420, L_0x60e6df66f550, C4<0>, C4<0>;
L_0x60e6df66f090 .functor XOR 1, L_0x60e6df66f020, L_0x60e6df66edd0, C4<0>, C4<0>;
L_0x60e6df66f1e0 .functor AND 1, L_0x60e6df66f420, L_0x60e6df66f550, C4<1>, C4<1>;
L_0x60e6df66f2a0 .functor AND 1, L_0x60e6df66edd0, L_0x60e6df66f020, C4<1>, C4<1>;
L_0x60e6df66f310 .functor OR 1, L_0x60e6df66f1e0, L_0x60e6df66f2a0, C4<0>, C4<0>;
v0x60e6df64c610_0 .net "a", 0 0, L_0x60e6df66f420;  1 drivers
v0x60e6df64c6f0_0 .net "b", 0 0, L_0x60e6df66f550;  1 drivers
v0x60e6df64c7b0_0 .net "cin", 0 0, L_0x60e6df66edd0;  alias, 1 drivers
v0x60e6df64c8b0_0 .net "cout", 0 0, L_0x60e6df66f310;  alias, 1 drivers
v0x60e6df64c950_0 .net "sum", 0 0, L_0x60e6df66f090;  1 drivers
v0x60e6df64ca40_0 .net "x", 0 0, L_0x60e6df66f020;  1 drivers
v0x60e6df64cb00_0 .net "y", 0 0, L_0x60e6df66f1e0;  1 drivers
v0x60e6df64cbc0_0 .net "z", 0 0, L_0x60e6df66f2a0;  1 drivers
S_0x60e6df650580 .scope module, "CU" "control_unit" 3 24, 11 1 0, S_0x60e6df600730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /OUTPUT 16 "mem_address";
    .port_info 5 /OUTPUT 1 "mem_write_enable";
    .port_info 6 /OUTPUT 1 "mem_read_enable";
    .port_info 7 /OUTPUT 16 "mem_data_in";
    .port_info 8 /INPUT 16 "mem_data_out";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_read_addr1";
    .port_info 11 /OUTPUT 2 "reg_read_addr2";
    .port_info 12 /OUTPUT 2 "reg_write_addr";
    .port_info 13 /OUTPUT 16 "reg_write_data";
    .port_info 14 /INPUT 16 "reg_read_data1";
    .port_info 15 /INPUT 16 "reg_read_data2";
    .port_info 16 /OUTPUT 1 "alu_start";
    .port_info 17 /OUTPUT 3 "alu_opcode";
    .port_info 18 /OUTPUT 16 "alu_a";
    .port_info 19 /OUTPUT 16 "alu_b";
    .port_info 20 /INPUT 16 "alu_result_low";
    .port_info 21 /INPUT 16 "alu_result_high";
    .port_info 22 /INPUT 1 "alu_done";
P_0x60e6df650730 .param/l "ACCESS_MEMORY" 0 11 21, C4<0010>;
P_0x60e6df650770 .param/l "ALU_WAIT" 0 11 25, C4<0110>;
P_0x60e6df6507b0 .param/l "COMPLETE" 0 11 28, C4<1001>;
P_0x60e6df6507f0 .param/l "DECODE" 0 11 22, C4<0011>;
P_0x60e6df650830 .param/l "EXECUTE" 0 11 23, C4<0100>;
P_0x60e6df650870 .param/l "FETCH" 0 11 20, C4<0001>;
P_0x60e6df6508b0 .param/l "IDLE" 0 11 19, C4<0000>;
P_0x60e6df6508f0 .param/l "MEMORY" 0 11 26, C4<0111>;
P_0x60e6df650930 .param/l "RF_ACCESS" 0 11 24, C4<0101>;
P_0x60e6df650970 .param/l "WRITEBACK" 0 11 27, C4<1000>;
v0x60e6df651050_0 .var "PC", 15 0;
v0x60e6df651130_0 .var "address_imm", 8 0;
v0x60e6df651210_0 .var "alu_a", 15 0;
v0x60e6df6512e0_0 .var "alu_b", 15 0;
v0x60e6df6513a0_0 .net "alu_done", 0 0, v0x60e6df64fd10_0;  alias, 1 drivers
v0x60e6df651440_0 .var "alu_opcode", 2 0;
v0x60e6df651510_0 .net "alu_result_high", 15 0, v0x60e6df650160_0;  alias, 1 drivers
v0x60e6df6515e0_0 .net "alu_result_low", 15 0, v0x60e6df650200_0;  alias, 1 drivers
v0x60e6df6516b0_0 .var "alu_start", 0 0;
v0x60e6df651810_0 .var "base", 1 0;
v0x60e6df6518b0_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df651950_0 .var "effective_addr", 15 0;
v0x60e6df651a30_0 .var "instr", 15 0;
v0x60e6df651b10_0 .var "mem_address", 15 0;
v0x60e6df651bf0_0 .var "mem_data_in", 15 0;
v0x60e6df651cd0_0 .net "mem_data_out", 15 0, v0x60e6df6539b0_0;  alias, 1 drivers
v0x60e6df651db0_0 .var "mem_read_enable", 0 0;
v0x60e6df651f80_0 .var "mem_write_enable", 0 0;
v0x60e6df652040_0 .var "opcode", 2 0;
v0x60e6df652120_0 .var "rd", 1 0;
v0x60e6df652200_0 .var "ready", 0 0;
v0x60e6df6522c0_0 .var "reg_read_addr1", 1 0;
v0x60e6df6523a0_0 .var "reg_read_addr2", 1 0;
v0x60e6df652480_0 .net "reg_read_data1", 15 0, v0x60e6df654500_0;  alias, 1 drivers
v0x60e6df652560_0 .net "reg_read_data2", 15 0, v0x60e6df6545d0_0;  alias, 1 drivers
v0x60e6df652640_0 .var "reg_write_addr", 1 0;
v0x60e6df652720_0 .var "reg_write_data", 15 0;
v0x60e6df652800_0 .var "reg_write_enable", 0 0;
v0x60e6df6528c0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df652960_0 .var "rs1", 1 0;
v0x60e6df652a40_0 .var "rs2", 1 0;
v0x60e6df652b20_0 .net "start", 0 0, v0x60e6df656830_0;  alias, 1 drivers
v0x60e6df652be0_0 .var "state", 3 0;
S_0x60e6df6531b0 .scope module, "MEM" "main_memory" 3 54, 12 1 0, S_0x60e6df600730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 16 "data_out";
v0x60e6df653700_0 .net "address", 15 0, v0x60e6df651b10_0;  alias, 1 drivers
v0x60e6df653810_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df6538b0_0 .net "data_in", 15 0, v0x60e6df651bf0_0;  alias, 1 drivers
v0x60e6df6539b0_0 .var "data_out", 15 0;
v0x60e6df653a80 .array "memory", 65535 0, 15 0;
v0x60e6df653b70_0 .net "read_enable", 0 0, v0x60e6df651db0_0;  alias, 1 drivers
v0x60e6df653c10_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df653cb0_0 .net "write_enable", 0 0, v0x60e6df651f80_0;  alias, 1 drivers
S_0x60e6df653420 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 16, 12 16 0, S_0x60e6df6531b0;
 .timescale 0 0;
v0x60e6df653600_0 .var/i "i", 31 0;
S_0x60e6df653e40 .scope module, "RF" "register_file" 3 47, 13 1 0, S_0x60e6df600730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 2 "read_reg_index1";
    .port_info 4 /INPUT 2 "read_reg_index2";
    .port_info 5 /INPUT 2 "write_reg_index";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "reg_read_1";
    .port_info 8 /OUTPUT 16 "reg_read_2";
v0x60e6df654250_0 .net "clk", 0 0, v0x60e6df6565c0_0;  alias, 1 drivers
v0x60e6df654310_0 .net "read_reg_index1", 1 0, v0x60e6df6522c0_0;  alias, 1 drivers
v0x60e6df654400_0 .net "read_reg_index2", 1 0, v0x60e6df6523a0_0;  alias, 1 drivers
v0x60e6df654500_0 .var "reg_read_1", 15 0;
v0x60e6df6545d0_0 .var "reg_read_2", 15 0;
v0x60e6df6546c0_0 .net "reset", 0 0, v0x60e6df656790_0;  alias, 1 drivers
v0x60e6df654870_0 .net "write_data", 15 0, v0x60e6df652720_0;  alias, 1 drivers
v0x60e6df654940_0 .net "write_enable", 0 0, v0x60e6df652800_0;  alias, 1 drivers
v0x60e6df654a10_0 .net "write_reg_index", 1 0, v0x60e6df652640_0;  alias, 1 drivers
v0x60e6df654ae0_0 .var "x0", 15 0;
v0x60e6df654b80_0 .var "x1", 15 0;
v0x60e6df654c40_0 .var "x2", 15 0;
v0x60e6df654d20_0 .var "x3", 15 0;
E_0x60e6df61d770 .event posedge, v0x60e6df632d90_0;
E_0x60e6df654190 .event negedge, v0x60e6df632d90_0;
E_0x60e6df6541f0 .event posedge, v0x60e6df633340_0;
    .scope S_0x60e6df650580;
T_0 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6528c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df651050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df652200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df651db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df651f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df652800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6516b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60e6df652be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df652200_0, 0;
    %load/vec4 v0x60e6df652b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.13 ;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x60e6df651050_0;
    %assign/vec4 v0x60e6df651b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df651db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df652200_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df651db0_0, 0;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.16 ;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x60e6df651cd0_0;
    %assign/vec4 v0x60e6df651a30_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 3, 13, 5;
    %assign/vec4 v0x60e6df652040_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_0.17, 4;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 2, 11, 5;
    %assign/vec4 v0x60e6df652120_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 2, 9, 5;
    %assign/vec4 v0x60e6df651810_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x60e6df651130_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 2, 11, 5;
    %assign/vec4 v0x60e6df652120_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 2, 9, 5;
    %assign/vec4 v0x60e6df652960_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %parti/s 2, 7, 4;
    %assign/vec4 v0x60e6df652a40_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.18 ;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v0x60e6df651810_0;
    %assign/vec4 v0x60e6df6522c0_0, 0;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_0.21, 4;
    %load/vec4 v0x60e6df652120_0;
    %assign/vec4 v0x60e6df6523a0_0, 0;
T_0.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x60e6df652960_0;
    %assign/vec4 v0x60e6df6522c0_0, 0;
    %load/vec4 v0x60e6df652a40_0;
    %assign/vec4 v0x60e6df6523a0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.20 ;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_0.23, 4;
    %load/vec4 v0x60e6df652480_0;
    %load/vec4 v0x60e6df651130_0;
    %parti/s 1, 8, 5;
    %replicate 7;
    %load/vec4 v0x60e6df651130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x60e6df651950_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v0x60e6df652480_0;
    %assign/vec4 v0x60e6df651210_0, 0;
    %load/vec4 v0x60e6df652560_0;
    %assign/vec4 v0x60e6df6512e0_0, 0;
    %load/vec4 v0x60e6df652040_0;
    %assign/vec4 v0x60e6df651440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df6516b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.24 ;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x60e6df6513a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6516b0_0, 0;
    %load/vec4 v0x60e6df652120_0;
    %assign/vec4 v0x60e6df652640_0, 0;
    %load/vec4 v0x60e6df6515e0_0;
    %assign/vec4 v0x60e6df652720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df652800_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.25 ;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.27, 4;
    %load/vec4 v0x60e6df651950_0;
    %assign/vec4 v0x60e6df651b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df651db0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.28;
T_0.27 ;
    %load/vec4 v0x60e6df651950_0;
    %assign/vec4 v0x60e6df651b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df651f80_0, 0;
    %load/vec4 v0x60e6df652560_0;
    %assign/vec4 v0x60e6df651bf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
T_0.28 ;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df651db0_0, 0;
    %load/vec4 v0x60e6df652040_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df652800_0, 0;
    %load/vec4 v0x60e6df652120_0;
    %assign/vec4 v0x60e6df652640_0, 0;
    %load/vec4 v0x60e6df651cd0_0;
    %assign/vec4 v0x60e6df652720_0, 0;
T_0.29 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df652800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df651f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6516b0_0, 0;
    %load/vec4 v0x60e6df651050_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60e6df651050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df652200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60e6df652be0_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x60e6df634010;
T_1 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6348a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6347c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df634bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e6df634db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df634630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6346f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df634a30_0, 0;
T_1.0 ;
    %load/vec4 v0x60e6df634a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x60e6df634990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df634a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6346f0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6347c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x60e6df634b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60e6df634bf0_0, 0;
    %load/vec4 v0x60e6df634cd0_0;
    %assign/vec4 v0x60e6df634db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6346f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df634630_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df634a30_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x60e6df634630_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x60e6df634db0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x60e6df6347c0_0;
    %load/vec4 v0x60e6df634bf0_0;
    %add;
    %assign/vec4 v0x60e6df6347c0_0, 0;
T_1.11 ;
    %load/vec4 v0x60e6df634db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x60e6df634db0_0, 0;
    %load/vec4 v0x60e6df634bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60e6df634bf0_0, 0;
    %load/vec4 v0x60e6df634630_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e6df634630_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df634a30_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df6346f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df634a30_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60e6df634f70;
T_2 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6357f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df635710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df635bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e6df635e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df635590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df635670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df6359f0_0, 0;
T_2.0 ;
    %load/vec4 v0x60e6df6359f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x60e6df635930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df6359f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df635670_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df635710_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x60e6df635ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60e6df635bb0_0, 0;
    %load/vec4 v0x60e6df635d20_0;
    %assign/vec4 v0x60e6df635e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df635670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df635590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df6359f0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x60e6df635590_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x60e6df635e00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60e6df635710_0;
    %load/vec4 v0x60e6df635bb0_0;
    %add;
    %assign/vec4 v0x60e6df635710_0, 0;
T_2.11 ;
    %load/vec4 v0x60e6df635e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x60e6df635e00_0, 0;
    %load/vec4 v0x60e6df635bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60e6df635bb0_0, 0;
    %load/vec4 v0x60e6df635590_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e6df635590_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df6359f0_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df635670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df6359f0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60e6df635fc0;
T_3 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6367d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6366f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df636b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e6df636d90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df636570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df636650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df636980_0, 0;
T_3.0 ;
    %load/vec4 v0x60e6df636980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x60e6df6368c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df636980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df636650_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6366f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x60e6df636a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60e6df636b40_0, 0;
    %load/vec4 v0x60e6df636cb0_0;
    %assign/vec4 v0x60e6df636d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df636650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e6df636570_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df636980_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x60e6df636570_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.9, 5;
    %load/vec4 v0x60e6df636d90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x60e6df6366f0_0;
    %load/vec4 v0x60e6df636b40_0;
    %add;
    %assign/vec4 v0x60e6df6366f0_0, 0;
T_3.11 ;
    %load/vec4 v0x60e6df636d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x60e6df636d90_0, 0;
    %load/vec4 v0x60e6df636b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60e6df636b40_0, 0;
    %load/vec4 v0x60e6df636570_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e6df636570_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df636980_0, 0;
T_3.10 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df636650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df636980_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60e6df633b00;
T_4 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6374b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df637950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df637370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6375e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df637680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6377e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e6df637410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6380e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60e6df637950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df637370_0, 0;
    %load/vec4 v0x60e6df6378b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df6375e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df637680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df6377e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df637950_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6375e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df637680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df6377e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df637950_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x60e6df6370e0_0;
    %load/vec4 v0x60e6df6371a0_0;
    %and;
    %load/vec4 v0x60e6df6372a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x60e6df6379f0_0;
    %load/vec4 v0x60e6df638010_0;
    %sub;
    %load/vec4 v0x60e6df6381a0_0;
    %sub;
    %assign/vec4 v0x60e6df6380e0_0, 0;
    %load/vec4 v0x60e6df6381a0_0;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0x60e6df6380e0_0;
    %concati/vec4 0, 0, 8;
    %pad/u 32;
    %add;
    %load/vec4 v0x60e6df638010_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x60e6df637410_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df637950_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df637370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df637950_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60e6df632890;
T_5 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df633340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60e6df632e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df6334c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df633090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df633260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df633180_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60e6df6334c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x60e6df633400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df6334c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df633090_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x60e6df632f50_0;
    %assign/vec4 v0x60e6df633680_0, 0;
    %load/vec4 v0x60e6df632ff0_0;
    %assign/vec4 v0x60e6df633760_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x60e6df633920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df633840_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60e6df632e70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df6334c0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x60e6df632e70_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_5.9, 5;
    %load/vec4 v0x60e6df633680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60e6df633680_0, 0;
    %load/vec4 v0x60e6df633920_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x60e6df633680_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60e6df633760_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x60e6df6335a0_0, 0, 17;
    %load/vec4 v0x60e6df6335a0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x60e6df633920_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x60e6df633680_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60e6df633920_0, 0;
    %load/vec4 v0x60e6df633840_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df633840_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x60e6df6335a0_0;
    %assign/vec4 v0x60e6df633920_0, 0;
    %load/vec4 v0x60e6df633840_0;
    %parti/s 15, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df633840_0, 0;
T_5.12 ;
    %load/vec4 v0x60e6df632e70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60e6df632e70_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df6334c0_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x60e6df633840_0;
    %assign/vec4 v0x60e6df633180_0, 0;
    %load/vec4 v0x60e6df633920_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x60e6df633260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df633090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df6334c0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60e6df5ff4f0;
T_6 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df6500c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df650200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df650160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64ff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64fc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60e6df650380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64ff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64fc40_0, 0;
    %load/vec4 v0x60e6df6502c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x60e6df650020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df650200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %jmp T_6.14;
T_6.9 ;
    %load/vec4 v0x60e6df64f4a0_0;
    %assign/vec4 v0x60e6df650200_0, 0;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x60e6df64f800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60e6df650160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v0x60e6df64f580_0;
    %assign/vec4 v0x60e6df650200_0, 0;
    %load/vec4 v0x60e6df64f8a0_0;
    %replicate 16;
    %assign/vec4 v0x60e6df650160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64ff50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fc40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64ff50_0, 0;
    %load/vec4 v0x60e6df64fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x60e6df64fe80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x60e6df650200_0, 0;
    %load/vec4 v0x60e6df64fe80_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x60e6df650160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
T_6.15 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e6df64fc40_0, 0;
    %load/vec4 v0x60e6df64f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x60e6df64fa10_0;
    %assign/vec4 v0x60e6df650200_0, 0;
    %load/vec4 v0x60e6df64fb70_0;
    %assign/vec4 v0x60e6df650160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e6df64fd10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
T_6.17 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e6df650380_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x60e6df653e40;
T_7 ;
    %wait E_0x60e6df6541f0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df654ae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df654b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df654c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df654d20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x60e6df653e40;
T_8 ;
    %wait E_0x60e6df654190;
    %load/vec4 v0x60e6df654310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x60e6df654ae0_0;
    %assign/vec4 v0x60e6df654500_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x60e6df654b80_0;
    %assign/vec4 v0x60e6df654500_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x60e6df654c40_0;
    %assign/vec4 v0x60e6df654500_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x60e6df654d20_0;
    %assign/vec4 v0x60e6df654500_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %load/vec4 v0x60e6df654400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x60e6df654ae0_0;
    %assign/vec4 v0x60e6df6545d0_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x60e6df654b80_0;
    %assign/vec4 v0x60e6df6545d0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x60e6df654c40_0;
    %assign/vec4 v0x60e6df6545d0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x60e6df654d20_0;
    %assign/vec4 v0x60e6df6545d0_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x60e6df653e40;
T_9 ;
    %wait E_0x60e6df61d770;
    %load/vec4 v0x60e6df654940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x60e6df654a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x60e6df654870_0;
    %assign/vec4 v0x60e6df654ae0_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x60e6df654870_0;
    %assign/vec4 v0x60e6df654b80_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x60e6df654870_0;
    %assign/vec4 v0x60e6df654c40_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x60e6df654870_0;
    %assign/vec4 v0x60e6df654d20_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x60e6df6531b0;
T_10 ;
    %wait E_0x60e6df61bd00;
    %load/vec4 v0x60e6df653c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_1, S_0x60e6df653420;
    %jmp t_0;
    .scope S_0x60e6df653420;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60e6df653600_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x60e6df653600_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x60e6df653600_0;
    %store/vec4a v0x60e6df653a80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e6df6539b0_0, 0;
    %load/vec4 v0x60e6df653600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60e6df653600_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x60e6df6531b0;
t_0 %join;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60e6df653cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x60e6df6538b0_0;
    %load/vec4 v0x60e6df653700_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e6df653a80, 0, 4;
T_10.4 ;
    %load/vec4 v0x60e6df653b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x60e6df653700_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x60e6df653a80, 4;
    %assign/vec4 v0x60e6df6539b0_0, 0;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60e6df5fe220;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x60e6df6565c0_0;
    %inv;
    %store/vec4 v0x60e6df6565c0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x60e6df5fe220;
T_12 ;
    %vpi_call 2 18 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60e6df600730 {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60e6df5fe220 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e6df6565c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e6df656790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e6df656830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e6df656790_0, 0, 1;
    %pushi/vec4 28032, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60e6df653a80, 4, 0;
    %pushi/vec4 43013, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60e6df653a80, 4, 0;
    %pushi/vec4 38917, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60e6df653a80, 4, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x60e6df654c40_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x60e6df654d20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60e6df653a80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e6df656830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e6df656830_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x60e6df5fe220;
T_13 ;
    %wait E_0x60e6df61d730;
    %load/vec4 v0x60e6df654b80_0;
    %load/vec4 v0x60e6df654c40_0;
    %load/vec4 v0x60e6df654d20_0;
    %vpi_call 2 51 "$display", "x1 = %d, x2 = %d, x3 = %d", S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60e6df653a80, 4;
    %vpi_call 2 53 "$display", "Memory[5] = %d (signed)", S<0,vec4,s16> {1 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x60e6df5fe220;
T_14 ;
    %delay 1000000, 0;
    %vpi_call 2 58 "$display", "=== TEST COMPLETE ===" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "alu.v";
    "carry_select_adder.v";
    "ripple_carry_adder.v";
    "full_adder.v";
    "restoring_division.v";
    "karatsuba.v";
    "shift_and_add.v";
    "control_unit.v";
    "main_memory.v";
    "register_file.v";
