Burger, D. and Austin, T. M. 1997. The Simplescalar Tool Set, Version 2.0. Tech. Rep. 1342, University of Wisconsin-Madison, CS Department.
D. R. Ditzel , H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero, Proceedings of the 14th annual international symposium on Computer architecture, p.2-8, June 02-05, 1987, Pittsburgh, Pennsylvania, USA[doi>10.1145/30350.30351]
Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.253-257, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309923]
Joseph A. Fisher , Paolo Faraboschi , Giuseppe Desoli, Custom-fit processors: letting applications define architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.324-335, December 02-04, 1996, Paris, France
Philip B. Gibbons , Steven S. Muchnick, Efficient instruction scheduling for a pipelined architecture, ACM SIGPLAN Notices, v.21 n.7, p.11-16, July 1986[doi>10.1145/13310.13312]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lea Hwang Lee , Jeff Scott , Bill Moyer , John Arends, Low-cost branch folding for embedded applications with small tight loops, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.103-111, November 16-18, 1999, Haifa, Israel
McFarling, S. 1993. Combining Branch Predictors. Tech. Rep. TN-36, Western Research Laboratory, DEC.
Shien-Tai Pan , Kimming So , Joseph T. Rahmeh, Improving the accuracy of dynamic branch prediction using branch correlation, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.76-84, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143490]
Peter Petrov , Alex Orailoglu, Data cache energy minimizations through programmable tag size matching to the applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500028]
P. Petrov , A. Orailoglu, Performance and power effectiveness in embedded processors  customizable partitioned caches, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.11, p.1309-1318, November 2006[doi>10.1109/43.959860]
Timothy Sherwood , Brad Calder, Automated design of finite state machine predictors for customized processors, Proceedings of the 28th annual international symposium on Computer architecture, p.86-97, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379254]
Wolf, W. H. 1994. Hardware-software co-design of embedded systems. Proceedings of the IEEE 82, 7 (July), 967--989.
Cliff Young , Michael D. Smith, Static correlated branch prediction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.1028-1075, Sept. 1999[doi>10.1145/330249.330255]
