`default_nettype none

module audio (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        wr,
    input  wire [3:0]  waddr,
    input  wire [31:0] wdata,
    output reg         pwm
);

  reg [11:0] period0;
  reg [11:0] cnt0;
  reg        sq0;
  reg [5:0]  pre;      // prescaler, ticks every 64 clocks

  wire tick = (pre == 0);

  always @(posedge clk) begin
    if (!rst_n) begin
      period0 <= 0;
      cnt0 <= 0;
      sq0  <= 0;
      pre  <= 0;
    end else begin
      pre <= pre + 1;

      if (wr) begin
        case (waddr[3:2])
          2'd0: period0 <= wdata[11:0];
          default: ;
        endcase
      end

      if (tick) begin
        // count down and flip when it hits 0
        if (cnt0 == 0) begin cnt0 <= period0; if (period0 != 0) sq0 <= ~sq0; end
        else cnt0 <= cnt0 - 1;
      end
    end
  end

  // just the square wave straight out for now
  always @(posedge clk) begin
    if (!rst_n)
      pwm <= 0;
    else
      pwm <= sq0;
  end

endmodule
