#pragma once

// This file contains definitions for the
// x86 memory management unit (MMU).

// Eflags register
#define FL_IF 0x00000200 // Interrupt Enable

// Control Register flags
#define CR0_PE 0x00000001 // Protection Enable
#define CR0_WP 0x00010000 // Write Protect
#define CR0_PG 0x80000000 // Paging

#define CR4_PSE 0x00000010 // Page size extension
<<<<<<< HEAD
=======
// Control Register CR4 bits
#define CR4_SMEP (1 << 20) /* Supervisor Mode Execution Protection Enable */
#define CR4_SMAP (1 << 21) /* Supervisor Mode Access Prevention Enable */
#define CR4_UMIP (1 << 2)  /* User-Mode Instruction Prevention */
>>>>>>> origin/feature/epoch-cache-design-progress

// various segment selectors.
#define SEG_KCODE 1 // kernel code
#define SEG_KDATA 2 // kernel data+stack
#define SEG_UCODE 3 // user code
#define SEG_UDATA 4 // user data+stack
#define SEG_TSS 5   // this process's task state

// cpu->gdt[NSEGS] holds the above segments.
#define NSEGS 6

#ifndef __ASSEMBLER__
// Segment Descriptor
struct segdesc {
  uint32_t lim_15_0 : 16;  // Low bits of segment limit
  uint32_t base_15_0 : 16; // Low bits of segment base address
  uint32_t base_23_16 : 8; // Middle bits of segment base address
  uint32_t type : 4;       // Segment type (see STS_ constants)
  uint32_t s : 1;          // 0 = system, 1 = application
  uint32_t dpl : 2;        // Descriptor Privilege Level
  uint32_t p : 1;          // Present
  uint32_t lim_19_16 : 4;  // High bits of segment limit
  uint32_t avl : 1;        // Unused (available for software use)
  uint32_t rsv1 : 1;       // Reserved
  uint32_t db : 1;         // 0 = 16-bit segment, 1 = 32-bit segment
  uint32_t g : 1;          // Granularity: limit scaled by 4K when set
  uint32_t base_31_24 : 8; // High bits of segment base address
};
// Ensure the descriptor is exactly 8 bytes so assembly structures match
_Static_assert(sizeof(struct segdesc) == 8, "struct segdesc size incorrect");

// Normal segment
#define SEG(type, base, lim, dpl)                                              \
  (struct segdesc){((lim) >> 12) & 0xffff,                                     \
                   (uint32_t)(base) & 0xffff,                                      \
                   ((uint32_t)(base) >> 16) & 0xff,                                \
                   type,                                                       \
                   1,                                                          \
                   dpl,                                                        \
                   1,                                                          \
                   (uint32_t)(lim) >> 28,                                          \
                   0,                                                          \
                   0,                                                          \
                   1,                                                          \
                   1,                                                          \
                   (uint32_t)(base) >> 24}
#define SEG16(type, base, lim, dpl)                                            \
  (struct segdesc){(lim) & 0xffff,                                             \
                   (uint32_t)(base) & 0xffff,                                      \
                   ((uint32_t)(base) >> 16) & 0xff,                                \
                   type,                                                       \
                   1,                                                          \
                   dpl,                                                        \
                   1,                                                          \
                   (uint32_t)(lim) >> 16,                                          \
                   0,                                                          \
                   0,                                                          \
                   1,                                                          \
                   0,                                                          \
                   (uint32_t)(base) >> 24}
#endif

#define DPL_USER 0x3 // User DPL

// Application segment type bits
#define STA_X 0x8 // Executable segment
#define STA_W 0x2 // Writeable (non-executable segments)
#define STA_R 0x2 // Readable (executable segments)

// System segment type bits
#define STS_T32A 0x9 // Available 32-bit TSS
#define STS_IG32 0xE // 32-bit Interrupt Gate
#define STS_TG32 0xF // 32-bit Trap Gate

// A virtual address 'la' has a three-part structure as follows:
//
// +--------10------+-------10-------+---------12----------+
// | Page Directory |   Page Table   | Offset within Page  |
// |      Index     |      Index     |                     |
// +----------------+----------------+---------------------+
//  \--- PDX(va) --/ \--- PTX(va) --/

// page directory index
#ifdef __x86_64__
#define PML4(va) (((uint64_t)(va) >> PML4SHIFT) & 0x1FF)
#define PDPX(va) (((uint64_t)(va) >> PDPSHIFT) & 0x1FF)
#define PDX(va) (((uint64_t)(va) >> PDSHIFT) & 0x1FF)
#define PTX(va) (((uint64_t)(va) >> PTSHIFT) & 0x1FF)
#else
#define PDX(va) (((uint32_t)(va) >> PDXSHIFT) & 0x3FF)
#define PTX(va) (((uint32_t)(va) >> PTXSHIFT) & 0x3FF)
#endif

// construct virtual address from indexes and offset
#ifdef __x86_64__
#define PGADDR(l4, l3, l2, l1, o)                                              \
  ((uint64_t)((l4) << PML4SHIFT | (l3) << PDPSHIFT | (l2) << PDSHIFT |           \
            (l1) << PTSHIFT | (o)))
#else
#define PGADDR(d, t, o) ((uint32_t)((d) << PDXSHIFT | (t) << PTXSHIFT | (o)))
#endif

// Page directory and page table constants.
#ifdef __x86_64__
#define NPDENTRIES 512 // entries per page directory
#define NPTENTRIES 512 // PTEs per page table
#else
#define NPDENTRIES 1024 // # directory entries per page directory
#define NPTENTRIES 1024 // # PTEs per page table
#endif
#define PGSIZE 4096 // bytes mapped by a page

#ifdef __x86_64__
#define PTSHIFT 12
#define PDSHIFT 21
#define PDPSHIFT 30
#define PML4SHIFT 39
#else
#define PTXSHIFT 12 // offset of PTX in a linear address
#define PDXSHIFT 22 // offset of PDX in a linear address
#endif

#define PGROUNDUP(sz) (((sz) + PGSIZE - 1) & ~(PGSIZE - 1))
#define PGROUNDDOWN(a) (((a)) & ~(PGSIZE - 1))

// Page table/directory entry flags.
#define PTE_P 0x001  // Present
#define PTE_W 0x002  // Writeable
#define PTE_U 0x004  // User
#define PTE_PS 0x080 // Page Size

// Permission flags for user page mappings
#define PERM_R 0x1
#define PERM_W 0x2
#define PERM_X 0x4

// Address in page table or page directory entry
#ifdef __x86_64__
#define PTE_ADDR(pte) ((uint64_t)(pte) & ~0xFFF)
#define PTE_FLAGS(pte) ((uint64_t)(pte) & 0xFFF)
#else
#define PTE_ADDR(pte) ((uint32_t)(pte) & ~0xFFF)
#define PTE_FLAGS(pte) ((uint32_t)(pte) & 0xFFF)
#endif

#ifndef __ASSEMBLER__
#ifdef __x86_64__
typedef uint64_t pte_t;
typedef uint64_t pdpe_t;
typedef uint64_t pml4e_t;
#else
typedef uint32_t pte_t;
#endif

// Task state segment format
struct taskstate {
  uint32_t link;  // Old ts selector
  uint32_t esp0;  // Stack pointers and segment selectors
  uint16_t ss0; //   after an increase in privilege level
  uint16_t padding1;
  uint32_t *esp1;
  uint16_t ss1;
  uint16_t padding2;
  uint32_t *esp2;
  uint16_t ss2;
  uint16_t padding3;
  void *cr3; // Page directory base
  uint32_t *eip; // Saved state from last task switch
  uint32_t eflags;
  uint32_t eax; // More saved state (registers)
  uint32_t ecx;
  uint32_t edx;
  uint32_t ebx;
  uint32_t *esp;
  uint32_t *ebp;
  uint32_t esi;
  uint32_t edi;
  uint16_t es; // Even more saved state (segment selectors)
  uint16_t padding4;
  uint16_t cs;
  uint16_t padding5;
  uint16_t ss;
  uint16_t padding6;
  uint16_t ds;
  uint16_t padding7;
  uint16_t fs;
  uint16_t padding8;
  uint16_t gs;
  uint16_t padding9;
  uint16_t ldt;
  uint16_t padding10;
  uint16_t t;    // Trap on task switch
  uint16_t iomb; // I/O map base address
};

// Gate descriptors for interrupts and traps
struct gatedesc {
  uint32_t off_15_0 : 16;  // low 16 bits of offset in segment
  uint32_t cs : 16;        // code segment selector
  uint32_t args : 5;       // # args, 0 for interrupt/trap gates
  uint32_t rsv1 : 3;       // reserved(should be zero I guess)
  uint32_t type : 4;       // type(STS_{IG32,TG32})
  uint32_t s : 1;          // must be 0 (system)
  uint32_t dpl : 2;        // descriptor(meaning new) privilege level
  uint32_t p : 1;          // Present
  uint32_t off_31_16 : 16; // high bits of offset in segment
};

// Set up a normal interrupt/trap gate descriptor.
// - istrap: 1 for a trap (= exception) gate, 0 for an interrupt gate.
//   interrupt gate clears FL_IF, trap gate leaves FL_IF alone
// - sel: Code segment selector for interrupt/trap handler
// - off: Offset in code segment for interrupt/trap handler
// - dpl: Descriptor Privilege Level -
//        the privilege level required for software to invoke
//        this interrupt/trap gate explicitly using an int instruction.
#define SETGATE(gate, istrap, sel, off, d)                                     \
  {                                                                            \
    (gate).off_15_0 = (uint32_t)(off) & 0xffff;                                    \
    (gate).cs = (sel);                                                         \
    (gate).args = 0;                                                           \
    (gate).rsv1 = 0;                                                           \
    (gate).type = (istrap) ? STS_TG32 : STS_IG32;                              \
    (gate).s = 0;                                                              \
    (gate).dpl = (d);                                                          \
    (gate).p = 1;                                                              \
    (gate).off_31_16 = (uint32_t)(off) >> 16;                                      \
  }

#endif
