# Verilog Operators

> 0 : logical 0 \(false\)
>
> 1 : logical 1 \(true\)
>
> x : don't care or unknown value
>
> z : high impedance state

{% hint style="info" %}
When debugging, usually you will have to debug out x's and z's by connecting things. Note that sometimes a z is helpful \(when multiple things drive a bus\).
{% endhint %}

