
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    19787000                       # Number of ticks simulated
final_tick                                   19787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184969                       # Simulator instruction rate (inst/s)
host_op_rate                                   184926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              683807388                       # Simulator tick rate (ticks/s)
host_mem_usage                                 642660                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        5350                       # Number of instructions simulated
sim_ops                                          5350                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1222620913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         527214838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1749835751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1222620913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1222620913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3234447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3234447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3234447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1222620913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        527214838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1753070198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022091250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         542                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         61                       # Number of write requests accepted
system.mem_ctrls.readBursts                       542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       61                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  34304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   34688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      19774000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   542                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   61                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.720000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.693307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.536244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           30     30.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           19     19.00%     49.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     21.00%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.00%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      4.00%     81.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      4.00%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.00%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     11.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     251.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.962804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    311.834091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1206448678.425228834152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 527214838.024965941906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103502299.489563867450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           61                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12034000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5639500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    101283000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31751.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34598.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1660377.05                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                      7623500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17673500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14222.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32972.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1733.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1753.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      32792.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3213000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 125280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4582230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                28320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         4278990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          108000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               14540760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            734.864305                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              9668750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        18000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       281000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9580250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      9387750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   142800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  614040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              1903230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               125760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         6730560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          202080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               11050230                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            558.459089                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             15284000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       272000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       526250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3711000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     14757750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2123                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1381                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               484                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     629                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.240971                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     204                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              94                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               84                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         1449                       # DTB read hits
system.cpu.dtb.read_misses                         30                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     1479                       # DTB read accesses
system.cpu.dtb.write_hits                        1079                       # DTB write hits
system.cpu.dtb.write_misses                        16                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    1095                       # DTB write accesses
system.cpu.dtb.data_hits                         2528                       # DTB hits
system.cpu.dtb.data_misses                         46                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     2574                       # DTB accesses
system.cpu.itb.fetch_hits                        1835                       # ITB hits
system.cpu.itb.fetch_misses                       228                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2063                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        19787000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            39575                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          11183                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2123                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                843                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          3378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1426                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1490                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1835                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              15855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.705330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.013787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    13737     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      183      1.15%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      233      1.47%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      189      1.19%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      220      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      269      1.70%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      167      1.05%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      116      0.73%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      741      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                15855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053645                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.282577                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9453                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  3786                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      1951                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   130                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    535                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  754                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   178                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   9595                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   632                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    535                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     9622                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     443                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2706                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      1898                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   651                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   9270                       # Number of instructions processed by rename
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    578                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5908                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 11185                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            11133                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                39                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  3488                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     2420                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 73                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             42                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       626                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1594                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1239                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       8397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  54                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      7841                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         15855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.494544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.192500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               12518     78.95%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1425      8.99%     87.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 661      4.17%     92.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 475      3.00%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 405      2.55%     97.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 253      1.60%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  61      0.38%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  38      0.24%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  19      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           15855                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       5      4.55%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     63     57.27%     61.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    38     34.55%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      3.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               205      2.61%      2.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4925     62.81%     65.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.05%     65.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.15%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.10%     65.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.03%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1560     19.90%     85.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1096     13.98%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.08%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             23      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7841                       # Type of FU issued
system.cpu.iq.rate                           0.198130                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         110                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014029                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              31560                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             11515                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         7075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 52                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   7691                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               56                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          581                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          300                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            72                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    535                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     304                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   149                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                8773                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                66                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1594                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1239                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   150                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             29                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          501                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  530                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  7553                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1479                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               288                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           322                       # number of nop insts executed
system.cpu.iew.exec_refs                         2574                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1413                       # Number of branches executed
system.cpu.iew.exec_stores                       1095                       # Number of stores executed
system.cpu.iew.exec_rate                     0.190853                       # Inst execution rate
system.cpu.iew.wb_sent                           7386                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          7126                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      3185                       # num instructions producing a value
system.cpu.iew.wb_consumers                      4163                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.180063                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.765073                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3140                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               491                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        15016                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.369473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.190823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        12844     85.54%     85.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1010      6.73%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          395      2.63%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          231      1.54%     96.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          161      1.07%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          134      0.89%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           64      0.43%     98.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           59      0.39%     99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          118      0.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        15016                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 5548                       # Number of instructions committed
system.cpu.commit.committedOps                   5548                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1952                       # Number of memory references committed
system.cpu.commit.loads                          1013                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                       1017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         50                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      5222                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  108                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          205      3.70%      3.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             3353     60.44%     64.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.05%     64.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.22%     64.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              8      0.14%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              2      0.04%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1019     18.37%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            918     16.55%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            6      0.11%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           22      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              5548                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   118                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        23144                       # The number of ROB reads
system.cpu.rob.rob_writes                       18222                       # The number of ROB writes
system.cpu.timesIdled                             263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        5350                       # Number of Instructions Simulated
system.cpu.committedOps                          5350                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.397196                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.397196                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.135186                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.135186                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     9478                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4837                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        39                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       22                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      39                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     28                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           104.898800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.397590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   104.898800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.102440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.102440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4714                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1178                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data          526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            526                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         1704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1704                       # number of overall hits
system.cpu.dcache.overall_hits::total            1704                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           145                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          401                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          546                       # number of overall misses
system.cpu.dcache.overall_misses::total           546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8642000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8642000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20459485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20459485                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     29101485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29101485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29101485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29101485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data          927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         2250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2250                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.109599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.109599                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.432578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.432578                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.242667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.242667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242667                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        59600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        59600                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51021.159601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51021.159601                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53299.423077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53299.423077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53299.423077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53299.423077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1253                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.206897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          314                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          314                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          381                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           78                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          165                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5189500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5189500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10761500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10761500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.058957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.093851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.093851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.073333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.073333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073333                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71435.897436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71435.897436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59649.425287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59649.425287                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65221.212121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65221.212121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65221.212121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65221.212121                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           175.206405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.354497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   175.206405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.342200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.342200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4048                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         1268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1268                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         1268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1268                       # number of overall hits
system.cpu.icache.overall_hits::total            1268                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          567                       # number of overall misses
system.cpu.icache.overall_misses::total           567                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33425499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33425499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     33425499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33425499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33425499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33425499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         1835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1835                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.308992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.308992                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.308992                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.308992                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.308992                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.308992                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58951.497354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58951.497354                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58951.497354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58951.497354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58951.497354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58951.497354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          188                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24012999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24012999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24012999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24012999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24012999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24012999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.206540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.206540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.206540                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.206540                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.206540                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.206540                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63358.836412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63358.836412                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63358.836412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63358.836412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63358.836412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63358.836412                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.membus.snoop_filter.tot_requests           607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     19787000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           60                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                84                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            79                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               545                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001835                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042835                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     544     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 545                       # Request fanout histogram
system.membus.reqLayer0.occupancy              948500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1996250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             862000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
