//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_61, texmode_independent
.address_size 64

	// .globl	gpu_memset
.const .align 4 .b8 c_append_helper[4096] = {255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 255};
.const .align 8 .b8 k_sha512[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};

.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB0_2:
	ret;
}

	// .globl	m01800_init
.entry m01800_init(
	.param .u64 .ptr .global .align 4 m01800_init_param_0,
	.param .u64 .ptr .global .align 4 m01800_init_param_1,
	.param .u64 .ptr .global .align 4 m01800_init_param_2,
	.param .u64 .ptr .global .align 4 m01800_init_param_3,
	.param .u64 .ptr .global .align 8 m01800_init_param_4,
	.param .u64 .ptr .global .align 1 m01800_init_param_5,
	.param .u64 .ptr .global .align 4 m01800_init_param_6,
	.param .u64 .ptr .global .align 4 m01800_init_param_7,
	.param .u64 .ptr .global .align 4 m01800_init_param_8,
	.param .u64 .ptr .global .align 4 m01800_init_param_9,
	.param .u64 .ptr .global .align 4 m01800_init_param_10,
	.param .u64 .ptr .global .align 4 m01800_init_param_11,
	.param .u64 .ptr .global .align 4 m01800_init_param_12,
	.param .u64 .ptr .global .align 4 m01800_init_param_13,
	.param .u64 .ptr .global .align 4 m01800_init_param_14,
	.param .u64 .ptr .global .align 4 m01800_init_param_15,
	.param .u64 .ptr .global .align 4 m01800_init_param_16,
	.param .u64 .ptr .global .align 4 m01800_init_param_17,
	.param .u64 .ptr .global .align 1 m01800_init_param_18,
	.param .u64 .ptr .global .align 4 m01800_init_param_19,
	.param .u64 .ptr .global .align 4 m01800_init_param_20,
	.param .u64 .ptr .global .align 4 m01800_init_param_21,
	.param .u64 .ptr .global .align 4 m01800_init_param_22,
	.param .u64 .ptr .global .align 4 m01800_init_param_23,
	.param .u32 m01800_init_param_24,
	.param .u32 m01800_init_param_25,
	.param .u32 m01800_init_param_26,
	.param .u32 m01800_init_param_27,
	.param .u32 m01800_init_param_28,
	.param .u32 m01800_init_param_29,
	.param .u32 m01800_init_param_30,
	.param .u32 m01800_init_param_31,
	.param .u32 m01800_init_param_32,
	.param .u32 m01800_init_param_33,
	.param .u64 m01800_init_param_34
)
{
	.local .align 16 .b8 	__local_depot1[304];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<222>;
	.reg .b16 	%rs<316>;
	.reg .b32 	%r<14509>;
	.reg .b64 	%rd<21886>;


	mov.u64 	%rd21885, __local_depot1;
	cvta.local.u64 	%SP, %rd21885;
	ld.param.u64 	%rd1787, [m01800_init_param_0];
	ld.param.u64 	%rd1789, [m01800_init_param_17];
	ld.param.u32 	%r494, [m01800_init_param_27];
	ld.param.u64 	%rd1790, [m01800_init_param_34];
	add.u64 	%rd1791, %SP, 32;
	cvta.to.local.u64 	%rd1, %rd1791;
	mov.u32 	%r495, %ctaid.x;
	mov.u32 	%r496, %ntid.x;
	mov.b32	%r497, %envreg3;
	mad.lo.s32 	%r498, %r495, %r496, %r497;
	mov.u32 	%r499, %tid.x;
	add.s32 	%r1, %r498, %r499;
	cvt.s64.s32	%rd1792, %r1;
	setp.ge.u64	%p1, %rd1792, %rd1790;
	@%p1 bra 	BB1_354;

	mul.wide.s32 	%rd1801, %r1, 260;
	add.s64 	%rd1802, %rd1787, %rd1801;
	ld.global.u32 	%r2, [%rd1802+256];
	mul.wide.u32 	%rd1803, %r494, 564;
	add.s64 	%rd1804, %rd1789, %rd1803;
	ld.global.u32 	%r3, [%rd1804+512];
	ld.global.u32 	%r532, [%rd1802+4];
	ld.global.u32 	%r533, [%rd1802];
	mov.b64	%rd1793, {%r533, %r532};
	ld.global.u32 	%r534, [%rd1802+12];
	ld.global.u32 	%r535, [%rd1802+8];
	ld.global.u32 	%r536, [%rd1804+4];
	ld.global.u32 	%r537, [%rd1804];
	ld.global.u32 	%r538, [%rd1804+12];
	ld.global.u32 	%r539, [%rd1804+8];
	// inline asm
	mov.b64 {%r500, %r501}, %rd1793;
	// inline asm
	// inline asm
	prmt.b32 %r502, %r500, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r504, %r501, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd1794, {%r504, %r502};
	// inline asm
	add.u64 	%rd1805, %SP, 0;
	cvta.to.local.u64 	%rd1806, %rd1805;
	st.local.u64 	[%rd1806], %rd1794;
	mov.b64	%rd1795, {%r535, %r534};
	// inline asm
	mov.b64 {%r508, %r509}, %rd1795;
	// inline asm
	// inline asm
	prmt.b32 %r510, %r508, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r512, %r509, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd1796, {%r512, %r510};
	// inline asm
	st.local.u64 	[%rd1806+8], %rd1796;
	mov.b64	%rd1797, {%r537, %r536};
	// inline asm
	mov.b64 {%r516, %r517}, %rd1797;
	// inline asm
	// inline asm
	prmt.b32 %r518, %r516, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r520, %r517, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd1798, {%r520, %r518};
	// inline asm
	add.u64 	%rd1807, %SP, 16;
	cvta.to.local.u64 	%rd1808, %rd1807;
	st.local.u64 	[%rd1808], %rd1798;
	mov.b64	%rd1799, {%r539, %r538};
	// inline asm
	mov.b64 {%r524, %r525}, %rd1799;
	// inline asm
	// inline asm
	prmt.b32 %r526, %r524, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r528, %r525, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd1800, {%r528, %r526};
	// inline asm
	st.local.u64 	[%rd1808+8], %rd1800;
	mov.u64 	%rd1809, 7640891576956012808;
	st.local.u64 	[%rd1], %rd1809;
	mov.u64 	%rd1810, -4942790177534073029;
	st.local.u64 	[%rd1+8], %rd1810;
	mov.u64 	%rd1811, 4354685564936845355;
	st.local.u64 	[%rd1+16], %rd1811;
	mov.u64 	%rd1812, -6534734903238641935;
	st.local.u64 	[%rd1+24], %rd1812;
	mov.u64 	%rd1813, 5840696475078001361;
	st.local.u64 	[%rd1+32], %rd1813;
	mov.u64 	%rd1814, -7276294671716946913;
	st.local.u64 	[%rd1+40], %rd1814;
	mov.u64 	%rd1815, 2270897969802886507;
	st.local.u64 	[%rd1+48], %rd1815;
	mov.u64 	%rd1816, 6620516959819538809;
	st.local.u64 	[%rd1+56], %rd1816;
	st.local.u32 	[%rd1+192], %r2;
	setp.lt.s32	%p2, %r2, 128;
	@%p2 bra 	BB1_13;
	bra.uni 	BB1_2;

BB1_13:
	setp.lt.s32	%p11, %r2, 1;
	@%p11 bra 	BB1_23;

	cvta.to.local.u64 	%rd91, %rd1805;
	add.s64 	%rd92, %rd1, 64;
	and.b32  	%r16, %r2, 3;
	setp.eq.s32	%p12, %r16, 0;
	mov.u32 	%r14303, 0;
	@%p12 bra 	BB1_20;

	setp.eq.s32	%p13, %r16, 1;
	mov.u32 	%r14301, 0;
	@%p13 bra 	BB1_19;

	setp.eq.s32	%p14, %r16, 2;
	mov.u32 	%r14300, 0;
	@%p14 bra 	BB1_18;

	ld.local.u8 	%rs31, [%rd91+7];
	st.local.u8 	[%rd92+7], %rs31;
	mov.u32 	%r14300, 1;

BB1_18:
	xor.b32  	%r1293, %r14300, 7;
	cvt.u64.u32	%rd2903, %r1293;
	add.s64 	%rd2904, %rd91, %rd2903;
	ld.local.u8 	%rs32, [%rd2904];
	add.s64 	%rd2905, %rd92, %rd2903;
	st.local.u8 	[%rd2905], %rs32;
	add.s32 	%r14301, %r14300, 1;

BB1_19:
	xor.b32  	%r1294, %r14301, 7;
	cvt.s64.s32	%rd2906, %r1294;
	add.s64 	%rd2907, %rd91, %rd2906;
	ld.local.u8 	%rs33, [%rd2907];
	add.s64 	%rd2908, %rd92, %rd2906;
	st.local.u8 	[%rd2908], %rs33;
	add.s32 	%r14303, %r14301, 1;

BB1_20:
	setp.lt.u32	%p15, %r2, 4;
	@%p15 bra 	BB1_23;

	mov.u32 	%r14304, %r14303;

BB1_22:
	xor.b32  	%r1295, %r14304, 7;
	cvt.s64.s32	%rd2909, %r1295;
	add.s64 	%rd2910, %rd91, %rd2909;
	ld.local.u8 	%rs34, [%rd2910];
	xor.b32  	%r1296, %r14303, 7;
	cvt.s64.s32	%rd2911, %r1296;
	add.s64 	%rd2912, %rd92, %rd2911;
	st.local.u8 	[%rd2912], %rs34;
	add.s32 	%r1297, %r14304, 1;
	xor.b32  	%r1298, %r1297, 7;
	cvt.s64.s32	%rd2913, %r1298;
	add.s64 	%rd2914, %rd91, %rd2913;
	ld.local.u8 	%rs35, [%rd2914];
	add.s32 	%r1299, %r14303, 1;
	xor.b32  	%r1300, %r1299, 7;
	cvt.s64.s32	%rd2915, %r1300;
	add.s64 	%rd2916, %rd92, %rd2915;
	st.local.u8 	[%rd2916], %rs35;
	add.s32 	%r1301, %r14304, 2;
	xor.b32  	%r1302, %r1301, 7;
	cvt.s64.s32	%rd2917, %r1302;
	add.s64 	%rd2918, %rd91, %rd2917;
	ld.local.u8 	%rs36, [%rd2918];
	add.s32 	%r1303, %r14303, 2;
	xor.b32  	%r1304, %r1303, 7;
	cvt.s64.s32	%rd2919, %r1304;
	add.s64 	%rd2920, %rd92, %rd2919;
	st.local.u8 	[%rd2920], %rs36;
	add.s32 	%r1305, %r14304, 3;
	xor.b32  	%r1306, %r1305, 7;
	cvt.s64.s32	%rd2921, %r1306;
	add.s64 	%rd2922, %rd91, %rd2921;
	ld.local.u8 	%rs37, [%rd2922];
	add.s32 	%r1307, %r14303, 3;
	xor.b32  	%r1308, %r1307, 7;
	cvt.s64.s32	%rd2923, %r1308;
	add.s64 	%rd2924, %rd92, %rd2923;
	st.local.u8 	[%rd2924], %rs37;
	add.s32 	%r14304, %r14304, 4;
	setp.lt.s32	%p16, %r14304, %r2;
	add.s32 	%r14303, %r14303, 4;
	@%p16 bra 	BB1_22;
	bra.uni 	BB1_23;

BB1_2:
	add.s64 	%rd3, %rd1, 64;
	mov.u32 	%r14295, 0;
	mov.u64 	%rd21336, %rd1806;
	mov.u64 	%rd21337, %rd1;

BB1_3:
	ld.local.u8 	%rs9, [%rd21336+7];
	st.local.u8 	[%rd21337+71], %rs9;
	add.s32 	%r541, %r14295, 1;
	xor.b32  	%r542, %r541, 7;
	cvt.s64.s32	%rd1818, %r542;
	add.s64 	%rd1819, %rd1806, %rd1818;
	ld.local.u8 	%rs10, [%rd1819];
	add.s64 	%rd1820, %rd3, %rd1818;
	st.local.u8 	[%rd1820], %rs10;
	add.s32 	%r543, %r14295, 2;
	xor.b32  	%r544, %r543, 7;
	cvt.s64.s32	%rd1821, %r544;
	add.s64 	%rd1822, %rd1806, %rd1821;
	ld.local.u8 	%rs11, [%rd1822];
	add.s64 	%rd1823, %rd3, %rd1821;
	st.local.u8 	[%rd1823], %rs11;
	add.s32 	%r545, %r14295, 3;
	xor.b32  	%r546, %r545, 7;
	cvt.s64.s32	%rd1824, %r546;
	add.s64 	%rd1825, %rd1806, %rd1824;
	ld.local.u8 	%rs12, [%rd1825];
	add.s64 	%rd1826, %rd3, %rd1824;
	st.local.u8 	[%rd1826], %rs12;
	add.s32 	%r547, %r14295, 4;
	xor.b32  	%r548, %r547, 7;
	cvt.s64.s32	%rd1827, %r548;
	add.s64 	%rd1828, %rd1806, %rd1827;
	ld.local.u8 	%rs13, [%rd1828];
	add.s64 	%rd1829, %rd3, %rd1827;
	st.local.u8 	[%rd1829], %rs13;
	add.s32 	%r549, %r14295, 5;
	xor.b32  	%r550, %r549, 7;
	cvt.s64.s32	%rd1830, %r550;
	add.s64 	%rd1831, %rd1806, %rd1830;
	ld.local.u8 	%rs14, [%rd1831];
	add.s64 	%rd1832, %rd3, %rd1830;
	st.local.u8 	[%rd1832], %rs14;
	add.s32 	%r551, %r14295, 6;
	xor.b32  	%r552, %r551, 7;
	cvt.s64.s32	%rd1833, %r552;
	add.s64 	%rd1834, %rd1806, %rd1833;
	ld.local.u8 	%rs15, [%rd1834];
	add.s64 	%rd1835, %rd3, %rd1833;
	st.local.u8 	[%rd1835], %rs15;
	add.s32 	%r553, %r14295, 7;
	and.b32  	%r554, %r553, -16;
	cvt.s64.s32	%rd1836, %r554;
	add.s64 	%rd1837, %rd1806, %rd1836;
	ld.local.u8 	%rs16, [%rd1837];
	add.s64 	%rd1838, %rd3, %rd1836;
	st.local.u8 	[%rd1838], %rs16;
	ld.local.u8 	%rs17, [%rd21336+15];
	st.local.u8 	[%rd21337+79], %rs17;
	add.s32 	%r555, %r14295, 9;
	xor.b32  	%r556, %r555, 7;
	cvt.s64.s32	%rd1839, %r556;
	add.s64 	%rd1840, %rd1806, %rd1839;
	ld.local.u8 	%rs18, [%rd1840];
	add.s64 	%rd1841, %rd3, %rd1839;
	st.local.u8 	[%rd1841], %rs18;
	add.s32 	%r557, %r14295, 10;
	xor.b32  	%r558, %r557, 7;
	cvt.s64.s32	%rd1842, %r558;
	add.s64 	%rd1843, %rd1806, %rd1842;
	ld.local.u8 	%rs19, [%rd1843];
	add.s64 	%rd1844, %rd3, %rd1842;
	st.local.u8 	[%rd1844], %rs19;
	add.s32 	%r559, %r14295, 11;
	xor.b32  	%r560, %r559, 7;
	cvt.s64.s32	%rd1845, %r560;
	add.s64 	%rd1846, %rd1806, %rd1845;
	ld.local.u8 	%rs20, [%rd1846];
	add.s64 	%rd1847, %rd3, %rd1845;
	st.local.u8 	[%rd1847], %rs20;
	add.s32 	%r561, %r14295, 12;
	xor.b32  	%r562, %r561, 7;
	cvt.s64.s32	%rd1848, %r562;
	add.s64 	%rd1849, %rd1806, %rd1848;
	ld.local.u8 	%rs21, [%rd1849];
	add.s64 	%rd1850, %rd3, %rd1848;
	st.local.u8 	[%rd1850], %rs21;
	add.s32 	%r563, %r14295, 13;
	xor.b32  	%r564, %r563, 7;
	cvt.s64.s32	%rd1851, %r564;
	add.s64 	%rd1852, %rd1806, %rd1851;
	ld.local.u8 	%rs22, [%rd1852];
	add.s64 	%rd1853, %rd3, %rd1851;
	st.local.u8 	[%rd1853], %rs22;
	add.s32 	%r565, %r14295, 14;
	xor.b32  	%r566, %r565, 7;
	cvt.s64.s32	%rd1854, %r566;
	add.s64 	%rd1855, %rd1806, %rd1854;
	ld.local.u8 	%rs23, [%rd1855];
	add.s64 	%rd1856, %rd3, %rd1854;
	st.local.u8 	[%rd1856], %rs23;
	add.s32 	%r567, %r14295, 15;
	and.b32  	%r568, %r567, -8;
	cvt.s64.s32	%rd1857, %r568;
	add.s64 	%rd1858, %rd1806, %rd1857;
	ld.local.u8 	%rs24, [%rd1858];
	add.s64 	%rd1859, %rd3, %rd1857;
	st.local.u8 	[%rd1859], %rs24;
	add.s64 	%rd21337, %rd21337, 16;
	add.s64 	%rd21336, %rd21336, 16;
	add.s32 	%r14295, %r14295, 16;
	setp.ne.s32	%p3, %r14295, 128;
	@%p3 bra 	BB1_3;

	ld.local.u64 	%rd1861, [%rd1+64];
	shr.u64 	%rd1862, %rd1861, 32;
	ld.local.u64 	%rd1863, [%rd1+72];
	shr.u64 	%rd1864, %rd1863, 32;
	ld.local.u64 	%rd1865, [%rd1+80];
	shr.u64 	%rd1866, %rd1865, 32;
	ld.local.u64 	%rd1867, [%rd1+88];
	shr.u64 	%rd1868, %rd1867, 32;
	ld.local.u64 	%rd1869, [%rd1+96];
	shr.u64 	%rd1870, %rd1869, 32;
	ld.local.u64 	%rd1871, [%rd1+104];
	shr.u64 	%rd1872, %rd1871, 32;
	ld.local.u64 	%rd1873, [%rd1+112];
	shr.u64 	%rd1874, %rd1873, 32;
	ld.local.u64 	%rd1875, [%rd1+120];
	shr.u64 	%rd1876, %rd1875, 32;
	ld.local.u64 	%rd1877, [%rd1+128];
	shr.u64 	%rd1878, %rd1877, 32;
	ld.local.u64 	%rd1879, [%rd1+136];
	shr.u64 	%rd1880, %rd1879, 32;
	ld.local.u64 	%rd1881, [%rd1+144];
	shr.u64 	%rd1882, %rd1881, 32;
	ld.local.u64 	%rd1883, [%rd1+152];
	shr.u64 	%rd1884, %rd1883, 32;
	ld.local.u64 	%rd1885, [%rd1+160];
	shr.u64 	%rd1886, %rd1885, 32;
	ld.local.u64 	%rd1887, [%rd1+168];
	shr.u64 	%rd1888, %rd1887, 32;
	ld.local.u64 	%rd1889, [%rd1+176];
	shr.u64 	%rd1890, %rd1889, 32;
	ld.local.u64 	%rd1891, [%rd1+184];
	shr.u64 	%rd1892, %rd1891, 32;
	bfi.b64 	%rd21355, %rd1862, %rd1861, 32, 32;
	bfi.b64 	%rd21356, %rd1864, %rd1863, 32, 32;
	bfi.b64 	%rd21357, %rd1866, %rd1865, 32, 32;
	bfi.b64 	%rd21358, %rd1868, %rd1867, 32, 32;
	bfi.b64 	%rd21359, %rd1870, %rd1869, 32, 32;
	bfi.b64 	%rd21360, %rd1872, %rd1871, 32, 32;
	bfi.b64 	%rd21361, %rd1874, %rd1873, 32, 32;
	bfi.b64 	%rd21362, %rd1876, %rd1875, 32, 32;
	bfi.b64 	%rd21346, %rd1878, %rd1877, 32, 32;
	bfi.b64 	%rd21345, %rd1880, %rd1879, 32, 32;
	bfi.b64 	%rd21344, %rd1882, %rd1881, 32, 32;
	bfi.b64 	%rd21343, %rd1884, %rd1883, 32, 32;
	bfi.b64 	%rd21342, %rd1886, %rd1885, 32, 32;
	bfi.b64 	%rd21341, %rd1888, %rd1887, 32, 32;
	bfi.b64 	%rd21340, %rd1890, %rd1889, 32, 32;
	bfi.b64 	%rd21339, %rd1892, %rd1891, 32, 32;
	ld.local.u64 	%rd25, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r570,%dummy}, %rd25;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r571}, %rd25;
	}
	shf.r.wrap.b32 	%r572, %r571, %r570, 14;
	shf.r.wrap.b32 	%r573, %r570, %r571, 14;
	mov.b64 	%rd1893, {%r573, %r572};
	shf.r.wrap.b32 	%r574, %r571, %r570, 18;
	shf.r.wrap.b32 	%r575, %r570, %r571, 18;
	mov.b64 	%rd1894, {%r575, %r574};
	xor.b64  	%rd1895, %rd1894, %rd1893;
	shf.l.wrap.b32 	%r576, %r570, %r571, 23;
	shf.l.wrap.b32 	%r577, %r571, %r570, 23;
	mov.b64 	%rd1896, {%r577, %r576};
	xor.b64  	%rd1897, %rd1895, %rd1896;
	ld.local.u64 	%rd26, [%rd1+48];
	ld.local.u64 	%rd27, [%rd1+40];
	xor.b64  	%rd1898, %rd26, %rd27;
	and.b64  	%rd1899, %rd1898, %rd25;
	xor.b64  	%rd1900, %rd1899, %rd26;
	ld.local.u64 	%rd28, [%rd1+56];
	add.s64 	%rd1901, %rd28, %rd21355;
	mov.u64 	%rd21338, k_sha512;
	ld.const.u64 	%rd1902, [k_sha512];
	add.s64 	%rd1903, %rd1901, %rd1902;
	add.s64 	%rd1904, %rd1903, %rd1900;
	add.s64 	%rd1905, %rd1904, %rd1897;
	ld.local.u64 	%rd29, [%rd1+24];
	add.s64 	%rd1906, %rd1905, %rd29;
	ld.local.u64 	%rd30, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r578,%dummy}, %rd30;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r579}, %rd30;
	}
	shf.r.wrap.b32 	%r580, %r579, %r578, 28;
	shf.r.wrap.b32 	%r581, %r578, %r579, 28;
	mov.b64 	%rd1907, {%r581, %r580};
	shf.l.wrap.b32 	%r582, %r578, %r579, 30;
	shf.l.wrap.b32 	%r583, %r579, %r578, 30;
	mov.b64 	%rd1908, {%r583, %r582};
	xor.b64  	%rd1909, %rd1908, %rd1907;
	shf.l.wrap.b32 	%r584, %r578, %r579, 25;
	shf.l.wrap.b32 	%r585, %r579, %r578, 25;
	mov.b64 	%rd1910, {%r585, %r584};
	xor.b64  	%rd1911, %rd1909, %rd1910;
	ld.local.u64 	%rd31, [%rd1+16];
	xor.b64  	%rd1912, %rd31, %rd30;
	ld.local.u64 	%rd32, [%rd1+8];
	xor.b64  	%rd1913, %rd32, %rd30;
	and.b64  	%rd1914, %rd1912, %rd1913;
	xor.b64  	%rd1915, %rd1914, %rd30;
	add.s64 	%rd1916, %rd1905, %rd1915;
	add.s64 	%rd1917, %rd1916, %rd1911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r586,%dummy}, %rd1906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r587}, %rd1906;
	}
	shf.r.wrap.b32 	%r588, %r587, %r586, 14;
	shf.r.wrap.b32 	%r589, %r586, %r587, 14;
	mov.b64 	%rd1918, {%r589, %r588};
	shf.r.wrap.b32 	%r590, %r587, %r586, 18;
	shf.r.wrap.b32 	%r591, %r586, %r587, 18;
	mov.b64 	%rd1919, {%r591, %r590};
	xor.b64  	%rd1920, %rd1919, %rd1918;
	shf.l.wrap.b32 	%r592, %r586, %r587, 23;
	shf.l.wrap.b32 	%r593, %r587, %r586, 23;
	mov.b64 	%rd1921, {%r593, %r592};
	xor.b64  	%rd1922, %rd1920, %rd1921;
	xor.b64  	%rd1923, %rd27, %rd25;
	and.b64  	%rd1924, %rd1906, %rd1923;
	xor.b64  	%rd1925, %rd1924, %rd27;
	add.s64 	%rd1926, %rd26, %rd21356;
	ld.const.u64 	%rd1927, [k_sha512+8];
	add.s64 	%rd1928, %rd1926, %rd1927;
	add.s64 	%rd1929, %rd1928, %rd1925;
	add.s64 	%rd1930, %rd1929, %rd1922;
	add.s64 	%rd1931, %rd1930, %rd31;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r594,%dummy}, %rd1917;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r595}, %rd1917;
	}
	shf.r.wrap.b32 	%r596, %r595, %r594, 28;
	shf.r.wrap.b32 	%r597, %r594, %r595, 28;
	mov.b64 	%rd1932, {%r597, %r596};
	shf.l.wrap.b32 	%r598, %r594, %r595, 30;
	shf.l.wrap.b32 	%r599, %r595, %r594, 30;
	mov.b64 	%rd1933, {%r599, %r598};
	xor.b64  	%rd1934, %rd1933, %rd1932;
	shf.l.wrap.b32 	%r600, %r594, %r595, 25;
	shf.l.wrap.b32 	%r601, %r595, %r594, 25;
	mov.b64 	%rd1935, {%r601, %r600};
	xor.b64  	%rd1936, %rd1934, %rd1935;
	xor.b64  	%rd1937, %rd1917, %rd32;
	xor.b64  	%rd1938, %rd1917, %rd30;
	and.b64  	%rd1939, %rd1938, %rd1937;
	xor.b64  	%rd1940, %rd1939, %rd1917;
	add.s64 	%rd1941, %rd1930, %rd1940;
	add.s64 	%rd1942, %rd1941, %rd1936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r602,%dummy}, %rd1931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r603}, %rd1931;
	}
	shf.r.wrap.b32 	%r604, %r603, %r602, 14;
	shf.r.wrap.b32 	%r605, %r602, %r603, 14;
	mov.b64 	%rd1943, {%r605, %r604};
	shf.r.wrap.b32 	%r606, %r603, %r602, 18;
	shf.r.wrap.b32 	%r607, %r602, %r603, 18;
	mov.b64 	%rd1944, {%r607, %r606};
	xor.b64  	%rd1945, %rd1944, %rd1943;
	shf.l.wrap.b32 	%r608, %r602, %r603, 23;
	shf.l.wrap.b32 	%r609, %r603, %r602, 23;
	mov.b64 	%rd1946, {%r609, %r608};
	xor.b64  	%rd1947, %rd1945, %rd1946;
	xor.b64  	%rd1948, %rd1906, %rd25;
	and.b64  	%rd1949, %rd1931, %rd1948;
	xor.b64  	%rd1950, %rd1949, %rd25;
	add.s64 	%rd1951, %rd27, %rd21357;
	ld.const.u64 	%rd1952, [k_sha512+16];
	add.s64 	%rd1953, %rd1951, %rd1952;
	add.s64 	%rd1954, %rd1953, %rd1950;
	add.s64 	%rd1955, %rd1954, %rd1947;
	add.s64 	%rd1956, %rd1955, %rd32;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r610,%dummy}, %rd1942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r611}, %rd1942;
	}
	shf.r.wrap.b32 	%r612, %r611, %r610, 28;
	shf.r.wrap.b32 	%r613, %r610, %r611, 28;
	mov.b64 	%rd1957, {%r613, %r612};
	shf.l.wrap.b32 	%r614, %r610, %r611, 30;
	shf.l.wrap.b32 	%r615, %r611, %r610, 30;
	mov.b64 	%rd1958, {%r615, %r614};
	xor.b64  	%rd1959, %rd1958, %rd1957;
	shf.l.wrap.b32 	%r616, %r610, %r611, 25;
	shf.l.wrap.b32 	%r617, %r611, %r610, 25;
	mov.b64 	%rd1960, {%r617, %r616};
	xor.b64  	%rd1961, %rd1959, %rd1960;
	xor.b64  	%rd1962, %rd1942, %rd30;
	xor.b64  	%rd1963, %rd1942, %rd1917;
	and.b64  	%rd1964, %rd1963, %rd1962;
	xor.b64  	%rd1965, %rd1964, %rd1942;
	add.s64 	%rd1966, %rd1955, %rd1965;
	add.s64 	%rd1967, %rd1966, %rd1961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r618,%dummy}, %rd1956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r619}, %rd1956;
	}
	shf.r.wrap.b32 	%r620, %r619, %r618, 14;
	shf.r.wrap.b32 	%r621, %r618, %r619, 14;
	mov.b64 	%rd1968, {%r621, %r620};
	shf.r.wrap.b32 	%r622, %r619, %r618, 18;
	shf.r.wrap.b32 	%r623, %r618, %r619, 18;
	mov.b64 	%rd1969, {%r623, %r622};
	xor.b64  	%rd1970, %rd1969, %rd1968;
	shf.l.wrap.b32 	%r624, %r618, %r619, 23;
	shf.l.wrap.b32 	%r625, %r619, %r618, 23;
	mov.b64 	%rd1971, {%r625, %r624};
	xor.b64  	%rd1972, %rd1970, %rd1971;
	xor.b64  	%rd1973, %rd1931, %rd1906;
	and.b64  	%rd1974, %rd1956, %rd1973;
	xor.b64  	%rd1975, %rd1974, %rd1906;
	add.s64 	%rd1976, %rd25, %rd21358;
	ld.const.u64 	%rd1977, [k_sha512+24];
	add.s64 	%rd1978, %rd1976, %rd1977;
	add.s64 	%rd1979, %rd1978, %rd1975;
	add.s64 	%rd1980, %rd1979, %rd1972;
	add.s64 	%rd1981, %rd1980, %rd30;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r626,%dummy}, %rd1967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r627}, %rd1967;
	}
	shf.r.wrap.b32 	%r628, %r627, %r626, 28;
	shf.r.wrap.b32 	%r629, %r626, %r627, 28;
	mov.b64 	%rd1982, {%r629, %r628};
	shf.l.wrap.b32 	%r630, %r626, %r627, 30;
	shf.l.wrap.b32 	%r631, %r627, %r626, 30;
	mov.b64 	%rd1983, {%r631, %r630};
	xor.b64  	%rd1984, %rd1983, %rd1982;
	shf.l.wrap.b32 	%r632, %r626, %r627, 25;
	shf.l.wrap.b32 	%r633, %r627, %r626, 25;
	mov.b64 	%rd1985, {%r633, %r632};
	xor.b64  	%rd1986, %rd1984, %rd1985;
	xor.b64  	%rd1987, %rd1967, %rd1917;
	xor.b64  	%rd1988, %rd1967, %rd1942;
	and.b64  	%rd1989, %rd1988, %rd1987;
	xor.b64  	%rd1990, %rd1989, %rd1967;
	add.s64 	%rd1991, %rd1980, %rd1990;
	add.s64 	%rd1992, %rd1991, %rd1986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r634,%dummy}, %rd1981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r635}, %rd1981;
	}
	shf.r.wrap.b32 	%r636, %r635, %r634, 14;
	shf.r.wrap.b32 	%r637, %r634, %r635, 14;
	mov.b64 	%rd1993, {%r637, %r636};
	shf.r.wrap.b32 	%r638, %r635, %r634, 18;
	shf.r.wrap.b32 	%r639, %r634, %r635, 18;
	mov.b64 	%rd1994, {%r639, %r638};
	xor.b64  	%rd1995, %rd1994, %rd1993;
	shf.l.wrap.b32 	%r640, %r634, %r635, 23;
	shf.l.wrap.b32 	%r641, %r635, %r634, 23;
	mov.b64 	%rd1996, {%r641, %r640};
	xor.b64  	%rd1997, %rd1995, %rd1996;
	xor.b64  	%rd1998, %rd1956, %rd1931;
	and.b64  	%rd1999, %rd1981, %rd1998;
	xor.b64  	%rd2000, %rd1999, %rd1931;
	add.s64 	%rd2001, %rd1906, %rd21359;
	ld.const.u64 	%rd2002, [k_sha512+32];
	add.s64 	%rd2003, %rd2001, %rd2002;
	add.s64 	%rd2004, %rd2003, %rd2000;
	add.s64 	%rd2005, %rd2004, %rd1997;
	add.s64 	%rd2006, %rd2005, %rd1917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r642,%dummy}, %rd1992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r643}, %rd1992;
	}
	shf.r.wrap.b32 	%r644, %r643, %r642, 28;
	shf.r.wrap.b32 	%r645, %r642, %r643, 28;
	mov.b64 	%rd2007, {%r645, %r644};
	shf.l.wrap.b32 	%r646, %r642, %r643, 30;
	shf.l.wrap.b32 	%r647, %r643, %r642, 30;
	mov.b64 	%rd2008, {%r647, %r646};
	xor.b64  	%rd2009, %rd2008, %rd2007;
	shf.l.wrap.b32 	%r648, %r642, %r643, 25;
	shf.l.wrap.b32 	%r649, %r643, %r642, 25;
	mov.b64 	%rd2010, {%r649, %r648};
	xor.b64  	%rd2011, %rd2009, %rd2010;
	xor.b64  	%rd2012, %rd1992, %rd1942;
	xor.b64  	%rd2013, %rd1992, %rd1967;
	and.b64  	%rd2014, %rd2013, %rd2012;
	xor.b64  	%rd2015, %rd2014, %rd1992;
	add.s64 	%rd2016, %rd2005, %rd2015;
	add.s64 	%rd2017, %rd2016, %rd2011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r650,%dummy}, %rd2006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r651}, %rd2006;
	}
	shf.r.wrap.b32 	%r652, %r651, %r650, 14;
	shf.r.wrap.b32 	%r653, %r650, %r651, 14;
	mov.b64 	%rd2018, {%r653, %r652};
	shf.r.wrap.b32 	%r654, %r651, %r650, 18;
	shf.r.wrap.b32 	%r655, %r650, %r651, 18;
	mov.b64 	%rd2019, {%r655, %r654};
	xor.b64  	%rd2020, %rd2019, %rd2018;
	shf.l.wrap.b32 	%r656, %r650, %r651, 23;
	shf.l.wrap.b32 	%r657, %r651, %r650, 23;
	mov.b64 	%rd2021, {%r657, %r656};
	xor.b64  	%rd2022, %rd2020, %rd2021;
	xor.b64  	%rd2023, %rd1981, %rd1956;
	and.b64  	%rd2024, %rd2006, %rd2023;
	xor.b64  	%rd2025, %rd2024, %rd1956;
	add.s64 	%rd2026, %rd1931, %rd21360;
	ld.const.u64 	%rd2027, [k_sha512+40];
	add.s64 	%rd2028, %rd2026, %rd2027;
	add.s64 	%rd2029, %rd2028, %rd2025;
	add.s64 	%rd2030, %rd2029, %rd2022;
	add.s64 	%rd2031, %rd2030, %rd1942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r658,%dummy}, %rd2017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r659}, %rd2017;
	}
	shf.r.wrap.b32 	%r660, %r659, %r658, 28;
	shf.r.wrap.b32 	%r661, %r658, %r659, 28;
	mov.b64 	%rd2032, {%r661, %r660};
	shf.l.wrap.b32 	%r662, %r658, %r659, 30;
	shf.l.wrap.b32 	%r663, %r659, %r658, 30;
	mov.b64 	%rd2033, {%r663, %r662};
	xor.b64  	%rd2034, %rd2033, %rd2032;
	shf.l.wrap.b32 	%r664, %r658, %r659, 25;
	shf.l.wrap.b32 	%r665, %r659, %r658, 25;
	mov.b64 	%rd2035, {%r665, %r664};
	xor.b64  	%rd2036, %rd2034, %rd2035;
	xor.b64  	%rd2037, %rd2017, %rd1967;
	xor.b64  	%rd2038, %rd2017, %rd1992;
	and.b64  	%rd2039, %rd2038, %rd2037;
	xor.b64  	%rd2040, %rd2039, %rd2017;
	add.s64 	%rd2041, %rd2030, %rd2040;
	add.s64 	%rd2042, %rd2041, %rd2036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r666,%dummy}, %rd2031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r667}, %rd2031;
	}
	shf.r.wrap.b32 	%r668, %r667, %r666, 14;
	shf.r.wrap.b32 	%r669, %r666, %r667, 14;
	mov.b64 	%rd2043, {%r669, %r668};
	shf.r.wrap.b32 	%r670, %r667, %r666, 18;
	shf.r.wrap.b32 	%r671, %r666, %r667, 18;
	mov.b64 	%rd2044, {%r671, %r670};
	xor.b64  	%rd2045, %rd2044, %rd2043;
	shf.l.wrap.b32 	%r672, %r666, %r667, 23;
	shf.l.wrap.b32 	%r673, %r667, %r666, 23;
	mov.b64 	%rd2046, {%r673, %r672};
	xor.b64  	%rd2047, %rd2045, %rd2046;
	xor.b64  	%rd2048, %rd2006, %rd1981;
	and.b64  	%rd2049, %rd2031, %rd2048;
	xor.b64  	%rd2050, %rd2049, %rd1981;
	add.s64 	%rd2051, %rd1956, %rd21361;
	ld.const.u64 	%rd2052, [k_sha512+48];
	add.s64 	%rd2053, %rd2051, %rd2052;
	add.s64 	%rd2054, %rd2053, %rd2050;
	add.s64 	%rd2055, %rd2054, %rd2047;
	add.s64 	%rd2056, %rd2055, %rd1967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r674,%dummy}, %rd2042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r675}, %rd2042;
	}
	shf.r.wrap.b32 	%r676, %r675, %r674, 28;
	shf.r.wrap.b32 	%r677, %r674, %r675, 28;
	mov.b64 	%rd2057, {%r677, %r676};
	shf.l.wrap.b32 	%r678, %r674, %r675, 30;
	shf.l.wrap.b32 	%r679, %r675, %r674, 30;
	mov.b64 	%rd2058, {%r679, %r678};
	xor.b64  	%rd2059, %rd2058, %rd2057;
	shf.l.wrap.b32 	%r680, %r674, %r675, 25;
	shf.l.wrap.b32 	%r681, %r675, %r674, 25;
	mov.b64 	%rd2060, {%r681, %r680};
	xor.b64  	%rd2061, %rd2059, %rd2060;
	xor.b64  	%rd2062, %rd2042, %rd1992;
	xor.b64  	%rd2063, %rd2042, %rd2017;
	and.b64  	%rd2064, %rd2063, %rd2062;
	xor.b64  	%rd2065, %rd2064, %rd2042;
	add.s64 	%rd2066, %rd2055, %rd2065;
	add.s64 	%rd2067, %rd2066, %rd2061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r682,%dummy}, %rd2056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r683}, %rd2056;
	}
	shf.r.wrap.b32 	%r684, %r683, %r682, 14;
	shf.r.wrap.b32 	%r685, %r682, %r683, 14;
	mov.b64 	%rd2068, {%r685, %r684};
	shf.r.wrap.b32 	%r686, %r683, %r682, 18;
	shf.r.wrap.b32 	%r687, %r682, %r683, 18;
	mov.b64 	%rd2069, {%r687, %r686};
	xor.b64  	%rd2070, %rd2069, %rd2068;
	shf.l.wrap.b32 	%r688, %r682, %r683, 23;
	shf.l.wrap.b32 	%r689, %r683, %r682, 23;
	mov.b64 	%rd2071, {%r689, %r688};
	xor.b64  	%rd2072, %rd2070, %rd2071;
	xor.b64  	%rd2073, %rd2031, %rd2006;
	and.b64  	%rd2074, %rd2056, %rd2073;
	xor.b64  	%rd2075, %rd2074, %rd2006;
	add.s64 	%rd2076, %rd1981, %rd21362;
	ld.const.u64 	%rd2077, [k_sha512+56];
	add.s64 	%rd2078, %rd2076, %rd2077;
	add.s64 	%rd2079, %rd2078, %rd2075;
	add.s64 	%rd2080, %rd2079, %rd2072;
	add.s64 	%rd2081, %rd2080, %rd1992;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r690,%dummy}, %rd2067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r691}, %rd2067;
	}
	shf.r.wrap.b32 	%r692, %r691, %r690, 28;
	shf.r.wrap.b32 	%r693, %r690, %r691, 28;
	mov.b64 	%rd2082, {%r693, %r692};
	shf.l.wrap.b32 	%r694, %r690, %r691, 30;
	shf.l.wrap.b32 	%r695, %r691, %r690, 30;
	mov.b64 	%rd2083, {%r695, %r694};
	xor.b64  	%rd2084, %rd2083, %rd2082;
	shf.l.wrap.b32 	%r696, %r690, %r691, 25;
	shf.l.wrap.b32 	%r697, %r691, %r690, 25;
	mov.b64 	%rd2085, {%r697, %r696};
	xor.b64  	%rd2086, %rd2084, %rd2085;
	xor.b64  	%rd2087, %rd2067, %rd2017;
	xor.b64  	%rd2088, %rd2067, %rd2042;
	and.b64  	%rd2089, %rd2088, %rd2087;
	xor.b64  	%rd2090, %rd2089, %rd2067;
	add.s64 	%rd2091, %rd2080, %rd2090;
	add.s64 	%rd2092, %rd2091, %rd2086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r698,%dummy}, %rd2081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r699}, %rd2081;
	}
	shf.r.wrap.b32 	%r700, %r699, %r698, 14;
	shf.r.wrap.b32 	%r701, %r698, %r699, 14;
	mov.b64 	%rd2093, {%r701, %r700};
	shf.r.wrap.b32 	%r702, %r699, %r698, 18;
	shf.r.wrap.b32 	%r703, %r698, %r699, 18;
	mov.b64 	%rd2094, {%r703, %r702};
	xor.b64  	%rd2095, %rd2094, %rd2093;
	shf.l.wrap.b32 	%r704, %r698, %r699, 23;
	shf.l.wrap.b32 	%r705, %r699, %r698, 23;
	mov.b64 	%rd2096, {%r705, %r704};
	xor.b64  	%rd2097, %rd2095, %rd2096;
	xor.b64  	%rd2098, %rd2056, %rd2031;
	and.b64  	%rd2099, %rd2081, %rd2098;
	xor.b64  	%rd2100, %rd2099, %rd2031;
	add.s64 	%rd2101, %rd2006, %rd21346;
	ld.const.u64 	%rd2102, [k_sha512+64];
	add.s64 	%rd2103, %rd2101, %rd2102;
	add.s64 	%rd2104, %rd2103, %rd2100;
	add.s64 	%rd2105, %rd2104, %rd2097;
	add.s64 	%rd2106, %rd2105, %rd2017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r706,%dummy}, %rd2092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r707}, %rd2092;
	}
	shf.r.wrap.b32 	%r708, %r707, %r706, 28;
	shf.r.wrap.b32 	%r709, %r706, %r707, 28;
	mov.b64 	%rd2107, {%r709, %r708};
	shf.l.wrap.b32 	%r710, %r706, %r707, 30;
	shf.l.wrap.b32 	%r711, %r707, %r706, 30;
	mov.b64 	%rd2108, {%r711, %r710};
	xor.b64  	%rd2109, %rd2108, %rd2107;
	shf.l.wrap.b32 	%r712, %r706, %r707, 25;
	shf.l.wrap.b32 	%r713, %r707, %r706, 25;
	mov.b64 	%rd2110, {%r713, %r712};
	xor.b64  	%rd2111, %rd2109, %rd2110;
	xor.b64  	%rd2112, %rd2092, %rd2042;
	xor.b64  	%rd2113, %rd2092, %rd2067;
	and.b64  	%rd2114, %rd2113, %rd2112;
	xor.b64  	%rd2115, %rd2114, %rd2092;
	add.s64 	%rd2116, %rd2105, %rd2115;
	add.s64 	%rd2117, %rd2116, %rd2111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r714,%dummy}, %rd2106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r715}, %rd2106;
	}
	shf.r.wrap.b32 	%r716, %r715, %r714, 14;
	shf.r.wrap.b32 	%r717, %r714, %r715, 14;
	mov.b64 	%rd2118, {%r717, %r716};
	shf.r.wrap.b32 	%r718, %r715, %r714, 18;
	shf.r.wrap.b32 	%r719, %r714, %r715, 18;
	mov.b64 	%rd2119, {%r719, %r718};
	xor.b64  	%rd2120, %rd2119, %rd2118;
	shf.l.wrap.b32 	%r720, %r714, %r715, 23;
	shf.l.wrap.b32 	%r721, %r715, %r714, 23;
	mov.b64 	%rd2121, {%r721, %r720};
	xor.b64  	%rd2122, %rd2120, %rd2121;
	xor.b64  	%rd2123, %rd2081, %rd2056;
	and.b64  	%rd2124, %rd2106, %rd2123;
	xor.b64  	%rd2125, %rd2124, %rd2056;
	add.s64 	%rd2126, %rd2031, %rd21345;
	ld.const.u64 	%rd2127, [k_sha512+72];
	add.s64 	%rd2128, %rd2126, %rd2127;
	add.s64 	%rd2129, %rd2128, %rd2125;
	add.s64 	%rd2130, %rd2129, %rd2122;
	add.s64 	%rd2131, %rd2130, %rd2042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r722,%dummy}, %rd2117;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r723}, %rd2117;
	}
	shf.r.wrap.b32 	%r724, %r723, %r722, 28;
	shf.r.wrap.b32 	%r725, %r722, %r723, 28;
	mov.b64 	%rd2132, {%r725, %r724};
	shf.l.wrap.b32 	%r726, %r722, %r723, 30;
	shf.l.wrap.b32 	%r727, %r723, %r722, 30;
	mov.b64 	%rd2133, {%r727, %r726};
	xor.b64  	%rd2134, %rd2133, %rd2132;
	shf.l.wrap.b32 	%r728, %r722, %r723, 25;
	shf.l.wrap.b32 	%r729, %r723, %r722, 25;
	mov.b64 	%rd2135, {%r729, %r728};
	xor.b64  	%rd2136, %rd2134, %rd2135;
	xor.b64  	%rd2137, %rd2117, %rd2067;
	xor.b64  	%rd2138, %rd2117, %rd2092;
	and.b64  	%rd2139, %rd2138, %rd2137;
	xor.b64  	%rd2140, %rd2139, %rd2117;
	add.s64 	%rd2141, %rd2130, %rd2140;
	add.s64 	%rd2142, %rd2141, %rd2136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r730,%dummy}, %rd2131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r731}, %rd2131;
	}
	shf.r.wrap.b32 	%r732, %r731, %r730, 14;
	shf.r.wrap.b32 	%r733, %r730, %r731, 14;
	mov.b64 	%rd2143, {%r733, %r732};
	shf.r.wrap.b32 	%r734, %r731, %r730, 18;
	shf.r.wrap.b32 	%r735, %r730, %r731, 18;
	mov.b64 	%rd2144, {%r735, %r734};
	xor.b64  	%rd2145, %rd2144, %rd2143;
	shf.l.wrap.b32 	%r736, %r730, %r731, 23;
	shf.l.wrap.b32 	%r737, %r731, %r730, 23;
	mov.b64 	%rd2146, {%r737, %r736};
	xor.b64  	%rd2147, %rd2145, %rd2146;
	xor.b64  	%rd2148, %rd2106, %rd2081;
	and.b64  	%rd2149, %rd2131, %rd2148;
	xor.b64  	%rd2150, %rd2149, %rd2081;
	add.s64 	%rd2151, %rd2056, %rd21344;
	ld.const.u64 	%rd2152, [k_sha512+80];
	add.s64 	%rd2153, %rd2151, %rd2152;
	add.s64 	%rd2154, %rd2153, %rd2150;
	add.s64 	%rd2155, %rd2154, %rd2147;
	add.s64 	%rd2156, %rd2155, %rd2067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r738,%dummy}, %rd2142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r739}, %rd2142;
	}
	shf.r.wrap.b32 	%r740, %r739, %r738, 28;
	shf.r.wrap.b32 	%r741, %r738, %r739, 28;
	mov.b64 	%rd2157, {%r741, %r740};
	shf.l.wrap.b32 	%r742, %r738, %r739, 30;
	shf.l.wrap.b32 	%r743, %r739, %r738, 30;
	mov.b64 	%rd2158, {%r743, %r742};
	xor.b64  	%rd2159, %rd2158, %rd2157;
	shf.l.wrap.b32 	%r744, %r738, %r739, 25;
	shf.l.wrap.b32 	%r745, %r739, %r738, 25;
	mov.b64 	%rd2160, {%r745, %r744};
	xor.b64  	%rd2161, %rd2159, %rd2160;
	xor.b64  	%rd2162, %rd2142, %rd2092;
	xor.b64  	%rd2163, %rd2142, %rd2117;
	and.b64  	%rd2164, %rd2163, %rd2162;
	xor.b64  	%rd2165, %rd2164, %rd2142;
	add.s64 	%rd2166, %rd2155, %rd2165;
	add.s64 	%rd2167, %rd2166, %rd2161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r746,%dummy}, %rd2156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r747}, %rd2156;
	}
	shf.r.wrap.b32 	%r748, %r747, %r746, 14;
	shf.r.wrap.b32 	%r749, %r746, %r747, 14;
	mov.b64 	%rd2168, {%r749, %r748};
	shf.r.wrap.b32 	%r750, %r747, %r746, 18;
	shf.r.wrap.b32 	%r751, %r746, %r747, 18;
	mov.b64 	%rd2169, {%r751, %r750};
	xor.b64  	%rd2170, %rd2169, %rd2168;
	shf.l.wrap.b32 	%r752, %r746, %r747, 23;
	shf.l.wrap.b32 	%r753, %r747, %r746, 23;
	mov.b64 	%rd2171, {%r753, %r752};
	xor.b64  	%rd2172, %rd2170, %rd2171;
	xor.b64  	%rd2173, %rd2131, %rd2106;
	and.b64  	%rd2174, %rd2156, %rd2173;
	xor.b64  	%rd2175, %rd2174, %rd2106;
	add.s64 	%rd2176, %rd2081, %rd21343;
	ld.const.u64 	%rd2177, [k_sha512+88];
	add.s64 	%rd2178, %rd2176, %rd2177;
	add.s64 	%rd2179, %rd2178, %rd2175;
	add.s64 	%rd2180, %rd2179, %rd2172;
	add.s64 	%rd2181, %rd2180, %rd2092;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r754,%dummy}, %rd2167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r755}, %rd2167;
	}
	shf.r.wrap.b32 	%r756, %r755, %r754, 28;
	shf.r.wrap.b32 	%r757, %r754, %r755, 28;
	mov.b64 	%rd2182, {%r757, %r756};
	shf.l.wrap.b32 	%r758, %r754, %r755, 30;
	shf.l.wrap.b32 	%r759, %r755, %r754, 30;
	mov.b64 	%rd2183, {%r759, %r758};
	xor.b64  	%rd2184, %rd2183, %rd2182;
	shf.l.wrap.b32 	%r760, %r754, %r755, 25;
	shf.l.wrap.b32 	%r761, %r755, %r754, 25;
	mov.b64 	%rd2185, {%r761, %r760};
	xor.b64  	%rd2186, %rd2184, %rd2185;
	xor.b64  	%rd2187, %rd2167, %rd2117;
	xor.b64  	%rd2188, %rd2167, %rd2142;
	and.b64  	%rd2189, %rd2188, %rd2187;
	xor.b64  	%rd2190, %rd2189, %rd2167;
	add.s64 	%rd2191, %rd2180, %rd2190;
	add.s64 	%rd2192, %rd2191, %rd2186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r762,%dummy}, %rd2181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r763}, %rd2181;
	}
	shf.r.wrap.b32 	%r764, %r763, %r762, 14;
	shf.r.wrap.b32 	%r765, %r762, %r763, 14;
	mov.b64 	%rd2193, {%r765, %r764};
	shf.r.wrap.b32 	%r766, %r763, %r762, 18;
	shf.r.wrap.b32 	%r767, %r762, %r763, 18;
	mov.b64 	%rd2194, {%r767, %r766};
	xor.b64  	%rd2195, %rd2194, %rd2193;
	shf.l.wrap.b32 	%r768, %r762, %r763, 23;
	shf.l.wrap.b32 	%r769, %r763, %r762, 23;
	mov.b64 	%rd2196, {%r769, %r768};
	xor.b64  	%rd2197, %rd2195, %rd2196;
	xor.b64  	%rd2198, %rd2156, %rd2131;
	and.b64  	%rd2199, %rd2181, %rd2198;
	xor.b64  	%rd2200, %rd2199, %rd2131;
	add.s64 	%rd2201, %rd2106, %rd21342;
	ld.const.u64 	%rd2202, [k_sha512+96];
	add.s64 	%rd2203, %rd2201, %rd2202;
	add.s64 	%rd2204, %rd2203, %rd2200;
	add.s64 	%rd2205, %rd2204, %rd2197;
	add.s64 	%rd21354, %rd2205, %rd2117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r770,%dummy}, %rd2192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r771}, %rd2192;
	}
	shf.r.wrap.b32 	%r772, %r771, %r770, 28;
	shf.r.wrap.b32 	%r773, %r770, %r771, 28;
	mov.b64 	%rd2206, {%r773, %r772};
	shf.l.wrap.b32 	%r774, %r770, %r771, 30;
	shf.l.wrap.b32 	%r775, %r771, %r770, 30;
	mov.b64 	%rd2207, {%r775, %r774};
	xor.b64  	%rd2208, %rd2207, %rd2206;
	shf.l.wrap.b32 	%r776, %r770, %r771, 25;
	shf.l.wrap.b32 	%r777, %r771, %r770, 25;
	mov.b64 	%rd2209, {%r777, %r776};
	xor.b64  	%rd2210, %rd2208, %rd2209;
	xor.b64  	%rd2211, %rd2192, %rd2142;
	xor.b64  	%rd2212, %rd2192, %rd2167;
	and.b64  	%rd2213, %rd2212, %rd2211;
	xor.b64  	%rd2214, %rd2213, %rd2192;
	add.s64 	%rd2215, %rd2205, %rd2214;
	add.s64 	%rd21350, %rd2215, %rd2210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r778,%dummy}, %rd21354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r779}, %rd21354;
	}
	shf.r.wrap.b32 	%r780, %r779, %r778, 14;
	shf.r.wrap.b32 	%r781, %r778, %r779, 14;
	mov.b64 	%rd2216, {%r781, %r780};
	shf.r.wrap.b32 	%r782, %r779, %r778, 18;
	shf.r.wrap.b32 	%r783, %r778, %r779, 18;
	mov.b64 	%rd2217, {%r783, %r782};
	xor.b64  	%rd2218, %rd2217, %rd2216;
	shf.l.wrap.b32 	%r784, %r778, %r779, 23;
	shf.l.wrap.b32 	%r785, %r779, %r778, 23;
	mov.b64 	%rd2219, {%r785, %r784};
	xor.b64  	%rd2220, %rd2218, %rd2219;
	xor.b64  	%rd2221, %rd2181, %rd2156;
	and.b64  	%rd2222, %rd21354, %rd2221;
	xor.b64  	%rd2223, %rd2222, %rd2156;
	add.s64 	%rd2224, %rd2131, %rd21341;
	ld.const.u64 	%rd2225, [k_sha512+104];
	add.s64 	%rd2226, %rd2224, %rd2225;
	add.s64 	%rd2227, %rd2226, %rd2223;
	add.s64 	%rd2228, %rd2227, %rd2220;
	add.s64 	%rd21353, %rd2228, %rd2142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r786,%dummy}, %rd21350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r787}, %rd21350;
	}
	shf.r.wrap.b32 	%r788, %r787, %r786, 28;
	shf.r.wrap.b32 	%r789, %r786, %r787, 28;
	mov.b64 	%rd2229, {%r789, %r788};
	shf.l.wrap.b32 	%r790, %r786, %r787, 30;
	shf.l.wrap.b32 	%r791, %r787, %r786, 30;
	mov.b64 	%rd2230, {%r791, %r790};
	xor.b64  	%rd2231, %rd2230, %rd2229;
	shf.l.wrap.b32 	%r792, %r786, %r787, 25;
	shf.l.wrap.b32 	%r793, %r787, %r786, 25;
	mov.b64 	%rd2232, {%r793, %r792};
	xor.b64  	%rd2233, %rd2231, %rd2232;
	xor.b64  	%rd2234, %rd21350, %rd2167;
	xor.b64  	%rd2235, %rd21350, %rd2192;
	and.b64  	%rd2236, %rd2235, %rd2234;
	xor.b64  	%rd2237, %rd2236, %rd21350;
	add.s64 	%rd2238, %rd2228, %rd2237;
	add.s64 	%rd21349, %rd2238, %rd2233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r794,%dummy}, %rd21353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r795}, %rd21353;
	}
	shf.r.wrap.b32 	%r796, %r795, %r794, 14;
	shf.r.wrap.b32 	%r797, %r794, %r795, 14;
	mov.b64 	%rd2239, {%r797, %r796};
	shf.r.wrap.b32 	%r798, %r795, %r794, 18;
	shf.r.wrap.b32 	%r799, %r794, %r795, 18;
	mov.b64 	%rd2240, {%r799, %r798};
	xor.b64  	%rd2241, %rd2240, %rd2239;
	shf.l.wrap.b32 	%r800, %r794, %r795, 23;
	shf.l.wrap.b32 	%r801, %r795, %r794, 23;
	mov.b64 	%rd2242, {%r801, %r800};
	xor.b64  	%rd2243, %rd2241, %rd2242;
	xor.b64  	%rd2244, %rd21354, %rd2181;
	and.b64  	%rd2245, %rd21353, %rd2244;
	xor.b64  	%rd2246, %rd2245, %rd2181;
	add.s64 	%rd2247, %rd2156, %rd21340;
	ld.const.u64 	%rd2248, [k_sha512+112];
	add.s64 	%rd2249, %rd2247, %rd2248;
	add.s64 	%rd2250, %rd2249, %rd2246;
	add.s64 	%rd2251, %rd2250, %rd2243;
	add.s64 	%rd21352, %rd2251, %rd2167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r802,%dummy}, %rd21349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r803}, %rd21349;
	}
	shf.r.wrap.b32 	%r804, %r803, %r802, 28;
	shf.r.wrap.b32 	%r805, %r802, %r803, 28;
	mov.b64 	%rd2252, {%r805, %r804};
	shf.l.wrap.b32 	%r806, %r802, %r803, 30;
	shf.l.wrap.b32 	%r807, %r803, %r802, 30;
	mov.b64 	%rd2253, {%r807, %r806};
	xor.b64  	%rd2254, %rd2253, %rd2252;
	shf.l.wrap.b32 	%r808, %r802, %r803, 25;
	shf.l.wrap.b32 	%r809, %r803, %r802, 25;
	mov.b64 	%rd2255, {%r809, %r808};
	xor.b64  	%rd2256, %rd2254, %rd2255;
	xor.b64  	%rd2257, %rd21349, %rd2192;
	xor.b64  	%rd2258, %rd21349, %rd21350;
	and.b64  	%rd2259, %rd2258, %rd2257;
	xor.b64  	%rd2260, %rd2259, %rd21349;
	add.s64 	%rd2261, %rd2251, %rd2260;
	add.s64 	%rd21348, %rd2261, %rd2256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r810,%dummy}, %rd21352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r811}, %rd21352;
	}
	shf.r.wrap.b32 	%r812, %r811, %r810, 14;
	shf.r.wrap.b32 	%r813, %r810, %r811, 14;
	mov.b64 	%rd2262, {%r813, %r812};
	shf.r.wrap.b32 	%r814, %r811, %r810, 18;
	shf.r.wrap.b32 	%r815, %r810, %r811, 18;
	mov.b64 	%rd2263, {%r815, %r814};
	xor.b64  	%rd2264, %rd2263, %rd2262;
	shf.l.wrap.b32 	%r816, %r810, %r811, 23;
	shf.l.wrap.b32 	%r817, %r811, %r810, 23;
	mov.b64 	%rd2265, {%r817, %r816};
	xor.b64  	%rd2266, %rd2264, %rd2265;
	xor.b64  	%rd2267, %rd21353, %rd21354;
	and.b64  	%rd2268, %rd21352, %rd2267;
	xor.b64  	%rd2269, %rd2268, %rd21354;
	add.s64 	%rd2270, %rd2181, %rd21339;
	ld.const.u64 	%rd2271, [k_sha512+120];
	add.s64 	%rd2272, %rd2270, %rd2271;
	add.s64 	%rd2273, %rd2272, %rd2269;
	add.s64 	%rd2274, %rd2273, %rd2266;
	add.s64 	%rd21351, %rd2274, %rd2192;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r818,%dummy}, %rd21348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r819}, %rd21348;
	}
	shf.r.wrap.b32 	%r820, %r819, %r818, 28;
	shf.r.wrap.b32 	%r821, %r818, %r819, 28;
	mov.b64 	%rd2275, {%r821, %r820};
	shf.l.wrap.b32 	%r822, %r818, %r819, 30;
	shf.l.wrap.b32 	%r823, %r819, %r818, 30;
	mov.b64 	%rd2276, {%r823, %r822};
	xor.b64  	%rd2277, %rd2276, %rd2275;
	shf.l.wrap.b32 	%r824, %r818, %r819, 25;
	shf.l.wrap.b32 	%r825, %r819, %r818, 25;
	mov.b64 	%rd2278, {%r825, %r824};
	xor.b64  	%rd2279, %rd2277, %rd2278;
	xor.b64  	%rd2280, %rd21348, %rd21350;
	xor.b64  	%rd2281, %rd21348, %rd21349;
	and.b64  	%rd2282, %rd2281, %rd2280;
	xor.b64  	%rd2283, %rd2282, %rd21348;
	add.s64 	%rd2284, %rd2274, %rd2283;
	add.s64 	%rd21347, %rd2284, %rd2279;
	mov.u32 	%r14296, 16;

BB1_5:
	shr.u64 	%rd2285, %rd21340, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r826,%dummy}, %rd21340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r827}, %rd21340;
	}
	shf.r.wrap.b32 	%r828, %r827, %r826, 19;
	shf.r.wrap.b32 	%r829, %r826, %r827, 19;
	mov.b64 	%rd2286, {%r829, %r828};
	xor.b64  	%rd2287, %rd2286, %rd2285;
	shf.l.wrap.b32 	%r830, %r826, %r827, 3;
	shf.l.wrap.b32 	%r831, %r827, %r826, 3;
	mov.b64 	%rd2288, {%r831, %r830};
	xor.b64  	%rd2289, %rd2287, %rd2288;
	shr.u64 	%rd2290, %rd21356, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r832,%dummy}, %rd21356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r833}, %rd21356;
	}
	shf.r.wrap.b32 	%r834, %r833, %r832, 1;
	shf.r.wrap.b32 	%r835, %r832, %r833, 1;
	mov.b64 	%rd2291, {%r835, %r834};
	xor.b64  	%rd2292, %rd2291, %rd2290;
	shf.r.wrap.b32 	%r836, %r833, %r832, 8;
	shf.r.wrap.b32 	%r837, %r832, %r833, 8;
	mov.b64 	%rd2293, {%r837, %r836};
	xor.b64  	%rd2294, %rd2292, %rd2293;
	add.s64 	%rd2295, %rd21345, %rd21355;
	add.s64 	%rd2296, %rd2295, %rd2289;
	add.s64 	%rd21355, %rd2296, %rd2294;
	shr.u64 	%rd2297, %rd21339, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r838,%dummy}, %rd21339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r839}, %rd21339;
	}
	shf.r.wrap.b32 	%r840, %r839, %r838, 19;
	shf.r.wrap.b32 	%r841, %r838, %r839, 19;
	mov.b64 	%rd2298, {%r841, %r840};
	xor.b64  	%rd2299, %rd2298, %rd2297;
	shf.l.wrap.b32 	%r842, %r838, %r839, 3;
	shf.l.wrap.b32 	%r843, %r839, %r838, 3;
	mov.b64 	%rd2300, {%r843, %r842};
	xor.b64  	%rd2301, %rd2299, %rd2300;
	shr.u64 	%rd2302, %rd21357, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r844,%dummy}, %rd21357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r845}, %rd21357;
	}
	shf.r.wrap.b32 	%r846, %r845, %r844, 1;
	shf.r.wrap.b32 	%r847, %r844, %r845, 1;
	mov.b64 	%rd2303, {%r847, %r846};
	xor.b64  	%rd2304, %rd2303, %rd2302;
	shf.r.wrap.b32 	%r848, %r845, %r844, 8;
	shf.r.wrap.b32 	%r849, %r844, %r845, 8;
	mov.b64 	%rd2305, {%r849, %r848};
	xor.b64  	%rd2306, %rd2304, %rd2305;
	add.s64 	%rd2307, %rd21344, %rd21356;
	add.s64 	%rd2308, %rd2307, %rd2301;
	add.s64 	%rd21356, %rd2308, %rd2306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r850,%dummy}, %rd21355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r851}, %rd21355;
	}
	shf.r.wrap.b32 	%r852, %r851, %r850, 19;
	shf.r.wrap.b32 	%r853, %r850, %r851, 19;
	mov.b64 	%rd2309, {%r853, %r852};
	shf.l.wrap.b32 	%r854, %r850, %r851, 3;
	shf.l.wrap.b32 	%r855, %r851, %r850, 3;
	mov.b64 	%rd2310, {%r855, %r854};
	shr.u64 	%rd2311, %rd21355, 6;
	xor.b64  	%rd2312, %rd2309, %rd2311;
	xor.b64  	%rd2313, %rd2312, %rd2310;
	shr.u64 	%rd2314, %rd21358, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r856,%dummy}, %rd21358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r857}, %rd21358;
	}
	shf.r.wrap.b32 	%r858, %r857, %r856, 1;
	shf.r.wrap.b32 	%r859, %r856, %r857, 1;
	mov.b64 	%rd2315, {%r859, %r858};
	xor.b64  	%rd2316, %rd2315, %rd2314;
	shf.r.wrap.b32 	%r860, %r857, %r856, 8;
	shf.r.wrap.b32 	%r861, %r856, %r857, 8;
	mov.b64 	%rd2317, {%r861, %r860};
	xor.b64  	%rd2318, %rd2316, %rd2317;
	add.s64 	%rd2319, %rd21343, %rd21357;
	add.s64 	%rd2320, %rd2319, %rd2313;
	add.s64 	%rd21357, %rd2320, %rd2318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r862,%dummy}, %rd21356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r863}, %rd21356;
	}
	shf.r.wrap.b32 	%r864, %r863, %r862, 19;
	shf.r.wrap.b32 	%r865, %r862, %r863, 19;
	mov.b64 	%rd2321, {%r865, %r864};
	shf.l.wrap.b32 	%r866, %r862, %r863, 3;
	shf.l.wrap.b32 	%r867, %r863, %r862, 3;
	mov.b64 	%rd2322, {%r867, %r866};
	shr.u64 	%rd2323, %rd21356, 6;
	xor.b64  	%rd2324, %rd2321, %rd2323;
	xor.b64  	%rd2325, %rd2324, %rd2322;
	shr.u64 	%rd2326, %rd21359, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r868,%dummy}, %rd21359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r869}, %rd21359;
	}
	shf.r.wrap.b32 	%r870, %r869, %r868, 1;
	shf.r.wrap.b32 	%r871, %r868, %r869, 1;
	mov.b64 	%rd2327, {%r871, %r870};
	xor.b64  	%rd2328, %rd2327, %rd2326;
	shf.r.wrap.b32 	%r872, %r869, %r868, 8;
	shf.r.wrap.b32 	%r873, %r868, %r869, 8;
	mov.b64 	%rd2329, {%r873, %r872};
	xor.b64  	%rd2330, %rd2328, %rd2329;
	add.s64 	%rd2331, %rd21342, %rd21358;
	add.s64 	%rd2332, %rd2331, %rd2325;
	add.s64 	%rd21358, %rd2332, %rd2330;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r874,%dummy}, %rd21357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r875}, %rd21357;
	}
	shf.r.wrap.b32 	%r876, %r875, %r874, 19;
	shf.r.wrap.b32 	%r877, %r874, %r875, 19;
	mov.b64 	%rd2333, {%r877, %r876};
	shf.l.wrap.b32 	%r878, %r874, %r875, 3;
	shf.l.wrap.b32 	%r879, %r875, %r874, 3;
	mov.b64 	%rd2334, {%r879, %r878};
	shr.u64 	%rd2335, %rd21357, 6;
	xor.b64  	%rd2336, %rd2333, %rd2335;
	xor.b64  	%rd2337, %rd2336, %rd2334;
	shr.u64 	%rd2338, %rd21360, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r880,%dummy}, %rd21360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r881}, %rd21360;
	}
	shf.r.wrap.b32 	%r882, %r881, %r880, 1;
	shf.r.wrap.b32 	%r883, %r880, %r881, 1;
	mov.b64 	%rd2339, {%r883, %r882};
	xor.b64  	%rd2340, %rd2339, %rd2338;
	shf.r.wrap.b32 	%r884, %r881, %r880, 8;
	shf.r.wrap.b32 	%r885, %r880, %r881, 8;
	mov.b64 	%rd2341, {%r885, %r884};
	xor.b64  	%rd2342, %rd2340, %rd2341;
	add.s64 	%rd2343, %rd21341, %rd21359;
	add.s64 	%rd2344, %rd2343, %rd2337;
	add.s64 	%rd21359, %rd2344, %rd2342;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r886,%dummy}, %rd21358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r887}, %rd21358;
	}
	shf.r.wrap.b32 	%r888, %r887, %r886, 19;
	shf.r.wrap.b32 	%r889, %r886, %r887, 19;
	mov.b64 	%rd2345, {%r889, %r888};
	shf.l.wrap.b32 	%r890, %r886, %r887, 3;
	shf.l.wrap.b32 	%r891, %r887, %r886, 3;
	mov.b64 	%rd2346, {%r891, %r890};
	shr.u64 	%rd2347, %rd21358, 6;
	xor.b64  	%rd2348, %rd2345, %rd2347;
	xor.b64  	%rd2349, %rd2348, %rd2346;
	shr.u64 	%rd2350, %rd21361, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r892,%dummy}, %rd21361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r893}, %rd21361;
	}
	shf.r.wrap.b32 	%r894, %r893, %r892, 1;
	shf.r.wrap.b32 	%r895, %r892, %r893, 1;
	mov.b64 	%rd2351, {%r895, %r894};
	xor.b64  	%rd2352, %rd2351, %rd2350;
	shf.r.wrap.b32 	%r896, %r893, %r892, 8;
	shf.r.wrap.b32 	%r897, %r892, %r893, 8;
	mov.b64 	%rd2353, {%r897, %r896};
	xor.b64  	%rd2354, %rd2352, %rd2353;
	add.s64 	%rd2355, %rd21340, %rd21360;
	add.s64 	%rd2356, %rd2355, %rd2349;
	add.s64 	%rd21360, %rd2356, %rd2354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r898,%dummy}, %rd21359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r899}, %rd21359;
	}
	shf.r.wrap.b32 	%r900, %r899, %r898, 19;
	shf.r.wrap.b32 	%r901, %r898, %r899, 19;
	mov.b64 	%rd2357, {%r901, %r900};
	shf.l.wrap.b32 	%r902, %r898, %r899, 3;
	shf.l.wrap.b32 	%r903, %r899, %r898, 3;
	mov.b64 	%rd2358, {%r903, %r902};
	shr.u64 	%rd2359, %rd21359, 6;
	xor.b64  	%rd2360, %rd2357, %rd2359;
	xor.b64  	%rd2361, %rd2360, %rd2358;
	shr.u64 	%rd2362, %rd21362, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r904,%dummy}, %rd21362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r905}, %rd21362;
	}
	shf.r.wrap.b32 	%r906, %r905, %r904, 1;
	shf.r.wrap.b32 	%r907, %r904, %r905, 1;
	mov.b64 	%rd2363, {%r907, %r906};
	xor.b64  	%rd2364, %rd2363, %rd2362;
	shf.r.wrap.b32 	%r908, %r905, %r904, 8;
	shf.r.wrap.b32 	%r909, %r904, %r905, 8;
	mov.b64 	%rd2365, {%r909, %r908};
	xor.b64  	%rd2366, %rd2364, %rd2365;
	add.s64 	%rd2367, %rd21339, %rd21361;
	add.s64 	%rd2368, %rd2367, %rd2361;
	add.s64 	%rd21361, %rd2368, %rd2366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r910,%dummy}, %rd21360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r911}, %rd21360;
	}
	shf.r.wrap.b32 	%r912, %r911, %r910, 19;
	shf.r.wrap.b32 	%r913, %r910, %r911, 19;
	mov.b64 	%rd2369, {%r913, %r912};
	shf.l.wrap.b32 	%r914, %r910, %r911, 3;
	shf.l.wrap.b32 	%r915, %r911, %r910, 3;
	mov.b64 	%rd2370, {%r915, %r914};
	shr.u64 	%rd2371, %rd21360, 6;
	xor.b64  	%rd2372, %rd2369, %rd2371;
	xor.b64  	%rd2373, %rd2372, %rd2370;
	shr.u64 	%rd2374, %rd21346, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r916,%dummy}, %rd21346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r917}, %rd21346;
	}
	shf.r.wrap.b32 	%r918, %r917, %r916, 1;
	shf.r.wrap.b32 	%r919, %r916, %r917, 1;
	mov.b64 	%rd2375, {%r919, %r918};
	xor.b64  	%rd2376, %rd2375, %rd2374;
	shf.r.wrap.b32 	%r920, %r917, %r916, 8;
	shf.r.wrap.b32 	%r921, %r916, %r917, 8;
	mov.b64 	%rd2377, {%r921, %r920};
	xor.b64  	%rd2378, %rd2376, %rd2377;
	add.s64 	%rd2379, %rd21355, %rd21362;
	add.s64 	%rd2380, %rd2379, %rd2373;
	add.s64 	%rd21362, %rd2380, %rd2378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r922,%dummy}, %rd21361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r923}, %rd21361;
	}
	shf.r.wrap.b32 	%r924, %r923, %r922, 19;
	shf.r.wrap.b32 	%r925, %r922, %r923, 19;
	mov.b64 	%rd2381, {%r925, %r924};
	shf.l.wrap.b32 	%r926, %r922, %r923, 3;
	shf.l.wrap.b32 	%r927, %r923, %r922, 3;
	mov.b64 	%rd2382, {%r927, %r926};
	shr.u64 	%rd2383, %rd21361, 6;
	xor.b64  	%rd2384, %rd2381, %rd2383;
	xor.b64  	%rd2385, %rd2384, %rd2382;
	shr.u64 	%rd2386, %rd21345, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r928,%dummy}, %rd21345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r929}, %rd21345;
	}
	shf.r.wrap.b32 	%r930, %r929, %r928, 1;
	shf.r.wrap.b32 	%r931, %r928, %r929, 1;
	mov.b64 	%rd2387, {%r931, %r930};
	xor.b64  	%rd2388, %rd2387, %rd2386;
	shf.r.wrap.b32 	%r932, %r929, %r928, 8;
	shf.r.wrap.b32 	%r933, %r928, %r929, 8;
	mov.b64 	%rd2389, {%r933, %r932};
	xor.b64  	%rd2390, %rd2388, %rd2389;
	add.s64 	%rd2391, %rd21356, %rd21346;
	add.s64 	%rd2392, %rd2391, %rd2385;
	add.s64 	%rd21346, %rd2392, %rd2390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r934,%dummy}, %rd21362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r935}, %rd21362;
	}
	shf.r.wrap.b32 	%r936, %r935, %r934, 19;
	shf.r.wrap.b32 	%r937, %r934, %r935, 19;
	mov.b64 	%rd2393, {%r937, %r936};
	shf.l.wrap.b32 	%r938, %r934, %r935, 3;
	shf.l.wrap.b32 	%r939, %r935, %r934, 3;
	mov.b64 	%rd2394, {%r939, %r938};
	shr.u64 	%rd2395, %rd21362, 6;
	xor.b64  	%rd2396, %rd2393, %rd2395;
	xor.b64  	%rd2397, %rd2396, %rd2394;
	shr.u64 	%rd2398, %rd21344, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r940,%dummy}, %rd21344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r941}, %rd21344;
	}
	shf.r.wrap.b32 	%r942, %r941, %r940, 1;
	shf.r.wrap.b32 	%r943, %r940, %r941, 1;
	mov.b64 	%rd2399, {%r943, %r942};
	xor.b64  	%rd2400, %rd2399, %rd2398;
	shf.r.wrap.b32 	%r944, %r941, %r940, 8;
	shf.r.wrap.b32 	%r945, %r940, %r941, 8;
	mov.b64 	%rd2401, {%r945, %r944};
	xor.b64  	%rd2402, %rd2400, %rd2401;
	add.s64 	%rd2403, %rd21357, %rd21345;
	add.s64 	%rd2404, %rd2403, %rd2397;
	add.s64 	%rd21345, %rd2404, %rd2402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r946,%dummy}, %rd21346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r947}, %rd21346;
	}
	shf.r.wrap.b32 	%r948, %r947, %r946, 19;
	shf.r.wrap.b32 	%r949, %r946, %r947, 19;
	mov.b64 	%rd2405, {%r949, %r948};
	shf.l.wrap.b32 	%r950, %r946, %r947, 3;
	shf.l.wrap.b32 	%r951, %r947, %r946, 3;
	mov.b64 	%rd2406, {%r951, %r950};
	shr.u64 	%rd2407, %rd21346, 6;
	xor.b64  	%rd2408, %rd2405, %rd2407;
	xor.b64  	%rd2409, %rd2408, %rd2406;
	shr.u64 	%rd2410, %rd21343, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r952,%dummy}, %rd21343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r953}, %rd21343;
	}
	shf.r.wrap.b32 	%r954, %r953, %r952, 1;
	shf.r.wrap.b32 	%r955, %r952, %r953, 1;
	mov.b64 	%rd2411, {%r955, %r954};
	xor.b64  	%rd2412, %rd2411, %rd2410;
	shf.r.wrap.b32 	%r956, %r953, %r952, 8;
	shf.r.wrap.b32 	%r957, %r952, %r953, 8;
	mov.b64 	%rd2413, {%r957, %r956};
	xor.b64  	%rd2414, %rd2412, %rd2413;
	add.s64 	%rd2415, %rd21358, %rd21344;
	add.s64 	%rd2416, %rd2415, %rd2409;
	add.s64 	%rd21344, %rd2416, %rd2414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r958,%dummy}, %rd21345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r959}, %rd21345;
	}
	shf.r.wrap.b32 	%r960, %r959, %r958, 19;
	shf.r.wrap.b32 	%r961, %r958, %r959, 19;
	mov.b64 	%rd2417, {%r961, %r960};
	shf.l.wrap.b32 	%r962, %r958, %r959, 3;
	shf.l.wrap.b32 	%r963, %r959, %r958, 3;
	mov.b64 	%rd2418, {%r963, %r962};
	shr.u64 	%rd2419, %rd21345, 6;
	xor.b64  	%rd2420, %rd2417, %rd2419;
	xor.b64  	%rd2421, %rd2420, %rd2418;
	shr.u64 	%rd2422, %rd21342, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r964,%dummy}, %rd21342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r965}, %rd21342;
	}
	shf.r.wrap.b32 	%r966, %r965, %r964, 1;
	shf.r.wrap.b32 	%r967, %r964, %r965, 1;
	mov.b64 	%rd2423, {%r967, %r966};
	xor.b64  	%rd2424, %rd2423, %rd2422;
	shf.r.wrap.b32 	%r968, %r965, %r964, 8;
	shf.r.wrap.b32 	%r969, %r964, %r965, 8;
	mov.b64 	%rd2425, {%r969, %r968};
	xor.b64  	%rd2426, %rd2424, %rd2425;
	add.s64 	%rd2427, %rd21359, %rd21343;
	add.s64 	%rd2428, %rd2427, %rd2421;
	add.s64 	%rd21343, %rd2428, %rd2426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r970,%dummy}, %rd21344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r971}, %rd21344;
	}
	shf.r.wrap.b32 	%r972, %r971, %r970, 19;
	shf.r.wrap.b32 	%r973, %r970, %r971, 19;
	mov.b64 	%rd2429, {%r973, %r972};
	shf.l.wrap.b32 	%r974, %r970, %r971, 3;
	shf.l.wrap.b32 	%r975, %r971, %r970, 3;
	mov.b64 	%rd2430, {%r975, %r974};
	shr.u64 	%rd2431, %rd21344, 6;
	xor.b64  	%rd2432, %rd2429, %rd2431;
	xor.b64  	%rd2433, %rd2432, %rd2430;
	shr.u64 	%rd2434, %rd21341, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r976,%dummy}, %rd21341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r977}, %rd21341;
	}
	shf.r.wrap.b32 	%r978, %r977, %r976, 1;
	shf.r.wrap.b32 	%r979, %r976, %r977, 1;
	mov.b64 	%rd2435, {%r979, %r978};
	xor.b64  	%rd2436, %rd2435, %rd2434;
	shf.r.wrap.b32 	%r980, %r977, %r976, 8;
	shf.r.wrap.b32 	%r981, %r976, %r977, 8;
	mov.b64 	%rd2437, {%r981, %r980};
	xor.b64  	%rd2438, %rd2436, %rd2437;
	add.s64 	%rd2439, %rd21360, %rd21342;
	add.s64 	%rd2440, %rd2439, %rd2433;
	add.s64 	%rd21342, %rd2440, %rd2438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r982,%dummy}, %rd21343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r983}, %rd21343;
	}
	shf.r.wrap.b32 	%r984, %r983, %r982, 19;
	shf.r.wrap.b32 	%r985, %r982, %r983, 19;
	mov.b64 	%rd2441, {%r985, %r984};
	shf.l.wrap.b32 	%r986, %r982, %r983, 3;
	shf.l.wrap.b32 	%r987, %r983, %r982, 3;
	mov.b64 	%rd2442, {%r987, %r986};
	shr.u64 	%rd2443, %rd21343, 6;
	xor.b64  	%rd2444, %rd2441, %rd2443;
	xor.b64  	%rd2445, %rd2444, %rd2442;
	shr.u64 	%rd2446, %rd21340, 7;
	shf.r.wrap.b32 	%r988, %r827, %r826, 1;
	shf.r.wrap.b32 	%r989, %r826, %r827, 1;
	mov.b64 	%rd2447, {%r989, %r988};
	xor.b64  	%rd2448, %rd2447, %rd2446;
	shf.r.wrap.b32 	%r990, %r827, %r826, 8;
	shf.r.wrap.b32 	%r991, %r826, %r827, 8;
	mov.b64 	%rd2449, {%r991, %r990};
	xor.b64  	%rd2450, %rd2448, %rd2449;
	add.s64 	%rd2451, %rd21361, %rd21341;
	add.s64 	%rd2452, %rd2451, %rd2445;
	add.s64 	%rd21341, %rd2452, %rd2450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r992,%dummy}, %rd21342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r993}, %rd21342;
	}
	shf.r.wrap.b32 	%r994, %r993, %r992, 19;
	shf.r.wrap.b32 	%r995, %r992, %r993, 19;
	mov.b64 	%rd2453, {%r995, %r994};
	shf.l.wrap.b32 	%r996, %r992, %r993, 3;
	shf.l.wrap.b32 	%r997, %r993, %r992, 3;
	mov.b64 	%rd2454, {%r997, %r996};
	shr.u64 	%rd2455, %rd21342, 6;
	xor.b64  	%rd2456, %rd2453, %rd2455;
	xor.b64  	%rd2457, %rd2456, %rd2454;
	shr.u64 	%rd2458, %rd21339, 7;
	shf.r.wrap.b32 	%r998, %r839, %r838, 1;
	shf.r.wrap.b32 	%r999, %r838, %r839, 1;
	mov.b64 	%rd2459, {%r999, %r998};
	xor.b64  	%rd2460, %rd2459, %rd2458;
	shf.r.wrap.b32 	%r1000, %r839, %r838, 8;
	shf.r.wrap.b32 	%r1001, %r838, %r839, 8;
	mov.b64 	%rd2461, {%r1001, %r1000};
	xor.b64  	%rd2462, %rd2460, %rd2461;
	add.s64 	%rd2463, %rd21362, %rd21340;
	add.s64 	%rd2464, %rd2463, %rd2457;
	add.s64 	%rd21340, %rd2464, %rd2462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1002,%dummy}, %rd21341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1003}, %rd21341;
	}
	shf.r.wrap.b32 	%r1004, %r1003, %r1002, 19;
	shf.r.wrap.b32 	%r1005, %r1002, %r1003, 19;
	mov.b64 	%rd2465, {%r1005, %r1004};
	shf.l.wrap.b32 	%r1006, %r1002, %r1003, 3;
	shf.l.wrap.b32 	%r1007, %r1003, %r1002, 3;
	mov.b64 	%rd2466, {%r1007, %r1006};
	shr.u64 	%rd2467, %rd21341, 6;
	xor.b64  	%rd2468, %rd2465, %rd2467;
	xor.b64  	%rd2469, %rd2468, %rd2466;
	shf.r.wrap.b32 	%r1008, %r851, %r850, 1;
	shf.r.wrap.b32 	%r1009, %r850, %r851, 1;
	mov.b64 	%rd2470, {%r1009, %r1008};
	shf.r.wrap.b32 	%r1010, %r851, %r850, 8;
	shf.r.wrap.b32 	%r1011, %r850, %r851, 8;
	mov.b64 	%rd2471, {%r1011, %r1010};
	shr.u64 	%rd2472, %rd21355, 7;
	xor.b64  	%rd2473, %rd2470, %rd2472;
	xor.b64  	%rd2474, %rd2473, %rd2471;
	add.s64 	%rd2475, %rd21346, %rd21339;
	add.s64 	%rd2476, %rd2475, %rd2469;
	add.s64 	%rd21339, %rd2476, %rd2474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1012,%dummy}, %rd21351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1013}, %rd21351;
	}
	shf.r.wrap.b32 	%r1014, %r1013, %r1012, 18;
	shf.r.wrap.b32 	%r1015, %r1012, %r1013, 18;
	mov.b64 	%rd2477, {%r1015, %r1014};
	shf.r.wrap.b32 	%r1016, %r1013, %r1012, 14;
	shf.r.wrap.b32 	%r1017, %r1012, %r1013, 14;
	mov.b64 	%rd2478, {%r1017, %r1016};
	xor.b64  	%rd2479, %rd2477, %rd2478;
	shf.l.wrap.b32 	%r1018, %r1012, %r1013, 23;
	shf.l.wrap.b32 	%r1019, %r1013, %r1012, 23;
	mov.b64 	%rd2480, {%r1019, %r1018};
	xor.b64  	%rd2481, %rd2479, %rd2480;
	xor.b64  	%rd2482, %rd21352, %rd21353;
	and.b64  	%rd2483, %rd2482, %rd21351;
	xor.b64  	%rd2484, %rd2483, %rd21353;
	add.s64 	%rd2485, %rd2484, %rd21354;
	add.s64 	%rd2486, %rd2485, %rd21355;
	add.s64 	%rd90, %rd21338, 128;
	ld.const.u64 	%rd2487, [%rd21338+128];
	add.s64 	%rd2488, %rd2486, %rd2487;
	add.s64 	%rd2489, %rd2488, %rd2481;
	add.s64 	%rd2490, %rd2489, %rd21350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1020}, %rd21347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1021,%dummy}, %rd21347;
	}
	shf.l.wrap.b32 	%r1022, %r1021, %r1020, 30;
	shf.l.wrap.b32 	%r1023, %r1020, %r1021, 30;
	mov.b64 	%rd2491, {%r1023, %r1022};
	shf.r.wrap.b32 	%r1024, %r1020, %r1021, 28;
	shf.r.wrap.b32 	%r1025, %r1021, %r1020, 28;
	mov.b64 	%rd2492, {%r1025, %r1024};
	xor.b64  	%rd2493, %rd2491, %rd2492;
	shf.l.wrap.b32 	%r1026, %r1021, %r1020, 25;
	shf.l.wrap.b32 	%r1027, %r1020, %r1021, 25;
	mov.b64 	%rd2494, {%r1027, %r1026};
	xor.b64  	%rd2495, %rd2493, %rd2494;
	xor.b64  	%rd2496, %rd21347, %rd21348;
	xor.b64  	%rd2497, %rd21347, %rd21349;
	and.b64  	%rd2498, %rd2496, %rd2497;
	xor.b64  	%rd2499, %rd2498, %rd21347;
	add.s64 	%rd2500, %rd2489, %rd2499;
	add.s64 	%rd2501, %rd2500, %rd2495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1028,%dummy}, %rd2490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1029}, %rd2490;
	}
	shf.r.wrap.b32 	%r1030, %r1029, %r1028, 14;
	shf.r.wrap.b32 	%r1031, %r1028, %r1029, 14;
	mov.b64 	%rd2502, {%r1031, %r1030};
	shf.r.wrap.b32 	%r1032, %r1029, %r1028, 18;
	shf.r.wrap.b32 	%r1033, %r1028, %r1029, 18;
	mov.b64 	%rd2503, {%r1033, %r1032};
	xor.b64  	%rd2504, %rd2503, %rd2502;
	shf.l.wrap.b32 	%r1034, %r1028, %r1029, 23;
	shf.l.wrap.b32 	%r1035, %r1029, %r1028, 23;
	mov.b64 	%rd2505, {%r1035, %r1034};
	xor.b64  	%rd2506, %rd2504, %rd2505;
	xor.b64  	%rd2507, %rd21351, %rd21352;
	and.b64  	%rd2508, %rd2490, %rd2507;
	xor.b64  	%rd2509, %rd2508, %rd21352;
	add.s64 	%rd2510, %rd21356, %rd21353;
	ld.const.u64 	%rd2511, [%rd21338+136];
	add.s64 	%rd2512, %rd2510, %rd2511;
	add.s64 	%rd2513, %rd2512, %rd2509;
	add.s64 	%rd2514, %rd2513, %rd2506;
	add.s64 	%rd2515, %rd2514, %rd21349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1036,%dummy}, %rd2501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1037}, %rd2501;
	}
	shf.r.wrap.b32 	%r1038, %r1037, %r1036, 28;
	shf.r.wrap.b32 	%r1039, %r1036, %r1037, 28;
	mov.b64 	%rd2516, {%r1039, %r1038};
	shf.l.wrap.b32 	%r1040, %r1036, %r1037, 30;
	shf.l.wrap.b32 	%r1041, %r1037, %r1036, 30;
	mov.b64 	%rd2517, {%r1041, %r1040};
	xor.b64  	%rd2518, %rd2517, %rd2516;
	shf.l.wrap.b32 	%r1042, %r1036, %r1037, 25;
	shf.l.wrap.b32 	%r1043, %r1037, %r1036, 25;
	mov.b64 	%rd2519, {%r1043, %r1042};
	xor.b64  	%rd2520, %rd2518, %rd2519;
	xor.b64  	%rd2521, %rd2501, %rd21348;
	xor.b64  	%rd2522, %rd2501, %rd21347;
	and.b64  	%rd2523, %rd2522, %rd2521;
	xor.b64  	%rd2524, %rd2523, %rd2501;
	add.s64 	%rd2525, %rd2514, %rd2524;
	add.s64 	%rd2526, %rd2525, %rd2520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1044,%dummy}, %rd2515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1045}, %rd2515;
	}
	shf.r.wrap.b32 	%r1046, %r1045, %r1044, 14;
	shf.r.wrap.b32 	%r1047, %r1044, %r1045, 14;
	mov.b64 	%rd2527, {%r1047, %r1046};
	shf.r.wrap.b32 	%r1048, %r1045, %r1044, 18;
	shf.r.wrap.b32 	%r1049, %r1044, %r1045, 18;
	mov.b64 	%rd2528, {%r1049, %r1048};
	xor.b64  	%rd2529, %rd2528, %rd2527;
	shf.l.wrap.b32 	%r1050, %r1044, %r1045, 23;
	shf.l.wrap.b32 	%r1051, %r1045, %r1044, 23;
	mov.b64 	%rd2530, {%r1051, %r1050};
	xor.b64  	%rd2531, %rd2529, %rd2530;
	xor.b64  	%rd2532, %rd2490, %rd21351;
	and.b64  	%rd2533, %rd2515, %rd2532;
	xor.b64  	%rd2534, %rd2533, %rd21351;
	add.s64 	%rd2535, %rd21357, %rd21352;
	ld.const.u64 	%rd2536, [%rd21338+144];
	add.s64 	%rd2537, %rd2535, %rd2536;
	add.s64 	%rd2538, %rd2537, %rd2534;
	add.s64 	%rd2539, %rd2538, %rd2531;
	add.s64 	%rd2540, %rd2539, %rd21348;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1052,%dummy}, %rd2526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1053}, %rd2526;
	}
	shf.r.wrap.b32 	%r1054, %r1053, %r1052, 28;
	shf.r.wrap.b32 	%r1055, %r1052, %r1053, 28;
	mov.b64 	%rd2541, {%r1055, %r1054};
	shf.l.wrap.b32 	%r1056, %r1052, %r1053, 30;
	shf.l.wrap.b32 	%r1057, %r1053, %r1052, 30;
	mov.b64 	%rd2542, {%r1057, %r1056};
	xor.b64  	%rd2543, %rd2542, %rd2541;
	shf.l.wrap.b32 	%r1058, %r1052, %r1053, 25;
	shf.l.wrap.b32 	%r1059, %r1053, %r1052, 25;
	mov.b64 	%rd2544, {%r1059, %r1058};
	xor.b64  	%rd2545, %rd2543, %rd2544;
	xor.b64  	%rd2546, %rd2526, %rd21347;
	xor.b64  	%rd2547, %rd2526, %rd2501;
	and.b64  	%rd2548, %rd2547, %rd2546;
	xor.b64  	%rd2549, %rd2548, %rd2526;
	add.s64 	%rd2550, %rd2539, %rd2549;
	add.s64 	%rd2551, %rd2550, %rd2545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1060,%dummy}, %rd2540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1061}, %rd2540;
	}
	shf.r.wrap.b32 	%r1062, %r1061, %r1060, 14;
	shf.r.wrap.b32 	%r1063, %r1060, %r1061, 14;
	mov.b64 	%rd2552, {%r1063, %r1062};
	shf.r.wrap.b32 	%r1064, %r1061, %r1060, 18;
	shf.r.wrap.b32 	%r1065, %r1060, %r1061, 18;
	mov.b64 	%rd2553, {%r1065, %r1064};
	xor.b64  	%rd2554, %rd2553, %rd2552;
	shf.l.wrap.b32 	%r1066, %r1060, %r1061, 23;
	shf.l.wrap.b32 	%r1067, %r1061, %r1060, 23;
	mov.b64 	%rd2555, {%r1067, %r1066};
	xor.b64  	%rd2556, %rd2554, %rd2555;
	xor.b64  	%rd2557, %rd2515, %rd2490;
	and.b64  	%rd2558, %rd2540, %rd2557;
	xor.b64  	%rd2559, %rd2558, %rd2490;
	add.s64 	%rd2560, %rd21358, %rd21351;
	ld.const.u64 	%rd2561, [%rd21338+152];
	add.s64 	%rd2562, %rd2560, %rd2561;
	add.s64 	%rd2563, %rd2562, %rd2559;
	add.s64 	%rd2564, %rd2563, %rd2556;
	add.s64 	%rd2565, %rd2564, %rd21347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1068,%dummy}, %rd2551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1069}, %rd2551;
	}
	shf.r.wrap.b32 	%r1070, %r1069, %r1068, 28;
	shf.r.wrap.b32 	%r1071, %r1068, %r1069, 28;
	mov.b64 	%rd2566, {%r1071, %r1070};
	shf.l.wrap.b32 	%r1072, %r1068, %r1069, 30;
	shf.l.wrap.b32 	%r1073, %r1069, %r1068, 30;
	mov.b64 	%rd2567, {%r1073, %r1072};
	xor.b64  	%rd2568, %rd2567, %rd2566;
	shf.l.wrap.b32 	%r1074, %r1068, %r1069, 25;
	shf.l.wrap.b32 	%r1075, %r1069, %r1068, 25;
	mov.b64 	%rd2569, {%r1075, %r1074};
	xor.b64  	%rd2570, %rd2568, %rd2569;
	xor.b64  	%rd2571, %rd2551, %rd2501;
	xor.b64  	%rd2572, %rd2551, %rd2526;
	and.b64  	%rd2573, %rd2572, %rd2571;
	xor.b64  	%rd2574, %rd2573, %rd2551;
	add.s64 	%rd2575, %rd2564, %rd2574;
	add.s64 	%rd2576, %rd2575, %rd2570;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1076,%dummy}, %rd2565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1077}, %rd2565;
	}
	shf.r.wrap.b32 	%r1078, %r1077, %r1076, 14;
	shf.r.wrap.b32 	%r1079, %r1076, %r1077, 14;
	mov.b64 	%rd2577, {%r1079, %r1078};
	shf.r.wrap.b32 	%r1080, %r1077, %r1076, 18;
	shf.r.wrap.b32 	%r1081, %r1076, %r1077, 18;
	mov.b64 	%rd2578, {%r1081, %r1080};
	xor.b64  	%rd2579, %rd2578, %rd2577;
	shf.l.wrap.b32 	%r1082, %r1076, %r1077, 23;
	shf.l.wrap.b32 	%r1083, %r1077, %r1076, 23;
	mov.b64 	%rd2580, {%r1083, %r1082};
	xor.b64  	%rd2581, %rd2579, %rd2580;
	xor.b64  	%rd2582, %rd2540, %rd2515;
	and.b64  	%rd2583, %rd2565, %rd2582;
	xor.b64  	%rd2584, %rd2583, %rd2515;
	add.s64 	%rd2585, %rd2490, %rd21359;
	ld.const.u64 	%rd2586, [%rd21338+160];
	add.s64 	%rd2587, %rd2585, %rd2586;
	add.s64 	%rd2588, %rd2587, %rd2584;
	add.s64 	%rd2589, %rd2588, %rd2581;
	add.s64 	%rd2590, %rd2589, %rd2501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1084,%dummy}, %rd2576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1085}, %rd2576;
	}
	shf.r.wrap.b32 	%r1086, %r1085, %r1084, 28;
	shf.r.wrap.b32 	%r1087, %r1084, %r1085, 28;
	mov.b64 	%rd2591, {%r1087, %r1086};
	shf.l.wrap.b32 	%r1088, %r1084, %r1085, 30;
	shf.l.wrap.b32 	%r1089, %r1085, %r1084, 30;
	mov.b64 	%rd2592, {%r1089, %r1088};
	xor.b64  	%rd2593, %rd2592, %rd2591;
	shf.l.wrap.b32 	%r1090, %r1084, %r1085, 25;
	shf.l.wrap.b32 	%r1091, %r1085, %r1084, 25;
	mov.b64 	%rd2594, {%r1091, %r1090};
	xor.b64  	%rd2595, %rd2593, %rd2594;
	xor.b64  	%rd2596, %rd2576, %rd2526;
	xor.b64  	%rd2597, %rd2576, %rd2551;
	and.b64  	%rd2598, %rd2597, %rd2596;
	xor.b64  	%rd2599, %rd2598, %rd2576;
	add.s64 	%rd2600, %rd2589, %rd2599;
	add.s64 	%rd2601, %rd2600, %rd2595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1092,%dummy}, %rd2590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1093}, %rd2590;
	}
	shf.r.wrap.b32 	%r1094, %r1093, %r1092, 14;
	shf.r.wrap.b32 	%r1095, %r1092, %r1093, 14;
	mov.b64 	%rd2602, {%r1095, %r1094};
	shf.r.wrap.b32 	%r1096, %r1093, %r1092, 18;
	shf.r.wrap.b32 	%r1097, %r1092, %r1093, 18;
	mov.b64 	%rd2603, {%r1097, %r1096};
	xor.b64  	%rd2604, %rd2603, %rd2602;
	shf.l.wrap.b32 	%r1098, %r1092, %r1093, 23;
	shf.l.wrap.b32 	%r1099, %r1093, %r1092, 23;
	mov.b64 	%rd2605, {%r1099, %r1098};
	xor.b64  	%rd2606, %rd2604, %rd2605;
	xor.b64  	%rd2607, %rd2565, %rd2540;
	and.b64  	%rd2608, %rd2590, %rd2607;
	xor.b64  	%rd2609, %rd2608, %rd2540;
	add.s64 	%rd2610, %rd2515, %rd21360;
	ld.const.u64 	%rd2611, [%rd21338+168];
	add.s64 	%rd2612, %rd2610, %rd2611;
	add.s64 	%rd2613, %rd2612, %rd2609;
	add.s64 	%rd2614, %rd2613, %rd2606;
	add.s64 	%rd2615, %rd2614, %rd2526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1100,%dummy}, %rd2601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1101}, %rd2601;
	}
	shf.r.wrap.b32 	%r1102, %r1101, %r1100, 28;
	shf.r.wrap.b32 	%r1103, %r1100, %r1101, 28;
	mov.b64 	%rd2616, {%r1103, %r1102};
	shf.l.wrap.b32 	%r1104, %r1100, %r1101, 30;
	shf.l.wrap.b32 	%r1105, %r1101, %r1100, 30;
	mov.b64 	%rd2617, {%r1105, %r1104};
	xor.b64  	%rd2618, %rd2617, %rd2616;
	shf.l.wrap.b32 	%r1106, %r1100, %r1101, 25;
	shf.l.wrap.b32 	%r1107, %r1101, %r1100, 25;
	mov.b64 	%rd2619, {%r1107, %r1106};
	xor.b64  	%rd2620, %rd2618, %rd2619;
	xor.b64  	%rd2621, %rd2601, %rd2551;
	xor.b64  	%rd2622, %rd2601, %rd2576;
	and.b64  	%rd2623, %rd2622, %rd2621;
	xor.b64  	%rd2624, %rd2623, %rd2601;
	add.s64 	%rd2625, %rd2614, %rd2624;
	add.s64 	%rd2626, %rd2625, %rd2620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1108,%dummy}, %rd2615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1109}, %rd2615;
	}
	shf.r.wrap.b32 	%r1110, %r1109, %r1108, 14;
	shf.r.wrap.b32 	%r1111, %r1108, %r1109, 14;
	mov.b64 	%rd2627, {%r1111, %r1110};
	shf.r.wrap.b32 	%r1112, %r1109, %r1108, 18;
	shf.r.wrap.b32 	%r1113, %r1108, %r1109, 18;
	mov.b64 	%rd2628, {%r1113, %r1112};
	xor.b64  	%rd2629, %rd2628, %rd2627;
	shf.l.wrap.b32 	%r1114, %r1108, %r1109, 23;
	shf.l.wrap.b32 	%r1115, %r1109, %r1108, 23;
	mov.b64 	%rd2630, {%r1115, %r1114};
	xor.b64  	%rd2631, %rd2629, %rd2630;
	xor.b64  	%rd2632, %rd2590, %rd2565;
	and.b64  	%rd2633, %rd2615, %rd2632;
	xor.b64  	%rd2634, %rd2633, %rd2565;
	add.s64 	%rd2635, %rd2540, %rd21361;
	ld.const.u64 	%rd2636, [%rd21338+176];
	add.s64 	%rd2637, %rd2635, %rd2636;
	add.s64 	%rd2638, %rd2637, %rd2634;
	add.s64 	%rd2639, %rd2638, %rd2631;
	add.s64 	%rd2640, %rd2639, %rd2551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1116,%dummy}, %rd2626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1117}, %rd2626;
	}
	shf.r.wrap.b32 	%r1118, %r1117, %r1116, 28;
	shf.r.wrap.b32 	%r1119, %r1116, %r1117, 28;
	mov.b64 	%rd2641, {%r1119, %r1118};
	shf.l.wrap.b32 	%r1120, %r1116, %r1117, 30;
	shf.l.wrap.b32 	%r1121, %r1117, %r1116, 30;
	mov.b64 	%rd2642, {%r1121, %r1120};
	xor.b64  	%rd2643, %rd2642, %rd2641;
	shf.l.wrap.b32 	%r1122, %r1116, %r1117, 25;
	shf.l.wrap.b32 	%r1123, %r1117, %r1116, 25;
	mov.b64 	%rd2644, {%r1123, %r1122};
	xor.b64  	%rd2645, %rd2643, %rd2644;
	xor.b64  	%rd2646, %rd2626, %rd2576;
	xor.b64  	%rd2647, %rd2626, %rd2601;
	and.b64  	%rd2648, %rd2647, %rd2646;
	xor.b64  	%rd2649, %rd2648, %rd2626;
	add.s64 	%rd2650, %rd2639, %rd2649;
	add.s64 	%rd2651, %rd2650, %rd2645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1124,%dummy}, %rd2640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1125}, %rd2640;
	}
	shf.r.wrap.b32 	%r1126, %r1125, %r1124, 14;
	shf.r.wrap.b32 	%r1127, %r1124, %r1125, 14;
	mov.b64 	%rd2652, {%r1127, %r1126};
	shf.r.wrap.b32 	%r1128, %r1125, %r1124, 18;
	shf.r.wrap.b32 	%r1129, %r1124, %r1125, 18;
	mov.b64 	%rd2653, {%r1129, %r1128};
	xor.b64  	%rd2654, %rd2653, %rd2652;
	shf.l.wrap.b32 	%r1130, %r1124, %r1125, 23;
	shf.l.wrap.b32 	%r1131, %r1125, %r1124, 23;
	mov.b64 	%rd2655, {%r1131, %r1130};
	xor.b64  	%rd2656, %rd2654, %rd2655;
	xor.b64  	%rd2657, %rd2615, %rd2590;
	and.b64  	%rd2658, %rd2640, %rd2657;
	xor.b64  	%rd2659, %rd2658, %rd2590;
	add.s64 	%rd2660, %rd2565, %rd21362;
	ld.const.u64 	%rd2661, [%rd21338+184];
	add.s64 	%rd2662, %rd2660, %rd2661;
	add.s64 	%rd2663, %rd2662, %rd2659;
	add.s64 	%rd2664, %rd2663, %rd2656;
	add.s64 	%rd2665, %rd2664, %rd2576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1132,%dummy}, %rd2651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1133}, %rd2651;
	}
	shf.r.wrap.b32 	%r1134, %r1133, %r1132, 28;
	shf.r.wrap.b32 	%r1135, %r1132, %r1133, 28;
	mov.b64 	%rd2666, {%r1135, %r1134};
	shf.l.wrap.b32 	%r1136, %r1132, %r1133, 30;
	shf.l.wrap.b32 	%r1137, %r1133, %r1132, 30;
	mov.b64 	%rd2667, {%r1137, %r1136};
	xor.b64  	%rd2668, %rd2667, %rd2666;
	shf.l.wrap.b32 	%r1138, %r1132, %r1133, 25;
	shf.l.wrap.b32 	%r1139, %r1133, %r1132, 25;
	mov.b64 	%rd2669, {%r1139, %r1138};
	xor.b64  	%rd2670, %rd2668, %rd2669;
	xor.b64  	%rd2671, %rd2651, %rd2601;
	xor.b64  	%rd2672, %rd2651, %rd2626;
	and.b64  	%rd2673, %rd2672, %rd2671;
	xor.b64  	%rd2674, %rd2673, %rd2651;
	add.s64 	%rd2675, %rd2664, %rd2674;
	add.s64 	%rd2676, %rd2675, %rd2670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1140,%dummy}, %rd2665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1141}, %rd2665;
	}
	shf.r.wrap.b32 	%r1142, %r1141, %r1140, 14;
	shf.r.wrap.b32 	%r1143, %r1140, %r1141, 14;
	mov.b64 	%rd2677, {%r1143, %r1142};
	shf.r.wrap.b32 	%r1144, %r1141, %r1140, 18;
	shf.r.wrap.b32 	%r1145, %r1140, %r1141, 18;
	mov.b64 	%rd2678, {%r1145, %r1144};
	xor.b64  	%rd2679, %rd2678, %rd2677;
	shf.l.wrap.b32 	%r1146, %r1140, %r1141, 23;
	shf.l.wrap.b32 	%r1147, %r1141, %r1140, 23;
	mov.b64 	%rd2680, {%r1147, %r1146};
	xor.b64  	%rd2681, %rd2679, %rd2680;
	xor.b64  	%rd2682, %rd2640, %rd2615;
	and.b64  	%rd2683, %rd2665, %rd2682;
	xor.b64  	%rd2684, %rd2683, %rd2615;
	add.s64 	%rd2685, %rd2590, %rd21346;
	ld.const.u64 	%rd2686, [%rd21338+192];
	add.s64 	%rd2687, %rd2685, %rd2686;
	add.s64 	%rd2688, %rd2687, %rd2684;
	add.s64 	%rd2689, %rd2688, %rd2681;
	add.s64 	%rd2690, %rd2689, %rd2601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1148,%dummy}, %rd2676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1149}, %rd2676;
	}
	shf.r.wrap.b32 	%r1150, %r1149, %r1148, 28;
	shf.r.wrap.b32 	%r1151, %r1148, %r1149, 28;
	mov.b64 	%rd2691, {%r1151, %r1150};
	shf.l.wrap.b32 	%r1152, %r1148, %r1149, 30;
	shf.l.wrap.b32 	%r1153, %r1149, %r1148, 30;
	mov.b64 	%rd2692, {%r1153, %r1152};
	xor.b64  	%rd2693, %rd2692, %rd2691;
	shf.l.wrap.b32 	%r1154, %r1148, %r1149, 25;
	shf.l.wrap.b32 	%r1155, %r1149, %r1148, 25;
	mov.b64 	%rd2694, {%r1155, %r1154};
	xor.b64  	%rd2695, %rd2693, %rd2694;
	xor.b64  	%rd2696, %rd2676, %rd2626;
	xor.b64  	%rd2697, %rd2676, %rd2651;
	and.b64  	%rd2698, %rd2697, %rd2696;
	xor.b64  	%rd2699, %rd2698, %rd2676;
	add.s64 	%rd2700, %rd2689, %rd2699;
	add.s64 	%rd2701, %rd2700, %rd2695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1156,%dummy}, %rd2690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1157}, %rd2690;
	}
	shf.r.wrap.b32 	%r1158, %r1157, %r1156, 14;
	shf.r.wrap.b32 	%r1159, %r1156, %r1157, 14;
	mov.b64 	%rd2702, {%r1159, %r1158};
	shf.r.wrap.b32 	%r1160, %r1157, %r1156, 18;
	shf.r.wrap.b32 	%r1161, %r1156, %r1157, 18;
	mov.b64 	%rd2703, {%r1161, %r1160};
	xor.b64  	%rd2704, %rd2703, %rd2702;
	shf.l.wrap.b32 	%r1162, %r1156, %r1157, 23;
	shf.l.wrap.b32 	%r1163, %r1157, %r1156, 23;
	mov.b64 	%rd2705, {%r1163, %r1162};
	xor.b64  	%rd2706, %rd2704, %rd2705;
	xor.b64  	%rd2707, %rd2665, %rd2640;
	and.b64  	%rd2708, %rd2690, %rd2707;
	xor.b64  	%rd2709, %rd2708, %rd2640;
	add.s64 	%rd2710, %rd2615, %rd21345;
	ld.const.u64 	%rd2711, [%rd21338+200];
	add.s64 	%rd2712, %rd2710, %rd2711;
	add.s64 	%rd2713, %rd2712, %rd2709;
	add.s64 	%rd2714, %rd2713, %rd2706;
	add.s64 	%rd2715, %rd2714, %rd2626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1164,%dummy}, %rd2701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1165}, %rd2701;
	}
	shf.r.wrap.b32 	%r1166, %r1165, %r1164, 28;
	shf.r.wrap.b32 	%r1167, %r1164, %r1165, 28;
	mov.b64 	%rd2716, {%r1167, %r1166};
	shf.l.wrap.b32 	%r1168, %r1164, %r1165, 30;
	shf.l.wrap.b32 	%r1169, %r1165, %r1164, 30;
	mov.b64 	%rd2717, {%r1169, %r1168};
	xor.b64  	%rd2718, %rd2717, %rd2716;
	shf.l.wrap.b32 	%r1170, %r1164, %r1165, 25;
	shf.l.wrap.b32 	%r1171, %r1165, %r1164, 25;
	mov.b64 	%rd2719, {%r1171, %r1170};
	xor.b64  	%rd2720, %rd2718, %rd2719;
	xor.b64  	%rd2721, %rd2701, %rd2651;
	xor.b64  	%rd2722, %rd2701, %rd2676;
	and.b64  	%rd2723, %rd2722, %rd2721;
	xor.b64  	%rd2724, %rd2723, %rd2701;
	add.s64 	%rd2725, %rd2714, %rd2724;
	add.s64 	%rd2726, %rd2725, %rd2720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1172,%dummy}, %rd2715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1173}, %rd2715;
	}
	shf.r.wrap.b32 	%r1174, %r1173, %r1172, 14;
	shf.r.wrap.b32 	%r1175, %r1172, %r1173, 14;
	mov.b64 	%rd2727, {%r1175, %r1174};
	shf.r.wrap.b32 	%r1176, %r1173, %r1172, 18;
	shf.r.wrap.b32 	%r1177, %r1172, %r1173, 18;
	mov.b64 	%rd2728, {%r1177, %r1176};
	xor.b64  	%rd2729, %rd2728, %rd2727;
	shf.l.wrap.b32 	%r1178, %r1172, %r1173, 23;
	shf.l.wrap.b32 	%r1179, %r1173, %r1172, 23;
	mov.b64 	%rd2730, {%r1179, %r1178};
	xor.b64  	%rd2731, %rd2729, %rd2730;
	xor.b64  	%rd2732, %rd2690, %rd2665;
	and.b64  	%rd2733, %rd2715, %rd2732;
	xor.b64  	%rd2734, %rd2733, %rd2665;
	add.s64 	%rd2735, %rd2640, %rd21344;
	ld.const.u64 	%rd2736, [%rd21338+208];
	add.s64 	%rd2737, %rd2735, %rd2736;
	add.s64 	%rd2738, %rd2737, %rd2734;
	add.s64 	%rd2739, %rd2738, %rd2731;
	add.s64 	%rd2740, %rd2739, %rd2651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1180,%dummy}, %rd2726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1181}, %rd2726;
	}
	shf.r.wrap.b32 	%r1182, %r1181, %r1180, 28;
	shf.r.wrap.b32 	%r1183, %r1180, %r1181, 28;
	mov.b64 	%rd2741, {%r1183, %r1182};
	shf.l.wrap.b32 	%r1184, %r1180, %r1181, 30;
	shf.l.wrap.b32 	%r1185, %r1181, %r1180, 30;
	mov.b64 	%rd2742, {%r1185, %r1184};
	xor.b64  	%rd2743, %rd2742, %rd2741;
	shf.l.wrap.b32 	%r1186, %r1180, %r1181, 25;
	shf.l.wrap.b32 	%r1187, %r1181, %r1180, 25;
	mov.b64 	%rd2744, {%r1187, %r1186};
	xor.b64  	%rd2745, %rd2743, %rd2744;
	xor.b64  	%rd2746, %rd2726, %rd2676;
	xor.b64  	%rd2747, %rd2726, %rd2701;
	and.b64  	%rd2748, %rd2747, %rd2746;
	xor.b64  	%rd2749, %rd2748, %rd2726;
	add.s64 	%rd2750, %rd2739, %rd2749;
	add.s64 	%rd2751, %rd2750, %rd2745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1188,%dummy}, %rd2740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1189}, %rd2740;
	}
	shf.r.wrap.b32 	%r1190, %r1189, %r1188, 14;
	shf.r.wrap.b32 	%r1191, %r1188, %r1189, 14;
	mov.b64 	%rd2752, {%r1191, %r1190};
	shf.r.wrap.b32 	%r1192, %r1189, %r1188, 18;
	shf.r.wrap.b32 	%r1193, %r1188, %r1189, 18;
	mov.b64 	%rd2753, {%r1193, %r1192};
	xor.b64  	%rd2754, %rd2753, %rd2752;
	shf.l.wrap.b32 	%r1194, %r1188, %r1189, 23;
	shf.l.wrap.b32 	%r1195, %r1189, %r1188, 23;
	mov.b64 	%rd2755, {%r1195, %r1194};
	xor.b64  	%rd2756, %rd2754, %rd2755;
	xor.b64  	%rd2757, %rd2715, %rd2690;
	and.b64  	%rd2758, %rd2740, %rd2757;
	xor.b64  	%rd2759, %rd2758, %rd2690;
	add.s64 	%rd2760, %rd2665, %rd21343;
	ld.const.u64 	%rd2761, [%rd21338+216];
	add.s64 	%rd2762, %rd2760, %rd2761;
	add.s64 	%rd2763, %rd2762, %rd2759;
	add.s64 	%rd2764, %rd2763, %rd2756;
	add.s64 	%rd2765, %rd2764, %rd2676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1196,%dummy}, %rd2751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1197}, %rd2751;
	}
	shf.r.wrap.b32 	%r1198, %r1197, %r1196, 28;
	shf.r.wrap.b32 	%r1199, %r1196, %r1197, 28;
	mov.b64 	%rd2766, {%r1199, %r1198};
	shf.l.wrap.b32 	%r1200, %r1196, %r1197, 30;
	shf.l.wrap.b32 	%r1201, %r1197, %r1196, 30;
	mov.b64 	%rd2767, {%r1201, %r1200};
	xor.b64  	%rd2768, %rd2767, %rd2766;
	shf.l.wrap.b32 	%r1202, %r1196, %r1197, 25;
	shf.l.wrap.b32 	%r1203, %r1197, %r1196, 25;
	mov.b64 	%rd2769, {%r1203, %r1202};
	xor.b64  	%rd2770, %rd2768, %rd2769;
	xor.b64  	%rd2771, %rd2751, %rd2701;
	xor.b64  	%rd2772, %rd2751, %rd2726;
	and.b64  	%rd2773, %rd2772, %rd2771;
	xor.b64  	%rd2774, %rd2773, %rd2751;
	add.s64 	%rd2775, %rd2764, %rd2774;
	add.s64 	%rd2776, %rd2775, %rd2770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1204,%dummy}, %rd2765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1205}, %rd2765;
	}
	shf.r.wrap.b32 	%r1206, %r1205, %r1204, 14;
	shf.r.wrap.b32 	%r1207, %r1204, %r1205, 14;
	mov.b64 	%rd2777, {%r1207, %r1206};
	shf.r.wrap.b32 	%r1208, %r1205, %r1204, 18;
	shf.r.wrap.b32 	%r1209, %r1204, %r1205, 18;
	mov.b64 	%rd2778, {%r1209, %r1208};
	xor.b64  	%rd2779, %rd2778, %rd2777;
	shf.l.wrap.b32 	%r1210, %r1204, %r1205, 23;
	shf.l.wrap.b32 	%r1211, %r1205, %r1204, 23;
	mov.b64 	%rd2780, {%r1211, %r1210};
	xor.b64  	%rd2781, %rd2779, %rd2780;
	xor.b64  	%rd2782, %rd2740, %rd2715;
	and.b64  	%rd2783, %rd2765, %rd2782;
	xor.b64  	%rd2784, %rd2783, %rd2715;
	add.s64 	%rd2785, %rd2690, %rd21342;
	ld.const.u64 	%rd2786, [%rd21338+224];
	add.s64 	%rd2787, %rd2785, %rd2786;
	add.s64 	%rd2788, %rd2787, %rd2784;
	add.s64 	%rd2789, %rd2788, %rd2781;
	add.s64 	%rd21354, %rd2789, %rd2701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1212,%dummy}, %rd2776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1213}, %rd2776;
	}
	shf.r.wrap.b32 	%r1214, %r1213, %r1212, 28;
	shf.r.wrap.b32 	%r1215, %r1212, %r1213, 28;
	mov.b64 	%rd2790, {%r1215, %r1214};
	shf.l.wrap.b32 	%r1216, %r1212, %r1213, 30;
	shf.l.wrap.b32 	%r1217, %r1213, %r1212, 30;
	mov.b64 	%rd2791, {%r1217, %r1216};
	xor.b64  	%rd2792, %rd2791, %rd2790;
	shf.l.wrap.b32 	%r1218, %r1212, %r1213, 25;
	shf.l.wrap.b32 	%r1219, %r1213, %r1212, 25;
	mov.b64 	%rd2793, {%r1219, %r1218};
	xor.b64  	%rd2794, %rd2792, %rd2793;
	xor.b64  	%rd2795, %rd2776, %rd2726;
	xor.b64  	%rd2796, %rd2776, %rd2751;
	and.b64  	%rd2797, %rd2796, %rd2795;
	xor.b64  	%rd2798, %rd2797, %rd2776;
	add.s64 	%rd2799, %rd2789, %rd2798;
	add.s64 	%rd21350, %rd2799, %rd2794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1220,%dummy}, %rd21354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1221}, %rd21354;
	}
	shf.r.wrap.b32 	%r1222, %r1221, %r1220, 14;
	shf.r.wrap.b32 	%r1223, %r1220, %r1221, 14;
	mov.b64 	%rd2800, {%r1223, %r1222};
	shf.r.wrap.b32 	%r1224, %r1221, %r1220, 18;
	shf.r.wrap.b32 	%r1225, %r1220, %r1221, 18;
	mov.b64 	%rd2801, {%r1225, %r1224};
	xor.b64  	%rd2802, %rd2801, %rd2800;
	shf.l.wrap.b32 	%r1226, %r1220, %r1221, 23;
	shf.l.wrap.b32 	%r1227, %r1221, %r1220, 23;
	mov.b64 	%rd2803, {%r1227, %r1226};
	xor.b64  	%rd2804, %rd2802, %rd2803;
	xor.b64  	%rd2805, %rd2765, %rd2740;
	and.b64  	%rd2806, %rd21354, %rd2805;
	xor.b64  	%rd2807, %rd2806, %rd2740;
	add.s64 	%rd2808, %rd2715, %rd21341;
	ld.const.u64 	%rd2809, [%rd21338+232];
	add.s64 	%rd2810, %rd2808, %rd2809;
	add.s64 	%rd2811, %rd2810, %rd2807;
	add.s64 	%rd2812, %rd2811, %rd2804;
	add.s64 	%rd21353, %rd2812, %rd2726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1228,%dummy}, %rd21350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1229}, %rd21350;
	}
	shf.r.wrap.b32 	%r1230, %r1229, %r1228, 28;
	shf.r.wrap.b32 	%r1231, %r1228, %r1229, 28;
	mov.b64 	%rd2813, {%r1231, %r1230};
	shf.l.wrap.b32 	%r1232, %r1228, %r1229, 30;
	shf.l.wrap.b32 	%r1233, %r1229, %r1228, 30;
	mov.b64 	%rd2814, {%r1233, %r1232};
	xor.b64  	%rd2815, %rd2814, %rd2813;
	shf.l.wrap.b32 	%r1234, %r1228, %r1229, 25;
	shf.l.wrap.b32 	%r1235, %r1229, %r1228, 25;
	mov.b64 	%rd2816, {%r1235, %r1234};
	xor.b64  	%rd2817, %rd2815, %rd2816;
	xor.b64  	%rd2818, %rd21350, %rd2751;
	xor.b64  	%rd2819, %rd21350, %rd2776;
	and.b64  	%rd2820, %rd2819, %rd2818;
	xor.b64  	%rd2821, %rd2820, %rd21350;
	add.s64 	%rd2822, %rd2812, %rd2821;
	add.s64 	%rd21349, %rd2822, %rd2817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1236,%dummy}, %rd21353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1237}, %rd21353;
	}
	shf.r.wrap.b32 	%r1238, %r1237, %r1236, 14;
	shf.r.wrap.b32 	%r1239, %r1236, %r1237, 14;
	mov.b64 	%rd2823, {%r1239, %r1238};
	shf.r.wrap.b32 	%r1240, %r1237, %r1236, 18;
	shf.r.wrap.b32 	%r1241, %r1236, %r1237, 18;
	mov.b64 	%rd2824, {%r1241, %r1240};
	xor.b64  	%rd2825, %rd2824, %rd2823;
	shf.l.wrap.b32 	%r1242, %r1236, %r1237, 23;
	shf.l.wrap.b32 	%r1243, %r1237, %r1236, 23;
	mov.b64 	%rd2826, {%r1243, %r1242};
	xor.b64  	%rd2827, %rd2825, %rd2826;
	xor.b64  	%rd2828, %rd21354, %rd2765;
	and.b64  	%rd2829, %rd21353, %rd2828;
	xor.b64  	%rd2830, %rd2829, %rd2765;
	add.s64 	%rd2831, %rd2740, %rd21340;
	ld.const.u64 	%rd2832, [%rd21338+240];
	add.s64 	%rd2833, %rd2831, %rd2832;
	add.s64 	%rd2834, %rd2833, %rd2830;
	add.s64 	%rd2835, %rd2834, %rd2827;
	add.s64 	%rd21352, %rd2835, %rd2751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1244,%dummy}, %rd21349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1245}, %rd21349;
	}
	shf.r.wrap.b32 	%r1246, %r1245, %r1244, 28;
	shf.r.wrap.b32 	%r1247, %r1244, %r1245, 28;
	mov.b64 	%rd2836, {%r1247, %r1246};
	shf.l.wrap.b32 	%r1248, %r1244, %r1245, 30;
	shf.l.wrap.b32 	%r1249, %r1245, %r1244, 30;
	mov.b64 	%rd2837, {%r1249, %r1248};
	xor.b64  	%rd2838, %rd2837, %rd2836;
	shf.l.wrap.b32 	%r1250, %r1244, %r1245, 25;
	shf.l.wrap.b32 	%r1251, %r1245, %r1244, 25;
	mov.b64 	%rd2839, {%r1251, %r1250};
	xor.b64  	%rd2840, %rd2838, %rd2839;
	xor.b64  	%rd2841, %rd21349, %rd2776;
	xor.b64  	%rd2842, %rd21349, %rd21350;
	and.b64  	%rd2843, %rd2842, %rd2841;
	xor.b64  	%rd2844, %rd2843, %rd21349;
	add.s64 	%rd2845, %rd2835, %rd2844;
	add.s64 	%rd21348, %rd2845, %rd2840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1252,%dummy}, %rd21352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1253}, %rd21352;
	}
	shf.r.wrap.b32 	%r1254, %r1253, %r1252, 14;
	shf.r.wrap.b32 	%r1255, %r1252, %r1253, 14;
	mov.b64 	%rd2846, {%r1255, %r1254};
	shf.r.wrap.b32 	%r1256, %r1253, %r1252, 18;
	shf.r.wrap.b32 	%r1257, %r1252, %r1253, 18;
	mov.b64 	%rd2847, {%r1257, %r1256};
	xor.b64  	%rd2848, %rd2847, %rd2846;
	shf.l.wrap.b32 	%r1258, %r1252, %r1253, 23;
	shf.l.wrap.b32 	%r1259, %r1253, %r1252, 23;
	mov.b64 	%rd2849, {%r1259, %r1258};
	xor.b64  	%rd2850, %rd2848, %rd2849;
	xor.b64  	%rd2851, %rd21353, %rd21354;
	and.b64  	%rd2852, %rd21352, %rd2851;
	xor.b64  	%rd2853, %rd2852, %rd21354;
	add.s64 	%rd2854, %rd2765, %rd21339;
	ld.const.u64 	%rd2855, [%rd21338+248];
	add.s64 	%rd2856, %rd2854, %rd2855;
	add.s64 	%rd2857, %rd2856, %rd2853;
	add.s64 	%rd2858, %rd2857, %rd2850;
	add.s64 	%rd21351, %rd2858, %rd2776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1260,%dummy}, %rd21348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1261}, %rd21348;
	}
	shf.r.wrap.b32 	%r1262, %r1261, %r1260, 28;
	shf.r.wrap.b32 	%r1263, %r1260, %r1261, 28;
	mov.b64 	%rd2859, {%r1263, %r1262};
	shf.l.wrap.b32 	%r1264, %r1260, %r1261, 30;
	shf.l.wrap.b32 	%r1265, %r1261, %r1260, 30;
	mov.b64 	%rd2860, {%r1265, %r1264};
	xor.b64  	%rd2861, %rd2860, %rd2859;
	shf.l.wrap.b32 	%r1266, %r1260, %r1261, 25;
	shf.l.wrap.b32 	%r1267, %r1261, %r1260, 25;
	mov.b64 	%rd2862, {%r1267, %r1266};
	xor.b64  	%rd2863, %rd2861, %rd2862;
	xor.b64  	%rd2864, %rd21348, %rd21350;
	xor.b64  	%rd2865, %rd21348, %rd21349;
	and.b64  	%rd2866, %rd2865, %rd2864;
	xor.b64  	%rd2867, %rd2866, %rd21348;
	add.s64 	%rd2868, %rd2858, %rd2867;
	add.s64 	%rd21347, %rd2868, %rd2863;
	add.s32 	%r14296, %r14296, 16;
	setp.lt.s32	%p4, %r14296, 80;
	mov.u64 	%rd21338, %rd90;
	@%p4 bra 	BB1_5;

	add.s64 	%rd2869, %rd30, %rd21347;
	st.local.u64 	[%rd1], %rd2869;
	add.s64 	%rd2870, %rd32, %rd21348;
	st.local.u64 	[%rd1+8], %rd2870;
	add.s64 	%rd2871, %rd31, %rd21349;
	st.local.u64 	[%rd1+16], %rd2871;
	add.s64 	%rd2872, %rd29, %rd21350;
	st.local.u64 	[%rd1+24], %rd2872;
	add.s64 	%rd2873, %rd25, %rd21351;
	st.local.u64 	[%rd1+32], %rd2873;
	add.s64 	%rd2874, %rd27, %rd21352;
	st.local.u64 	[%rd1+40], %rd2874;
	add.s64 	%rd2875, %rd26, %rd21353;
	st.local.u64 	[%rd1+48], %rd2875;
	add.s64 	%rd2876, %rd28, %rd21354;
	st.local.u64 	[%rd1+56], %rd2876;
	add.s32 	%r8, %r2, -128;
	setp.lt.s32	%p5, %r8, 1;
	@%p5 bra 	BB1_23;

	and.b32  	%r9, %r8, 3;
	setp.eq.s32	%p6, %r9, 0;
	mov.u32 	%r14299, 0;
	@%p6 bra 	BB1_11;

	setp.eq.s32	%p7, %r9, 1;
	mov.u32 	%r14297, 0;
	@%p7 bra 	BB1_10;

	setp.ne.s32	%p8, %r9, 2;
	selp.u64	%rd2877, 1, 0, %p8;
	selp.b64	%rd2878, 134, 135, %p8;
	add.s64 	%rd2879, %rd1806, %rd2878;
	ld.local.u8 	%rs25, [%rd2879];
	xor.b64  	%rd2880, %rd2877, 7;
	add.s64 	%rd2881, %rd3, %rd2880;
	st.local.u8 	[%rd2881], %rs25;
	selp.b32	%r14297, 2, 1, %p8;

BB1_10:
	add.s32 	%r1270, %r14297, 128;
	xor.b32  	%r1271, %r1270, 7;
	cvt.u64.u32	%rd2882, %r1271;
	add.s64 	%rd2883, %rd1806, %rd2882;
	ld.local.u8 	%rs26, [%rd2883];
	xor.b32  	%r1272, %r14297, 7;
	cvt.s64.s32	%rd2884, %r1272;
	add.s64 	%rd2885, %rd3, %rd2884;
	st.local.u8 	[%rd2885], %rs26;
	add.s32 	%r14299, %r14297, 1;

BB1_11:
	setp.lt.u32	%p9, %r8, 4;
	@%p9 bra 	BB1_23;

BB1_12:
	add.s32 	%r1273, %r14299, 128;
	xor.b32  	%r1274, %r1273, 7;
	cvt.s64.s32	%rd2886, %r1274;
	add.s64 	%rd2887, %rd1806, %rd2886;
	ld.local.u8 	%rs27, [%rd2887];
	xor.b32  	%r1275, %r14299, 7;
	cvt.s64.s32	%rd2888, %r1275;
	add.s64 	%rd2889, %rd3, %rd2888;
	st.local.u8 	[%rd2889], %rs27;
	add.s32 	%r1276, %r14299, 129;
	xor.b32  	%r1277, %r1276, 7;
	cvt.s64.s32	%rd2890, %r1277;
	add.s64 	%rd2891, %rd1806, %rd2890;
	ld.local.u8 	%rs28, [%rd2891];
	add.s32 	%r1278, %r14299, 1;
	xor.b32  	%r1279, %r1278, 7;
	cvt.s64.s32	%rd2892, %r1279;
	add.s64 	%rd2893, %rd3, %rd2892;
	st.local.u8 	[%rd2893], %rs28;
	add.s32 	%r1280, %r14299, 130;
	xor.b32  	%r1281, %r1280, 7;
	cvt.s64.s32	%rd2894, %r1281;
	add.s64 	%rd2895, %rd1806, %rd2894;
	ld.local.u8 	%rs29, [%rd2895];
	add.s32 	%r1282, %r14299, 2;
	xor.b32  	%r1283, %r1282, 7;
	cvt.s64.s32	%rd2896, %r1283;
	add.s64 	%rd2897, %rd3, %rd2896;
	st.local.u8 	[%rd2897], %rs29;
	add.s32 	%r1284, %r14299, 131;
	xor.b32  	%r1285, %r1284, 7;
	cvt.s64.s32	%rd2898, %r1285;
	add.s64 	%rd2899, %rd1806, %rd2898;
	ld.local.u8 	%rs30, [%rd2899];
	add.s32 	%r1286, %r14299, 3;
	xor.b32  	%r1287, %r1286, 7;
	cvt.s64.s32	%rd2900, %r1287;
	add.s64 	%rd2901, %rd3, %rd2900;
	st.local.u8 	[%rd2901], %rs30;
	add.s32 	%r14299, %r14299, 4;
	setp.lt.s32	%p10, %r14299, %r8;
	@%p10 bra 	BB1_12;

BB1_23:
	ld.local.u32 	%r1309, [%rd1+192];
	and.b32  	%r27, %r1309, 127;
	add.s32 	%r1310, %r1309, %r3;
	st.local.u32 	[%rd1+192], %r1310;
	add.s32 	%r28, %r27, %r3;
	setp.lt.s32	%p17, %r28, 128;
	@%p17 bra 	BB1_44;
	bra.uni 	BB1_24;

BB1_44:
	setp.lt.s32	%p30, %r3, 1;
	@%p30 bra 	BB1_53;

	add.s64 	%rd178, %rd1, 64;
	and.b32  	%r2064, %r3, 3;
	mov.u32 	%r14319, 0;
	setp.eq.s32	%p31, %r2064, 0;
	@%p31 bra 	BB1_51;

	setp.eq.s32	%p32, %r2064, 1;
	@%p32 bra 	BB1_50;

	setp.eq.s32	%p33, %r2064, 2;
	@%p33 bra 	BB1_49;

	ld.local.u8 	%rs52, [%rd1808+7];
	xor.b32  	%r2066, %r27, 7;
	cvt.u64.u32	%rd3996, %r2066;
	add.s64 	%rd3997, %rd178, %rd3996;
	st.local.u8 	[%rd3997], %rs52;
	add.s32 	%r27, %r27, 1;
	mov.u32 	%r14319, 1;

BB1_49:
	xor.b32  	%r2067, %r14319, 7;
	cvt.u64.u32	%rd3998, %r2067;
	add.s64 	%rd3999, %rd1808, %rd3998;
	ld.local.u8 	%rs53, [%rd3999];
	xor.b32  	%r2068, %r27, 7;
	cvt.s64.s32	%rd4000, %r2068;
	add.s64 	%rd4001, %rd178, %rd4000;
	st.local.u8 	[%rd4001], %rs53;
	add.s32 	%r27, %r27, 1;
	add.s32 	%r14319, %r14319, 1;

BB1_50:
	xor.b32  	%r2069, %r14319, 7;
	cvt.s64.s32	%rd4002, %r2069;
	add.s64 	%rd4003, %rd1808, %rd4002;
	ld.local.u8 	%rs54, [%rd4003];
	xor.b32  	%r2070, %r27, 7;
	cvt.s64.s32	%rd4004, %r2070;
	add.s64 	%rd4005, %rd178, %rd4004;
	st.local.u8 	[%rd4005], %rs54;
	add.s32 	%r27, %r27, 1;
	add.s32 	%r14319, %r14319, 1;

BB1_51:
	setp.lt.u32	%p34, %r3, 4;
	@%p34 bra 	BB1_53;

BB1_52:
	xor.b32  	%r2071, %r14319, 7;
	cvt.s64.s32	%rd4006, %r2071;
	add.s64 	%rd4007, %rd1808, %rd4006;
	ld.local.u8 	%rs55, [%rd4007];
	xor.b32  	%r2072, %r27, 7;
	cvt.s64.s32	%rd4008, %r2072;
	add.s64 	%rd4009, %rd178, %rd4008;
	st.local.u8 	[%rd4009], %rs55;
	add.s32 	%r2073, %r14319, 1;
	xor.b32  	%r2074, %r2073, 7;
	cvt.s64.s32	%rd4010, %r2074;
	add.s64 	%rd4011, %rd1808, %rd4010;
	ld.local.u8 	%rs56, [%rd4011];
	add.s32 	%r2075, %r27, 1;
	xor.b32  	%r2076, %r2075, 7;
	cvt.s64.s32	%rd4012, %r2076;
	add.s64 	%rd4013, %rd178, %rd4012;
	st.local.u8 	[%rd4013], %rs56;
	add.s32 	%r2077, %r14319, 2;
	xor.b32  	%r2078, %r2077, 7;
	cvt.s64.s32	%rd4014, %r2078;
	add.s64 	%rd4015, %rd1808, %rd4014;
	ld.local.u8 	%rs57, [%rd4015];
	add.s32 	%r2079, %r27, 2;
	xor.b32  	%r2080, %r2079, 7;
	cvt.s64.s32	%rd4016, %r2080;
	add.s64 	%rd4017, %rd178, %rd4016;
	st.local.u8 	[%rd4017], %rs57;
	add.s32 	%r2081, %r14319, 3;
	xor.b32  	%r2082, %r2081, 7;
	cvt.s64.s32	%rd4018, %r2082;
	add.s64 	%rd4019, %rd1808, %rd4018;
	ld.local.u8 	%rs58, [%rd4019];
	add.s32 	%r2083, %r27, 3;
	xor.b32  	%r2084, %r2083, 7;
	cvt.s64.s32	%rd4020, %r2084;
	add.s64 	%rd4021, %rd178, %rd4020;
	st.local.u8 	[%rd4021], %rs58;
	add.s32 	%r14319, %r14319, 4;
	setp.lt.s32	%p35, %r14319, %r3;
	add.s32 	%r27, %r27, 4;
	@%p35 bra 	BB1_52;
	bra.uni 	BB1_53;

BB1_24:
	mov.u32 	%r1312, 128;
	sub.s32 	%r29, %r1312, %r27;
	add.s64 	%rd93, %rd1, 64;
	mov.u32 	%r1313, 1;
	max.u32 	%r30, %r29, %r1313;
	and.b32  	%r31, %r30, 3;
	setp.eq.s32	%p18, %r31, 0;
	mov.u32 	%r14311, 0;
	@%p18 bra 	BB1_31;

	setp.eq.s32	%p19, %r31, 1;
	mov.u32 	%r14307, 0;
	@%p19 bra 	BB1_30;

	setp.eq.s32	%p20, %r31, 2;
	mov.u32 	%r1315, 0;
	@%p20 bra 	BB1_27;
	bra.uni 	BB1_28;

BB1_27:
	mov.u32 	%r1313, %r1315;
	bra.uni 	BB1_29;

BB1_28:
	ld.local.u8 	%rs38, [%rd1808+7];
	xor.b32  	%r1317, %r27, 7;
	cvt.u64.u32	%rd2926, %r1317;
	add.s64 	%rd2927, %rd93, %rd2926;
	st.local.u8 	[%rd2927], %rs38;
	add.s32 	%r27, %r27, 1;

BB1_29:
	xor.b32  	%r1318, %r1313, 7;
	cvt.u64.u32	%rd2928, %r1318;
	add.s64 	%rd2929, %rd1808, %rd2928;
	ld.local.u8 	%rs39, [%rd2929];
	xor.b32  	%r1319, %r27, 7;
	cvt.s64.s32	%rd2930, %r1319;
	add.s64 	%rd2931, %rd93, %rd2930;
	st.local.u8 	[%rd2931], %rs39;
	add.s32 	%r27, %r27, 1;
	add.s32 	%r14307, %r1313, 1;

BB1_30:
	xor.b32  	%r1320, %r14307, 7;
	cvt.s64.s32	%rd2932, %r1320;
	add.s64 	%rd2933, %rd1808, %rd2932;
	ld.local.u8 	%rs40, [%rd2933];
	xor.b32  	%r1321, %r27, 7;
	cvt.s64.s32	%rd2934, %r1321;
	add.s64 	%rd2935, %rd93, %rd2934;
	st.local.u8 	[%rd2935], %rs40;
	add.s32 	%r27, %r27, 1;
	add.s32 	%r14311, %r14307, 1;

BB1_31:
	setp.lt.u32	%p21, %r30, 4;
	@%p21 bra 	BB1_33;

BB1_32:
	xor.b32  	%r1322, %r14311, 7;
	cvt.s64.s32	%rd2936, %r1322;
	add.s64 	%rd2937, %rd1808, %rd2936;
	ld.local.u8 	%rs41, [%rd2937];
	xor.b32  	%r1323, %r27, 7;
	cvt.s64.s32	%rd2938, %r1323;
	add.s64 	%rd2939, %rd93, %rd2938;
	st.local.u8 	[%rd2939], %rs41;
	add.s32 	%r1324, %r14311, 1;
	xor.b32  	%r1325, %r1324, 7;
	cvt.s64.s32	%rd2940, %r1325;
	add.s64 	%rd2941, %rd1808, %rd2940;
	ld.local.u8 	%rs42, [%rd2941];
	add.s32 	%r1326, %r27, 1;
	xor.b32  	%r1327, %r1326, 7;
	cvt.s64.s32	%rd2942, %r1327;
	add.s64 	%rd2943, %rd93, %rd2942;
	st.local.u8 	[%rd2943], %rs42;
	add.s32 	%r1328, %r14311, 2;
	xor.b32  	%r1329, %r1328, 7;
	cvt.s64.s32	%rd2944, %r1329;
	add.s64 	%rd2945, %rd1808, %rd2944;
	ld.local.u8 	%rs43, [%rd2945];
	add.s32 	%r1330, %r27, 2;
	xor.b32  	%r1331, %r1330, 7;
	cvt.s64.s32	%rd2946, %r1331;
	add.s64 	%rd2947, %rd93, %rd2946;
	st.local.u8 	[%rd2947], %rs43;
	add.s32 	%r1332, %r14311, 3;
	xor.b32  	%r1333, %r1332, 7;
	cvt.s64.s32	%rd2948, %r1333;
	add.s64 	%rd2949, %rd1808, %rd2948;
	ld.local.u8 	%rs44, [%rd2949];
	add.s32 	%r1334, %r27, 3;
	xor.b32  	%r1335, %r1334, 7;
	cvt.s64.s32	%rd2950, %r1335;
	add.s64 	%rd2951, %rd93, %rd2950;
	st.local.u8 	[%rd2951], %rs44;
	add.s32 	%r14311, %r14311, 4;
	setp.lt.s32	%p22, %r14311, %r29;
	add.s32 	%r27, %r27, 4;
	@%p22 bra 	BB1_32;

BB1_33:
	ld.local.u64 	%rd2953, [%rd93];
	shr.u64 	%rd2954, %rd2953, 32;
	ld.local.u64 	%rd2955, [%rd1+72];
	shr.u64 	%rd2956, %rd2955, 32;
	ld.local.u64 	%rd2957, [%rd1+80];
	shr.u64 	%rd2958, %rd2957, 32;
	ld.local.u64 	%rd2959, [%rd1+88];
	shr.u64 	%rd2960, %rd2959, 32;
	ld.local.u64 	%rd2961, [%rd1+96];
	shr.u64 	%rd2962, %rd2961, 32;
	ld.local.u64 	%rd2963, [%rd1+104];
	shr.u64 	%rd2964, %rd2963, 32;
	ld.local.u64 	%rd2965, [%rd1+112];
	shr.u64 	%rd2966, %rd2965, 32;
	ld.local.u64 	%rd2967, [%rd1+120];
	shr.u64 	%rd2968, %rd2967, 32;
	ld.local.u64 	%rd2969, [%rd1+128];
	shr.u64 	%rd2970, %rd2969, 32;
	ld.local.u64 	%rd2971, [%rd1+136];
	shr.u64 	%rd2972, %rd2971, 32;
	ld.local.u64 	%rd2973, [%rd1+144];
	shr.u64 	%rd2974, %rd2973, 32;
	ld.local.u64 	%rd2975, [%rd1+152];
	shr.u64 	%rd2976, %rd2975, 32;
	ld.local.u64 	%rd2977, [%rd1+160];
	shr.u64 	%rd2978, %rd2977, 32;
	ld.local.u64 	%rd2979, [%rd1+168];
	shr.u64 	%rd2980, %rd2979, 32;
	ld.local.u64 	%rd2981, [%rd1+176];
	shr.u64 	%rd2982, %rd2981, 32;
	ld.local.u64 	%rd2983, [%rd1+184];
	shr.u64 	%rd2984, %rd2983, 32;
	bfi.b64 	%rd21380, %rd2954, %rd2953, 32, 32;
	bfi.b64 	%rd21381, %rd2956, %rd2955, 32, 32;
	bfi.b64 	%rd21382, %rd2958, %rd2957, 32, 32;
	bfi.b64 	%rd21383, %rd2960, %rd2959, 32, 32;
	bfi.b64 	%rd21384, %rd2962, %rd2961, 32, 32;
	bfi.b64 	%rd21385, %rd2964, %rd2963, 32, 32;
	bfi.b64 	%rd21386, %rd2966, %rd2965, 32, 32;
	bfi.b64 	%rd21387, %rd2968, %rd2967, 32, 32;
	bfi.b64 	%rd21371, %rd2970, %rd2969, 32, 32;
	bfi.b64 	%rd21370, %rd2972, %rd2971, 32, 32;
	bfi.b64 	%rd21369, %rd2974, %rd2973, 32, 32;
	bfi.b64 	%rd21368, %rd2976, %rd2975, 32, 32;
	bfi.b64 	%rd21367, %rd2978, %rd2977, 32, 32;
	bfi.b64 	%rd21366, %rd2980, %rd2979, 32, 32;
	bfi.b64 	%rd21365, %rd2982, %rd2981, 32, 32;
	bfi.b64 	%rd21364, %rd2984, %rd2983, 32, 32;
	ld.local.u64 	%rd111, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1337,%dummy}, %rd111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1338}, %rd111;
	}
	shf.r.wrap.b32 	%r1339, %r1338, %r1337, 14;
	shf.r.wrap.b32 	%r1340, %r1337, %r1338, 14;
	mov.b64 	%rd2985, {%r1340, %r1339};
	shf.r.wrap.b32 	%r1341, %r1338, %r1337, 18;
	shf.r.wrap.b32 	%r1342, %r1337, %r1338, 18;
	mov.b64 	%rd2986, {%r1342, %r1341};
	xor.b64  	%rd2987, %rd2986, %rd2985;
	shf.l.wrap.b32 	%r1343, %r1337, %r1338, 23;
	shf.l.wrap.b32 	%r1344, %r1338, %r1337, 23;
	mov.b64 	%rd2988, {%r1344, %r1343};
	xor.b64  	%rd2989, %rd2987, %rd2988;
	ld.local.u64 	%rd112, [%rd1+48];
	ld.local.u64 	%rd113, [%rd1+40];
	xor.b64  	%rd2990, %rd112, %rd113;
	and.b64  	%rd2991, %rd2990, %rd111;
	xor.b64  	%rd2992, %rd2991, %rd112;
	ld.local.u64 	%rd114, [%rd1+56];
	add.s64 	%rd2993, %rd114, %rd21380;
	mov.u64 	%rd21363, k_sha512;
	ld.const.u64 	%rd2994, [k_sha512];
	add.s64 	%rd2995, %rd2993, %rd2994;
	add.s64 	%rd2996, %rd2995, %rd2992;
	add.s64 	%rd2997, %rd2996, %rd2989;
	ld.local.u64 	%rd115, [%rd1+24];
	add.s64 	%rd2998, %rd2997, %rd115;
	ld.local.u64 	%rd116, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1345,%dummy}, %rd116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1346}, %rd116;
	}
	shf.r.wrap.b32 	%r1347, %r1346, %r1345, 28;
	shf.r.wrap.b32 	%r1348, %r1345, %r1346, 28;
	mov.b64 	%rd2999, {%r1348, %r1347};
	shf.l.wrap.b32 	%r1349, %r1345, %r1346, 30;
	shf.l.wrap.b32 	%r1350, %r1346, %r1345, 30;
	mov.b64 	%rd3000, {%r1350, %r1349};
	xor.b64  	%rd3001, %rd3000, %rd2999;
	shf.l.wrap.b32 	%r1351, %r1345, %r1346, 25;
	shf.l.wrap.b32 	%r1352, %r1346, %r1345, 25;
	mov.b64 	%rd3002, {%r1352, %r1351};
	xor.b64  	%rd3003, %rd3001, %rd3002;
	ld.local.u64 	%rd117, [%rd1+16];
	xor.b64  	%rd3004, %rd117, %rd116;
	ld.local.u64 	%rd118, [%rd1+8];
	xor.b64  	%rd3005, %rd118, %rd116;
	and.b64  	%rd3006, %rd3004, %rd3005;
	xor.b64  	%rd3007, %rd3006, %rd116;
	add.s64 	%rd3008, %rd2997, %rd3007;
	add.s64 	%rd3009, %rd3008, %rd3003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1353,%dummy}, %rd2998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1354}, %rd2998;
	}
	shf.r.wrap.b32 	%r1355, %r1354, %r1353, 14;
	shf.r.wrap.b32 	%r1356, %r1353, %r1354, 14;
	mov.b64 	%rd3010, {%r1356, %r1355};
	shf.r.wrap.b32 	%r1357, %r1354, %r1353, 18;
	shf.r.wrap.b32 	%r1358, %r1353, %r1354, 18;
	mov.b64 	%rd3011, {%r1358, %r1357};
	xor.b64  	%rd3012, %rd3011, %rd3010;
	shf.l.wrap.b32 	%r1359, %r1353, %r1354, 23;
	shf.l.wrap.b32 	%r1360, %r1354, %r1353, 23;
	mov.b64 	%rd3013, {%r1360, %r1359};
	xor.b64  	%rd3014, %rd3012, %rd3013;
	xor.b64  	%rd3015, %rd113, %rd111;
	and.b64  	%rd3016, %rd2998, %rd3015;
	xor.b64  	%rd3017, %rd3016, %rd113;
	add.s64 	%rd3018, %rd112, %rd21381;
	ld.const.u64 	%rd3019, [k_sha512+8];
	add.s64 	%rd3020, %rd3018, %rd3019;
	add.s64 	%rd3021, %rd3020, %rd3017;
	add.s64 	%rd3022, %rd3021, %rd3014;
	add.s64 	%rd3023, %rd3022, %rd117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1361,%dummy}, %rd3009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1362}, %rd3009;
	}
	shf.r.wrap.b32 	%r1363, %r1362, %r1361, 28;
	shf.r.wrap.b32 	%r1364, %r1361, %r1362, 28;
	mov.b64 	%rd3024, {%r1364, %r1363};
	shf.l.wrap.b32 	%r1365, %r1361, %r1362, 30;
	shf.l.wrap.b32 	%r1366, %r1362, %r1361, 30;
	mov.b64 	%rd3025, {%r1366, %r1365};
	xor.b64  	%rd3026, %rd3025, %rd3024;
	shf.l.wrap.b32 	%r1367, %r1361, %r1362, 25;
	shf.l.wrap.b32 	%r1368, %r1362, %r1361, 25;
	mov.b64 	%rd3027, {%r1368, %r1367};
	xor.b64  	%rd3028, %rd3026, %rd3027;
	xor.b64  	%rd3029, %rd3009, %rd118;
	xor.b64  	%rd3030, %rd3009, %rd116;
	and.b64  	%rd3031, %rd3030, %rd3029;
	xor.b64  	%rd3032, %rd3031, %rd3009;
	add.s64 	%rd3033, %rd3022, %rd3032;
	add.s64 	%rd3034, %rd3033, %rd3028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1369,%dummy}, %rd3023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1370}, %rd3023;
	}
	shf.r.wrap.b32 	%r1371, %r1370, %r1369, 14;
	shf.r.wrap.b32 	%r1372, %r1369, %r1370, 14;
	mov.b64 	%rd3035, {%r1372, %r1371};
	shf.r.wrap.b32 	%r1373, %r1370, %r1369, 18;
	shf.r.wrap.b32 	%r1374, %r1369, %r1370, 18;
	mov.b64 	%rd3036, {%r1374, %r1373};
	xor.b64  	%rd3037, %rd3036, %rd3035;
	shf.l.wrap.b32 	%r1375, %r1369, %r1370, 23;
	shf.l.wrap.b32 	%r1376, %r1370, %r1369, 23;
	mov.b64 	%rd3038, {%r1376, %r1375};
	xor.b64  	%rd3039, %rd3037, %rd3038;
	xor.b64  	%rd3040, %rd2998, %rd111;
	and.b64  	%rd3041, %rd3023, %rd3040;
	xor.b64  	%rd3042, %rd3041, %rd111;
	add.s64 	%rd3043, %rd113, %rd21382;
	ld.const.u64 	%rd3044, [k_sha512+16];
	add.s64 	%rd3045, %rd3043, %rd3044;
	add.s64 	%rd3046, %rd3045, %rd3042;
	add.s64 	%rd3047, %rd3046, %rd3039;
	add.s64 	%rd3048, %rd3047, %rd118;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1377,%dummy}, %rd3034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1378}, %rd3034;
	}
	shf.r.wrap.b32 	%r1379, %r1378, %r1377, 28;
	shf.r.wrap.b32 	%r1380, %r1377, %r1378, 28;
	mov.b64 	%rd3049, {%r1380, %r1379};
	shf.l.wrap.b32 	%r1381, %r1377, %r1378, 30;
	shf.l.wrap.b32 	%r1382, %r1378, %r1377, 30;
	mov.b64 	%rd3050, {%r1382, %r1381};
	xor.b64  	%rd3051, %rd3050, %rd3049;
	shf.l.wrap.b32 	%r1383, %r1377, %r1378, 25;
	shf.l.wrap.b32 	%r1384, %r1378, %r1377, 25;
	mov.b64 	%rd3052, {%r1384, %r1383};
	xor.b64  	%rd3053, %rd3051, %rd3052;
	xor.b64  	%rd3054, %rd3034, %rd116;
	xor.b64  	%rd3055, %rd3034, %rd3009;
	and.b64  	%rd3056, %rd3055, %rd3054;
	xor.b64  	%rd3057, %rd3056, %rd3034;
	add.s64 	%rd3058, %rd3047, %rd3057;
	add.s64 	%rd3059, %rd3058, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1385,%dummy}, %rd3048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1386}, %rd3048;
	}
	shf.r.wrap.b32 	%r1387, %r1386, %r1385, 14;
	shf.r.wrap.b32 	%r1388, %r1385, %r1386, 14;
	mov.b64 	%rd3060, {%r1388, %r1387};
	shf.r.wrap.b32 	%r1389, %r1386, %r1385, 18;
	shf.r.wrap.b32 	%r1390, %r1385, %r1386, 18;
	mov.b64 	%rd3061, {%r1390, %r1389};
	xor.b64  	%rd3062, %rd3061, %rd3060;
	shf.l.wrap.b32 	%r1391, %r1385, %r1386, 23;
	shf.l.wrap.b32 	%r1392, %r1386, %r1385, 23;
	mov.b64 	%rd3063, {%r1392, %r1391};
	xor.b64  	%rd3064, %rd3062, %rd3063;
	xor.b64  	%rd3065, %rd3023, %rd2998;
	and.b64  	%rd3066, %rd3048, %rd3065;
	xor.b64  	%rd3067, %rd3066, %rd2998;
	add.s64 	%rd3068, %rd111, %rd21383;
	ld.const.u64 	%rd3069, [k_sha512+24];
	add.s64 	%rd3070, %rd3068, %rd3069;
	add.s64 	%rd3071, %rd3070, %rd3067;
	add.s64 	%rd3072, %rd3071, %rd3064;
	add.s64 	%rd3073, %rd3072, %rd116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1393,%dummy}, %rd3059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1394}, %rd3059;
	}
	shf.r.wrap.b32 	%r1395, %r1394, %r1393, 28;
	shf.r.wrap.b32 	%r1396, %r1393, %r1394, 28;
	mov.b64 	%rd3074, {%r1396, %r1395};
	shf.l.wrap.b32 	%r1397, %r1393, %r1394, 30;
	shf.l.wrap.b32 	%r1398, %r1394, %r1393, 30;
	mov.b64 	%rd3075, {%r1398, %r1397};
	xor.b64  	%rd3076, %rd3075, %rd3074;
	shf.l.wrap.b32 	%r1399, %r1393, %r1394, 25;
	shf.l.wrap.b32 	%r1400, %r1394, %r1393, 25;
	mov.b64 	%rd3077, {%r1400, %r1399};
	xor.b64  	%rd3078, %rd3076, %rd3077;
	xor.b64  	%rd3079, %rd3059, %rd3009;
	xor.b64  	%rd3080, %rd3059, %rd3034;
	and.b64  	%rd3081, %rd3080, %rd3079;
	xor.b64  	%rd3082, %rd3081, %rd3059;
	add.s64 	%rd3083, %rd3072, %rd3082;
	add.s64 	%rd3084, %rd3083, %rd3078;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1401,%dummy}, %rd3073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1402}, %rd3073;
	}
	shf.r.wrap.b32 	%r1403, %r1402, %r1401, 14;
	shf.r.wrap.b32 	%r1404, %r1401, %r1402, 14;
	mov.b64 	%rd3085, {%r1404, %r1403};
	shf.r.wrap.b32 	%r1405, %r1402, %r1401, 18;
	shf.r.wrap.b32 	%r1406, %r1401, %r1402, 18;
	mov.b64 	%rd3086, {%r1406, %r1405};
	xor.b64  	%rd3087, %rd3086, %rd3085;
	shf.l.wrap.b32 	%r1407, %r1401, %r1402, 23;
	shf.l.wrap.b32 	%r1408, %r1402, %r1401, 23;
	mov.b64 	%rd3088, {%r1408, %r1407};
	xor.b64  	%rd3089, %rd3087, %rd3088;
	xor.b64  	%rd3090, %rd3048, %rd3023;
	and.b64  	%rd3091, %rd3073, %rd3090;
	xor.b64  	%rd3092, %rd3091, %rd3023;
	add.s64 	%rd3093, %rd2998, %rd21384;
	ld.const.u64 	%rd3094, [k_sha512+32];
	add.s64 	%rd3095, %rd3093, %rd3094;
	add.s64 	%rd3096, %rd3095, %rd3092;
	add.s64 	%rd3097, %rd3096, %rd3089;
	add.s64 	%rd3098, %rd3097, %rd3009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1409,%dummy}, %rd3084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1410}, %rd3084;
	}
	shf.r.wrap.b32 	%r1411, %r1410, %r1409, 28;
	shf.r.wrap.b32 	%r1412, %r1409, %r1410, 28;
	mov.b64 	%rd3099, {%r1412, %r1411};
	shf.l.wrap.b32 	%r1413, %r1409, %r1410, 30;
	shf.l.wrap.b32 	%r1414, %r1410, %r1409, 30;
	mov.b64 	%rd3100, {%r1414, %r1413};
	xor.b64  	%rd3101, %rd3100, %rd3099;
	shf.l.wrap.b32 	%r1415, %r1409, %r1410, 25;
	shf.l.wrap.b32 	%r1416, %r1410, %r1409, 25;
	mov.b64 	%rd3102, {%r1416, %r1415};
	xor.b64  	%rd3103, %rd3101, %rd3102;
	xor.b64  	%rd3104, %rd3084, %rd3034;
	xor.b64  	%rd3105, %rd3084, %rd3059;
	and.b64  	%rd3106, %rd3105, %rd3104;
	xor.b64  	%rd3107, %rd3106, %rd3084;
	add.s64 	%rd3108, %rd3097, %rd3107;
	add.s64 	%rd3109, %rd3108, %rd3103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1417,%dummy}, %rd3098;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1418}, %rd3098;
	}
	shf.r.wrap.b32 	%r1419, %r1418, %r1417, 14;
	shf.r.wrap.b32 	%r1420, %r1417, %r1418, 14;
	mov.b64 	%rd3110, {%r1420, %r1419};
	shf.r.wrap.b32 	%r1421, %r1418, %r1417, 18;
	shf.r.wrap.b32 	%r1422, %r1417, %r1418, 18;
	mov.b64 	%rd3111, {%r1422, %r1421};
	xor.b64  	%rd3112, %rd3111, %rd3110;
	shf.l.wrap.b32 	%r1423, %r1417, %r1418, 23;
	shf.l.wrap.b32 	%r1424, %r1418, %r1417, 23;
	mov.b64 	%rd3113, {%r1424, %r1423};
	xor.b64  	%rd3114, %rd3112, %rd3113;
	xor.b64  	%rd3115, %rd3073, %rd3048;
	and.b64  	%rd3116, %rd3098, %rd3115;
	xor.b64  	%rd3117, %rd3116, %rd3048;
	add.s64 	%rd3118, %rd3023, %rd21385;
	ld.const.u64 	%rd3119, [k_sha512+40];
	add.s64 	%rd3120, %rd3118, %rd3119;
	add.s64 	%rd3121, %rd3120, %rd3117;
	add.s64 	%rd3122, %rd3121, %rd3114;
	add.s64 	%rd3123, %rd3122, %rd3034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1425,%dummy}, %rd3109;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1426}, %rd3109;
	}
	shf.r.wrap.b32 	%r1427, %r1426, %r1425, 28;
	shf.r.wrap.b32 	%r1428, %r1425, %r1426, 28;
	mov.b64 	%rd3124, {%r1428, %r1427};
	shf.l.wrap.b32 	%r1429, %r1425, %r1426, 30;
	shf.l.wrap.b32 	%r1430, %r1426, %r1425, 30;
	mov.b64 	%rd3125, {%r1430, %r1429};
	xor.b64  	%rd3126, %rd3125, %rd3124;
	shf.l.wrap.b32 	%r1431, %r1425, %r1426, 25;
	shf.l.wrap.b32 	%r1432, %r1426, %r1425, 25;
	mov.b64 	%rd3127, {%r1432, %r1431};
	xor.b64  	%rd3128, %rd3126, %rd3127;
	xor.b64  	%rd3129, %rd3109, %rd3059;
	xor.b64  	%rd3130, %rd3109, %rd3084;
	and.b64  	%rd3131, %rd3130, %rd3129;
	xor.b64  	%rd3132, %rd3131, %rd3109;
	add.s64 	%rd3133, %rd3122, %rd3132;
	add.s64 	%rd3134, %rd3133, %rd3128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1433,%dummy}, %rd3123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1434}, %rd3123;
	}
	shf.r.wrap.b32 	%r1435, %r1434, %r1433, 14;
	shf.r.wrap.b32 	%r1436, %r1433, %r1434, 14;
	mov.b64 	%rd3135, {%r1436, %r1435};
	shf.r.wrap.b32 	%r1437, %r1434, %r1433, 18;
	shf.r.wrap.b32 	%r1438, %r1433, %r1434, 18;
	mov.b64 	%rd3136, {%r1438, %r1437};
	xor.b64  	%rd3137, %rd3136, %rd3135;
	shf.l.wrap.b32 	%r1439, %r1433, %r1434, 23;
	shf.l.wrap.b32 	%r1440, %r1434, %r1433, 23;
	mov.b64 	%rd3138, {%r1440, %r1439};
	xor.b64  	%rd3139, %rd3137, %rd3138;
	xor.b64  	%rd3140, %rd3098, %rd3073;
	and.b64  	%rd3141, %rd3123, %rd3140;
	xor.b64  	%rd3142, %rd3141, %rd3073;
	add.s64 	%rd3143, %rd3048, %rd21386;
	ld.const.u64 	%rd3144, [k_sha512+48];
	add.s64 	%rd3145, %rd3143, %rd3144;
	add.s64 	%rd3146, %rd3145, %rd3142;
	add.s64 	%rd3147, %rd3146, %rd3139;
	add.s64 	%rd3148, %rd3147, %rd3059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1441,%dummy}, %rd3134;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1442}, %rd3134;
	}
	shf.r.wrap.b32 	%r1443, %r1442, %r1441, 28;
	shf.r.wrap.b32 	%r1444, %r1441, %r1442, 28;
	mov.b64 	%rd3149, {%r1444, %r1443};
	shf.l.wrap.b32 	%r1445, %r1441, %r1442, 30;
	shf.l.wrap.b32 	%r1446, %r1442, %r1441, 30;
	mov.b64 	%rd3150, {%r1446, %r1445};
	xor.b64  	%rd3151, %rd3150, %rd3149;
	shf.l.wrap.b32 	%r1447, %r1441, %r1442, 25;
	shf.l.wrap.b32 	%r1448, %r1442, %r1441, 25;
	mov.b64 	%rd3152, {%r1448, %r1447};
	xor.b64  	%rd3153, %rd3151, %rd3152;
	xor.b64  	%rd3154, %rd3134, %rd3084;
	xor.b64  	%rd3155, %rd3134, %rd3109;
	and.b64  	%rd3156, %rd3155, %rd3154;
	xor.b64  	%rd3157, %rd3156, %rd3134;
	add.s64 	%rd3158, %rd3147, %rd3157;
	add.s64 	%rd3159, %rd3158, %rd3153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1449,%dummy}, %rd3148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1450}, %rd3148;
	}
	shf.r.wrap.b32 	%r1451, %r1450, %r1449, 14;
	shf.r.wrap.b32 	%r1452, %r1449, %r1450, 14;
	mov.b64 	%rd3160, {%r1452, %r1451};
	shf.r.wrap.b32 	%r1453, %r1450, %r1449, 18;
	shf.r.wrap.b32 	%r1454, %r1449, %r1450, 18;
	mov.b64 	%rd3161, {%r1454, %r1453};
	xor.b64  	%rd3162, %rd3161, %rd3160;
	shf.l.wrap.b32 	%r1455, %r1449, %r1450, 23;
	shf.l.wrap.b32 	%r1456, %r1450, %r1449, 23;
	mov.b64 	%rd3163, {%r1456, %r1455};
	xor.b64  	%rd3164, %rd3162, %rd3163;
	xor.b64  	%rd3165, %rd3123, %rd3098;
	and.b64  	%rd3166, %rd3148, %rd3165;
	xor.b64  	%rd3167, %rd3166, %rd3098;
	add.s64 	%rd3168, %rd3073, %rd21387;
	ld.const.u64 	%rd3169, [k_sha512+56];
	add.s64 	%rd3170, %rd3168, %rd3169;
	add.s64 	%rd3171, %rd3170, %rd3167;
	add.s64 	%rd3172, %rd3171, %rd3164;
	add.s64 	%rd3173, %rd3172, %rd3084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1457,%dummy}, %rd3159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1458}, %rd3159;
	}
	shf.r.wrap.b32 	%r1459, %r1458, %r1457, 28;
	shf.r.wrap.b32 	%r1460, %r1457, %r1458, 28;
	mov.b64 	%rd3174, {%r1460, %r1459};
	shf.l.wrap.b32 	%r1461, %r1457, %r1458, 30;
	shf.l.wrap.b32 	%r1462, %r1458, %r1457, 30;
	mov.b64 	%rd3175, {%r1462, %r1461};
	xor.b64  	%rd3176, %rd3175, %rd3174;
	shf.l.wrap.b32 	%r1463, %r1457, %r1458, 25;
	shf.l.wrap.b32 	%r1464, %r1458, %r1457, 25;
	mov.b64 	%rd3177, {%r1464, %r1463};
	xor.b64  	%rd3178, %rd3176, %rd3177;
	xor.b64  	%rd3179, %rd3159, %rd3109;
	xor.b64  	%rd3180, %rd3159, %rd3134;
	and.b64  	%rd3181, %rd3180, %rd3179;
	xor.b64  	%rd3182, %rd3181, %rd3159;
	add.s64 	%rd3183, %rd3172, %rd3182;
	add.s64 	%rd3184, %rd3183, %rd3178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1465,%dummy}, %rd3173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1466}, %rd3173;
	}
	shf.r.wrap.b32 	%r1467, %r1466, %r1465, 14;
	shf.r.wrap.b32 	%r1468, %r1465, %r1466, 14;
	mov.b64 	%rd3185, {%r1468, %r1467};
	shf.r.wrap.b32 	%r1469, %r1466, %r1465, 18;
	shf.r.wrap.b32 	%r1470, %r1465, %r1466, 18;
	mov.b64 	%rd3186, {%r1470, %r1469};
	xor.b64  	%rd3187, %rd3186, %rd3185;
	shf.l.wrap.b32 	%r1471, %r1465, %r1466, 23;
	shf.l.wrap.b32 	%r1472, %r1466, %r1465, 23;
	mov.b64 	%rd3188, {%r1472, %r1471};
	xor.b64  	%rd3189, %rd3187, %rd3188;
	xor.b64  	%rd3190, %rd3148, %rd3123;
	and.b64  	%rd3191, %rd3173, %rd3190;
	xor.b64  	%rd3192, %rd3191, %rd3123;
	add.s64 	%rd3193, %rd3098, %rd21371;
	ld.const.u64 	%rd3194, [k_sha512+64];
	add.s64 	%rd3195, %rd3193, %rd3194;
	add.s64 	%rd3196, %rd3195, %rd3192;
	add.s64 	%rd3197, %rd3196, %rd3189;
	add.s64 	%rd3198, %rd3197, %rd3109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1473,%dummy}, %rd3184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1474}, %rd3184;
	}
	shf.r.wrap.b32 	%r1475, %r1474, %r1473, 28;
	shf.r.wrap.b32 	%r1476, %r1473, %r1474, 28;
	mov.b64 	%rd3199, {%r1476, %r1475};
	shf.l.wrap.b32 	%r1477, %r1473, %r1474, 30;
	shf.l.wrap.b32 	%r1478, %r1474, %r1473, 30;
	mov.b64 	%rd3200, {%r1478, %r1477};
	xor.b64  	%rd3201, %rd3200, %rd3199;
	shf.l.wrap.b32 	%r1479, %r1473, %r1474, 25;
	shf.l.wrap.b32 	%r1480, %r1474, %r1473, 25;
	mov.b64 	%rd3202, {%r1480, %r1479};
	xor.b64  	%rd3203, %rd3201, %rd3202;
	xor.b64  	%rd3204, %rd3184, %rd3134;
	xor.b64  	%rd3205, %rd3184, %rd3159;
	and.b64  	%rd3206, %rd3205, %rd3204;
	xor.b64  	%rd3207, %rd3206, %rd3184;
	add.s64 	%rd3208, %rd3197, %rd3207;
	add.s64 	%rd3209, %rd3208, %rd3203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1481,%dummy}, %rd3198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1482}, %rd3198;
	}
	shf.r.wrap.b32 	%r1483, %r1482, %r1481, 14;
	shf.r.wrap.b32 	%r1484, %r1481, %r1482, 14;
	mov.b64 	%rd3210, {%r1484, %r1483};
	shf.r.wrap.b32 	%r1485, %r1482, %r1481, 18;
	shf.r.wrap.b32 	%r1486, %r1481, %r1482, 18;
	mov.b64 	%rd3211, {%r1486, %r1485};
	xor.b64  	%rd3212, %rd3211, %rd3210;
	shf.l.wrap.b32 	%r1487, %r1481, %r1482, 23;
	shf.l.wrap.b32 	%r1488, %r1482, %r1481, 23;
	mov.b64 	%rd3213, {%r1488, %r1487};
	xor.b64  	%rd3214, %rd3212, %rd3213;
	xor.b64  	%rd3215, %rd3173, %rd3148;
	and.b64  	%rd3216, %rd3198, %rd3215;
	xor.b64  	%rd3217, %rd3216, %rd3148;
	add.s64 	%rd3218, %rd3123, %rd21370;
	ld.const.u64 	%rd3219, [k_sha512+72];
	add.s64 	%rd3220, %rd3218, %rd3219;
	add.s64 	%rd3221, %rd3220, %rd3217;
	add.s64 	%rd3222, %rd3221, %rd3214;
	add.s64 	%rd3223, %rd3222, %rd3134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1489,%dummy}, %rd3209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1490}, %rd3209;
	}
	shf.r.wrap.b32 	%r1491, %r1490, %r1489, 28;
	shf.r.wrap.b32 	%r1492, %r1489, %r1490, 28;
	mov.b64 	%rd3224, {%r1492, %r1491};
	shf.l.wrap.b32 	%r1493, %r1489, %r1490, 30;
	shf.l.wrap.b32 	%r1494, %r1490, %r1489, 30;
	mov.b64 	%rd3225, {%r1494, %r1493};
	xor.b64  	%rd3226, %rd3225, %rd3224;
	shf.l.wrap.b32 	%r1495, %r1489, %r1490, 25;
	shf.l.wrap.b32 	%r1496, %r1490, %r1489, 25;
	mov.b64 	%rd3227, {%r1496, %r1495};
	xor.b64  	%rd3228, %rd3226, %rd3227;
	xor.b64  	%rd3229, %rd3209, %rd3159;
	xor.b64  	%rd3230, %rd3209, %rd3184;
	and.b64  	%rd3231, %rd3230, %rd3229;
	xor.b64  	%rd3232, %rd3231, %rd3209;
	add.s64 	%rd3233, %rd3222, %rd3232;
	add.s64 	%rd3234, %rd3233, %rd3228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1497,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1498}, %rd3223;
	}
	shf.r.wrap.b32 	%r1499, %r1498, %r1497, 14;
	shf.r.wrap.b32 	%r1500, %r1497, %r1498, 14;
	mov.b64 	%rd3235, {%r1500, %r1499};
	shf.r.wrap.b32 	%r1501, %r1498, %r1497, 18;
	shf.r.wrap.b32 	%r1502, %r1497, %r1498, 18;
	mov.b64 	%rd3236, {%r1502, %r1501};
	xor.b64  	%rd3237, %rd3236, %rd3235;
	shf.l.wrap.b32 	%r1503, %r1497, %r1498, 23;
	shf.l.wrap.b32 	%r1504, %r1498, %r1497, 23;
	mov.b64 	%rd3238, {%r1504, %r1503};
	xor.b64  	%rd3239, %rd3237, %rd3238;
	xor.b64  	%rd3240, %rd3198, %rd3173;
	and.b64  	%rd3241, %rd3223, %rd3240;
	xor.b64  	%rd3242, %rd3241, %rd3173;
	add.s64 	%rd3243, %rd3148, %rd21369;
	ld.const.u64 	%rd3244, [k_sha512+80];
	add.s64 	%rd3245, %rd3243, %rd3244;
	add.s64 	%rd3246, %rd3245, %rd3242;
	add.s64 	%rd3247, %rd3246, %rd3239;
	add.s64 	%rd3248, %rd3247, %rd3159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1505,%dummy}, %rd3234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1506}, %rd3234;
	}
	shf.r.wrap.b32 	%r1507, %r1506, %r1505, 28;
	shf.r.wrap.b32 	%r1508, %r1505, %r1506, 28;
	mov.b64 	%rd3249, {%r1508, %r1507};
	shf.l.wrap.b32 	%r1509, %r1505, %r1506, 30;
	shf.l.wrap.b32 	%r1510, %r1506, %r1505, 30;
	mov.b64 	%rd3250, {%r1510, %r1509};
	xor.b64  	%rd3251, %rd3250, %rd3249;
	shf.l.wrap.b32 	%r1511, %r1505, %r1506, 25;
	shf.l.wrap.b32 	%r1512, %r1506, %r1505, 25;
	mov.b64 	%rd3252, {%r1512, %r1511};
	xor.b64  	%rd3253, %rd3251, %rd3252;
	xor.b64  	%rd3254, %rd3234, %rd3184;
	xor.b64  	%rd3255, %rd3234, %rd3209;
	and.b64  	%rd3256, %rd3255, %rd3254;
	xor.b64  	%rd3257, %rd3256, %rd3234;
	add.s64 	%rd3258, %rd3247, %rd3257;
	add.s64 	%rd3259, %rd3258, %rd3253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1513,%dummy}, %rd3248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1514}, %rd3248;
	}
	shf.r.wrap.b32 	%r1515, %r1514, %r1513, 14;
	shf.r.wrap.b32 	%r1516, %r1513, %r1514, 14;
	mov.b64 	%rd3260, {%r1516, %r1515};
	shf.r.wrap.b32 	%r1517, %r1514, %r1513, 18;
	shf.r.wrap.b32 	%r1518, %r1513, %r1514, 18;
	mov.b64 	%rd3261, {%r1518, %r1517};
	xor.b64  	%rd3262, %rd3261, %rd3260;
	shf.l.wrap.b32 	%r1519, %r1513, %r1514, 23;
	shf.l.wrap.b32 	%r1520, %r1514, %r1513, 23;
	mov.b64 	%rd3263, {%r1520, %r1519};
	xor.b64  	%rd3264, %rd3262, %rd3263;
	xor.b64  	%rd3265, %rd3223, %rd3198;
	and.b64  	%rd3266, %rd3248, %rd3265;
	xor.b64  	%rd3267, %rd3266, %rd3198;
	add.s64 	%rd3268, %rd3173, %rd21368;
	ld.const.u64 	%rd3269, [k_sha512+88];
	add.s64 	%rd3270, %rd3268, %rd3269;
	add.s64 	%rd3271, %rd3270, %rd3267;
	add.s64 	%rd3272, %rd3271, %rd3264;
	add.s64 	%rd3273, %rd3272, %rd3184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1521,%dummy}, %rd3259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1522}, %rd3259;
	}
	shf.r.wrap.b32 	%r1523, %r1522, %r1521, 28;
	shf.r.wrap.b32 	%r1524, %r1521, %r1522, 28;
	mov.b64 	%rd3274, {%r1524, %r1523};
	shf.l.wrap.b32 	%r1525, %r1521, %r1522, 30;
	shf.l.wrap.b32 	%r1526, %r1522, %r1521, 30;
	mov.b64 	%rd3275, {%r1526, %r1525};
	xor.b64  	%rd3276, %rd3275, %rd3274;
	shf.l.wrap.b32 	%r1527, %r1521, %r1522, 25;
	shf.l.wrap.b32 	%r1528, %r1522, %r1521, 25;
	mov.b64 	%rd3277, {%r1528, %r1527};
	xor.b64  	%rd3278, %rd3276, %rd3277;
	xor.b64  	%rd3279, %rd3259, %rd3209;
	xor.b64  	%rd3280, %rd3259, %rd3234;
	and.b64  	%rd3281, %rd3280, %rd3279;
	xor.b64  	%rd3282, %rd3281, %rd3259;
	add.s64 	%rd3283, %rd3272, %rd3282;
	add.s64 	%rd3284, %rd3283, %rd3278;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1529,%dummy}, %rd3273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1530}, %rd3273;
	}
	shf.r.wrap.b32 	%r1531, %r1530, %r1529, 14;
	shf.r.wrap.b32 	%r1532, %r1529, %r1530, 14;
	mov.b64 	%rd3285, {%r1532, %r1531};
	shf.r.wrap.b32 	%r1533, %r1530, %r1529, 18;
	shf.r.wrap.b32 	%r1534, %r1529, %r1530, 18;
	mov.b64 	%rd3286, {%r1534, %r1533};
	xor.b64  	%rd3287, %rd3286, %rd3285;
	shf.l.wrap.b32 	%r1535, %r1529, %r1530, 23;
	shf.l.wrap.b32 	%r1536, %r1530, %r1529, 23;
	mov.b64 	%rd3288, {%r1536, %r1535};
	xor.b64  	%rd3289, %rd3287, %rd3288;
	xor.b64  	%rd3290, %rd3248, %rd3223;
	and.b64  	%rd3291, %rd3273, %rd3290;
	xor.b64  	%rd3292, %rd3291, %rd3223;
	add.s64 	%rd3293, %rd3198, %rd21367;
	ld.const.u64 	%rd3294, [k_sha512+96];
	add.s64 	%rd3295, %rd3293, %rd3294;
	add.s64 	%rd3296, %rd3295, %rd3292;
	add.s64 	%rd3297, %rd3296, %rd3289;
	add.s64 	%rd21379, %rd3297, %rd3209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1537,%dummy}, %rd3284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1538}, %rd3284;
	}
	shf.r.wrap.b32 	%r1539, %r1538, %r1537, 28;
	shf.r.wrap.b32 	%r1540, %r1537, %r1538, 28;
	mov.b64 	%rd3298, {%r1540, %r1539};
	shf.l.wrap.b32 	%r1541, %r1537, %r1538, 30;
	shf.l.wrap.b32 	%r1542, %r1538, %r1537, 30;
	mov.b64 	%rd3299, {%r1542, %r1541};
	xor.b64  	%rd3300, %rd3299, %rd3298;
	shf.l.wrap.b32 	%r1543, %r1537, %r1538, 25;
	shf.l.wrap.b32 	%r1544, %r1538, %r1537, 25;
	mov.b64 	%rd3301, {%r1544, %r1543};
	xor.b64  	%rd3302, %rd3300, %rd3301;
	xor.b64  	%rd3303, %rd3284, %rd3234;
	xor.b64  	%rd3304, %rd3284, %rd3259;
	and.b64  	%rd3305, %rd3304, %rd3303;
	xor.b64  	%rd3306, %rd3305, %rd3284;
	add.s64 	%rd3307, %rd3297, %rd3306;
	add.s64 	%rd21375, %rd3307, %rd3302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1545,%dummy}, %rd21379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1546}, %rd21379;
	}
	shf.r.wrap.b32 	%r1547, %r1546, %r1545, 14;
	shf.r.wrap.b32 	%r1548, %r1545, %r1546, 14;
	mov.b64 	%rd3308, {%r1548, %r1547};
	shf.r.wrap.b32 	%r1549, %r1546, %r1545, 18;
	shf.r.wrap.b32 	%r1550, %r1545, %r1546, 18;
	mov.b64 	%rd3309, {%r1550, %r1549};
	xor.b64  	%rd3310, %rd3309, %rd3308;
	shf.l.wrap.b32 	%r1551, %r1545, %r1546, 23;
	shf.l.wrap.b32 	%r1552, %r1546, %r1545, 23;
	mov.b64 	%rd3311, {%r1552, %r1551};
	xor.b64  	%rd3312, %rd3310, %rd3311;
	xor.b64  	%rd3313, %rd3273, %rd3248;
	and.b64  	%rd3314, %rd21379, %rd3313;
	xor.b64  	%rd3315, %rd3314, %rd3248;
	add.s64 	%rd3316, %rd3223, %rd21366;
	ld.const.u64 	%rd3317, [k_sha512+104];
	add.s64 	%rd3318, %rd3316, %rd3317;
	add.s64 	%rd3319, %rd3318, %rd3315;
	add.s64 	%rd3320, %rd3319, %rd3312;
	add.s64 	%rd21378, %rd3320, %rd3234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1553,%dummy}, %rd21375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1554}, %rd21375;
	}
	shf.r.wrap.b32 	%r1555, %r1554, %r1553, 28;
	shf.r.wrap.b32 	%r1556, %r1553, %r1554, 28;
	mov.b64 	%rd3321, {%r1556, %r1555};
	shf.l.wrap.b32 	%r1557, %r1553, %r1554, 30;
	shf.l.wrap.b32 	%r1558, %r1554, %r1553, 30;
	mov.b64 	%rd3322, {%r1558, %r1557};
	xor.b64  	%rd3323, %rd3322, %rd3321;
	shf.l.wrap.b32 	%r1559, %r1553, %r1554, 25;
	shf.l.wrap.b32 	%r1560, %r1554, %r1553, 25;
	mov.b64 	%rd3324, {%r1560, %r1559};
	xor.b64  	%rd3325, %rd3323, %rd3324;
	xor.b64  	%rd3326, %rd21375, %rd3259;
	xor.b64  	%rd3327, %rd21375, %rd3284;
	and.b64  	%rd3328, %rd3327, %rd3326;
	xor.b64  	%rd3329, %rd3328, %rd21375;
	add.s64 	%rd3330, %rd3320, %rd3329;
	add.s64 	%rd21374, %rd3330, %rd3325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1561,%dummy}, %rd21378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1562}, %rd21378;
	}
	shf.r.wrap.b32 	%r1563, %r1562, %r1561, 14;
	shf.r.wrap.b32 	%r1564, %r1561, %r1562, 14;
	mov.b64 	%rd3331, {%r1564, %r1563};
	shf.r.wrap.b32 	%r1565, %r1562, %r1561, 18;
	shf.r.wrap.b32 	%r1566, %r1561, %r1562, 18;
	mov.b64 	%rd3332, {%r1566, %r1565};
	xor.b64  	%rd3333, %rd3332, %rd3331;
	shf.l.wrap.b32 	%r1567, %r1561, %r1562, 23;
	shf.l.wrap.b32 	%r1568, %r1562, %r1561, 23;
	mov.b64 	%rd3334, {%r1568, %r1567};
	xor.b64  	%rd3335, %rd3333, %rd3334;
	xor.b64  	%rd3336, %rd21379, %rd3273;
	and.b64  	%rd3337, %rd21378, %rd3336;
	xor.b64  	%rd3338, %rd3337, %rd3273;
	add.s64 	%rd3339, %rd3248, %rd21365;
	ld.const.u64 	%rd3340, [k_sha512+112];
	add.s64 	%rd3341, %rd3339, %rd3340;
	add.s64 	%rd3342, %rd3341, %rd3338;
	add.s64 	%rd3343, %rd3342, %rd3335;
	add.s64 	%rd21377, %rd3343, %rd3259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1569,%dummy}, %rd21374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1570}, %rd21374;
	}
	shf.r.wrap.b32 	%r1571, %r1570, %r1569, 28;
	shf.r.wrap.b32 	%r1572, %r1569, %r1570, 28;
	mov.b64 	%rd3344, {%r1572, %r1571};
	shf.l.wrap.b32 	%r1573, %r1569, %r1570, 30;
	shf.l.wrap.b32 	%r1574, %r1570, %r1569, 30;
	mov.b64 	%rd3345, {%r1574, %r1573};
	xor.b64  	%rd3346, %rd3345, %rd3344;
	shf.l.wrap.b32 	%r1575, %r1569, %r1570, 25;
	shf.l.wrap.b32 	%r1576, %r1570, %r1569, 25;
	mov.b64 	%rd3347, {%r1576, %r1575};
	xor.b64  	%rd3348, %rd3346, %rd3347;
	xor.b64  	%rd3349, %rd21374, %rd3284;
	xor.b64  	%rd3350, %rd21374, %rd21375;
	and.b64  	%rd3351, %rd3350, %rd3349;
	xor.b64  	%rd3352, %rd3351, %rd21374;
	add.s64 	%rd3353, %rd3343, %rd3352;
	add.s64 	%rd21373, %rd3353, %rd3348;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1577,%dummy}, %rd21377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1578}, %rd21377;
	}
	shf.r.wrap.b32 	%r1579, %r1578, %r1577, 14;
	shf.r.wrap.b32 	%r1580, %r1577, %r1578, 14;
	mov.b64 	%rd3354, {%r1580, %r1579};
	shf.r.wrap.b32 	%r1581, %r1578, %r1577, 18;
	shf.r.wrap.b32 	%r1582, %r1577, %r1578, 18;
	mov.b64 	%rd3355, {%r1582, %r1581};
	xor.b64  	%rd3356, %rd3355, %rd3354;
	shf.l.wrap.b32 	%r1583, %r1577, %r1578, 23;
	shf.l.wrap.b32 	%r1584, %r1578, %r1577, 23;
	mov.b64 	%rd3357, {%r1584, %r1583};
	xor.b64  	%rd3358, %rd3356, %rd3357;
	xor.b64  	%rd3359, %rd21378, %rd21379;
	and.b64  	%rd3360, %rd21377, %rd3359;
	xor.b64  	%rd3361, %rd3360, %rd21379;
	add.s64 	%rd3362, %rd3273, %rd21364;
	ld.const.u64 	%rd3363, [k_sha512+120];
	add.s64 	%rd3364, %rd3362, %rd3363;
	add.s64 	%rd3365, %rd3364, %rd3361;
	add.s64 	%rd3366, %rd3365, %rd3358;
	add.s64 	%rd21376, %rd3366, %rd3284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1585,%dummy}, %rd21373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1586}, %rd21373;
	}
	shf.r.wrap.b32 	%r1587, %r1586, %r1585, 28;
	shf.r.wrap.b32 	%r1588, %r1585, %r1586, 28;
	mov.b64 	%rd3367, {%r1588, %r1587};
	shf.l.wrap.b32 	%r1589, %r1585, %r1586, 30;
	shf.l.wrap.b32 	%r1590, %r1586, %r1585, 30;
	mov.b64 	%rd3368, {%r1590, %r1589};
	xor.b64  	%rd3369, %rd3368, %rd3367;
	shf.l.wrap.b32 	%r1591, %r1585, %r1586, 25;
	shf.l.wrap.b32 	%r1592, %r1586, %r1585, 25;
	mov.b64 	%rd3370, {%r1592, %r1591};
	xor.b64  	%rd3371, %rd3369, %rd3370;
	xor.b64  	%rd3372, %rd21373, %rd21375;
	xor.b64  	%rd3373, %rd21373, %rd21374;
	and.b64  	%rd3374, %rd3373, %rd3372;
	xor.b64  	%rd3375, %rd3374, %rd21373;
	add.s64 	%rd3376, %rd3366, %rd3375;
	add.s64 	%rd21372, %rd3376, %rd3371;
	mov.u32 	%r14313, 16;

BB1_34:
	shr.u64 	%rd3377, %rd21365, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1593,%dummy}, %rd21365;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1594}, %rd21365;
	}
	shf.r.wrap.b32 	%r1595, %r1594, %r1593, 19;
	shf.r.wrap.b32 	%r1596, %r1593, %r1594, 19;
	mov.b64 	%rd3378, {%r1596, %r1595};
	xor.b64  	%rd3379, %rd3378, %rd3377;
	shf.l.wrap.b32 	%r1597, %r1593, %r1594, 3;
	shf.l.wrap.b32 	%r1598, %r1594, %r1593, 3;
	mov.b64 	%rd3380, {%r1598, %r1597};
	xor.b64  	%rd3381, %rd3379, %rd3380;
	shr.u64 	%rd3382, %rd21381, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1599,%dummy}, %rd21381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1600}, %rd21381;
	}
	shf.r.wrap.b32 	%r1601, %r1600, %r1599, 1;
	shf.r.wrap.b32 	%r1602, %r1599, %r1600, 1;
	mov.b64 	%rd3383, {%r1602, %r1601};
	xor.b64  	%rd3384, %rd3383, %rd3382;
	shf.r.wrap.b32 	%r1603, %r1600, %r1599, 8;
	shf.r.wrap.b32 	%r1604, %r1599, %r1600, 8;
	mov.b64 	%rd3385, {%r1604, %r1603};
	xor.b64  	%rd3386, %rd3384, %rd3385;
	add.s64 	%rd3387, %rd21370, %rd21380;
	add.s64 	%rd3388, %rd3387, %rd3381;
	add.s64 	%rd21380, %rd3388, %rd3386;
	shr.u64 	%rd3389, %rd21364, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1605,%dummy}, %rd21364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1606}, %rd21364;
	}
	shf.r.wrap.b32 	%r1607, %r1606, %r1605, 19;
	shf.r.wrap.b32 	%r1608, %r1605, %r1606, 19;
	mov.b64 	%rd3390, {%r1608, %r1607};
	xor.b64  	%rd3391, %rd3390, %rd3389;
	shf.l.wrap.b32 	%r1609, %r1605, %r1606, 3;
	shf.l.wrap.b32 	%r1610, %r1606, %r1605, 3;
	mov.b64 	%rd3392, {%r1610, %r1609};
	xor.b64  	%rd3393, %rd3391, %rd3392;
	shr.u64 	%rd3394, %rd21382, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1611,%dummy}, %rd21382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1612}, %rd21382;
	}
	shf.r.wrap.b32 	%r1613, %r1612, %r1611, 1;
	shf.r.wrap.b32 	%r1614, %r1611, %r1612, 1;
	mov.b64 	%rd3395, {%r1614, %r1613};
	xor.b64  	%rd3396, %rd3395, %rd3394;
	shf.r.wrap.b32 	%r1615, %r1612, %r1611, 8;
	shf.r.wrap.b32 	%r1616, %r1611, %r1612, 8;
	mov.b64 	%rd3397, {%r1616, %r1615};
	xor.b64  	%rd3398, %rd3396, %rd3397;
	add.s64 	%rd3399, %rd21369, %rd21381;
	add.s64 	%rd3400, %rd3399, %rd3393;
	add.s64 	%rd21381, %rd3400, %rd3398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1617,%dummy}, %rd21380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1618}, %rd21380;
	}
	shf.r.wrap.b32 	%r1619, %r1618, %r1617, 19;
	shf.r.wrap.b32 	%r1620, %r1617, %r1618, 19;
	mov.b64 	%rd3401, {%r1620, %r1619};
	shf.l.wrap.b32 	%r1621, %r1617, %r1618, 3;
	shf.l.wrap.b32 	%r1622, %r1618, %r1617, 3;
	mov.b64 	%rd3402, {%r1622, %r1621};
	shr.u64 	%rd3403, %rd21380, 6;
	xor.b64  	%rd3404, %rd3401, %rd3403;
	xor.b64  	%rd3405, %rd3404, %rd3402;
	shr.u64 	%rd3406, %rd21383, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1623,%dummy}, %rd21383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1624}, %rd21383;
	}
	shf.r.wrap.b32 	%r1625, %r1624, %r1623, 1;
	shf.r.wrap.b32 	%r1626, %r1623, %r1624, 1;
	mov.b64 	%rd3407, {%r1626, %r1625};
	xor.b64  	%rd3408, %rd3407, %rd3406;
	shf.r.wrap.b32 	%r1627, %r1624, %r1623, 8;
	shf.r.wrap.b32 	%r1628, %r1623, %r1624, 8;
	mov.b64 	%rd3409, {%r1628, %r1627};
	xor.b64  	%rd3410, %rd3408, %rd3409;
	add.s64 	%rd3411, %rd21368, %rd21382;
	add.s64 	%rd3412, %rd3411, %rd3405;
	add.s64 	%rd21382, %rd3412, %rd3410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1629,%dummy}, %rd21381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1630}, %rd21381;
	}
	shf.r.wrap.b32 	%r1631, %r1630, %r1629, 19;
	shf.r.wrap.b32 	%r1632, %r1629, %r1630, 19;
	mov.b64 	%rd3413, {%r1632, %r1631};
	shf.l.wrap.b32 	%r1633, %r1629, %r1630, 3;
	shf.l.wrap.b32 	%r1634, %r1630, %r1629, 3;
	mov.b64 	%rd3414, {%r1634, %r1633};
	shr.u64 	%rd3415, %rd21381, 6;
	xor.b64  	%rd3416, %rd3413, %rd3415;
	xor.b64  	%rd3417, %rd3416, %rd3414;
	shr.u64 	%rd3418, %rd21384, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1635,%dummy}, %rd21384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1636}, %rd21384;
	}
	shf.r.wrap.b32 	%r1637, %r1636, %r1635, 1;
	shf.r.wrap.b32 	%r1638, %r1635, %r1636, 1;
	mov.b64 	%rd3419, {%r1638, %r1637};
	xor.b64  	%rd3420, %rd3419, %rd3418;
	shf.r.wrap.b32 	%r1639, %r1636, %r1635, 8;
	shf.r.wrap.b32 	%r1640, %r1635, %r1636, 8;
	mov.b64 	%rd3421, {%r1640, %r1639};
	xor.b64  	%rd3422, %rd3420, %rd3421;
	add.s64 	%rd3423, %rd21367, %rd21383;
	add.s64 	%rd3424, %rd3423, %rd3417;
	add.s64 	%rd21383, %rd3424, %rd3422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1641,%dummy}, %rd21382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1642}, %rd21382;
	}
	shf.r.wrap.b32 	%r1643, %r1642, %r1641, 19;
	shf.r.wrap.b32 	%r1644, %r1641, %r1642, 19;
	mov.b64 	%rd3425, {%r1644, %r1643};
	shf.l.wrap.b32 	%r1645, %r1641, %r1642, 3;
	shf.l.wrap.b32 	%r1646, %r1642, %r1641, 3;
	mov.b64 	%rd3426, {%r1646, %r1645};
	shr.u64 	%rd3427, %rd21382, 6;
	xor.b64  	%rd3428, %rd3425, %rd3427;
	xor.b64  	%rd3429, %rd3428, %rd3426;
	shr.u64 	%rd3430, %rd21385, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1647,%dummy}, %rd21385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1648}, %rd21385;
	}
	shf.r.wrap.b32 	%r1649, %r1648, %r1647, 1;
	shf.r.wrap.b32 	%r1650, %r1647, %r1648, 1;
	mov.b64 	%rd3431, {%r1650, %r1649};
	xor.b64  	%rd3432, %rd3431, %rd3430;
	shf.r.wrap.b32 	%r1651, %r1648, %r1647, 8;
	shf.r.wrap.b32 	%r1652, %r1647, %r1648, 8;
	mov.b64 	%rd3433, {%r1652, %r1651};
	xor.b64  	%rd3434, %rd3432, %rd3433;
	add.s64 	%rd3435, %rd21366, %rd21384;
	add.s64 	%rd3436, %rd3435, %rd3429;
	add.s64 	%rd21384, %rd3436, %rd3434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1653,%dummy}, %rd21383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1654}, %rd21383;
	}
	shf.r.wrap.b32 	%r1655, %r1654, %r1653, 19;
	shf.r.wrap.b32 	%r1656, %r1653, %r1654, 19;
	mov.b64 	%rd3437, {%r1656, %r1655};
	shf.l.wrap.b32 	%r1657, %r1653, %r1654, 3;
	shf.l.wrap.b32 	%r1658, %r1654, %r1653, 3;
	mov.b64 	%rd3438, {%r1658, %r1657};
	shr.u64 	%rd3439, %rd21383, 6;
	xor.b64  	%rd3440, %rd3437, %rd3439;
	xor.b64  	%rd3441, %rd3440, %rd3438;
	shr.u64 	%rd3442, %rd21386, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1659,%dummy}, %rd21386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1660}, %rd21386;
	}
	shf.r.wrap.b32 	%r1661, %r1660, %r1659, 1;
	shf.r.wrap.b32 	%r1662, %r1659, %r1660, 1;
	mov.b64 	%rd3443, {%r1662, %r1661};
	xor.b64  	%rd3444, %rd3443, %rd3442;
	shf.r.wrap.b32 	%r1663, %r1660, %r1659, 8;
	shf.r.wrap.b32 	%r1664, %r1659, %r1660, 8;
	mov.b64 	%rd3445, {%r1664, %r1663};
	xor.b64  	%rd3446, %rd3444, %rd3445;
	add.s64 	%rd3447, %rd21365, %rd21385;
	add.s64 	%rd3448, %rd3447, %rd3441;
	add.s64 	%rd21385, %rd3448, %rd3446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1665,%dummy}, %rd21384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1666}, %rd21384;
	}
	shf.r.wrap.b32 	%r1667, %r1666, %r1665, 19;
	shf.r.wrap.b32 	%r1668, %r1665, %r1666, 19;
	mov.b64 	%rd3449, {%r1668, %r1667};
	shf.l.wrap.b32 	%r1669, %r1665, %r1666, 3;
	shf.l.wrap.b32 	%r1670, %r1666, %r1665, 3;
	mov.b64 	%rd3450, {%r1670, %r1669};
	shr.u64 	%rd3451, %rd21384, 6;
	xor.b64  	%rd3452, %rd3449, %rd3451;
	xor.b64  	%rd3453, %rd3452, %rd3450;
	shr.u64 	%rd3454, %rd21387, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1671,%dummy}, %rd21387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1672}, %rd21387;
	}
	shf.r.wrap.b32 	%r1673, %r1672, %r1671, 1;
	shf.r.wrap.b32 	%r1674, %r1671, %r1672, 1;
	mov.b64 	%rd3455, {%r1674, %r1673};
	xor.b64  	%rd3456, %rd3455, %rd3454;
	shf.r.wrap.b32 	%r1675, %r1672, %r1671, 8;
	shf.r.wrap.b32 	%r1676, %r1671, %r1672, 8;
	mov.b64 	%rd3457, {%r1676, %r1675};
	xor.b64  	%rd3458, %rd3456, %rd3457;
	add.s64 	%rd3459, %rd21364, %rd21386;
	add.s64 	%rd3460, %rd3459, %rd3453;
	add.s64 	%rd21386, %rd3460, %rd3458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1677,%dummy}, %rd21385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1678}, %rd21385;
	}
	shf.r.wrap.b32 	%r1679, %r1678, %r1677, 19;
	shf.r.wrap.b32 	%r1680, %r1677, %r1678, 19;
	mov.b64 	%rd3461, {%r1680, %r1679};
	shf.l.wrap.b32 	%r1681, %r1677, %r1678, 3;
	shf.l.wrap.b32 	%r1682, %r1678, %r1677, 3;
	mov.b64 	%rd3462, {%r1682, %r1681};
	shr.u64 	%rd3463, %rd21385, 6;
	xor.b64  	%rd3464, %rd3461, %rd3463;
	xor.b64  	%rd3465, %rd3464, %rd3462;
	shr.u64 	%rd3466, %rd21371, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1683,%dummy}, %rd21371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1684}, %rd21371;
	}
	shf.r.wrap.b32 	%r1685, %r1684, %r1683, 1;
	shf.r.wrap.b32 	%r1686, %r1683, %r1684, 1;
	mov.b64 	%rd3467, {%r1686, %r1685};
	xor.b64  	%rd3468, %rd3467, %rd3466;
	shf.r.wrap.b32 	%r1687, %r1684, %r1683, 8;
	shf.r.wrap.b32 	%r1688, %r1683, %r1684, 8;
	mov.b64 	%rd3469, {%r1688, %r1687};
	xor.b64  	%rd3470, %rd3468, %rd3469;
	add.s64 	%rd3471, %rd21380, %rd21387;
	add.s64 	%rd3472, %rd3471, %rd3465;
	add.s64 	%rd21387, %rd3472, %rd3470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1689,%dummy}, %rd21386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1690}, %rd21386;
	}
	shf.r.wrap.b32 	%r1691, %r1690, %r1689, 19;
	shf.r.wrap.b32 	%r1692, %r1689, %r1690, 19;
	mov.b64 	%rd3473, {%r1692, %r1691};
	shf.l.wrap.b32 	%r1693, %r1689, %r1690, 3;
	shf.l.wrap.b32 	%r1694, %r1690, %r1689, 3;
	mov.b64 	%rd3474, {%r1694, %r1693};
	shr.u64 	%rd3475, %rd21386, 6;
	xor.b64  	%rd3476, %rd3473, %rd3475;
	xor.b64  	%rd3477, %rd3476, %rd3474;
	shr.u64 	%rd3478, %rd21370, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1695,%dummy}, %rd21370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1696}, %rd21370;
	}
	shf.r.wrap.b32 	%r1697, %r1696, %r1695, 1;
	shf.r.wrap.b32 	%r1698, %r1695, %r1696, 1;
	mov.b64 	%rd3479, {%r1698, %r1697};
	xor.b64  	%rd3480, %rd3479, %rd3478;
	shf.r.wrap.b32 	%r1699, %r1696, %r1695, 8;
	shf.r.wrap.b32 	%r1700, %r1695, %r1696, 8;
	mov.b64 	%rd3481, {%r1700, %r1699};
	xor.b64  	%rd3482, %rd3480, %rd3481;
	add.s64 	%rd3483, %rd21381, %rd21371;
	add.s64 	%rd3484, %rd3483, %rd3477;
	add.s64 	%rd21371, %rd3484, %rd3482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1701,%dummy}, %rd21387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1702}, %rd21387;
	}
	shf.r.wrap.b32 	%r1703, %r1702, %r1701, 19;
	shf.r.wrap.b32 	%r1704, %r1701, %r1702, 19;
	mov.b64 	%rd3485, {%r1704, %r1703};
	shf.l.wrap.b32 	%r1705, %r1701, %r1702, 3;
	shf.l.wrap.b32 	%r1706, %r1702, %r1701, 3;
	mov.b64 	%rd3486, {%r1706, %r1705};
	shr.u64 	%rd3487, %rd21387, 6;
	xor.b64  	%rd3488, %rd3485, %rd3487;
	xor.b64  	%rd3489, %rd3488, %rd3486;
	shr.u64 	%rd3490, %rd21369, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1707,%dummy}, %rd21369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1708}, %rd21369;
	}
	shf.r.wrap.b32 	%r1709, %r1708, %r1707, 1;
	shf.r.wrap.b32 	%r1710, %r1707, %r1708, 1;
	mov.b64 	%rd3491, {%r1710, %r1709};
	xor.b64  	%rd3492, %rd3491, %rd3490;
	shf.r.wrap.b32 	%r1711, %r1708, %r1707, 8;
	shf.r.wrap.b32 	%r1712, %r1707, %r1708, 8;
	mov.b64 	%rd3493, {%r1712, %r1711};
	xor.b64  	%rd3494, %rd3492, %rd3493;
	add.s64 	%rd3495, %rd21382, %rd21370;
	add.s64 	%rd3496, %rd3495, %rd3489;
	add.s64 	%rd21370, %rd3496, %rd3494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1713,%dummy}, %rd21371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1714}, %rd21371;
	}
	shf.r.wrap.b32 	%r1715, %r1714, %r1713, 19;
	shf.r.wrap.b32 	%r1716, %r1713, %r1714, 19;
	mov.b64 	%rd3497, {%r1716, %r1715};
	shf.l.wrap.b32 	%r1717, %r1713, %r1714, 3;
	shf.l.wrap.b32 	%r1718, %r1714, %r1713, 3;
	mov.b64 	%rd3498, {%r1718, %r1717};
	shr.u64 	%rd3499, %rd21371, 6;
	xor.b64  	%rd3500, %rd3497, %rd3499;
	xor.b64  	%rd3501, %rd3500, %rd3498;
	shr.u64 	%rd3502, %rd21368, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1719,%dummy}, %rd21368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1720}, %rd21368;
	}
	shf.r.wrap.b32 	%r1721, %r1720, %r1719, 1;
	shf.r.wrap.b32 	%r1722, %r1719, %r1720, 1;
	mov.b64 	%rd3503, {%r1722, %r1721};
	xor.b64  	%rd3504, %rd3503, %rd3502;
	shf.r.wrap.b32 	%r1723, %r1720, %r1719, 8;
	shf.r.wrap.b32 	%r1724, %r1719, %r1720, 8;
	mov.b64 	%rd3505, {%r1724, %r1723};
	xor.b64  	%rd3506, %rd3504, %rd3505;
	add.s64 	%rd3507, %rd21383, %rd21369;
	add.s64 	%rd3508, %rd3507, %rd3501;
	add.s64 	%rd21369, %rd3508, %rd3506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1725,%dummy}, %rd21370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1726}, %rd21370;
	}
	shf.r.wrap.b32 	%r1727, %r1726, %r1725, 19;
	shf.r.wrap.b32 	%r1728, %r1725, %r1726, 19;
	mov.b64 	%rd3509, {%r1728, %r1727};
	shf.l.wrap.b32 	%r1729, %r1725, %r1726, 3;
	shf.l.wrap.b32 	%r1730, %r1726, %r1725, 3;
	mov.b64 	%rd3510, {%r1730, %r1729};
	shr.u64 	%rd3511, %rd21370, 6;
	xor.b64  	%rd3512, %rd3509, %rd3511;
	xor.b64  	%rd3513, %rd3512, %rd3510;
	shr.u64 	%rd3514, %rd21367, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1731,%dummy}, %rd21367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1732}, %rd21367;
	}
	shf.r.wrap.b32 	%r1733, %r1732, %r1731, 1;
	shf.r.wrap.b32 	%r1734, %r1731, %r1732, 1;
	mov.b64 	%rd3515, {%r1734, %r1733};
	xor.b64  	%rd3516, %rd3515, %rd3514;
	shf.r.wrap.b32 	%r1735, %r1732, %r1731, 8;
	shf.r.wrap.b32 	%r1736, %r1731, %r1732, 8;
	mov.b64 	%rd3517, {%r1736, %r1735};
	xor.b64  	%rd3518, %rd3516, %rd3517;
	add.s64 	%rd3519, %rd21384, %rd21368;
	add.s64 	%rd3520, %rd3519, %rd3513;
	add.s64 	%rd21368, %rd3520, %rd3518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1737,%dummy}, %rd21369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1738}, %rd21369;
	}
	shf.r.wrap.b32 	%r1739, %r1738, %r1737, 19;
	shf.r.wrap.b32 	%r1740, %r1737, %r1738, 19;
	mov.b64 	%rd3521, {%r1740, %r1739};
	shf.l.wrap.b32 	%r1741, %r1737, %r1738, 3;
	shf.l.wrap.b32 	%r1742, %r1738, %r1737, 3;
	mov.b64 	%rd3522, {%r1742, %r1741};
	shr.u64 	%rd3523, %rd21369, 6;
	xor.b64  	%rd3524, %rd3521, %rd3523;
	xor.b64  	%rd3525, %rd3524, %rd3522;
	shr.u64 	%rd3526, %rd21366, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1743,%dummy}, %rd21366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1744}, %rd21366;
	}
	shf.r.wrap.b32 	%r1745, %r1744, %r1743, 1;
	shf.r.wrap.b32 	%r1746, %r1743, %r1744, 1;
	mov.b64 	%rd3527, {%r1746, %r1745};
	xor.b64  	%rd3528, %rd3527, %rd3526;
	shf.r.wrap.b32 	%r1747, %r1744, %r1743, 8;
	shf.r.wrap.b32 	%r1748, %r1743, %r1744, 8;
	mov.b64 	%rd3529, {%r1748, %r1747};
	xor.b64  	%rd3530, %rd3528, %rd3529;
	add.s64 	%rd3531, %rd21385, %rd21367;
	add.s64 	%rd3532, %rd3531, %rd3525;
	add.s64 	%rd21367, %rd3532, %rd3530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1749,%dummy}, %rd21368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1750}, %rd21368;
	}
	shf.r.wrap.b32 	%r1751, %r1750, %r1749, 19;
	shf.r.wrap.b32 	%r1752, %r1749, %r1750, 19;
	mov.b64 	%rd3533, {%r1752, %r1751};
	shf.l.wrap.b32 	%r1753, %r1749, %r1750, 3;
	shf.l.wrap.b32 	%r1754, %r1750, %r1749, 3;
	mov.b64 	%rd3534, {%r1754, %r1753};
	shr.u64 	%rd3535, %rd21368, 6;
	xor.b64  	%rd3536, %rd3533, %rd3535;
	xor.b64  	%rd3537, %rd3536, %rd3534;
	shr.u64 	%rd3538, %rd21365, 7;
	shf.r.wrap.b32 	%r1755, %r1594, %r1593, 1;
	shf.r.wrap.b32 	%r1756, %r1593, %r1594, 1;
	mov.b64 	%rd3539, {%r1756, %r1755};
	xor.b64  	%rd3540, %rd3539, %rd3538;
	shf.r.wrap.b32 	%r1757, %r1594, %r1593, 8;
	shf.r.wrap.b32 	%r1758, %r1593, %r1594, 8;
	mov.b64 	%rd3541, {%r1758, %r1757};
	xor.b64  	%rd3542, %rd3540, %rd3541;
	add.s64 	%rd3543, %rd21386, %rd21366;
	add.s64 	%rd3544, %rd3543, %rd3537;
	add.s64 	%rd21366, %rd3544, %rd3542;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1759,%dummy}, %rd21367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1760}, %rd21367;
	}
	shf.r.wrap.b32 	%r1761, %r1760, %r1759, 19;
	shf.r.wrap.b32 	%r1762, %r1759, %r1760, 19;
	mov.b64 	%rd3545, {%r1762, %r1761};
	shf.l.wrap.b32 	%r1763, %r1759, %r1760, 3;
	shf.l.wrap.b32 	%r1764, %r1760, %r1759, 3;
	mov.b64 	%rd3546, {%r1764, %r1763};
	shr.u64 	%rd3547, %rd21367, 6;
	xor.b64  	%rd3548, %rd3545, %rd3547;
	xor.b64  	%rd3549, %rd3548, %rd3546;
	shr.u64 	%rd3550, %rd21364, 7;
	shf.r.wrap.b32 	%r1765, %r1606, %r1605, 1;
	shf.r.wrap.b32 	%r1766, %r1605, %r1606, 1;
	mov.b64 	%rd3551, {%r1766, %r1765};
	xor.b64  	%rd3552, %rd3551, %rd3550;
	shf.r.wrap.b32 	%r1767, %r1606, %r1605, 8;
	shf.r.wrap.b32 	%r1768, %r1605, %r1606, 8;
	mov.b64 	%rd3553, {%r1768, %r1767};
	xor.b64  	%rd3554, %rd3552, %rd3553;
	add.s64 	%rd3555, %rd21387, %rd21365;
	add.s64 	%rd3556, %rd3555, %rd3549;
	add.s64 	%rd21365, %rd3556, %rd3554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1769,%dummy}, %rd21366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1770}, %rd21366;
	}
	shf.r.wrap.b32 	%r1771, %r1770, %r1769, 19;
	shf.r.wrap.b32 	%r1772, %r1769, %r1770, 19;
	mov.b64 	%rd3557, {%r1772, %r1771};
	shf.l.wrap.b32 	%r1773, %r1769, %r1770, 3;
	shf.l.wrap.b32 	%r1774, %r1770, %r1769, 3;
	mov.b64 	%rd3558, {%r1774, %r1773};
	shr.u64 	%rd3559, %rd21366, 6;
	xor.b64  	%rd3560, %rd3557, %rd3559;
	xor.b64  	%rd3561, %rd3560, %rd3558;
	shf.r.wrap.b32 	%r1775, %r1618, %r1617, 1;
	shf.r.wrap.b32 	%r1776, %r1617, %r1618, 1;
	mov.b64 	%rd3562, {%r1776, %r1775};
	shf.r.wrap.b32 	%r1777, %r1618, %r1617, 8;
	shf.r.wrap.b32 	%r1778, %r1617, %r1618, 8;
	mov.b64 	%rd3563, {%r1778, %r1777};
	shr.u64 	%rd3564, %rd21380, 7;
	xor.b64  	%rd3565, %rd3562, %rd3564;
	xor.b64  	%rd3566, %rd3565, %rd3563;
	add.s64 	%rd3567, %rd21371, %rd21364;
	add.s64 	%rd3568, %rd3567, %rd3561;
	add.s64 	%rd21364, %rd3568, %rd3566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1779,%dummy}, %rd21376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1780}, %rd21376;
	}
	shf.r.wrap.b32 	%r1781, %r1780, %r1779, 18;
	shf.r.wrap.b32 	%r1782, %r1779, %r1780, 18;
	mov.b64 	%rd3569, {%r1782, %r1781};
	shf.r.wrap.b32 	%r1783, %r1780, %r1779, 14;
	shf.r.wrap.b32 	%r1784, %r1779, %r1780, 14;
	mov.b64 	%rd3570, {%r1784, %r1783};
	xor.b64  	%rd3571, %rd3569, %rd3570;
	shf.l.wrap.b32 	%r1785, %r1779, %r1780, 23;
	shf.l.wrap.b32 	%r1786, %r1780, %r1779, 23;
	mov.b64 	%rd3572, {%r1786, %r1785};
	xor.b64  	%rd3573, %rd3571, %rd3572;
	xor.b64  	%rd3574, %rd21377, %rd21378;
	and.b64  	%rd3575, %rd3574, %rd21376;
	xor.b64  	%rd3576, %rd3575, %rd21378;
	add.s64 	%rd3577, %rd3576, %rd21379;
	add.s64 	%rd3578, %rd3577, %rd21380;
	add.s64 	%rd176, %rd21363, 128;
	ld.const.u64 	%rd3579, [%rd21363+128];
	add.s64 	%rd3580, %rd3578, %rd3579;
	add.s64 	%rd3581, %rd3580, %rd3573;
	add.s64 	%rd3582, %rd3581, %rd21375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1787}, %rd21372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1788,%dummy}, %rd21372;
	}
	shf.l.wrap.b32 	%r1789, %r1788, %r1787, 30;
	shf.l.wrap.b32 	%r1790, %r1787, %r1788, 30;
	mov.b64 	%rd3583, {%r1790, %r1789};
	shf.r.wrap.b32 	%r1791, %r1787, %r1788, 28;
	shf.r.wrap.b32 	%r1792, %r1788, %r1787, 28;
	mov.b64 	%rd3584, {%r1792, %r1791};
	xor.b64  	%rd3585, %rd3583, %rd3584;
	shf.l.wrap.b32 	%r1793, %r1788, %r1787, 25;
	shf.l.wrap.b32 	%r1794, %r1787, %r1788, 25;
	mov.b64 	%rd3586, {%r1794, %r1793};
	xor.b64  	%rd3587, %rd3585, %rd3586;
	xor.b64  	%rd3588, %rd21372, %rd21373;
	xor.b64  	%rd3589, %rd21372, %rd21374;
	and.b64  	%rd3590, %rd3588, %rd3589;
	xor.b64  	%rd3591, %rd3590, %rd21372;
	add.s64 	%rd3592, %rd3581, %rd3591;
	add.s64 	%rd3593, %rd3592, %rd3587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1795,%dummy}, %rd3582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1796}, %rd3582;
	}
	shf.r.wrap.b32 	%r1797, %r1796, %r1795, 14;
	shf.r.wrap.b32 	%r1798, %r1795, %r1796, 14;
	mov.b64 	%rd3594, {%r1798, %r1797};
	shf.r.wrap.b32 	%r1799, %r1796, %r1795, 18;
	shf.r.wrap.b32 	%r1800, %r1795, %r1796, 18;
	mov.b64 	%rd3595, {%r1800, %r1799};
	xor.b64  	%rd3596, %rd3595, %rd3594;
	shf.l.wrap.b32 	%r1801, %r1795, %r1796, 23;
	shf.l.wrap.b32 	%r1802, %r1796, %r1795, 23;
	mov.b64 	%rd3597, {%r1802, %r1801};
	xor.b64  	%rd3598, %rd3596, %rd3597;
	xor.b64  	%rd3599, %rd21376, %rd21377;
	and.b64  	%rd3600, %rd3582, %rd3599;
	xor.b64  	%rd3601, %rd3600, %rd21377;
	add.s64 	%rd3602, %rd21381, %rd21378;
	ld.const.u64 	%rd3603, [%rd21363+136];
	add.s64 	%rd3604, %rd3602, %rd3603;
	add.s64 	%rd3605, %rd3604, %rd3601;
	add.s64 	%rd3606, %rd3605, %rd3598;
	add.s64 	%rd3607, %rd3606, %rd21374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1803,%dummy}, %rd3593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1804}, %rd3593;
	}
	shf.r.wrap.b32 	%r1805, %r1804, %r1803, 28;
	shf.r.wrap.b32 	%r1806, %r1803, %r1804, 28;
	mov.b64 	%rd3608, {%r1806, %r1805};
	shf.l.wrap.b32 	%r1807, %r1803, %r1804, 30;
	shf.l.wrap.b32 	%r1808, %r1804, %r1803, 30;
	mov.b64 	%rd3609, {%r1808, %r1807};
	xor.b64  	%rd3610, %rd3609, %rd3608;
	shf.l.wrap.b32 	%r1809, %r1803, %r1804, 25;
	shf.l.wrap.b32 	%r1810, %r1804, %r1803, 25;
	mov.b64 	%rd3611, {%r1810, %r1809};
	xor.b64  	%rd3612, %rd3610, %rd3611;
	xor.b64  	%rd3613, %rd3593, %rd21373;
	xor.b64  	%rd3614, %rd3593, %rd21372;
	and.b64  	%rd3615, %rd3614, %rd3613;
	xor.b64  	%rd3616, %rd3615, %rd3593;
	add.s64 	%rd3617, %rd3606, %rd3616;
	add.s64 	%rd3618, %rd3617, %rd3612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1811,%dummy}, %rd3607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1812}, %rd3607;
	}
	shf.r.wrap.b32 	%r1813, %r1812, %r1811, 14;
	shf.r.wrap.b32 	%r1814, %r1811, %r1812, 14;
	mov.b64 	%rd3619, {%r1814, %r1813};
	shf.r.wrap.b32 	%r1815, %r1812, %r1811, 18;
	shf.r.wrap.b32 	%r1816, %r1811, %r1812, 18;
	mov.b64 	%rd3620, {%r1816, %r1815};
	xor.b64  	%rd3621, %rd3620, %rd3619;
	shf.l.wrap.b32 	%r1817, %r1811, %r1812, 23;
	shf.l.wrap.b32 	%r1818, %r1812, %r1811, 23;
	mov.b64 	%rd3622, {%r1818, %r1817};
	xor.b64  	%rd3623, %rd3621, %rd3622;
	xor.b64  	%rd3624, %rd3582, %rd21376;
	and.b64  	%rd3625, %rd3607, %rd3624;
	xor.b64  	%rd3626, %rd3625, %rd21376;
	add.s64 	%rd3627, %rd21382, %rd21377;
	ld.const.u64 	%rd3628, [%rd21363+144];
	add.s64 	%rd3629, %rd3627, %rd3628;
	add.s64 	%rd3630, %rd3629, %rd3626;
	add.s64 	%rd3631, %rd3630, %rd3623;
	add.s64 	%rd3632, %rd3631, %rd21373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1819,%dummy}, %rd3618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1820}, %rd3618;
	}
	shf.r.wrap.b32 	%r1821, %r1820, %r1819, 28;
	shf.r.wrap.b32 	%r1822, %r1819, %r1820, 28;
	mov.b64 	%rd3633, {%r1822, %r1821};
	shf.l.wrap.b32 	%r1823, %r1819, %r1820, 30;
	shf.l.wrap.b32 	%r1824, %r1820, %r1819, 30;
	mov.b64 	%rd3634, {%r1824, %r1823};
	xor.b64  	%rd3635, %rd3634, %rd3633;
	shf.l.wrap.b32 	%r1825, %r1819, %r1820, 25;
	shf.l.wrap.b32 	%r1826, %r1820, %r1819, 25;
	mov.b64 	%rd3636, {%r1826, %r1825};
	xor.b64  	%rd3637, %rd3635, %rd3636;
	xor.b64  	%rd3638, %rd3618, %rd21372;
	xor.b64  	%rd3639, %rd3618, %rd3593;
	and.b64  	%rd3640, %rd3639, %rd3638;
	xor.b64  	%rd3641, %rd3640, %rd3618;
	add.s64 	%rd3642, %rd3631, %rd3641;
	add.s64 	%rd3643, %rd3642, %rd3637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1827,%dummy}, %rd3632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1828}, %rd3632;
	}
	shf.r.wrap.b32 	%r1829, %r1828, %r1827, 14;
	shf.r.wrap.b32 	%r1830, %r1827, %r1828, 14;
	mov.b64 	%rd3644, {%r1830, %r1829};
	shf.r.wrap.b32 	%r1831, %r1828, %r1827, 18;
	shf.r.wrap.b32 	%r1832, %r1827, %r1828, 18;
	mov.b64 	%rd3645, {%r1832, %r1831};
	xor.b64  	%rd3646, %rd3645, %rd3644;
	shf.l.wrap.b32 	%r1833, %r1827, %r1828, 23;
	shf.l.wrap.b32 	%r1834, %r1828, %r1827, 23;
	mov.b64 	%rd3647, {%r1834, %r1833};
	xor.b64  	%rd3648, %rd3646, %rd3647;
	xor.b64  	%rd3649, %rd3607, %rd3582;
	and.b64  	%rd3650, %rd3632, %rd3649;
	xor.b64  	%rd3651, %rd3650, %rd3582;
	add.s64 	%rd3652, %rd21383, %rd21376;
	ld.const.u64 	%rd3653, [%rd21363+152];
	add.s64 	%rd3654, %rd3652, %rd3653;
	add.s64 	%rd3655, %rd3654, %rd3651;
	add.s64 	%rd3656, %rd3655, %rd3648;
	add.s64 	%rd3657, %rd3656, %rd21372;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1835,%dummy}, %rd3643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1836}, %rd3643;
	}
	shf.r.wrap.b32 	%r1837, %r1836, %r1835, 28;
	shf.r.wrap.b32 	%r1838, %r1835, %r1836, 28;
	mov.b64 	%rd3658, {%r1838, %r1837};
	shf.l.wrap.b32 	%r1839, %r1835, %r1836, 30;
	shf.l.wrap.b32 	%r1840, %r1836, %r1835, 30;
	mov.b64 	%rd3659, {%r1840, %r1839};
	xor.b64  	%rd3660, %rd3659, %rd3658;
	shf.l.wrap.b32 	%r1841, %r1835, %r1836, 25;
	shf.l.wrap.b32 	%r1842, %r1836, %r1835, 25;
	mov.b64 	%rd3661, {%r1842, %r1841};
	xor.b64  	%rd3662, %rd3660, %rd3661;
	xor.b64  	%rd3663, %rd3643, %rd3593;
	xor.b64  	%rd3664, %rd3643, %rd3618;
	and.b64  	%rd3665, %rd3664, %rd3663;
	xor.b64  	%rd3666, %rd3665, %rd3643;
	add.s64 	%rd3667, %rd3656, %rd3666;
	add.s64 	%rd3668, %rd3667, %rd3662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1843,%dummy}, %rd3657;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1844}, %rd3657;
	}
	shf.r.wrap.b32 	%r1845, %r1844, %r1843, 14;
	shf.r.wrap.b32 	%r1846, %r1843, %r1844, 14;
	mov.b64 	%rd3669, {%r1846, %r1845};
	shf.r.wrap.b32 	%r1847, %r1844, %r1843, 18;
	shf.r.wrap.b32 	%r1848, %r1843, %r1844, 18;
	mov.b64 	%rd3670, {%r1848, %r1847};
	xor.b64  	%rd3671, %rd3670, %rd3669;
	shf.l.wrap.b32 	%r1849, %r1843, %r1844, 23;
	shf.l.wrap.b32 	%r1850, %r1844, %r1843, 23;
	mov.b64 	%rd3672, {%r1850, %r1849};
	xor.b64  	%rd3673, %rd3671, %rd3672;
	xor.b64  	%rd3674, %rd3632, %rd3607;
	and.b64  	%rd3675, %rd3657, %rd3674;
	xor.b64  	%rd3676, %rd3675, %rd3607;
	add.s64 	%rd3677, %rd3582, %rd21384;
	ld.const.u64 	%rd3678, [%rd21363+160];
	add.s64 	%rd3679, %rd3677, %rd3678;
	add.s64 	%rd3680, %rd3679, %rd3676;
	add.s64 	%rd3681, %rd3680, %rd3673;
	add.s64 	%rd3682, %rd3681, %rd3593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1851,%dummy}, %rd3668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1852}, %rd3668;
	}
	shf.r.wrap.b32 	%r1853, %r1852, %r1851, 28;
	shf.r.wrap.b32 	%r1854, %r1851, %r1852, 28;
	mov.b64 	%rd3683, {%r1854, %r1853};
	shf.l.wrap.b32 	%r1855, %r1851, %r1852, 30;
	shf.l.wrap.b32 	%r1856, %r1852, %r1851, 30;
	mov.b64 	%rd3684, {%r1856, %r1855};
	xor.b64  	%rd3685, %rd3684, %rd3683;
	shf.l.wrap.b32 	%r1857, %r1851, %r1852, 25;
	shf.l.wrap.b32 	%r1858, %r1852, %r1851, 25;
	mov.b64 	%rd3686, {%r1858, %r1857};
	xor.b64  	%rd3687, %rd3685, %rd3686;
	xor.b64  	%rd3688, %rd3668, %rd3618;
	xor.b64  	%rd3689, %rd3668, %rd3643;
	and.b64  	%rd3690, %rd3689, %rd3688;
	xor.b64  	%rd3691, %rd3690, %rd3668;
	add.s64 	%rd3692, %rd3681, %rd3691;
	add.s64 	%rd3693, %rd3692, %rd3687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1859,%dummy}, %rd3682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1860}, %rd3682;
	}
	shf.r.wrap.b32 	%r1861, %r1860, %r1859, 14;
	shf.r.wrap.b32 	%r1862, %r1859, %r1860, 14;
	mov.b64 	%rd3694, {%r1862, %r1861};
	shf.r.wrap.b32 	%r1863, %r1860, %r1859, 18;
	shf.r.wrap.b32 	%r1864, %r1859, %r1860, 18;
	mov.b64 	%rd3695, {%r1864, %r1863};
	xor.b64  	%rd3696, %rd3695, %rd3694;
	shf.l.wrap.b32 	%r1865, %r1859, %r1860, 23;
	shf.l.wrap.b32 	%r1866, %r1860, %r1859, 23;
	mov.b64 	%rd3697, {%r1866, %r1865};
	xor.b64  	%rd3698, %rd3696, %rd3697;
	xor.b64  	%rd3699, %rd3657, %rd3632;
	and.b64  	%rd3700, %rd3682, %rd3699;
	xor.b64  	%rd3701, %rd3700, %rd3632;
	add.s64 	%rd3702, %rd3607, %rd21385;
	ld.const.u64 	%rd3703, [%rd21363+168];
	add.s64 	%rd3704, %rd3702, %rd3703;
	add.s64 	%rd3705, %rd3704, %rd3701;
	add.s64 	%rd3706, %rd3705, %rd3698;
	add.s64 	%rd3707, %rd3706, %rd3618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1867,%dummy}, %rd3693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1868}, %rd3693;
	}
	shf.r.wrap.b32 	%r1869, %r1868, %r1867, 28;
	shf.r.wrap.b32 	%r1870, %r1867, %r1868, 28;
	mov.b64 	%rd3708, {%r1870, %r1869};
	shf.l.wrap.b32 	%r1871, %r1867, %r1868, 30;
	shf.l.wrap.b32 	%r1872, %r1868, %r1867, 30;
	mov.b64 	%rd3709, {%r1872, %r1871};
	xor.b64  	%rd3710, %rd3709, %rd3708;
	shf.l.wrap.b32 	%r1873, %r1867, %r1868, 25;
	shf.l.wrap.b32 	%r1874, %r1868, %r1867, 25;
	mov.b64 	%rd3711, {%r1874, %r1873};
	xor.b64  	%rd3712, %rd3710, %rd3711;
	xor.b64  	%rd3713, %rd3693, %rd3643;
	xor.b64  	%rd3714, %rd3693, %rd3668;
	and.b64  	%rd3715, %rd3714, %rd3713;
	xor.b64  	%rd3716, %rd3715, %rd3693;
	add.s64 	%rd3717, %rd3706, %rd3716;
	add.s64 	%rd3718, %rd3717, %rd3712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1875,%dummy}, %rd3707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1876}, %rd3707;
	}
	shf.r.wrap.b32 	%r1877, %r1876, %r1875, 14;
	shf.r.wrap.b32 	%r1878, %r1875, %r1876, 14;
	mov.b64 	%rd3719, {%r1878, %r1877};
	shf.r.wrap.b32 	%r1879, %r1876, %r1875, 18;
	shf.r.wrap.b32 	%r1880, %r1875, %r1876, 18;
	mov.b64 	%rd3720, {%r1880, %r1879};
	xor.b64  	%rd3721, %rd3720, %rd3719;
	shf.l.wrap.b32 	%r1881, %r1875, %r1876, 23;
	shf.l.wrap.b32 	%r1882, %r1876, %r1875, 23;
	mov.b64 	%rd3722, {%r1882, %r1881};
	xor.b64  	%rd3723, %rd3721, %rd3722;
	xor.b64  	%rd3724, %rd3682, %rd3657;
	and.b64  	%rd3725, %rd3707, %rd3724;
	xor.b64  	%rd3726, %rd3725, %rd3657;
	add.s64 	%rd3727, %rd3632, %rd21386;
	ld.const.u64 	%rd3728, [%rd21363+176];
	add.s64 	%rd3729, %rd3727, %rd3728;
	add.s64 	%rd3730, %rd3729, %rd3726;
	add.s64 	%rd3731, %rd3730, %rd3723;
	add.s64 	%rd3732, %rd3731, %rd3643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1883,%dummy}, %rd3718;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1884}, %rd3718;
	}
	shf.r.wrap.b32 	%r1885, %r1884, %r1883, 28;
	shf.r.wrap.b32 	%r1886, %r1883, %r1884, 28;
	mov.b64 	%rd3733, {%r1886, %r1885};
	shf.l.wrap.b32 	%r1887, %r1883, %r1884, 30;
	shf.l.wrap.b32 	%r1888, %r1884, %r1883, 30;
	mov.b64 	%rd3734, {%r1888, %r1887};
	xor.b64  	%rd3735, %rd3734, %rd3733;
	shf.l.wrap.b32 	%r1889, %r1883, %r1884, 25;
	shf.l.wrap.b32 	%r1890, %r1884, %r1883, 25;
	mov.b64 	%rd3736, {%r1890, %r1889};
	xor.b64  	%rd3737, %rd3735, %rd3736;
	xor.b64  	%rd3738, %rd3718, %rd3668;
	xor.b64  	%rd3739, %rd3718, %rd3693;
	and.b64  	%rd3740, %rd3739, %rd3738;
	xor.b64  	%rd3741, %rd3740, %rd3718;
	add.s64 	%rd3742, %rd3731, %rd3741;
	add.s64 	%rd3743, %rd3742, %rd3737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1891,%dummy}, %rd3732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1892}, %rd3732;
	}
	shf.r.wrap.b32 	%r1893, %r1892, %r1891, 14;
	shf.r.wrap.b32 	%r1894, %r1891, %r1892, 14;
	mov.b64 	%rd3744, {%r1894, %r1893};
	shf.r.wrap.b32 	%r1895, %r1892, %r1891, 18;
	shf.r.wrap.b32 	%r1896, %r1891, %r1892, 18;
	mov.b64 	%rd3745, {%r1896, %r1895};
	xor.b64  	%rd3746, %rd3745, %rd3744;
	shf.l.wrap.b32 	%r1897, %r1891, %r1892, 23;
	shf.l.wrap.b32 	%r1898, %r1892, %r1891, 23;
	mov.b64 	%rd3747, {%r1898, %r1897};
	xor.b64  	%rd3748, %rd3746, %rd3747;
	xor.b64  	%rd3749, %rd3707, %rd3682;
	and.b64  	%rd3750, %rd3732, %rd3749;
	xor.b64  	%rd3751, %rd3750, %rd3682;
	add.s64 	%rd3752, %rd3657, %rd21387;
	ld.const.u64 	%rd3753, [%rd21363+184];
	add.s64 	%rd3754, %rd3752, %rd3753;
	add.s64 	%rd3755, %rd3754, %rd3751;
	add.s64 	%rd3756, %rd3755, %rd3748;
	add.s64 	%rd3757, %rd3756, %rd3668;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1899,%dummy}, %rd3743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1900}, %rd3743;
	}
	shf.r.wrap.b32 	%r1901, %r1900, %r1899, 28;
	shf.r.wrap.b32 	%r1902, %r1899, %r1900, 28;
	mov.b64 	%rd3758, {%r1902, %r1901};
	shf.l.wrap.b32 	%r1903, %r1899, %r1900, 30;
	shf.l.wrap.b32 	%r1904, %r1900, %r1899, 30;
	mov.b64 	%rd3759, {%r1904, %r1903};
	xor.b64  	%rd3760, %rd3759, %rd3758;
	shf.l.wrap.b32 	%r1905, %r1899, %r1900, 25;
	shf.l.wrap.b32 	%r1906, %r1900, %r1899, 25;
	mov.b64 	%rd3761, {%r1906, %r1905};
	xor.b64  	%rd3762, %rd3760, %rd3761;
	xor.b64  	%rd3763, %rd3743, %rd3693;
	xor.b64  	%rd3764, %rd3743, %rd3718;
	and.b64  	%rd3765, %rd3764, %rd3763;
	xor.b64  	%rd3766, %rd3765, %rd3743;
	add.s64 	%rd3767, %rd3756, %rd3766;
	add.s64 	%rd3768, %rd3767, %rd3762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1907,%dummy}, %rd3757;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1908}, %rd3757;
	}
	shf.r.wrap.b32 	%r1909, %r1908, %r1907, 14;
	shf.r.wrap.b32 	%r1910, %r1907, %r1908, 14;
	mov.b64 	%rd3769, {%r1910, %r1909};
	shf.r.wrap.b32 	%r1911, %r1908, %r1907, 18;
	shf.r.wrap.b32 	%r1912, %r1907, %r1908, 18;
	mov.b64 	%rd3770, {%r1912, %r1911};
	xor.b64  	%rd3771, %rd3770, %rd3769;
	shf.l.wrap.b32 	%r1913, %r1907, %r1908, 23;
	shf.l.wrap.b32 	%r1914, %r1908, %r1907, 23;
	mov.b64 	%rd3772, {%r1914, %r1913};
	xor.b64  	%rd3773, %rd3771, %rd3772;
	xor.b64  	%rd3774, %rd3732, %rd3707;
	and.b64  	%rd3775, %rd3757, %rd3774;
	xor.b64  	%rd3776, %rd3775, %rd3707;
	add.s64 	%rd3777, %rd3682, %rd21371;
	ld.const.u64 	%rd3778, [%rd21363+192];
	add.s64 	%rd3779, %rd3777, %rd3778;
	add.s64 	%rd3780, %rd3779, %rd3776;
	add.s64 	%rd3781, %rd3780, %rd3773;
	add.s64 	%rd3782, %rd3781, %rd3693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1915,%dummy}, %rd3768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1916}, %rd3768;
	}
	shf.r.wrap.b32 	%r1917, %r1916, %r1915, 28;
	shf.r.wrap.b32 	%r1918, %r1915, %r1916, 28;
	mov.b64 	%rd3783, {%r1918, %r1917};
	shf.l.wrap.b32 	%r1919, %r1915, %r1916, 30;
	shf.l.wrap.b32 	%r1920, %r1916, %r1915, 30;
	mov.b64 	%rd3784, {%r1920, %r1919};
	xor.b64  	%rd3785, %rd3784, %rd3783;
	shf.l.wrap.b32 	%r1921, %r1915, %r1916, 25;
	shf.l.wrap.b32 	%r1922, %r1916, %r1915, 25;
	mov.b64 	%rd3786, {%r1922, %r1921};
	xor.b64  	%rd3787, %rd3785, %rd3786;
	xor.b64  	%rd3788, %rd3768, %rd3718;
	xor.b64  	%rd3789, %rd3768, %rd3743;
	and.b64  	%rd3790, %rd3789, %rd3788;
	xor.b64  	%rd3791, %rd3790, %rd3768;
	add.s64 	%rd3792, %rd3781, %rd3791;
	add.s64 	%rd3793, %rd3792, %rd3787;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1923,%dummy}, %rd3782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1924}, %rd3782;
	}
	shf.r.wrap.b32 	%r1925, %r1924, %r1923, 14;
	shf.r.wrap.b32 	%r1926, %r1923, %r1924, 14;
	mov.b64 	%rd3794, {%r1926, %r1925};
	shf.r.wrap.b32 	%r1927, %r1924, %r1923, 18;
	shf.r.wrap.b32 	%r1928, %r1923, %r1924, 18;
	mov.b64 	%rd3795, {%r1928, %r1927};
	xor.b64  	%rd3796, %rd3795, %rd3794;
	shf.l.wrap.b32 	%r1929, %r1923, %r1924, 23;
	shf.l.wrap.b32 	%r1930, %r1924, %r1923, 23;
	mov.b64 	%rd3797, {%r1930, %r1929};
	xor.b64  	%rd3798, %rd3796, %rd3797;
	xor.b64  	%rd3799, %rd3757, %rd3732;
	and.b64  	%rd3800, %rd3782, %rd3799;
	xor.b64  	%rd3801, %rd3800, %rd3732;
	add.s64 	%rd3802, %rd3707, %rd21370;
	ld.const.u64 	%rd3803, [%rd21363+200];
	add.s64 	%rd3804, %rd3802, %rd3803;
	add.s64 	%rd3805, %rd3804, %rd3801;
	add.s64 	%rd3806, %rd3805, %rd3798;
	add.s64 	%rd3807, %rd3806, %rd3718;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1931,%dummy}, %rd3793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1932}, %rd3793;
	}
	shf.r.wrap.b32 	%r1933, %r1932, %r1931, 28;
	shf.r.wrap.b32 	%r1934, %r1931, %r1932, 28;
	mov.b64 	%rd3808, {%r1934, %r1933};
	shf.l.wrap.b32 	%r1935, %r1931, %r1932, 30;
	shf.l.wrap.b32 	%r1936, %r1932, %r1931, 30;
	mov.b64 	%rd3809, {%r1936, %r1935};
	xor.b64  	%rd3810, %rd3809, %rd3808;
	shf.l.wrap.b32 	%r1937, %r1931, %r1932, 25;
	shf.l.wrap.b32 	%r1938, %r1932, %r1931, 25;
	mov.b64 	%rd3811, {%r1938, %r1937};
	xor.b64  	%rd3812, %rd3810, %rd3811;
	xor.b64  	%rd3813, %rd3793, %rd3743;
	xor.b64  	%rd3814, %rd3793, %rd3768;
	and.b64  	%rd3815, %rd3814, %rd3813;
	xor.b64  	%rd3816, %rd3815, %rd3793;
	add.s64 	%rd3817, %rd3806, %rd3816;
	add.s64 	%rd3818, %rd3817, %rd3812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1939,%dummy}, %rd3807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1940}, %rd3807;
	}
	shf.r.wrap.b32 	%r1941, %r1940, %r1939, 14;
	shf.r.wrap.b32 	%r1942, %r1939, %r1940, 14;
	mov.b64 	%rd3819, {%r1942, %r1941};
	shf.r.wrap.b32 	%r1943, %r1940, %r1939, 18;
	shf.r.wrap.b32 	%r1944, %r1939, %r1940, 18;
	mov.b64 	%rd3820, {%r1944, %r1943};
	xor.b64  	%rd3821, %rd3820, %rd3819;
	shf.l.wrap.b32 	%r1945, %r1939, %r1940, 23;
	shf.l.wrap.b32 	%r1946, %r1940, %r1939, 23;
	mov.b64 	%rd3822, {%r1946, %r1945};
	xor.b64  	%rd3823, %rd3821, %rd3822;
	xor.b64  	%rd3824, %rd3782, %rd3757;
	and.b64  	%rd3825, %rd3807, %rd3824;
	xor.b64  	%rd3826, %rd3825, %rd3757;
	add.s64 	%rd3827, %rd3732, %rd21369;
	ld.const.u64 	%rd3828, [%rd21363+208];
	add.s64 	%rd3829, %rd3827, %rd3828;
	add.s64 	%rd3830, %rd3829, %rd3826;
	add.s64 	%rd3831, %rd3830, %rd3823;
	add.s64 	%rd3832, %rd3831, %rd3743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1947,%dummy}, %rd3818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1948}, %rd3818;
	}
	shf.r.wrap.b32 	%r1949, %r1948, %r1947, 28;
	shf.r.wrap.b32 	%r1950, %r1947, %r1948, 28;
	mov.b64 	%rd3833, {%r1950, %r1949};
	shf.l.wrap.b32 	%r1951, %r1947, %r1948, 30;
	shf.l.wrap.b32 	%r1952, %r1948, %r1947, 30;
	mov.b64 	%rd3834, {%r1952, %r1951};
	xor.b64  	%rd3835, %rd3834, %rd3833;
	shf.l.wrap.b32 	%r1953, %r1947, %r1948, 25;
	shf.l.wrap.b32 	%r1954, %r1948, %r1947, 25;
	mov.b64 	%rd3836, {%r1954, %r1953};
	xor.b64  	%rd3837, %rd3835, %rd3836;
	xor.b64  	%rd3838, %rd3818, %rd3768;
	xor.b64  	%rd3839, %rd3818, %rd3793;
	and.b64  	%rd3840, %rd3839, %rd3838;
	xor.b64  	%rd3841, %rd3840, %rd3818;
	add.s64 	%rd3842, %rd3831, %rd3841;
	add.s64 	%rd3843, %rd3842, %rd3837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1955,%dummy}, %rd3832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1956}, %rd3832;
	}
	shf.r.wrap.b32 	%r1957, %r1956, %r1955, 14;
	shf.r.wrap.b32 	%r1958, %r1955, %r1956, 14;
	mov.b64 	%rd3844, {%r1958, %r1957};
	shf.r.wrap.b32 	%r1959, %r1956, %r1955, 18;
	shf.r.wrap.b32 	%r1960, %r1955, %r1956, 18;
	mov.b64 	%rd3845, {%r1960, %r1959};
	xor.b64  	%rd3846, %rd3845, %rd3844;
	shf.l.wrap.b32 	%r1961, %r1955, %r1956, 23;
	shf.l.wrap.b32 	%r1962, %r1956, %r1955, 23;
	mov.b64 	%rd3847, {%r1962, %r1961};
	xor.b64  	%rd3848, %rd3846, %rd3847;
	xor.b64  	%rd3849, %rd3807, %rd3782;
	and.b64  	%rd3850, %rd3832, %rd3849;
	xor.b64  	%rd3851, %rd3850, %rd3782;
	add.s64 	%rd3852, %rd3757, %rd21368;
	ld.const.u64 	%rd3853, [%rd21363+216];
	add.s64 	%rd3854, %rd3852, %rd3853;
	add.s64 	%rd3855, %rd3854, %rd3851;
	add.s64 	%rd3856, %rd3855, %rd3848;
	add.s64 	%rd3857, %rd3856, %rd3768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1963,%dummy}, %rd3843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1964}, %rd3843;
	}
	shf.r.wrap.b32 	%r1965, %r1964, %r1963, 28;
	shf.r.wrap.b32 	%r1966, %r1963, %r1964, 28;
	mov.b64 	%rd3858, {%r1966, %r1965};
	shf.l.wrap.b32 	%r1967, %r1963, %r1964, 30;
	shf.l.wrap.b32 	%r1968, %r1964, %r1963, 30;
	mov.b64 	%rd3859, {%r1968, %r1967};
	xor.b64  	%rd3860, %rd3859, %rd3858;
	shf.l.wrap.b32 	%r1969, %r1963, %r1964, 25;
	shf.l.wrap.b32 	%r1970, %r1964, %r1963, 25;
	mov.b64 	%rd3861, {%r1970, %r1969};
	xor.b64  	%rd3862, %rd3860, %rd3861;
	xor.b64  	%rd3863, %rd3843, %rd3793;
	xor.b64  	%rd3864, %rd3843, %rd3818;
	and.b64  	%rd3865, %rd3864, %rd3863;
	xor.b64  	%rd3866, %rd3865, %rd3843;
	add.s64 	%rd3867, %rd3856, %rd3866;
	add.s64 	%rd3868, %rd3867, %rd3862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1971,%dummy}, %rd3857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1972}, %rd3857;
	}
	shf.r.wrap.b32 	%r1973, %r1972, %r1971, 14;
	shf.r.wrap.b32 	%r1974, %r1971, %r1972, 14;
	mov.b64 	%rd3869, {%r1974, %r1973};
	shf.r.wrap.b32 	%r1975, %r1972, %r1971, 18;
	shf.r.wrap.b32 	%r1976, %r1971, %r1972, 18;
	mov.b64 	%rd3870, {%r1976, %r1975};
	xor.b64  	%rd3871, %rd3870, %rd3869;
	shf.l.wrap.b32 	%r1977, %r1971, %r1972, 23;
	shf.l.wrap.b32 	%r1978, %r1972, %r1971, 23;
	mov.b64 	%rd3872, {%r1978, %r1977};
	xor.b64  	%rd3873, %rd3871, %rd3872;
	xor.b64  	%rd3874, %rd3832, %rd3807;
	and.b64  	%rd3875, %rd3857, %rd3874;
	xor.b64  	%rd3876, %rd3875, %rd3807;
	add.s64 	%rd3877, %rd3782, %rd21367;
	ld.const.u64 	%rd3878, [%rd21363+224];
	add.s64 	%rd3879, %rd3877, %rd3878;
	add.s64 	%rd3880, %rd3879, %rd3876;
	add.s64 	%rd3881, %rd3880, %rd3873;
	add.s64 	%rd21379, %rd3881, %rd3793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1979,%dummy}, %rd3868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1980}, %rd3868;
	}
	shf.r.wrap.b32 	%r1981, %r1980, %r1979, 28;
	shf.r.wrap.b32 	%r1982, %r1979, %r1980, 28;
	mov.b64 	%rd3882, {%r1982, %r1981};
	shf.l.wrap.b32 	%r1983, %r1979, %r1980, 30;
	shf.l.wrap.b32 	%r1984, %r1980, %r1979, 30;
	mov.b64 	%rd3883, {%r1984, %r1983};
	xor.b64  	%rd3884, %rd3883, %rd3882;
	shf.l.wrap.b32 	%r1985, %r1979, %r1980, 25;
	shf.l.wrap.b32 	%r1986, %r1980, %r1979, 25;
	mov.b64 	%rd3885, {%r1986, %r1985};
	xor.b64  	%rd3886, %rd3884, %rd3885;
	xor.b64  	%rd3887, %rd3868, %rd3818;
	xor.b64  	%rd3888, %rd3868, %rd3843;
	and.b64  	%rd3889, %rd3888, %rd3887;
	xor.b64  	%rd3890, %rd3889, %rd3868;
	add.s64 	%rd3891, %rd3881, %rd3890;
	add.s64 	%rd21375, %rd3891, %rd3886;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1987,%dummy}, %rd21379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1988}, %rd21379;
	}
	shf.r.wrap.b32 	%r1989, %r1988, %r1987, 14;
	shf.r.wrap.b32 	%r1990, %r1987, %r1988, 14;
	mov.b64 	%rd3892, {%r1990, %r1989};
	shf.r.wrap.b32 	%r1991, %r1988, %r1987, 18;
	shf.r.wrap.b32 	%r1992, %r1987, %r1988, 18;
	mov.b64 	%rd3893, {%r1992, %r1991};
	xor.b64  	%rd3894, %rd3893, %rd3892;
	shf.l.wrap.b32 	%r1993, %r1987, %r1988, 23;
	shf.l.wrap.b32 	%r1994, %r1988, %r1987, 23;
	mov.b64 	%rd3895, {%r1994, %r1993};
	xor.b64  	%rd3896, %rd3894, %rd3895;
	xor.b64  	%rd3897, %rd3857, %rd3832;
	and.b64  	%rd3898, %rd21379, %rd3897;
	xor.b64  	%rd3899, %rd3898, %rd3832;
	add.s64 	%rd3900, %rd3807, %rd21366;
	ld.const.u64 	%rd3901, [%rd21363+232];
	add.s64 	%rd3902, %rd3900, %rd3901;
	add.s64 	%rd3903, %rd3902, %rd3899;
	add.s64 	%rd3904, %rd3903, %rd3896;
	add.s64 	%rd21378, %rd3904, %rd3818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1995,%dummy}, %rd21375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1996}, %rd21375;
	}
	shf.r.wrap.b32 	%r1997, %r1996, %r1995, 28;
	shf.r.wrap.b32 	%r1998, %r1995, %r1996, 28;
	mov.b64 	%rd3905, {%r1998, %r1997};
	shf.l.wrap.b32 	%r1999, %r1995, %r1996, 30;
	shf.l.wrap.b32 	%r2000, %r1996, %r1995, 30;
	mov.b64 	%rd3906, {%r2000, %r1999};
	xor.b64  	%rd3907, %rd3906, %rd3905;
	shf.l.wrap.b32 	%r2001, %r1995, %r1996, 25;
	shf.l.wrap.b32 	%r2002, %r1996, %r1995, 25;
	mov.b64 	%rd3908, {%r2002, %r2001};
	xor.b64  	%rd3909, %rd3907, %rd3908;
	xor.b64  	%rd3910, %rd21375, %rd3843;
	xor.b64  	%rd3911, %rd21375, %rd3868;
	and.b64  	%rd3912, %rd3911, %rd3910;
	xor.b64  	%rd3913, %rd3912, %rd21375;
	add.s64 	%rd3914, %rd3904, %rd3913;
	add.s64 	%rd21374, %rd3914, %rd3909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2003,%dummy}, %rd21378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2004}, %rd21378;
	}
	shf.r.wrap.b32 	%r2005, %r2004, %r2003, 14;
	shf.r.wrap.b32 	%r2006, %r2003, %r2004, 14;
	mov.b64 	%rd3915, {%r2006, %r2005};
	shf.r.wrap.b32 	%r2007, %r2004, %r2003, 18;
	shf.r.wrap.b32 	%r2008, %r2003, %r2004, 18;
	mov.b64 	%rd3916, {%r2008, %r2007};
	xor.b64  	%rd3917, %rd3916, %rd3915;
	shf.l.wrap.b32 	%r2009, %r2003, %r2004, 23;
	shf.l.wrap.b32 	%r2010, %r2004, %r2003, 23;
	mov.b64 	%rd3918, {%r2010, %r2009};
	xor.b64  	%rd3919, %rd3917, %rd3918;
	xor.b64  	%rd3920, %rd21379, %rd3857;
	and.b64  	%rd3921, %rd21378, %rd3920;
	xor.b64  	%rd3922, %rd3921, %rd3857;
	add.s64 	%rd3923, %rd3832, %rd21365;
	ld.const.u64 	%rd3924, [%rd21363+240];
	add.s64 	%rd3925, %rd3923, %rd3924;
	add.s64 	%rd3926, %rd3925, %rd3922;
	add.s64 	%rd3927, %rd3926, %rd3919;
	add.s64 	%rd21377, %rd3927, %rd3843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2011,%dummy}, %rd21374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2012}, %rd21374;
	}
	shf.r.wrap.b32 	%r2013, %r2012, %r2011, 28;
	shf.r.wrap.b32 	%r2014, %r2011, %r2012, 28;
	mov.b64 	%rd3928, {%r2014, %r2013};
	shf.l.wrap.b32 	%r2015, %r2011, %r2012, 30;
	shf.l.wrap.b32 	%r2016, %r2012, %r2011, 30;
	mov.b64 	%rd3929, {%r2016, %r2015};
	xor.b64  	%rd3930, %rd3929, %rd3928;
	shf.l.wrap.b32 	%r2017, %r2011, %r2012, 25;
	shf.l.wrap.b32 	%r2018, %r2012, %r2011, 25;
	mov.b64 	%rd3931, {%r2018, %r2017};
	xor.b64  	%rd3932, %rd3930, %rd3931;
	xor.b64  	%rd3933, %rd21374, %rd3868;
	xor.b64  	%rd3934, %rd21374, %rd21375;
	and.b64  	%rd3935, %rd3934, %rd3933;
	xor.b64  	%rd3936, %rd3935, %rd21374;
	add.s64 	%rd3937, %rd3927, %rd3936;
	add.s64 	%rd21373, %rd3937, %rd3932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2019,%dummy}, %rd21377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2020}, %rd21377;
	}
	shf.r.wrap.b32 	%r2021, %r2020, %r2019, 14;
	shf.r.wrap.b32 	%r2022, %r2019, %r2020, 14;
	mov.b64 	%rd3938, {%r2022, %r2021};
	shf.r.wrap.b32 	%r2023, %r2020, %r2019, 18;
	shf.r.wrap.b32 	%r2024, %r2019, %r2020, 18;
	mov.b64 	%rd3939, {%r2024, %r2023};
	xor.b64  	%rd3940, %rd3939, %rd3938;
	shf.l.wrap.b32 	%r2025, %r2019, %r2020, 23;
	shf.l.wrap.b32 	%r2026, %r2020, %r2019, 23;
	mov.b64 	%rd3941, {%r2026, %r2025};
	xor.b64  	%rd3942, %rd3940, %rd3941;
	xor.b64  	%rd3943, %rd21378, %rd21379;
	and.b64  	%rd3944, %rd21377, %rd3943;
	xor.b64  	%rd3945, %rd3944, %rd21379;
	add.s64 	%rd3946, %rd3857, %rd21364;
	ld.const.u64 	%rd3947, [%rd21363+248];
	add.s64 	%rd3948, %rd3946, %rd3947;
	add.s64 	%rd3949, %rd3948, %rd3945;
	add.s64 	%rd3950, %rd3949, %rd3942;
	add.s64 	%rd21376, %rd3950, %rd3868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2027,%dummy}, %rd21373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2028}, %rd21373;
	}
	shf.r.wrap.b32 	%r2029, %r2028, %r2027, 28;
	shf.r.wrap.b32 	%r2030, %r2027, %r2028, 28;
	mov.b64 	%rd3951, {%r2030, %r2029};
	shf.l.wrap.b32 	%r2031, %r2027, %r2028, 30;
	shf.l.wrap.b32 	%r2032, %r2028, %r2027, 30;
	mov.b64 	%rd3952, {%r2032, %r2031};
	xor.b64  	%rd3953, %rd3952, %rd3951;
	shf.l.wrap.b32 	%r2033, %r2027, %r2028, 25;
	shf.l.wrap.b32 	%r2034, %r2028, %r2027, 25;
	mov.b64 	%rd3954, {%r2034, %r2033};
	xor.b64  	%rd3955, %rd3953, %rd3954;
	xor.b64  	%rd3956, %rd21373, %rd21375;
	xor.b64  	%rd3957, %rd21373, %rd21374;
	and.b64  	%rd3958, %rd3957, %rd3956;
	xor.b64  	%rd3959, %rd3958, %rd21373;
	add.s64 	%rd3960, %rd3950, %rd3959;
	add.s64 	%rd21372, %rd3960, %rd3955;
	add.s32 	%r14313, %r14313, 16;
	setp.lt.s32	%p23, %r14313, 80;
	mov.u64 	%rd21363, %rd176;
	@%p23 bra 	BB1_34;

	add.s64 	%rd3961, %rd116, %rd21372;
	st.local.u64 	[%rd1], %rd3961;
	add.s64 	%rd3962, %rd118, %rd21373;
	st.local.u64 	[%rd1+8], %rd3962;
	add.s64 	%rd3963, %rd117, %rd21374;
	st.local.u64 	[%rd1+16], %rd3963;
	add.s64 	%rd3964, %rd115, %rd21375;
	st.local.u64 	[%rd1+24], %rd3964;
	add.s64 	%rd3965, %rd111, %rd21376;
	st.local.u64 	[%rd1+32], %rd3965;
	add.s64 	%rd3966, %rd113, %rd21377;
	st.local.u64 	[%rd1+40], %rd3966;
	add.s64 	%rd3967, %rd112, %rd21378;
	st.local.u64 	[%rd1+48], %rd3967;
	add.s64 	%rd3968, %rd114, %rd21379;
	st.local.u64 	[%rd1+56], %rd3968;
	sub.s32 	%r49, %r3, %r29;
	setp.lt.s32	%p24, %r49, 1;
	@%p24 bra 	BB1_53;

	add.s32 	%r50, %r28, -128;
	and.b32  	%r51, %r50, 3;
	setp.eq.s32	%p25, %r51, 0;
	mov.u32 	%r14317, 0;
	@%p25 bra 	BB1_42;

	setp.eq.s32	%p26, %r51, 1;
	mov.u32 	%r14315, 0;
	@%p26 bra 	BB1_41;

	setp.eq.s32	%p27, %r51, 2;
	mov.u32 	%r14314, 0;
	@%p27 bra 	BB1_40;

	xor.b32  	%r2039, %r29, 7;
	cvt.u64.u32	%rd3969, %r2039;
	add.s64 	%rd3970, %rd1808, %rd3969;
	ld.local.u8 	%rs45, [%rd3970];
	st.local.u8 	[%rd93+7], %rs45;
	mov.u32 	%r14314, 1;

BB1_40:
	add.s32 	%r2040, %r14314, %r29;
	xor.b32  	%r2041, %r2040, 7;
	cvt.s64.s32	%rd3971, %r2041;
	add.s64 	%rd3972, %rd1808, %rd3971;
	ld.local.u8 	%rs46, [%rd3972];
	xor.b32  	%r2042, %r14314, 7;
	cvt.u64.u32	%rd3973, %r2042;
	add.s64 	%rd3974, %rd93, %rd3973;
	st.local.u8 	[%rd3974], %rs46;
	add.s32 	%r14315, %r14314, 1;

BB1_41:
	add.s32 	%r2043, %r14315, %r29;
	xor.b32  	%r2044, %r2043, 7;
	cvt.s64.s32	%rd3975, %r2044;
	add.s64 	%rd3976, %rd1808, %rd3975;
	ld.local.u8 	%rs47, [%rd3976];
	xor.b32  	%r2045, %r14315, 7;
	cvt.s64.s32	%rd3977, %r2045;
	add.s64 	%rd3978, %rd93, %rd3977;
	st.local.u8 	[%rd3978], %rs47;
	add.s32 	%r14317, %r14315, 1;

BB1_42:
	setp.lt.u32	%p28, %r50, 4;
	@%p28 bra 	BB1_53;

BB1_43:
	add.s32 	%r2046, %r14317, %r29;
	xor.b32  	%r2047, %r2046, 7;
	cvt.s64.s32	%rd3979, %r2047;
	add.s64 	%rd3980, %rd1808, %rd3979;
	ld.local.u8 	%rs48, [%rd3980];
	xor.b32  	%r2048, %r14317, 7;
	cvt.s64.s32	%rd3981, %r2048;
	add.s64 	%rd3982, %rd93, %rd3981;
	st.local.u8 	[%rd3982], %rs48;
	add.s32 	%r2049, %r14317, 1;
	add.s32 	%r2050, %r2049, %r29;
	xor.b32  	%r2051, %r2050, 7;
	cvt.s64.s32	%rd3983, %r2051;
	add.s64 	%rd3984, %rd1808, %rd3983;
	ld.local.u8 	%rs49, [%rd3984];
	xor.b32  	%r2052, %r2049, 7;
	cvt.s64.s32	%rd3985, %r2052;
	add.s64 	%rd3986, %rd93, %rd3985;
	st.local.u8 	[%rd3986], %rs49;
	add.s32 	%r2053, %r14317, 2;
	add.s32 	%r2054, %r2053, %r29;
	xor.b32  	%r2055, %r2054, 7;
	cvt.s64.s32	%rd3987, %r2055;
	add.s64 	%rd3988, %rd1808, %rd3987;
	ld.local.u8 	%rs50, [%rd3988];
	xor.b32  	%r2056, %r2053, 7;
	cvt.s64.s32	%rd3989, %r2056;
	add.s64 	%rd3990, %rd93, %rd3989;
	st.local.u8 	[%rd3990], %rs50;
	add.s32 	%r2057, %r14317, 3;
	add.s32 	%r2058, %r2057, %r29;
	xor.b32  	%r2059, %r2058, 7;
	cvt.s64.s32	%rd3991, %r2059;
	add.s64 	%rd3992, %rd1808, %rd3991;
	ld.local.u8 	%rs51, [%rd3992];
	xor.b32  	%r2060, %r2057, 7;
	cvt.s64.s32	%rd3993, %r2060;
	add.s64 	%rd3994, %rd93, %rd3993;
	st.local.u8 	[%rd3994], %rs51;
	add.s32 	%r14317, %r14317, 4;
	setp.lt.s32	%p29, %r14317, %r49;
	@%p29 bra 	BB1_43;

BB1_53:
	ld.local.u32 	%r2085, [%rd1+192];
	and.b32  	%r74, %r2085, 127;
	add.s32 	%r2086, %r2085, %r2;
	st.local.u32 	[%rd1+192], %r2086;
	add.s32 	%r75, %r74, %r2;
	setp.lt.s32	%p36, %r75, 128;
	add.s64 	%rd179, %rd1, 64;
	@%p36 bra 	BB1_74;
	bra.uni 	BB1_54;

BB1_74:
	setp.lt.s32	%p49, %r2, 1;
	@%p49 bra 	BB1_83;

	cvta.to.local.u64 	%rd263, %rd1805;
	and.b32  	%r106, %r2, 3;
	setp.eq.s32	%p50, %r106, 0;
	mov.u32 	%r14346, 0;
	@%p50 bra 	BB1_81;

	setp.eq.s32	%p51, %r106, 1;
	mov.u32 	%r14342, 0;
	@%p51 bra 	BB1_80;

	setp.eq.s32	%p52, %r106, 2;
	mov.u32 	%r14340, 0;
	@%p52 bra 	BB1_79;

	ld.local.u8 	%rs73, [%rd263+7];
	xor.b32  	%r2841, %r74, 7;
	cvt.u64.u32	%rd5093, %r2841;
	add.s64 	%rd5094, %rd179, %rd5093;
	st.local.u8 	[%rd5094], %rs73;
	add.s32 	%r74, %r74, 1;
	mov.u32 	%r14340, 1;

BB1_79:
	xor.b32  	%r2842, %r14340, 7;
	cvt.u64.u32	%rd5095, %r2842;
	add.s64 	%rd5096, %rd263, %rd5095;
	ld.local.u8 	%rs74, [%rd5096];
	xor.b32  	%r2843, %r74, 7;
	cvt.s64.s32	%rd5097, %r2843;
	add.s64 	%rd5098, %rd179, %rd5097;
	st.local.u8 	[%rd5098], %rs74;
	add.s32 	%r74, %r74, 1;
	add.s32 	%r14342, %r14340, 1;

BB1_80:
	xor.b32  	%r2844, %r14342, 7;
	cvt.s64.s32	%rd5099, %r2844;
	add.s64 	%rd5100, %rd263, %rd5099;
	ld.local.u8 	%rs75, [%rd5100];
	xor.b32  	%r2845, %r74, 7;
	cvt.s64.s32	%rd5101, %r2845;
	add.s64 	%rd5102, %rd179, %rd5101;
	st.local.u8 	[%rd5102], %rs75;
	add.s32 	%r74, %r74, 1;
	add.s32 	%r14346, %r14342, 1;

BB1_81:
	setp.lt.u32	%p53, %r2, 4;
	@%p53 bra 	BB1_83;

BB1_82:
	xor.b32  	%r2846, %r14346, 7;
	cvt.s64.s32	%rd5103, %r2846;
	add.s64 	%rd5104, %rd263, %rd5103;
	ld.local.u8 	%rs76, [%rd5104];
	xor.b32  	%r2847, %r74, 7;
	cvt.s64.s32	%rd5105, %r2847;
	add.s64 	%rd5106, %rd179, %rd5105;
	st.local.u8 	[%rd5106], %rs76;
	add.s32 	%r2848, %r14346, 1;
	xor.b32  	%r2849, %r2848, 7;
	cvt.s64.s32	%rd5107, %r2849;
	add.s64 	%rd5108, %rd263, %rd5107;
	ld.local.u8 	%rs77, [%rd5108];
	add.s32 	%r2850, %r74, 1;
	xor.b32  	%r2851, %r2850, 7;
	cvt.s64.s32	%rd5109, %r2851;
	add.s64 	%rd5110, %rd179, %rd5109;
	st.local.u8 	[%rd5110], %rs77;
	add.s32 	%r2852, %r14346, 2;
	xor.b32  	%r2853, %r2852, 7;
	cvt.s64.s32	%rd5111, %r2853;
	add.s64 	%rd5112, %rd263, %rd5111;
	ld.local.u8 	%rs78, [%rd5112];
	add.s32 	%r2854, %r74, 2;
	xor.b32  	%r2855, %r2854, 7;
	cvt.s64.s32	%rd5113, %r2855;
	add.s64 	%rd5114, %rd179, %rd5113;
	st.local.u8 	[%rd5114], %rs78;
	add.s32 	%r2856, %r14346, 3;
	xor.b32  	%r2857, %r2856, 7;
	cvt.s64.s32	%rd5115, %r2857;
	add.s64 	%rd5116, %rd263, %rd5115;
	ld.local.u8 	%rs79, [%rd5116];
	add.s32 	%r2858, %r74, 3;
	xor.b32  	%r2859, %r2858, 7;
	cvt.s64.s32	%rd5117, %r2859;
	add.s64 	%rd5118, %rd179, %rd5117;
	st.local.u8 	[%rd5118], %rs79;
	add.s32 	%r14346, %r14346, 4;
	setp.lt.s32	%p54, %r14346, %r2;
	add.s32 	%r74, %r74, 4;
	@%p54 bra 	BB1_82;
	bra.uni 	BB1_83;

BB1_54:
	mov.u32 	%r2088, 128;
	sub.s32 	%r76, %r2088, %r74;
	cvta.to.local.u64 	%rd180, %rd1805;
	mov.u32 	%r2089, 1;
	max.u32 	%r77, %r76, %r2089;
	and.b32  	%r78, %r77, 3;
	setp.eq.s32	%p37, %r78, 0;
	mov.u32 	%r14332, 0;
	@%p37 bra 	BB1_61;

	setp.eq.s32	%p38, %r78, 1;
	mov.u32 	%r14328, 0;
	@%p38 bra 	BB1_60;

	setp.eq.s32	%p39, %r78, 2;
	mov.u32 	%r2091, 0;
	@%p39 bra 	BB1_57;
	bra.uni 	BB1_58;

BB1_57:
	mov.u32 	%r2089, %r2091;
	bra.uni 	BB1_59;

BB1_58:
	ld.local.u8 	%rs59, [%rd180+7];
	xor.b32  	%r2093, %r74, 7;
	cvt.u64.u32	%rd4023, %r2093;
	add.s64 	%rd4024, %rd179, %rd4023;
	st.local.u8 	[%rd4024], %rs59;
	add.s32 	%r74, %r74, 1;

BB1_59:
	xor.b32  	%r2094, %r2089, 7;
	cvt.u64.u32	%rd4025, %r2094;
	add.s64 	%rd4026, %rd180, %rd4025;
	ld.local.u8 	%rs60, [%rd4026];
	xor.b32  	%r2095, %r74, 7;
	cvt.s64.s32	%rd4027, %r2095;
	add.s64 	%rd4028, %rd179, %rd4027;
	st.local.u8 	[%rd4028], %rs60;
	add.s32 	%r74, %r74, 1;
	add.s32 	%r14328, %r2089, 1;

BB1_60:
	xor.b32  	%r2096, %r14328, 7;
	cvt.s64.s32	%rd4029, %r2096;
	add.s64 	%rd4030, %rd180, %rd4029;
	ld.local.u8 	%rs61, [%rd4030];
	xor.b32  	%r2097, %r74, 7;
	cvt.s64.s32	%rd4031, %r2097;
	add.s64 	%rd4032, %rd179, %rd4031;
	st.local.u8 	[%rd4032], %rs61;
	add.s32 	%r74, %r74, 1;
	add.s32 	%r14332, %r14328, 1;

BB1_61:
	setp.lt.u32	%p40, %r77, 4;
	@%p40 bra 	BB1_63;

BB1_62:
	xor.b32  	%r2098, %r14332, 7;
	cvt.s64.s32	%rd4033, %r2098;
	add.s64 	%rd4034, %rd180, %rd4033;
	ld.local.u8 	%rs62, [%rd4034];
	xor.b32  	%r2099, %r74, 7;
	cvt.s64.s32	%rd4035, %r2099;
	add.s64 	%rd4036, %rd179, %rd4035;
	st.local.u8 	[%rd4036], %rs62;
	add.s32 	%r2100, %r14332, 1;
	xor.b32  	%r2101, %r2100, 7;
	cvt.s64.s32	%rd4037, %r2101;
	add.s64 	%rd4038, %rd180, %rd4037;
	ld.local.u8 	%rs63, [%rd4038];
	add.s32 	%r2102, %r74, 1;
	xor.b32  	%r2103, %r2102, 7;
	cvt.s64.s32	%rd4039, %r2103;
	add.s64 	%rd4040, %rd179, %rd4039;
	st.local.u8 	[%rd4040], %rs63;
	add.s32 	%r2104, %r14332, 2;
	xor.b32  	%r2105, %r2104, 7;
	cvt.s64.s32	%rd4041, %r2105;
	add.s64 	%rd4042, %rd180, %rd4041;
	ld.local.u8 	%rs64, [%rd4042];
	add.s32 	%r2106, %r74, 2;
	xor.b32  	%r2107, %r2106, 7;
	cvt.s64.s32	%rd4043, %r2107;
	add.s64 	%rd4044, %rd179, %rd4043;
	st.local.u8 	[%rd4044], %rs64;
	add.s32 	%r2108, %r14332, 3;
	xor.b32  	%r2109, %r2108, 7;
	cvt.s64.s32	%rd4045, %r2109;
	add.s64 	%rd4046, %rd180, %rd4045;
	ld.local.u8 	%rs65, [%rd4046];
	add.s32 	%r2110, %r74, 3;
	xor.b32  	%r2111, %r2110, 7;
	cvt.s64.s32	%rd4047, %r2111;
	add.s64 	%rd4048, %rd179, %rd4047;
	st.local.u8 	[%rd4048], %rs65;
	add.s32 	%r14332, %r14332, 4;
	setp.lt.s32	%p41, %r14332, %r76;
	add.s32 	%r74, %r74, 4;
	@%p41 bra 	BB1_62;

BB1_63:
	ld.local.u64 	%rd4050, [%rd179];
	shr.u64 	%rd4051, %rd4050, 32;
	ld.local.u64 	%rd4052, [%rd1+72];
	shr.u64 	%rd4053, %rd4052, 32;
	ld.local.u64 	%rd4054, [%rd1+80];
	shr.u64 	%rd4055, %rd4054, 32;
	ld.local.u64 	%rd4056, [%rd1+88];
	shr.u64 	%rd4057, %rd4056, 32;
	ld.local.u64 	%rd4058, [%rd1+96];
	shr.u64 	%rd4059, %rd4058, 32;
	ld.local.u64 	%rd4060, [%rd1+104];
	shr.u64 	%rd4061, %rd4060, 32;
	ld.local.u64 	%rd4062, [%rd1+112];
	shr.u64 	%rd4063, %rd4062, 32;
	ld.local.u64 	%rd4064, [%rd1+120];
	shr.u64 	%rd4065, %rd4064, 32;
	ld.local.u64 	%rd4066, [%rd1+128];
	shr.u64 	%rd4067, %rd4066, 32;
	ld.local.u64 	%rd4068, [%rd1+136];
	shr.u64 	%rd4069, %rd4068, 32;
	ld.local.u64 	%rd4070, [%rd1+144];
	shr.u64 	%rd4071, %rd4070, 32;
	ld.local.u64 	%rd4072, [%rd1+152];
	shr.u64 	%rd4073, %rd4072, 32;
	ld.local.u64 	%rd4074, [%rd1+160];
	shr.u64 	%rd4075, %rd4074, 32;
	ld.local.u64 	%rd4076, [%rd1+168];
	shr.u64 	%rd4077, %rd4076, 32;
	ld.local.u64 	%rd4078, [%rd1+176];
	shr.u64 	%rd4079, %rd4078, 32;
	ld.local.u64 	%rd4080, [%rd1+184];
	shr.u64 	%rd4081, %rd4080, 32;
	bfi.b64 	%rd21405, %rd4051, %rd4050, 32, 32;
	bfi.b64 	%rd21406, %rd4053, %rd4052, 32, 32;
	bfi.b64 	%rd21407, %rd4055, %rd4054, 32, 32;
	bfi.b64 	%rd21408, %rd4057, %rd4056, 32, 32;
	bfi.b64 	%rd21409, %rd4059, %rd4058, 32, 32;
	bfi.b64 	%rd21410, %rd4061, %rd4060, 32, 32;
	bfi.b64 	%rd21411, %rd4063, %rd4062, 32, 32;
	bfi.b64 	%rd21412, %rd4065, %rd4064, 32, 32;
	bfi.b64 	%rd21396, %rd4067, %rd4066, 32, 32;
	bfi.b64 	%rd21395, %rd4069, %rd4068, 32, 32;
	bfi.b64 	%rd21394, %rd4071, %rd4070, 32, 32;
	bfi.b64 	%rd21393, %rd4073, %rd4072, 32, 32;
	bfi.b64 	%rd21392, %rd4075, %rd4074, 32, 32;
	bfi.b64 	%rd21391, %rd4077, %rd4076, 32, 32;
	bfi.b64 	%rd21390, %rd4079, %rd4078, 32, 32;
	bfi.b64 	%rd21389, %rd4081, %rd4080, 32, 32;
	ld.local.u64 	%rd197, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2113,%dummy}, %rd197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2114}, %rd197;
	}
	shf.r.wrap.b32 	%r2115, %r2114, %r2113, 14;
	shf.r.wrap.b32 	%r2116, %r2113, %r2114, 14;
	mov.b64 	%rd4082, {%r2116, %r2115};
	shf.r.wrap.b32 	%r2117, %r2114, %r2113, 18;
	shf.r.wrap.b32 	%r2118, %r2113, %r2114, 18;
	mov.b64 	%rd4083, {%r2118, %r2117};
	xor.b64  	%rd4084, %rd4083, %rd4082;
	shf.l.wrap.b32 	%r2119, %r2113, %r2114, 23;
	shf.l.wrap.b32 	%r2120, %r2114, %r2113, 23;
	mov.b64 	%rd4085, {%r2120, %r2119};
	xor.b64  	%rd4086, %rd4084, %rd4085;
	ld.local.u64 	%rd198, [%rd1+48];
	ld.local.u64 	%rd199, [%rd1+40];
	xor.b64  	%rd4087, %rd198, %rd199;
	and.b64  	%rd4088, %rd4087, %rd197;
	xor.b64  	%rd4089, %rd4088, %rd198;
	ld.local.u64 	%rd200, [%rd1+56];
	add.s64 	%rd4090, %rd200, %rd21405;
	mov.u64 	%rd21388, k_sha512;
	ld.const.u64 	%rd4091, [k_sha512];
	add.s64 	%rd4092, %rd4090, %rd4091;
	add.s64 	%rd4093, %rd4092, %rd4089;
	add.s64 	%rd4094, %rd4093, %rd4086;
	ld.local.u64 	%rd201, [%rd1+24];
	add.s64 	%rd4095, %rd4094, %rd201;
	ld.local.u64 	%rd202, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2121,%dummy}, %rd202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2122}, %rd202;
	}
	shf.r.wrap.b32 	%r2123, %r2122, %r2121, 28;
	shf.r.wrap.b32 	%r2124, %r2121, %r2122, 28;
	mov.b64 	%rd4096, {%r2124, %r2123};
	shf.l.wrap.b32 	%r2125, %r2121, %r2122, 30;
	shf.l.wrap.b32 	%r2126, %r2122, %r2121, 30;
	mov.b64 	%rd4097, {%r2126, %r2125};
	xor.b64  	%rd4098, %rd4097, %rd4096;
	shf.l.wrap.b32 	%r2127, %r2121, %r2122, 25;
	shf.l.wrap.b32 	%r2128, %r2122, %r2121, 25;
	mov.b64 	%rd4099, {%r2128, %r2127};
	xor.b64  	%rd4100, %rd4098, %rd4099;
	ld.local.u64 	%rd203, [%rd1+16];
	xor.b64  	%rd4101, %rd203, %rd202;
	ld.local.u64 	%rd204, [%rd1+8];
	xor.b64  	%rd4102, %rd204, %rd202;
	and.b64  	%rd4103, %rd4101, %rd4102;
	xor.b64  	%rd4104, %rd4103, %rd202;
	add.s64 	%rd4105, %rd4094, %rd4104;
	add.s64 	%rd4106, %rd4105, %rd4100;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2129,%dummy}, %rd4095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2130}, %rd4095;
	}
	shf.r.wrap.b32 	%r2131, %r2130, %r2129, 14;
	shf.r.wrap.b32 	%r2132, %r2129, %r2130, 14;
	mov.b64 	%rd4107, {%r2132, %r2131};
	shf.r.wrap.b32 	%r2133, %r2130, %r2129, 18;
	shf.r.wrap.b32 	%r2134, %r2129, %r2130, 18;
	mov.b64 	%rd4108, {%r2134, %r2133};
	xor.b64  	%rd4109, %rd4108, %rd4107;
	shf.l.wrap.b32 	%r2135, %r2129, %r2130, 23;
	shf.l.wrap.b32 	%r2136, %r2130, %r2129, 23;
	mov.b64 	%rd4110, {%r2136, %r2135};
	xor.b64  	%rd4111, %rd4109, %rd4110;
	xor.b64  	%rd4112, %rd199, %rd197;
	and.b64  	%rd4113, %rd4095, %rd4112;
	xor.b64  	%rd4114, %rd4113, %rd199;
	add.s64 	%rd4115, %rd198, %rd21406;
	ld.const.u64 	%rd4116, [k_sha512+8];
	add.s64 	%rd4117, %rd4115, %rd4116;
	add.s64 	%rd4118, %rd4117, %rd4114;
	add.s64 	%rd4119, %rd4118, %rd4111;
	add.s64 	%rd4120, %rd4119, %rd203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2137,%dummy}, %rd4106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2138}, %rd4106;
	}
	shf.r.wrap.b32 	%r2139, %r2138, %r2137, 28;
	shf.r.wrap.b32 	%r2140, %r2137, %r2138, 28;
	mov.b64 	%rd4121, {%r2140, %r2139};
	shf.l.wrap.b32 	%r2141, %r2137, %r2138, 30;
	shf.l.wrap.b32 	%r2142, %r2138, %r2137, 30;
	mov.b64 	%rd4122, {%r2142, %r2141};
	xor.b64  	%rd4123, %rd4122, %rd4121;
	shf.l.wrap.b32 	%r2143, %r2137, %r2138, 25;
	shf.l.wrap.b32 	%r2144, %r2138, %r2137, 25;
	mov.b64 	%rd4124, {%r2144, %r2143};
	xor.b64  	%rd4125, %rd4123, %rd4124;
	xor.b64  	%rd4126, %rd4106, %rd204;
	xor.b64  	%rd4127, %rd4106, %rd202;
	and.b64  	%rd4128, %rd4127, %rd4126;
	xor.b64  	%rd4129, %rd4128, %rd4106;
	add.s64 	%rd4130, %rd4119, %rd4129;
	add.s64 	%rd4131, %rd4130, %rd4125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2145,%dummy}, %rd4120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2146}, %rd4120;
	}
	shf.r.wrap.b32 	%r2147, %r2146, %r2145, 14;
	shf.r.wrap.b32 	%r2148, %r2145, %r2146, 14;
	mov.b64 	%rd4132, {%r2148, %r2147};
	shf.r.wrap.b32 	%r2149, %r2146, %r2145, 18;
	shf.r.wrap.b32 	%r2150, %r2145, %r2146, 18;
	mov.b64 	%rd4133, {%r2150, %r2149};
	xor.b64  	%rd4134, %rd4133, %rd4132;
	shf.l.wrap.b32 	%r2151, %r2145, %r2146, 23;
	shf.l.wrap.b32 	%r2152, %r2146, %r2145, 23;
	mov.b64 	%rd4135, {%r2152, %r2151};
	xor.b64  	%rd4136, %rd4134, %rd4135;
	xor.b64  	%rd4137, %rd4095, %rd197;
	and.b64  	%rd4138, %rd4120, %rd4137;
	xor.b64  	%rd4139, %rd4138, %rd197;
	add.s64 	%rd4140, %rd199, %rd21407;
	ld.const.u64 	%rd4141, [k_sha512+16];
	add.s64 	%rd4142, %rd4140, %rd4141;
	add.s64 	%rd4143, %rd4142, %rd4139;
	add.s64 	%rd4144, %rd4143, %rd4136;
	add.s64 	%rd4145, %rd4144, %rd204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2153,%dummy}, %rd4131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2154}, %rd4131;
	}
	shf.r.wrap.b32 	%r2155, %r2154, %r2153, 28;
	shf.r.wrap.b32 	%r2156, %r2153, %r2154, 28;
	mov.b64 	%rd4146, {%r2156, %r2155};
	shf.l.wrap.b32 	%r2157, %r2153, %r2154, 30;
	shf.l.wrap.b32 	%r2158, %r2154, %r2153, 30;
	mov.b64 	%rd4147, {%r2158, %r2157};
	xor.b64  	%rd4148, %rd4147, %rd4146;
	shf.l.wrap.b32 	%r2159, %r2153, %r2154, 25;
	shf.l.wrap.b32 	%r2160, %r2154, %r2153, 25;
	mov.b64 	%rd4149, {%r2160, %r2159};
	xor.b64  	%rd4150, %rd4148, %rd4149;
	xor.b64  	%rd4151, %rd4131, %rd202;
	xor.b64  	%rd4152, %rd4131, %rd4106;
	and.b64  	%rd4153, %rd4152, %rd4151;
	xor.b64  	%rd4154, %rd4153, %rd4131;
	add.s64 	%rd4155, %rd4144, %rd4154;
	add.s64 	%rd4156, %rd4155, %rd4150;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2161,%dummy}, %rd4145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2162}, %rd4145;
	}
	shf.r.wrap.b32 	%r2163, %r2162, %r2161, 14;
	shf.r.wrap.b32 	%r2164, %r2161, %r2162, 14;
	mov.b64 	%rd4157, {%r2164, %r2163};
	shf.r.wrap.b32 	%r2165, %r2162, %r2161, 18;
	shf.r.wrap.b32 	%r2166, %r2161, %r2162, 18;
	mov.b64 	%rd4158, {%r2166, %r2165};
	xor.b64  	%rd4159, %rd4158, %rd4157;
	shf.l.wrap.b32 	%r2167, %r2161, %r2162, 23;
	shf.l.wrap.b32 	%r2168, %r2162, %r2161, 23;
	mov.b64 	%rd4160, {%r2168, %r2167};
	xor.b64  	%rd4161, %rd4159, %rd4160;
	xor.b64  	%rd4162, %rd4120, %rd4095;
	and.b64  	%rd4163, %rd4145, %rd4162;
	xor.b64  	%rd4164, %rd4163, %rd4095;
	add.s64 	%rd4165, %rd197, %rd21408;
	ld.const.u64 	%rd4166, [k_sha512+24];
	add.s64 	%rd4167, %rd4165, %rd4166;
	add.s64 	%rd4168, %rd4167, %rd4164;
	add.s64 	%rd4169, %rd4168, %rd4161;
	add.s64 	%rd4170, %rd4169, %rd202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2169,%dummy}, %rd4156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2170}, %rd4156;
	}
	shf.r.wrap.b32 	%r2171, %r2170, %r2169, 28;
	shf.r.wrap.b32 	%r2172, %r2169, %r2170, 28;
	mov.b64 	%rd4171, {%r2172, %r2171};
	shf.l.wrap.b32 	%r2173, %r2169, %r2170, 30;
	shf.l.wrap.b32 	%r2174, %r2170, %r2169, 30;
	mov.b64 	%rd4172, {%r2174, %r2173};
	xor.b64  	%rd4173, %rd4172, %rd4171;
	shf.l.wrap.b32 	%r2175, %r2169, %r2170, 25;
	shf.l.wrap.b32 	%r2176, %r2170, %r2169, 25;
	mov.b64 	%rd4174, {%r2176, %r2175};
	xor.b64  	%rd4175, %rd4173, %rd4174;
	xor.b64  	%rd4176, %rd4156, %rd4106;
	xor.b64  	%rd4177, %rd4156, %rd4131;
	and.b64  	%rd4178, %rd4177, %rd4176;
	xor.b64  	%rd4179, %rd4178, %rd4156;
	add.s64 	%rd4180, %rd4169, %rd4179;
	add.s64 	%rd4181, %rd4180, %rd4175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2177,%dummy}, %rd4170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2178}, %rd4170;
	}
	shf.r.wrap.b32 	%r2179, %r2178, %r2177, 14;
	shf.r.wrap.b32 	%r2180, %r2177, %r2178, 14;
	mov.b64 	%rd4182, {%r2180, %r2179};
	shf.r.wrap.b32 	%r2181, %r2178, %r2177, 18;
	shf.r.wrap.b32 	%r2182, %r2177, %r2178, 18;
	mov.b64 	%rd4183, {%r2182, %r2181};
	xor.b64  	%rd4184, %rd4183, %rd4182;
	shf.l.wrap.b32 	%r2183, %r2177, %r2178, 23;
	shf.l.wrap.b32 	%r2184, %r2178, %r2177, 23;
	mov.b64 	%rd4185, {%r2184, %r2183};
	xor.b64  	%rd4186, %rd4184, %rd4185;
	xor.b64  	%rd4187, %rd4145, %rd4120;
	and.b64  	%rd4188, %rd4170, %rd4187;
	xor.b64  	%rd4189, %rd4188, %rd4120;
	add.s64 	%rd4190, %rd4095, %rd21409;
	ld.const.u64 	%rd4191, [k_sha512+32];
	add.s64 	%rd4192, %rd4190, %rd4191;
	add.s64 	%rd4193, %rd4192, %rd4189;
	add.s64 	%rd4194, %rd4193, %rd4186;
	add.s64 	%rd4195, %rd4194, %rd4106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2185,%dummy}, %rd4181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2186}, %rd4181;
	}
	shf.r.wrap.b32 	%r2187, %r2186, %r2185, 28;
	shf.r.wrap.b32 	%r2188, %r2185, %r2186, 28;
	mov.b64 	%rd4196, {%r2188, %r2187};
	shf.l.wrap.b32 	%r2189, %r2185, %r2186, 30;
	shf.l.wrap.b32 	%r2190, %r2186, %r2185, 30;
	mov.b64 	%rd4197, {%r2190, %r2189};
	xor.b64  	%rd4198, %rd4197, %rd4196;
	shf.l.wrap.b32 	%r2191, %r2185, %r2186, 25;
	shf.l.wrap.b32 	%r2192, %r2186, %r2185, 25;
	mov.b64 	%rd4199, {%r2192, %r2191};
	xor.b64  	%rd4200, %rd4198, %rd4199;
	xor.b64  	%rd4201, %rd4181, %rd4131;
	xor.b64  	%rd4202, %rd4181, %rd4156;
	and.b64  	%rd4203, %rd4202, %rd4201;
	xor.b64  	%rd4204, %rd4203, %rd4181;
	add.s64 	%rd4205, %rd4194, %rd4204;
	add.s64 	%rd4206, %rd4205, %rd4200;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2193,%dummy}, %rd4195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2194}, %rd4195;
	}
	shf.r.wrap.b32 	%r2195, %r2194, %r2193, 14;
	shf.r.wrap.b32 	%r2196, %r2193, %r2194, 14;
	mov.b64 	%rd4207, {%r2196, %r2195};
	shf.r.wrap.b32 	%r2197, %r2194, %r2193, 18;
	shf.r.wrap.b32 	%r2198, %r2193, %r2194, 18;
	mov.b64 	%rd4208, {%r2198, %r2197};
	xor.b64  	%rd4209, %rd4208, %rd4207;
	shf.l.wrap.b32 	%r2199, %r2193, %r2194, 23;
	shf.l.wrap.b32 	%r2200, %r2194, %r2193, 23;
	mov.b64 	%rd4210, {%r2200, %r2199};
	xor.b64  	%rd4211, %rd4209, %rd4210;
	xor.b64  	%rd4212, %rd4170, %rd4145;
	and.b64  	%rd4213, %rd4195, %rd4212;
	xor.b64  	%rd4214, %rd4213, %rd4145;
	add.s64 	%rd4215, %rd4120, %rd21410;
	ld.const.u64 	%rd4216, [k_sha512+40];
	add.s64 	%rd4217, %rd4215, %rd4216;
	add.s64 	%rd4218, %rd4217, %rd4214;
	add.s64 	%rd4219, %rd4218, %rd4211;
	add.s64 	%rd4220, %rd4219, %rd4131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2201,%dummy}, %rd4206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2202}, %rd4206;
	}
	shf.r.wrap.b32 	%r2203, %r2202, %r2201, 28;
	shf.r.wrap.b32 	%r2204, %r2201, %r2202, 28;
	mov.b64 	%rd4221, {%r2204, %r2203};
	shf.l.wrap.b32 	%r2205, %r2201, %r2202, 30;
	shf.l.wrap.b32 	%r2206, %r2202, %r2201, 30;
	mov.b64 	%rd4222, {%r2206, %r2205};
	xor.b64  	%rd4223, %rd4222, %rd4221;
	shf.l.wrap.b32 	%r2207, %r2201, %r2202, 25;
	shf.l.wrap.b32 	%r2208, %r2202, %r2201, 25;
	mov.b64 	%rd4224, {%r2208, %r2207};
	xor.b64  	%rd4225, %rd4223, %rd4224;
	xor.b64  	%rd4226, %rd4206, %rd4156;
	xor.b64  	%rd4227, %rd4206, %rd4181;
	and.b64  	%rd4228, %rd4227, %rd4226;
	xor.b64  	%rd4229, %rd4228, %rd4206;
	add.s64 	%rd4230, %rd4219, %rd4229;
	add.s64 	%rd4231, %rd4230, %rd4225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2209,%dummy}, %rd4220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2210}, %rd4220;
	}
	shf.r.wrap.b32 	%r2211, %r2210, %r2209, 14;
	shf.r.wrap.b32 	%r2212, %r2209, %r2210, 14;
	mov.b64 	%rd4232, {%r2212, %r2211};
	shf.r.wrap.b32 	%r2213, %r2210, %r2209, 18;
	shf.r.wrap.b32 	%r2214, %r2209, %r2210, 18;
	mov.b64 	%rd4233, {%r2214, %r2213};
	xor.b64  	%rd4234, %rd4233, %rd4232;
	shf.l.wrap.b32 	%r2215, %r2209, %r2210, 23;
	shf.l.wrap.b32 	%r2216, %r2210, %r2209, 23;
	mov.b64 	%rd4235, {%r2216, %r2215};
	xor.b64  	%rd4236, %rd4234, %rd4235;
	xor.b64  	%rd4237, %rd4195, %rd4170;
	and.b64  	%rd4238, %rd4220, %rd4237;
	xor.b64  	%rd4239, %rd4238, %rd4170;
	add.s64 	%rd4240, %rd4145, %rd21411;
	ld.const.u64 	%rd4241, [k_sha512+48];
	add.s64 	%rd4242, %rd4240, %rd4241;
	add.s64 	%rd4243, %rd4242, %rd4239;
	add.s64 	%rd4244, %rd4243, %rd4236;
	add.s64 	%rd4245, %rd4244, %rd4156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2217,%dummy}, %rd4231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2218}, %rd4231;
	}
	shf.r.wrap.b32 	%r2219, %r2218, %r2217, 28;
	shf.r.wrap.b32 	%r2220, %r2217, %r2218, 28;
	mov.b64 	%rd4246, {%r2220, %r2219};
	shf.l.wrap.b32 	%r2221, %r2217, %r2218, 30;
	shf.l.wrap.b32 	%r2222, %r2218, %r2217, 30;
	mov.b64 	%rd4247, {%r2222, %r2221};
	xor.b64  	%rd4248, %rd4247, %rd4246;
	shf.l.wrap.b32 	%r2223, %r2217, %r2218, 25;
	shf.l.wrap.b32 	%r2224, %r2218, %r2217, 25;
	mov.b64 	%rd4249, {%r2224, %r2223};
	xor.b64  	%rd4250, %rd4248, %rd4249;
	xor.b64  	%rd4251, %rd4231, %rd4181;
	xor.b64  	%rd4252, %rd4231, %rd4206;
	and.b64  	%rd4253, %rd4252, %rd4251;
	xor.b64  	%rd4254, %rd4253, %rd4231;
	add.s64 	%rd4255, %rd4244, %rd4254;
	add.s64 	%rd4256, %rd4255, %rd4250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2225,%dummy}, %rd4245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2226}, %rd4245;
	}
	shf.r.wrap.b32 	%r2227, %r2226, %r2225, 14;
	shf.r.wrap.b32 	%r2228, %r2225, %r2226, 14;
	mov.b64 	%rd4257, {%r2228, %r2227};
	shf.r.wrap.b32 	%r2229, %r2226, %r2225, 18;
	shf.r.wrap.b32 	%r2230, %r2225, %r2226, 18;
	mov.b64 	%rd4258, {%r2230, %r2229};
	xor.b64  	%rd4259, %rd4258, %rd4257;
	shf.l.wrap.b32 	%r2231, %r2225, %r2226, 23;
	shf.l.wrap.b32 	%r2232, %r2226, %r2225, 23;
	mov.b64 	%rd4260, {%r2232, %r2231};
	xor.b64  	%rd4261, %rd4259, %rd4260;
	xor.b64  	%rd4262, %rd4220, %rd4195;
	and.b64  	%rd4263, %rd4245, %rd4262;
	xor.b64  	%rd4264, %rd4263, %rd4195;
	add.s64 	%rd4265, %rd4170, %rd21412;
	ld.const.u64 	%rd4266, [k_sha512+56];
	add.s64 	%rd4267, %rd4265, %rd4266;
	add.s64 	%rd4268, %rd4267, %rd4264;
	add.s64 	%rd4269, %rd4268, %rd4261;
	add.s64 	%rd4270, %rd4269, %rd4181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2233,%dummy}, %rd4256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2234}, %rd4256;
	}
	shf.r.wrap.b32 	%r2235, %r2234, %r2233, 28;
	shf.r.wrap.b32 	%r2236, %r2233, %r2234, 28;
	mov.b64 	%rd4271, {%r2236, %r2235};
	shf.l.wrap.b32 	%r2237, %r2233, %r2234, 30;
	shf.l.wrap.b32 	%r2238, %r2234, %r2233, 30;
	mov.b64 	%rd4272, {%r2238, %r2237};
	xor.b64  	%rd4273, %rd4272, %rd4271;
	shf.l.wrap.b32 	%r2239, %r2233, %r2234, 25;
	shf.l.wrap.b32 	%r2240, %r2234, %r2233, 25;
	mov.b64 	%rd4274, {%r2240, %r2239};
	xor.b64  	%rd4275, %rd4273, %rd4274;
	xor.b64  	%rd4276, %rd4256, %rd4206;
	xor.b64  	%rd4277, %rd4256, %rd4231;
	and.b64  	%rd4278, %rd4277, %rd4276;
	xor.b64  	%rd4279, %rd4278, %rd4256;
	add.s64 	%rd4280, %rd4269, %rd4279;
	add.s64 	%rd4281, %rd4280, %rd4275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2241,%dummy}, %rd4270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2242}, %rd4270;
	}
	shf.r.wrap.b32 	%r2243, %r2242, %r2241, 14;
	shf.r.wrap.b32 	%r2244, %r2241, %r2242, 14;
	mov.b64 	%rd4282, {%r2244, %r2243};
	shf.r.wrap.b32 	%r2245, %r2242, %r2241, 18;
	shf.r.wrap.b32 	%r2246, %r2241, %r2242, 18;
	mov.b64 	%rd4283, {%r2246, %r2245};
	xor.b64  	%rd4284, %rd4283, %rd4282;
	shf.l.wrap.b32 	%r2247, %r2241, %r2242, 23;
	shf.l.wrap.b32 	%r2248, %r2242, %r2241, 23;
	mov.b64 	%rd4285, {%r2248, %r2247};
	xor.b64  	%rd4286, %rd4284, %rd4285;
	xor.b64  	%rd4287, %rd4245, %rd4220;
	and.b64  	%rd4288, %rd4270, %rd4287;
	xor.b64  	%rd4289, %rd4288, %rd4220;
	add.s64 	%rd4290, %rd4195, %rd21396;
	ld.const.u64 	%rd4291, [k_sha512+64];
	add.s64 	%rd4292, %rd4290, %rd4291;
	add.s64 	%rd4293, %rd4292, %rd4289;
	add.s64 	%rd4294, %rd4293, %rd4286;
	add.s64 	%rd4295, %rd4294, %rd4206;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2249,%dummy}, %rd4281;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2250}, %rd4281;
	}
	shf.r.wrap.b32 	%r2251, %r2250, %r2249, 28;
	shf.r.wrap.b32 	%r2252, %r2249, %r2250, 28;
	mov.b64 	%rd4296, {%r2252, %r2251};
	shf.l.wrap.b32 	%r2253, %r2249, %r2250, 30;
	shf.l.wrap.b32 	%r2254, %r2250, %r2249, 30;
	mov.b64 	%rd4297, {%r2254, %r2253};
	xor.b64  	%rd4298, %rd4297, %rd4296;
	shf.l.wrap.b32 	%r2255, %r2249, %r2250, 25;
	shf.l.wrap.b32 	%r2256, %r2250, %r2249, 25;
	mov.b64 	%rd4299, {%r2256, %r2255};
	xor.b64  	%rd4300, %rd4298, %rd4299;
	xor.b64  	%rd4301, %rd4281, %rd4231;
	xor.b64  	%rd4302, %rd4281, %rd4256;
	and.b64  	%rd4303, %rd4302, %rd4301;
	xor.b64  	%rd4304, %rd4303, %rd4281;
	add.s64 	%rd4305, %rd4294, %rd4304;
	add.s64 	%rd4306, %rd4305, %rd4300;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2257,%dummy}, %rd4295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2258}, %rd4295;
	}
	shf.r.wrap.b32 	%r2259, %r2258, %r2257, 14;
	shf.r.wrap.b32 	%r2260, %r2257, %r2258, 14;
	mov.b64 	%rd4307, {%r2260, %r2259};
	shf.r.wrap.b32 	%r2261, %r2258, %r2257, 18;
	shf.r.wrap.b32 	%r2262, %r2257, %r2258, 18;
	mov.b64 	%rd4308, {%r2262, %r2261};
	xor.b64  	%rd4309, %rd4308, %rd4307;
	shf.l.wrap.b32 	%r2263, %r2257, %r2258, 23;
	shf.l.wrap.b32 	%r2264, %r2258, %r2257, 23;
	mov.b64 	%rd4310, {%r2264, %r2263};
	xor.b64  	%rd4311, %rd4309, %rd4310;
	xor.b64  	%rd4312, %rd4270, %rd4245;
	and.b64  	%rd4313, %rd4295, %rd4312;
	xor.b64  	%rd4314, %rd4313, %rd4245;
	add.s64 	%rd4315, %rd4220, %rd21395;
	ld.const.u64 	%rd4316, [k_sha512+72];
	add.s64 	%rd4317, %rd4315, %rd4316;
	add.s64 	%rd4318, %rd4317, %rd4314;
	add.s64 	%rd4319, %rd4318, %rd4311;
	add.s64 	%rd4320, %rd4319, %rd4231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2265,%dummy}, %rd4306;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2266}, %rd4306;
	}
	shf.r.wrap.b32 	%r2267, %r2266, %r2265, 28;
	shf.r.wrap.b32 	%r2268, %r2265, %r2266, 28;
	mov.b64 	%rd4321, {%r2268, %r2267};
	shf.l.wrap.b32 	%r2269, %r2265, %r2266, 30;
	shf.l.wrap.b32 	%r2270, %r2266, %r2265, 30;
	mov.b64 	%rd4322, {%r2270, %r2269};
	xor.b64  	%rd4323, %rd4322, %rd4321;
	shf.l.wrap.b32 	%r2271, %r2265, %r2266, 25;
	shf.l.wrap.b32 	%r2272, %r2266, %r2265, 25;
	mov.b64 	%rd4324, {%r2272, %r2271};
	xor.b64  	%rd4325, %rd4323, %rd4324;
	xor.b64  	%rd4326, %rd4306, %rd4256;
	xor.b64  	%rd4327, %rd4306, %rd4281;
	and.b64  	%rd4328, %rd4327, %rd4326;
	xor.b64  	%rd4329, %rd4328, %rd4306;
	add.s64 	%rd4330, %rd4319, %rd4329;
	add.s64 	%rd4331, %rd4330, %rd4325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2273,%dummy}, %rd4320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2274}, %rd4320;
	}
	shf.r.wrap.b32 	%r2275, %r2274, %r2273, 14;
	shf.r.wrap.b32 	%r2276, %r2273, %r2274, 14;
	mov.b64 	%rd4332, {%r2276, %r2275};
	shf.r.wrap.b32 	%r2277, %r2274, %r2273, 18;
	shf.r.wrap.b32 	%r2278, %r2273, %r2274, 18;
	mov.b64 	%rd4333, {%r2278, %r2277};
	xor.b64  	%rd4334, %rd4333, %rd4332;
	shf.l.wrap.b32 	%r2279, %r2273, %r2274, 23;
	shf.l.wrap.b32 	%r2280, %r2274, %r2273, 23;
	mov.b64 	%rd4335, {%r2280, %r2279};
	xor.b64  	%rd4336, %rd4334, %rd4335;
	xor.b64  	%rd4337, %rd4295, %rd4270;
	and.b64  	%rd4338, %rd4320, %rd4337;
	xor.b64  	%rd4339, %rd4338, %rd4270;
	add.s64 	%rd4340, %rd4245, %rd21394;
	ld.const.u64 	%rd4341, [k_sha512+80];
	add.s64 	%rd4342, %rd4340, %rd4341;
	add.s64 	%rd4343, %rd4342, %rd4339;
	add.s64 	%rd4344, %rd4343, %rd4336;
	add.s64 	%rd4345, %rd4344, %rd4256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2281,%dummy}, %rd4331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2282}, %rd4331;
	}
	shf.r.wrap.b32 	%r2283, %r2282, %r2281, 28;
	shf.r.wrap.b32 	%r2284, %r2281, %r2282, 28;
	mov.b64 	%rd4346, {%r2284, %r2283};
	shf.l.wrap.b32 	%r2285, %r2281, %r2282, 30;
	shf.l.wrap.b32 	%r2286, %r2282, %r2281, 30;
	mov.b64 	%rd4347, {%r2286, %r2285};
	xor.b64  	%rd4348, %rd4347, %rd4346;
	shf.l.wrap.b32 	%r2287, %r2281, %r2282, 25;
	shf.l.wrap.b32 	%r2288, %r2282, %r2281, 25;
	mov.b64 	%rd4349, {%r2288, %r2287};
	xor.b64  	%rd4350, %rd4348, %rd4349;
	xor.b64  	%rd4351, %rd4331, %rd4281;
	xor.b64  	%rd4352, %rd4331, %rd4306;
	and.b64  	%rd4353, %rd4352, %rd4351;
	xor.b64  	%rd4354, %rd4353, %rd4331;
	add.s64 	%rd4355, %rd4344, %rd4354;
	add.s64 	%rd4356, %rd4355, %rd4350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2289,%dummy}, %rd4345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2290}, %rd4345;
	}
	shf.r.wrap.b32 	%r2291, %r2290, %r2289, 14;
	shf.r.wrap.b32 	%r2292, %r2289, %r2290, 14;
	mov.b64 	%rd4357, {%r2292, %r2291};
	shf.r.wrap.b32 	%r2293, %r2290, %r2289, 18;
	shf.r.wrap.b32 	%r2294, %r2289, %r2290, 18;
	mov.b64 	%rd4358, {%r2294, %r2293};
	xor.b64  	%rd4359, %rd4358, %rd4357;
	shf.l.wrap.b32 	%r2295, %r2289, %r2290, 23;
	shf.l.wrap.b32 	%r2296, %r2290, %r2289, 23;
	mov.b64 	%rd4360, {%r2296, %r2295};
	xor.b64  	%rd4361, %rd4359, %rd4360;
	xor.b64  	%rd4362, %rd4320, %rd4295;
	and.b64  	%rd4363, %rd4345, %rd4362;
	xor.b64  	%rd4364, %rd4363, %rd4295;
	add.s64 	%rd4365, %rd4270, %rd21393;
	ld.const.u64 	%rd4366, [k_sha512+88];
	add.s64 	%rd4367, %rd4365, %rd4366;
	add.s64 	%rd4368, %rd4367, %rd4364;
	add.s64 	%rd4369, %rd4368, %rd4361;
	add.s64 	%rd4370, %rd4369, %rd4281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2297,%dummy}, %rd4356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2298}, %rd4356;
	}
	shf.r.wrap.b32 	%r2299, %r2298, %r2297, 28;
	shf.r.wrap.b32 	%r2300, %r2297, %r2298, 28;
	mov.b64 	%rd4371, {%r2300, %r2299};
	shf.l.wrap.b32 	%r2301, %r2297, %r2298, 30;
	shf.l.wrap.b32 	%r2302, %r2298, %r2297, 30;
	mov.b64 	%rd4372, {%r2302, %r2301};
	xor.b64  	%rd4373, %rd4372, %rd4371;
	shf.l.wrap.b32 	%r2303, %r2297, %r2298, 25;
	shf.l.wrap.b32 	%r2304, %r2298, %r2297, 25;
	mov.b64 	%rd4374, {%r2304, %r2303};
	xor.b64  	%rd4375, %rd4373, %rd4374;
	xor.b64  	%rd4376, %rd4356, %rd4306;
	xor.b64  	%rd4377, %rd4356, %rd4331;
	and.b64  	%rd4378, %rd4377, %rd4376;
	xor.b64  	%rd4379, %rd4378, %rd4356;
	add.s64 	%rd4380, %rd4369, %rd4379;
	add.s64 	%rd4381, %rd4380, %rd4375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2305,%dummy}, %rd4370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2306}, %rd4370;
	}
	shf.r.wrap.b32 	%r2307, %r2306, %r2305, 14;
	shf.r.wrap.b32 	%r2308, %r2305, %r2306, 14;
	mov.b64 	%rd4382, {%r2308, %r2307};
	shf.r.wrap.b32 	%r2309, %r2306, %r2305, 18;
	shf.r.wrap.b32 	%r2310, %r2305, %r2306, 18;
	mov.b64 	%rd4383, {%r2310, %r2309};
	xor.b64  	%rd4384, %rd4383, %rd4382;
	shf.l.wrap.b32 	%r2311, %r2305, %r2306, 23;
	shf.l.wrap.b32 	%r2312, %r2306, %r2305, 23;
	mov.b64 	%rd4385, {%r2312, %r2311};
	xor.b64  	%rd4386, %rd4384, %rd4385;
	xor.b64  	%rd4387, %rd4345, %rd4320;
	and.b64  	%rd4388, %rd4370, %rd4387;
	xor.b64  	%rd4389, %rd4388, %rd4320;
	add.s64 	%rd4390, %rd4295, %rd21392;
	ld.const.u64 	%rd4391, [k_sha512+96];
	add.s64 	%rd4392, %rd4390, %rd4391;
	add.s64 	%rd4393, %rd4392, %rd4389;
	add.s64 	%rd4394, %rd4393, %rd4386;
	add.s64 	%rd21404, %rd4394, %rd4306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2313,%dummy}, %rd4381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2314}, %rd4381;
	}
	shf.r.wrap.b32 	%r2315, %r2314, %r2313, 28;
	shf.r.wrap.b32 	%r2316, %r2313, %r2314, 28;
	mov.b64 	%rd4395, {%r2316, %r2315};
	shf.l.wrap.b32 	%r2317, %r2313, %r2314, 30;
	shf.l.wrap.b32 	%r2318, %r2314, %r2313, 30;
	mov.b64 	%rd4396, {%r2318, %r2317};
	xor.b64  	%rd4397, %rd4396, %rd4395;
	shf.l.wrap.b32 	%r2319, %r2313, %r2314, 25;
	shf.l.wrap.b32 	%r2320, %r2314, %r2313, 25;
	mov.b64 	%rd4398, {%r2320, %r2319};
	xor.b64  	%rd4399, %rd4397, %rd4398;
	xor.b64  	%rd4400, %rd4381, %rd4331;
	xor.b64  	%rd4401, %rd4381, %rd4356;
	and.b64  	%rd4402, %rd4401, %rd4400;
	xor.b64  	%rd4403, %rd4402, %rd4381;
	add.s64 	%rd4404, %rd4394, %rd4403;
	add.s64 	%rd21400, %rd4404, %rd4399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2321,%dummy}, %rd21404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2322}, %rd21404;
	}
	shf.r.wrap.b32 	%r2323, %r2322, %r2321, 14;
	shf.r.wrap.b32 	%r2324, %r2321, %r2322, 14;
	mov.b64 	%rd4405, {%r2324, %r2323};
	shf.r.wrap.b32 	%r2325, %r2322, %r2321, 18;
	shf.r.wrap.b32 	%r2326, %r2321, %r2322, 18;
	mov.b64 	%rd4406, {%r2326, %r2325};
	xor.b64  	%rd4407, %rd4406, %rd4405;
	shf.l.wrap.b32 	%r2327, %r2321, %r2322, 23;
	shf.l.wrap.b32 	%r2328, %r2322, %r2321, 23;
	mov.b64 	%rd4408, {%r2328, %r2327};
	xor.b64  	%rd4409, %rd4407, %rd4408;
	xor.b64  	%rd4410, %rd4370, %rd4345;
	and.b64  	%rd4411, %rd21404, %rd4410;
	xor.b64  	%rd4412, %rd4411, %rd4345;
	add.s64 	%rd4413, %rd4320, %rd21391;
	ld.const.u64 	%rd4414, [k_sha512+104];
	add.s64 	%rd4415, %rd4413, %rd4414;
	add.s64 	%rd4416, %rd4415, %rd4412;
	add.s64 	%rd4417, %rd4416, %rd4409;
	add.s64 	%rd21403, %rd4417, %rd4331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2329,%dummy}, %rd21400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2330}, %rd21400;
	}
	shf.r.wrap.b32 	%r2331, %r2330, %r2329, 28;
	shf.r.wrap.b32 	%r2332, %r2329, %r2330, 28;
	mov.b64 	%rd4418, {%r2332, %r2331};
	shf.l.wrap.b32 	%r2333, %r2329, %r2330, 30;
	shf.l.wrap.b32 	%r2334, %r2330, %r2329, 30;
	mov.b64 	%rd4419, {%r2334, %r2333};
	xor.b64  	%rd4420, %rd4419, %rd4418;
	shf.l.wrap.b32 	%r2335, %r2329, %r2330, 25;
	shf.l.wrap.b32 	%r2336, %r2330, %r2329, 25;
	mov.b64 	%rd4421, {%r2336, %r2335};
	xor.b64  	%rd4422, %rd4420, %rd4421;
	xor.b64  	%rd4423, %rd21400, %rd4356;
	xor.b64  	%rd4424, %rd21400, %rd4381;
	and.b64  	%rd4425, %rd4424, %rd4423;
	xor.b64  	%rd4426, %rd4425, %rd21400;
	add.s64 	%rd4427, %rd4417, %rd4426;
	add.s64 	%rd21399, %rd4427, %rd4422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2337,%dummy}, %rd21403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2338}, %rd21403;
	}
	shf.r.wrap.b32 	%r2339, %r2338, %r2337, 14;
	shf.r.wrap.b32 	%r2340, %r2337, %r2338, 14;
	mov.b64 	%rd4428, {%r2340, %r2339};
	shf.r.wrap.b32 	%r2341, %r2338, %r2337, 18;
	shf.r.wrap.b32 	%r2342, %r2337, %r2338, 18;
	mov.b64 	%rd4429, {%r2342, %r2341};
	xor.b64  	%rd4430, %rd4429, %rd4428;
	shf.l.wrap.b32 	%r2343, %r2337, %r2338, 23;
	shf.l.wrap.b32 	%r2344, %r2338, %r2337, 23;
	mov.b64 	%rd4431, {%r2344, %r2343};
	xor.b64  	%rd4432, %rd4430, %rd4431;
	xor.b64  	%rd4433, %rd21404, %rd4370;
	and.b64  	%rd4434, %rd21403, %rd4433;
	xor.b64  	%rd4435, %rd4434, %rd4370;
	add.s64 	%rd4436, %rd4345, %rd21390;
	ld.const.u64 	%rd4437, [k_sha512+112];
	add.s64 	%rd4438, %rd4436, %rd4437;
	add.s64 	%rd4439, %rd4438, %rd4435;
	add.s64 	%rd4440, %rd4439, %rd4432;
	add.s64 	%rd21402, %rd4440, %rd4356;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2345,%dummy}, %rd21399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2346}, %rd21399;
	}
	shf.r.wrap.b32 	%r2347, %r2346, %r2345, 28;
	shf.r.wrap.b32 	%r2348, %r2345, %r2346, 28;
	mov.b64 	%rd4441, {%r2348, %r2347};
	shf.l.wrap.b32 	%r2349, %r2345, %r2346, 30;
	shf.l.wrap.b32 	%r2350, %r2346, %r2345, 30;
	mov.b64 	%rd4442, {%r2350, %r2349};
	xor.b64  	%rd4443, %rd4442, %rd4441;
	shf.l.wrap.b32 	%r2351, %r2345, %r2346, 25;
	shf.l.wrap.b32 	%r2352, %r2346, %r2345, 25;
	mov.b64 	%rd4444, {%r2352, %r2351};
	xor.b64  	%rd4445, %rd4443, %rd4444;
	xor.b64  	%rd4446, %rd21399, %rd4381;
	xor.b64  	%rd4447, %rd21399, %rd21400;
	and.b64  	%rd4448, %rd4447, %rd4446;
	xor.b64  	%rd4449, %rd4448, %rd21399;
	add.s64 	%rd4450, %rd4440, %rd4449;
	add.s64 	%rd21398, %rd4450, %rd4445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2353,%dummy}, %rd21402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2354}, %rd21402;
	}
	shf.r.wrap.b32 	%r2355, %r2354, %r2353, 14;
	shf.r.wrap.b32 	%r2356, %r2353, %r2354, 14;
	mov.b64 	%rd4451, {%r2356, %r2355};
	shf.r.wrap.b32 	%r2357, %r2354, %r2353, 18;
	shf.r.wrap.b32 	%r2358, %r2353, %r2354, 18;
	mov.b64 	%rd4452, {%r2358, %r2357};
	xor.b64  	%rd4453, %rd4452, %rd4451;
	shf.l.wrap.b32 	%r2359, %r2353, %r2354, 23;
	shf.l.wrap.b32 	%r2360, %r2354, %r2353, 23;
	mov.b64 	%rd4454, {%r2360, %r2359};
	xor.b64  	%rd4455, %rd4453, %rd4454;
	xor.b64  	%rd4456, %rd21403, %rd21404;
	and.b64  	%rd4457, %rd21402, %rd4456;
	xor.b64  	%rd4458, %rd4457, %rd21404;
	add.s64 	%rd4459, %rd4370, %rd21389;
	ld.const.u64 	%rd4460, [k_sha512+120];
	add.s64 	%rd4461, %rd4459, %rd4460;
	add.s64 	%rd4462, %rd4461, %rd4458;
	add.s64 	%rd4463, %rd4462, %rd4455;
	add.s64 	%rd21401, %rd4463, %rd4381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2361,%dummy}, %rd21398;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2362}, %rd21398;
	}
	shf.r.wrap.b32 	%r2363, %r2362, %r2361, 28;
	shf.r.wrap.b32 	%r2364, %r2361, %r2362, 28;
	mov.b64 	%rd4464, {%r2364, %r2363};
	shf.l.wrap.b32 	%r2365, %r2361, %r2362, 30;
	shf.l.wrap.b32 	%r2366, %r2362, %r2361, 30;
	mov.b64 	%rd4465, {%r2366, %r2365};
	xor.b64  	%rd4466, %rd4465, %rd4464;
	shf.l.wrap.b32 	%r2367, %r2361, %r2362, 25;
	shf.l.wrap.b32 	%r2368, %r2362, %r2361, 25;
	mov.b64 	%rd4467, {%r2368, %r2367};
	xor.b64  	%rd4468, %rd4466, %rd4467;
	xor.b64  	%rd4469, %rd21398, %rd21400;
	xor.b64  	%rd4470, %rd21398, %rd21399;
	and.b64  	%rd4471, %rd4470, %rd4469;
	xor.b64  	%rd4472, %rd4471, %rd21398;
	add.s64 	%rd4473, %rd4463, %rd4472;
	add.s64 	%rd21397, %rd4473, %rd4468;
	mov.u32 	%r14334, 16;

BB1_64:
	shr.u64 	%rd4474, %rd21390, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2369,%dummy}, %rd21390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2370}, %rd21390;
	}
	shf.r.wrap.b32 	%r2371, %r2370, %r2369, 19;
	shf.r.wrap.b32 	%r2372, %r2369, %r2370, 19;
	mov.b64 	%rd4475, {%r2372, %r2371};
	xor.b64  	%rd4476, %rd4475, %rd4474;
	shf.l.wrap.b32 	%r2373, %r2369, %r2370, 3;
	shf.l.wrap.b32 	%r2374, %r2370, %r2369, 3;
	mov.b64 	%rd4477, {%r2374, %r2373};
	xor.b64  	%rd4478, %rd4476, %rd4477;
	shr.u64 	%rd4479, %rd21406, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2375,%dummy}, %rd21406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2376}, %rd21406;
	}
	shf.r.wrap.b32 	%r2377, %r2376, %r2375, 1;
	shf.r.wrap.b32 	%r2378, %r2375, %r2376, 1;
	mov.b64 	%rd4480, {%r2378, %r2377};
	xor.b64  	%rd4481, %rd4480, %rd4479;
	shf.r.wrap.b32 	%r2379, %r2376, %r2375, 8;
	shf.r.wrap.b32 	%r2380, %r2375, %r2376, 8;
	mov.b64 	%rd4482, {%r2380, %r2379};
	xor.b64  	%rd4483, %rd4481, %rd4482;
	add.s64 	%rd4484, %rd21395, %rd21405;
	add.s64 	%rd4485, %rd4484, %rd4478;
	add.s64 	%rd21405, %rd4485, %rd4483;
	shr.u64 	%rd4486, %rd21389, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2381,%dummy}, %rd21389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2382}, %rd21389;
	}
	shf.r.wrap.b32 	%r2383, %r2382, %r2381, 19;
	shf.r.wrap.b32 	%r2384, %r2381, %r2382, 19;
	mov.b64 	%rd4487, {%r2384, %r2383};
	xor.b64  	%rd4488, %rd4487, %rd4486;
	shf.l.wrap.b32 	%r2385, %r2381, %r2382, 3;
	shf.l.wrap.b32 	%r2386, %r2382, %r2381, 3;
	mov.b64 	%rd4489, {%r2386, %r2385};
	xor.b64  	%rd4490, %rd4488, %rd4489;
	shr.u64 	%rd4491, %rd21407, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2387,%dummy}, %rd21407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2388}, %rd21407;
	}
	shf.r.wrap.b32 	%r2389, %r2388, %r2387, 1;
	shf.r.wrap.b32 	%r2390, %r2387, %r2388, 1;
	mov.b64 	%rd4492, {%r2390, %r2389};
	xor.b64  	%rd4493, %rd4492, %rd4491;
	shf.r.wrap.b32 	%r2391, %r2388, %r2387, 8;
	shf.r.wrap.b32 	%r2392, %r2387, %r2388, 8;
	mov.b64 	%rd4494, {%r2392, %r2391};
	xor.b64  	%rd4495, %rd4493, %rd4494;
	add.s64 	%rd4496, %rd21394, %rd21406;
	add.s64 	%rd4497, %rd4496, %rd4490;
	add.s64 	%rd21406, %rd4497, %rd4495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2393,%dummy}, %rd21405;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2394}, %rd21405;
	}
	shf.r.wrap.b32 	%r2395, %r2394, %r2393, 19;
	shf.r.wrap.b32 	%r2396, %r2393, %r2394, 19;
	mov.b64 	%rd4498, {%r2396, %r2395};
	shf.l.wrap.b32 	%r2397, %r2393, %r2394, 3;
	shf.l.wrap.b32 	%r2398, %r2394, %r2393, 3;
	mov.b64 	%rd4499, {%r2398, %r2397};
	shr.u64 	%rd4500, %rd21405, 6;
	xor.b64  	%rd4501, %rd4498, %rd4500;
	xor.b64  	%rd4502, %rd4501, %rd4499;
	shr.u64 	%rd4503, %rd21408, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2399,%dummy}, %rd21408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2400}, %rd21408;
	}
	shf.r.wrap.b32 	%r2401, %r2400, %r2399, 1;
	shf.r.wrap.b32 	%r2402, %r2399, %r2400, 1;
	mov.b64 	%rd4504, {%r2402, %r2401};
	xor.b64  	%rd4505, %rd4504, %rd4503;
	shf.r.wrap.b32 	%r2403, %r2400, %r2399, 8;
	shf.r.wrap.b32 	%r2404, %r2399, %r2400, 8;
	mov.b64 	%rd4506, {%r2404, %r2403};
	xor.b64  	%rd4507, %rd4505, %rd4506;
	add.s64 	%rd4508, %rd21393, %rd21407;
	add.s64 	%rd4509, %rd4508, %rd4502;
	add.s64 	%rd21407, %rd4509, %rd4507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2405,%dummy}, %rd21406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2406}, %rd21406;
	}
	shf.r.wrap.b32 	%r2407, %r2406, %r2405, 19;
	shf.r.wrap.b32 	%r2408, %r2405, %r2406, 19;
	mov.b64 	%rd4510, {%r2408, %r2407};
	shf.l.wrap.b32 	%r2409, %r2405, %r2406, 3;
	shf.l.wrap.b32 	%r2410, %r2406, %r2405, 3;
	mov.b64 	%rd4511, {%r2410, %r2409};
	shr.u64 	%rd4512, %rd21406, 6;
	xor.b64  	%rd4513, %rd4510, %rd4512;
	xor.b64  	%rd4514, %rd4513, %rd4511;
	shr.u64 	%rd4515, %rd21409, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2411,%dummy}, %rd21409;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2412}, %rd21409;
	}
	shf.r.wrap.b32 	%r2413, %r2412, %r2411, 1;
	shf.r.wrap.b32 	%r2414, %r2411, %r2412, 1;
	mov.b64 	%rd4516, {%r2414, %r2413};
	xor.b64  	%rd4517, %rd4516, %rd4515;
	shf.r.wrap.b32 	%r2415, %r2412, %r2411, 8;
	shf.r.wrap.b32 	%r2416, %r2411, %r2412, 8;
	mov.b64 	%rd4518, {%r2416, %r2415};
	xor.b64  	%rd4519, %rd4517, %rd4518;
	add.s64 	%rd4520, %rd21392, %rd21408;
	add.s64 	%rd4521, %rd4520, %rd4514;
	add.s64 	%rd21408, %rd4521, %rd4519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2417,%dummy}, %rd21407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2418}, %rd21407;
	}
	shf.r.wrap.b32 	%r2419, %r2418, %r2417, 19;
	shf.r.wrap.b32 	%r2420, %r2417, %r2418, 19;
	mov.b64 	%rd4522, {%r2420, %r2419};
	shf.l.wrap.b32 	%r2421, %r2417, %r2418, 3;
	shf.l.wrap.b32 	%r2422, %r2418, %r2417, 3;
	mov.b64 	%rd4523, {%r2422, %r2421};
	shr.u64 	%rd4524, %rd21407, 6;
	xor.b64  	%rd4525, %rd4522, %rd4524;
	xor.b64  	%rd4526, %rd4525, %rd4523;
	shr.u64 	%rd4527, %rd21410, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2423,%dummy}, %rd21410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2424}, %rd21410;
	}
	shf.r.wrap.b32 	%r2425, %r2424, %r2423, 1;
	shf.r.wrap.b32 	%r2426, %r2423, %r2424, 1;
	mov.b64 	%rd4528, {%r2426, %r2425};
	xor.b64  	%rd4529, %rd4528, %rd4527;
	shf.r.wrap.b32 	%r2427, %r2424, %r2423, 8;
	shf.r.wrap.b32 	%r2428, %r2423, %r2424, 8;
	mov.b64 	%rd4530, {%r2428, %r2427};
	xor.b64  	%rd4531, %rd4529, %rd4530;
	add.s64 	%rd4532, %rd21391, %rd21409;
	add.s64 	%rd4533, %rd4532, %rd4526;
	add.s64 	%rd21409, %rd4533, %rd4531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2429,%dummy}, %rd21408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2430}, %rd21408;
	}
	shf.r.wrap.b32 	%r2431, %r2430, %r2429, 19;
	shf.r.wrap.b32 	%r2432, %r2429, %r2430, 19;
	mov.b64 	%rd4534, {%r2432, %r2431};
	shf.l.wrap.b32 	%r2433, %r2429, %r2430, 3;
	shf.l.wrap.b32 	%r2434, %r2430, %r2429, 3;
	mov.b64 	%rd4535, {%r2434, %r2433};
	shr.u64 	%rd4536, %rd21408, 6;
	xor.b64  	%rd4537, %rd4534, %rd4536;
	xor.b64  	%rd4538, %rd4537, %rd4535;
	shr.u64 	%rd4539, %rd21411, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2435,%dummy}, %rd21411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2436}, %rd21411;
	}
	shf.r.wrap.b32 	%r2437, %r2436, %r2435, 1;
	shf.r.wrap.b32 	%r2438, %r2435, %r2436, 1;
	mov.b64 	%rd4540, {%r2438, %r2437};
	xor.b64  	%rd4541, %rd4540, %rd4539;
	shf.r.wrap.b32 	%r2439, %r2436, %r2435, 8;
	shf.r.wrap.b32 	%r2440, %r2435, %r2436, 8;
	mov.b64 	%rd4542, {%r2440, %r2439};
	xor.b64  	%rd4543, %rd4541, %rd4542;
	add.s64 	%rd4544, %rd21390, %rd21410;
	add.s64 	%rd4545, %rd4544, %rd4538;
	add.s64 	%rd21410, %rd4545, %rd4543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2441,%dummy}, %rd21409;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2442}, %rd21409;
	}
	shf.r.wrap.b32 	%r2443, %r2442, %r2441, 19;
	shf.r.wrap.b32 	%r2444, %r2441, %r2442, 19;
	mov.b64 	%rd4546, {%r2444, %r2443};
	shf.l.wrap.b32 	%r2445, %r2441, %r2442, 3;
	shf.l.wrap.b32 	%r2446, %r2442, %r2441, 3;
	mov.b64 	%rd4547, {%r2446, %r2445};
	shr.u64 	%rd4548, %rd21409, 6;
	xor.b64  	%rd4549, %rd4546, %rd4548;
	xor.b64  	%rd4550, %rd4549, %rd4547;
	shr.u64 	%rd4551, %rd21412, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2447,%dummy}, %rd21412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2448}, %rd21412;
	}
	shf.r.wrap.b32 	%r2449, %r2448, %r2447, 1;
	shf.r.wrap.b32 	%r2450, %r2447, %r2448, 1;
	mov.b64 	%rd4552, {%r2450, %r2449};
	xor.b64  	%rd4553, %rd4552, %rd4551;
	shf.r.wrap.b32 	%r2451, %r2448, %r2447, 8;
	shf.r.wrap.b32 	%r2452, %r2447, %r2448, 8;
	mov.b64 	%rd4554, {%r2452, %r2451};
	xor.b64  	%rd4555, %rd4553, %rd4554;
	add.s64 	%rd4556, %rd21389, %rd21411;
	add.s64 	%rd4557, %rd4556, %rd4550;
	add.s64 	%rd21411, %rd4557, %rd4555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2453,%dummy}, %rd21410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2454}, %rd21410;
	}
	shf.r.wrap.b32 	%r2455, %r2454, %r2453, 19;
	shf.r.wrap.b32 	%r2456, %r2453, %r2454, 19;
	mov.b64 	%rd4558, {%r2456, %r2455};
	shf.l.wrap.b32 	%r2457, %r2453, %r2454, 3;
	shf.l.wrap.b32 	%r2458, %r2454, %r2453, 3;
	mov.b64 	%rd4559, {%r2458, %r2457};
	shr.u64 	%rd4560, %rd21410, 6;
	xor.b64  	%rd4561, %rd4558, %rd4560;
	xor.b64  	%rd4562, %rd4561, %rd4559;
	shr.u64 	%rd4563, %rd21396, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2459,%dummy}, %rd21396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2460}, %rd21396;
	}
	shf.r.wrap.b32 	%r2461, %r2460, %r2459, 1;
	shf.r.wrap.b32 	%r2462, %r2459, %r2460, 1;
	mov.b64 	%rd4564, {%r2462, %r2461};
	xor.b64  	%rd4565, %rd4564, %rd4563;
	shf.r.wrap.b32 	%r2463, %r2460, %r2459, 8;
	shf.r.wrap.b32 	%r2464, %r2459, %r2460, 8;
	mov.b64 	%rd4566, {%r2464, %r2463};
	xor.b64  	%rd4567, %rd4565, %rd4566;
	add.s64 	%rd4568, %rd21405, %rd21412;
	add.s64 	%rd4569, %rd4568, %rd4562;
	add.s64 	%rd21412, %rd4569, %rd4567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2465,%dummy}, %rd21411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2466}, %rd21411;
	}
	shf.r.wrap.b32 	%r2467, %r2466, %r2465, 19;
	shf.r.wrap.b32 	%r2468, %r2465, %r2466, 19;
	mov.b64 	%rd4570, {%r2468, %r2467};
	shf.l.wrap.b32 	%r2469, %r2465, %r2466, 3;
	shf.l.wrap.b32 	%r2470, %r2466, %r2465, 3;
	mov.b64 	%rd4571, {%r2470, %r2469};
	shr.u64 	%rd4572, %rd21411, 6;
	xor.b64  	%rd4573, %rd4570, %rd4572;
	xor.b64  	%rd4574, %rd4573, %rd4571;
	shr.u64 	%rd4575, %rd21395, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2471,%dummy}, %rd21395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2472}, %rd21395;
	}
	shf.r.wrap.b32 	%r2473, %r2472, %r2471, 1;
	shf.r.wrap.b32 	%r2474, %r2471, %r2472, 1;
	mov.b64 	%rd4576, {%r2474, %r2473};
	xor.b64  	%rd4577, %rd4576, %rd4575;
	shf.r.wrap.b32 	%r2475, %r2472, %r2471, 8;
	shf.r.wrap.b32 	%r2476, %r2471, %r2472, 8;
	mov.b64 	%rd4578, {%r2476, %r2475};
	xor.b64  	%rd4579, %rd4577, %rd4578;
	add.s64 	%rd4580, %rd21406, %rd21396;
	add.s64 	%rd4581, %rd4580, %rd4574;
	add.s64 	%rd21396, %rd4581, %rd4579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2477,%dummy}, %rd21412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2478}, %rd21412;
	}
	shf.r.wrap.b32 	%r2479, %r2478, %r2477, 19;
	shf.r.wrap.b32 	%r2480, %r2477, %r2478, 19;
	mov.b64 	%rd4582, {%r2480, %r2479};
	shf.l.wrap.b32 	%r2481, %r2477, %r2478, 3;
	shf.l.wrap.b32 	%r2482, %r2478, %r2477, 3;
	mov.b64 	%rd4583, {%r2482, %r2481};
	shr.u64 	%rd4584, %rd21412, 6;
	xor.b64  	%rd4585, %rd4582, %rd4584;
	xor.b64  	%rd4586, %rd4585, %rd4583;
	shr.u64 	%rd4587, %rd21394, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2483,%dummy}, %rd21394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2484}, %rd21394;
	}
	shf.r.wrap.b32 	%r2485, %r2484, %r2483, 1;
	shf.r.wrap.b32 	%r2486, %r2483, %r2484, 1;
	mov.b64 	%rd4588, {%r2486, %r2485};
	xor.b64  	%rd4589, %rd4588, %rd4587;
	shf.r.wrap.b32 	%r2487, %r2484, %r2483, 8;
	shf.r.wrap.b32 	%r2488, %r2483, %r2484, 8;
	mov.b64 	%rd4590, {%r2488, %r2487};
	xor.b64  	%rd4591, %rd4589, %rd4590;
	add.s64 	%rd4592, %rd21407, %rd21395;
	add.s64 	%rd4593, %rd4592, %rd4586;
	add.s64 	%rd21395, %rd4593, %rd4591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2489,%dummy}, %rd21396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2490}, %rd21396;
	}
	shf.r.wrap.b32 	%r2491, %r2490, %r2489, 19;
	shf.r.wrap.b32 	%r2492, %r2489, %r2490, 19;
	mov.b64 	%rd4594, {%r2492, %r2491};
	shf.l.wrap.b32 	%r2493, %r2489, %r2490, 3;
	shf.l.wrap.b32 	%r2494, %r2490, %r2489, 3;
	mov.b64 	%rd4595, {%r2494, %r2493};
	shr.u64 	%rd4596, %rd21396, 6;
	xor.b64  	%rd4597, %rd4594, %rd4596;
	xor.b64  	%rd4598, %rd4597, %rd4595;
	shr.u64 	%rd4599, %rd21393, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2495,%dummy}, %rd21393;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2496}, %rd21393;
	}
	shf.r.wrap.b32 	%r2497, %r2496, %r2495, 1;
	shf.r.wrap.b32 	%r2498, %r2495, %r2496, 1;
	mov.b64 	%rd4600, {%r2498, %r2497};
	xor.b64  	%rd4601, %rd4600, %rd4599;
	shf.r.wrap.b32 	%r2499, %r2496, %r2495, 8;
	shf.r.wrap.b32 	%r2500, %r2495, %r2496, 8;
	mov.b64 	%rd4602, {%r2500, %r2499};
	xor.b64  	%rd4603, %rd4601, %rd4602;
	add.s64 	%rd4604, %rd21408, %rd21394;
	add.s64 	%rd4605, %rd4604, %rd4598;
	add.s64 	%rd21394, %rd4605, %rd4603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2501,%dummy}, %rd21395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2502}, %rd21395;
	}
	shf.r.wrap.b32 	%r2503, %r2502, %r2501, 19;
	shf.r.wrap.b32 	%r2504, %r2501, %r2502, 19;
	mov.b64 	%rd4606, {%r2504, %r2503};
	shf.l.wrap.b32 	%r2505, %r2501, %r2502, 3;
	shf.l.wrap.b32 	%r2506, %r2502, %r2501, 3;
	mov.b64 	%rd4607, {%r2506, %r2505};
	shr.u64 	%rd4608, %rd21395, 6;
	xor.b64  	%rd4609, %rd4606, %rd4608;
	xor.b64  	%rd4610, %rd4609, %rd4607;
	shr.u64 	%rd4611, %rd21392, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2507,%dummy}, %rd21392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2508}, %rd21392;
	}
	shf.r.wrap.b32 	%r2509, %r2508, %r2507, 1;
	shf.r.wrap.b32 	%r2510, %r2507, %r2508, 1;
	mov.b64 	%rd4612, {%r2510, %r2509};
	xor.b64  	%rd4613, %rd4612, %rd4611;
	shf.r.wrap.b32 	%r2511, %r2508, %r2507, 8;
	shf.r.wrap.b32 	%r2512, %r2507, %r2508, 8;
	mov.b64 	%rd4614, {%r2512, %r2511};
	xor.b64  	%rd4615, %rd4613, %rd4614;
	add.s64 	%rd4616, %rd21409, %rd21393;
	add.s64 	%rd4617, %rd4616, %rd4610;
	add.s64 	%rd21393, %rd4617, %rd4615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2513,%dummy}, %rd21394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2514}, %rd21394;
	}
	shf.r.wrap.b32 	%r2515, %r2514, %r2513, 19;
	shf.r.wrap.b32 	%r2516, %r2513, %r2514, 19;
	mov.b64 	%rd4618, {%r2516, %r2515};
	shf.l.wrap.b32 	%r2517, %r2513, %r2514, 3;
	shf.l.wrap.b32 	%r2518, %r2514, %r2513, 3;
	mov.b64 	%rd4619, {%r2518, %r2517};
	shr.u64 	%rd4620, %rd21394, 6;
	xor.b64  	%rd4621, %rd4618, %rd4620;
	xor.b64  	%rd4622, %rd4621, %rd4619;
	shr.u64 	%rd4623, %rd21391, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2519,%dummy}, %rd21391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2520}, %rd21391;
	}
	shf.r.wrap.b32 	%r2521, %r2520, %r2519, 1;
	shf.r.wrap.b32 	%r2522, %r2519, %r2520, 1;
	mov.b64 	%rd4624, {%r2522, %r2521};
	xor.b64  	%rd4625, %rd4624, %rd4623;
	shf.r.wrap.b32 	%r2523, %r2520, %r2519, 8;
	shf.r.wrap.b32 	%r2524, %r2519, %r2520, 8;
	mov.b64 	%rd4626, {%r2524, %r2523};
	xor.b64  	%rd4627, %rd4625, %rd4626;
	add.s64 	%rd4628, %rd21410, %rd21392;
	add.s64 	%rd4629, %rd4628, %rd4622;
	add.s64 	%rd21392, %rd4629, %rd4627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2525,%dummy}, %rd21393;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2526}, %rd21393;
	}
	shf.r.wrap.b32 	%r2527, %r2526, %r2525, 19;
	shf.r.wrap.b32 	%r2528, %r2525, %r2526, 19;
	mov.b64 	%rd4630, {%r2528, %r2527};
	shf.l.wrap.b32 	%r2529, %r2525, %r2526, 3;
	shf.l.wrap.b32 	%r2530, %r2526, %r2525, 3;
	mov.b64 	%rd4631, {%r2530, %r2529};
	shr.u64 	%rd4632, %rd21393, 6;
	xor.b64  	%rd4633, %rd4630, %rd4632;
	xor.b64  	%rd4634, %rd4633, %rd4631;
	shr.u64 	%rd4635, %rd21390, 7;
	shf.r.wrap.b32 	%r2531, %r2370, %r2369, 1;
	shf.r.wrap.b32 	%r2532, %r2369, %r2370, 1;
	mov.b64 	%rd4636, {%r2532, %r2531};
	xor.b64  	%rd4637, %rd4636, %rd4635;
	shf.r.wrap.b32 	%r2533, %r2370, %r2369, 8;
	shf.r.wrap.b32 	%r2534, %r2369, %r2370, 8;
	mov.b64 	%rd4638, {%r2534, %r2533};
	xor.b64  	%rd4639, %rd4637, %rd4638;
	add.s64 	%rd4640, %rd21411, %rd21391;
	add.s64 	%rd4641, %rd4640, %rd4634;
	add.s64 	%rd21391, %rd4641, %rd4639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2535,%dummy}, %rd21392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2536}, %rd21392;
	}
	shf.r.wrap.b32 	%r2537, %r2536, %r2535, 19;
	shf.r.wrap.b32 	%r2538, %r2535, %r2536, 19;
	mov.b64 	%rd4642, {%r2538, %r2537};
	shf.l.wrap.b32 	%r2539, %r2535, %r2536, 3;
	shf.l.wrap.b32 	%r2540, %r2536, %r2535, 3;
	mov.b64 	%rd4643, {%r2540, %r2539};
	shr.u64 	%rd4644, %rd21392, 6;
	xor.b64  	%rd4645, %rd4642, %rd4644;
	xor.b64  	%rd4646, %rd4645, %rd4643;
	shr.u64 	%rd4647, %rd21389, 7;
	shf.r.wrap.b32 	%r2541, %r2382, %r2381, 1;
	shf.r.wrap.b32 	%r2542, %r2381, %r2382, 1;
	mov.b64 	%rd4648, {%r2542, %r2541};
	xor.b64  	%rd4649, %rd4648, %rd4647;
	shf.r.wrap.b32 	%r2543, %r2382, %r2381, 8;
	shf.r.wrap.b32 	%r2544, %r2381, %r2382, 8;
	mov.b64 	%rd4650, {%r2544, %r2543};
	xor.b64  	%rd4651, %rd4649, %rd4650;
	add.s64 	%rd4652, %rd21412, %rd21390;
	add.s64 	%rd4653, %rd4652, %rd4646;
	add.s64 	%rd21390, %rd4653, %rd4651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2545,%dummy}, %rd21391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2546}, %rd21391;
	}
	shf.r.wrap.b32 	%r2547, %r2546, %r2545, 19;
	shf.r.wrap.b32 	%r2548, %r2545, %r2546, 19;
	mov.b64 	%rd4654, {%r2548, %r2547};
	shf.l.wrap.b32 	%r2549, %r2545, %r2546, 3;
	shf.l.wrap.b32 	%r2550, %r2546, %r2545, 3;
	mov.b64 	%rd4655, {%r2550, %r2549};
	shr.u64 	%rd4656, %rd21391, 6;
	xor.b64  	%rd4657, %rd4654, %rd4656;
	xor.b64  	%rd4658, %rd4657, %rd4655;
	shf.r.wrap.b32 	%r2551, %r2394, %r2393, 1;
	shf.r.wrap.b32 	%r2552, %r2393, %r2394, 1;
	mov.b64 	%rd4659, {%r2552, %r2551};
	shf.r.wrap.b32 	%r2553, %r2394, %r2393, 8;
	shf.r.wrap.b32 	%r2554, %r2393, %r2394, 8;
	mov.b64 	%rd4660, {%r2554, %r2553};
	shr.u64 	%rd4661, %rd21405, 7;
	xor.b64  	%rd4662, %rd4659, %rd4661;
	xor.b64  	%rd4663, %rd4662, %rd4660;
	add.s64 	%rd4664, %rd21396, %rd21389;
	add.s64 	%rd4665, %rd4664, %rd4658;
	add.s64 	%rd21389, %rd4665, %rd4663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2555,%dummy}, %rd21401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2556}, %rd21401;
	}
	shf.r.wrap.b32 	%r2557, %r2556, %r2555, 18;
	shf.r.wrap.b32 	%r2558, %r2555, %r2556, 18;
	mov.b64 	%rd4666, {%r2558, %r2557};
	shf.r.wrap.b32 	%r2559, %r2556, %r2555, 14;
	shf.r.wrap.b32 	%r2560, %r2555, %r2556, 14;
	mov.b64 	%rd4667, {%r2560, %r2559};
	xor.b64  	%rd4668, %rd4666, %rd4667;
	shf.l.wrap.b32 	%r2561, %r2555, %r2556, 23;
	shf.l.wrap.b32 	%r2562, %r2556, %r2555, 23;
	mov.b64 	%rd4669, {%r2562, %r2561};
	xor.b64  	%rd4670, %rd4668, %rd4669;
	xor.b64  	%rd4671, %rd21402, %rd21403;
	and.b64  	%rd4672, %rd4671, %rd21401;
	xor.b64  	%rd4673, %rd4672, %rd21403;
	add.s64 	%rd4674, %rd4673, %rd21404;
	add.s64 	%rd4675, %rd4674, %rd21405;
	add.s64 	%rd262, %rd21388, 128;
	ld.const.u64 	%rd4676, [%rd21388+128];
	add.s64 	%rd4677, %rd4675, %rd4676;
	add.s64 	%rd4678, %rd4677, %rd4670;
	add.s64 	%rd4679, %rd4678, %rd21400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2563}, %rd21397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2564,%dummy}, %rd21397;
	}
	shf.l.wrap.b32 	%r2565, %r2564, %r2563, 30;
	shf.l.wrap.b32 	%r2566, %r2563, %r2564, 30;
	mov.b64 	%rd4680, {%r2566, %r2565};
	shf.r.wrap.b32 	%r2567, %r2563, %r2564, 28;
	shf.r.wrap.b32 	%r2568, %r2564, %r2563, 28;
	mov.b64 	%rd4681, {%r2568, %r2567};
	xor.b64  	%rd4682, %rd4680, %rd4681;
	shf.l.wrap.b32 	%r2569, %r2564, %r2563, 25;
	shf.l.wrap.b32 	%r2570, %r2563, %r2564, 25;
	mov.b64 	%rd4683, {%r2570, %r2569};
	xor.b64  	%rd4684, %rd4682, %rd4683;
	xor.b64  	%rd4685, %rd21397, %rd21398;
	xor.b64  	%rd4686, %rd21397, %rd21399;
	and.b64  	%rd4687, %rd4685, %rd4686;
	xor.b64  	%rd4688, %rd4687, %rd21397;
	add.s64 	%rd4689, %rd4678, %rd4688;
	add.s64 	%rd4690, %rd4689, %rd4684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2571,%dummy}, %rd4679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2572}, %rd4679;
	}
	shf.r.wrap.b32 	%r2573, %r2572, %r2571, 14;
	shf.r.wrap.b32 	%r2574, %r2571, %r2572, 14;
	mov.b64 	%rd4691, {%r2574, %r2573};
	shf.r.wrap.b32 	%r2575, %r2572, %r2571, 18;
	shf.r.wrap.b32 	%r2576, %r2571, %r2572, 18;
	mov.b64 	%rd4692, {%r2576, %r2575};
	xor.b64  	%rd4693, %rd4692, %rd4691;
	shf.l.wrap.b32 	%r2577, %r2571, %r2572, 23;
	shf.l.wrap.b32 	%r2578, %r2572, %r2571, 23;
	mov.b64 	%rd4694, {%r2578, %r2577};
	xor.b64  	%rd4695, %rd4693, %rd4694;
	xor.b64  	%rd4696, %rd21401, %rd21402;
	and.b64  	%rd4697, %rd4679, %rd4696;
	xor.b64  	%rd4698, %rd4697, %rd21402;
	add.s64 	%rd4699, %rd21406, %rd21403;
	ld.const.u64 	%rd4700, [%rd21388+136];
	add.s64 	%rd4701, %rd4699, %rd4700;
	add.s64 	%rd4702, %rd4701, %rd4698;
	add.s64 	%rd4703, %rd4702, %rd4695;
	add.s64 	%rd4704, %rd4703, %rd21399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2579,%dummy}, %rd4690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2580}, %rd4690;
	}
	shf.r.wrap.b32 	%r2581, %r2580, %r2579, 28;
	shf.r.wrap.b32 	%r2582, %r2579, %r2580, 28;
	mov.b64 	%rd4705, {%r2582, %r2581};
	shf.l.wrap.b32 	%r2583, %r2579, %r2580, 30;
	shf.l.wrap.b32 	%r2584, %r2580, %r2579, 30;
	mov.b64 	%rd4706, {%r2584, %r2583};
	xor.b64  	%rd4707, %rd4706, %rd4705;
	shf.l.wrap.b32 	%r2585, %r2579, %r2580, 25;
	shf.l.wrap.b32 	%r2586, %r2580, %r2579, 25;
	mov.b64 	%rd4708, {%r2586, %r2585};
	xor.b64  	%rd4709, %rd4707, %rd4708;
	xor.b64  	%rd4710, %rd4690, %rd21398;
	xor.b64  	%rd4711, %rd4690, %rd21397;
	and.b64  	%rd4712, %rd4711, %rd4710;
	xor.b64  	%rd4713, %rd4712, %rd4690;
	add.s64 	%rd4714, %rd4703, %rd4713;
	add.s64 	%rd4715, %rd4714, %rd4709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2587,%dummy}, %rd4704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2588}, %rd4704;
	}
	shf.r.wrap.b32 	%r2589, %r2588, %r2587, 14;
	shf.r.wrap.b32 	%r2590, %r2587, %r2588, 14;
	mov.b64 	%rd4716, {%r2590, %r2589};
	shf.r.wrap.b32 	%r2591, %r2588, %r2587, 18;
	shf.r.wrap.b32 	%r2592, %r2587, %r2588, 18;
	mov.b64 	%rd4717, {%r2592, %r2591};
	xor.b64  	%rd4718, %rd4717, %rd4716;
	shf.l.wrap.b32 	%r2593, %r2587, %r2588, 23;
	shf.l.wrap.b32 	%r2594, %r2588, %r2587, 23;
	mov.b64 	%rd4719, {%r2594, %r2593};
	xor.b64  	%rd4720, %rd4718, %rd4719;
	xor.b64  	%rd4721, %rd4679, %rd21401;
	and.b64  	%rd4722, %rd4704, %rd4721;
	xor.b64  	%rd4723, %rd4722, %rd21401;
	add.s64 	%rd4724, %rd21407, %rd21402;
	ld.const.u64 	%rd4725, [%rd21388+144];
	add.s64 	%rd4726, %rd4724, %rd4725;
	add.s64 	%rd4727, %rd4726, %rd4723;
	add.s64 	%rd4728, %rd4727, %rd4720;
	add.s64 	%rd4729, %rd4728, %rd21398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2595,%dummy}, %rd4715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2596}, %rd4715;
	}
	shf.r.wrap.b32 	%r2597, %r2596, %r2595, 28;
	shf.r.wrap.b32 	%r2598, %r2595, %r2596, 28;
	mov.b64 	%rd4730, {%r2598, %r2597};
	shf.l.wrap.b32 	%r2599, %r2595, %r2596, 30;
	shf.l.wrap.b32 	%r2600, %r2596, %r2595, 30;
	mov.b64 	%rd4731, {%r2600, %r2599};
	xor.b64  	%rd4732, %rd4731, %rd4730;
	shf.l.wrap.b32 	%r2601, %r2595, %r2596, 25;
	shf.l.wrap.b32 	%r2602, %r2596, %r2595, 25;
	mov.b64 	%rd4733, {%r2602, %r2601};
	xor.b64  	%rd4734, %rd4732, %rd4733;
	xor.b64  	%rd4735, %rd4715, %rd21397;
	xor.b64  	%rd4736, %rd4715, %rd4690;
	and.b64  	%rd4737, %rd4736, %rd4735;
	xor.b64  	%rd4738, %rd4737, %rd4715;
	add.s64 	%rd4739, %rd4728, %rd4738;
	add.s64 	%rd4740, %rd4739, %rd4734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2603,%dummy}, %rd4729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2604}, %rd4729;
	}
	shf.r.wrap.b32 	%r2605, %r2604, %r2603, 14;
	shf.r.wrap.b32 	%r2606, %r2603, %r2604, 14;
	mov.b64 	%rd4741, {%r2606, %r2605};
	shf.r.wrap.b32 	%r2607, %r2604, %r2603, 18;
	shf.r.wrap.b32 	%r2608, %r2603, %r2604, 18;
	mov.b64 	%rd4742, {%r2608, %r2607};
	xor.b64  	%rd4743, %rd4742, %rd4741;
	shf.l.wrap.b32 	%r2609, %r2603, %r2604, 23;
	shf.l.wrap.b32 	%r2610, %r2604, %r2603, 23;
	mov.b64 	%rd4744, {%r2610, %r2609};
	xor.b64  	%rd4745, %rd4743, %rd4744;
	xor.b64  	%rd4746, %rd4704, %rd4679;
	and.b64  	%rd4747, %rd4729, %rd4746;
	xor.b64  	%rd4748, %rd4747, %rd4679;
	add.s64 	%rd4749, %rd21408, %rd21401;
	ld.const.u64 	%rd4750, [%rd21388+152];
	add.s64 	%rd4751, %rd4749, %rd4750;
	add.s64 	%rd4752, %rd4751, %rd4748;
	add.s64 	%rd4753, %rd4752, %rd4745;
	add.s64 	%rd4754, %rd4753, %rd21397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2611,%dummy}, %rd4740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2612}, %rd4740;
	}
	shf.r.wrap.b32 	%r2613, %r2612, %r2611, 28;
	shf.r.wrap.b32 	%r2614, %r2611, %r2612, 28;
	mov.b64 	%rd4755, {%r2614, %r2613};
	shf.l.wrap.b32 	%r2615, %r2611, %r2612, 30;
	shf.l.wrap.b32 	%r2616, %r2612, %r2611, 30;
	mov.b64 	%rd4756, {%r2616, %r2615};
	xor.b64  	%rd4757, %rd4756, %rd4755;
	shf.l.wrap.b32 	%r2617, %r2611, %r2612, 25;
	shf.l.wrap.b32 	%r2618, %r2612, %r2611, 25;
	mov.b64 	%rd4758, {%r2618, %r2617};
	xor.b64  	%rd4759, %rd4757, %rd4758;
	xor.b64  	%rd4760, %rd4740, %rd4690;
	xor.b64  	%rd4761, %rd4740, %rd4715;
	and.b64  	%rd4762, %rd4761, %rd4760;
	xor.b64  	%rd4763, %rd4762, %rd4740;
	add.s64 	%rd4764, %rd4753, %rd4763;
	add.s64 	%rd4765, %rd4764, %rd4759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2619,%dummy}, %rd4754;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2620}, %rd4754;
	}
	shf.r.wrap.b32 	%r2621, %r2620, %r2619, 14;
	shf.r.wrap.b32 	%r2622, %r2619, %r2620, 14;
	mov.b64 	%rd4766, {%r2622, %r2621};
	shf.r.wrap.b32 	%r2623, %r2620, %r2619, 18;
	shf.r.wrap.b32 	%r2624, %r2619, %r2620, 18;
	mov.b64 	%rd4767, {%r2624, %r2623};
	xor.b64  	%rd4768, %rd4767, %rd4766;
	shf.l.wrap.b32 	%r2625, %r2619, %r2620, 23;
	shf.l.wrap.b32 	%r2626, %r2620, %r2619, 23;
	mov.b64 	%rd4769, {%r2626, %r2625};
	xor.b64  	%rd4770, %rd4768, %rd4769;
	xor.b64  	%rd4771, %rd4729, %rd4704;
	and.b64  	%rd4772, %rd4754, %rd4771;
	xor.b64  	%rd4773, %rd4772, %rd4704;
	add.s64 	%rd4774, %rd4679, %rd21409;
	ld.const.u64 	%rd4775, [%rd21388+160];
	add.s64 	%rd4776, %rd4774, %rd4775;
	add.s64 	%rd4777, %rd4776, %rd4773;
	add.s64 	%rd4778, %rd4777, %rd4770;
	add.s64 	%rd4779, %rd4778, %rd4690;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2627,%dummy}, %rd4765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2628}, %rd4765;
	}
	shf.r.wrap.b32 	%r2629, %r2628, %r2627, 28;
	shf.r.wrap.b32 	%r2630, %r2627, %r2628, 28;
	mov.b64 	%rd4780, {%r2630, %r2629};
	shf.l.wrap.b32 	%r2631, %r2627, %r2628, 30;
	shf.l.wrap.b32 	%r2632, %r2628, %r2627, 30;
	mov.b64 	%rd4781, {%r2632, %r2631};
	xor.b64  	%rd4782, %rd4781, %rd4780;
	shf.l.wrap.b32 	%r2633, %r2627, %r2628, 25;
	shf.l.wrap.b32 	%r2634, %r2628, %r2627, 25;
	mov.b64 	%rd4783, {%r2634, %r2633};
	xor.b64  	%rd4784, %rd4782, %rd4783;
	xor.b64  	%rd4785, %rd4765, %rd4715;
	xor.b64  	%rd4786, %rd4765, %rd4740;
	and.b64  	%rd4787, %rd4786, %rd4785;
	xor.b64  	%rd4788, %rd4787, %rd4765;
	add.s64 	%rd4789, %rd4778, %rd4788;
	add.s64 	%rd4790, %rd4789, %rd4784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2635,%dummy}, %rd4779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2636}, %rd4779;
	}
	shf.r.wrap.b32 	%r2637, %r2636, %r2635, 14;
	shf.r.wrap.b32 	%r2638, %r2635, %r2636, 14;
	mov.b64 	%rd4791, {%r2638, %r2637};
	shf.r.wrap.b32 	%r2639, %r2636, %r2635, 18;
	shf.r.wrap.b32 	%r2640, %r2635, %r2636, 18;
	mov.b64 	%rd4792, {%r2640, %r2639};
	xor.b64  	%rd4793, %rd4792, %rd4791;
	shf.l.wrap.b32 	%r2641, %r2635, %r2636, 23;
	shf.l.wrap.b32 	%r2642, %r2636, %r2635, 23;
	mov.b64 	%rd4794, {%r2642, %r2641};
	xor.b64  	%rd4795, %rd4793, %rd4794;
	xor.b64  	%rd4796, %rd4754, %rd4729;
	and.b64  	%rd4797, %rd4779, %rd4796;
	xor.b64  	%rd4798, %rd4797, %rd4729;
	add.s64 	%rd4799, %rd4704, %rd21410;
	ld.const.u64 	%rd4800, [%rd21388+168];
	add.s64 	%rd4801, %rd4799, %rd4800;
	add.s64 	%rd4802, %rd4801, %rd4798;
	add.s64 	%rd4803, %rd4802, %rd4795;
	add.s64 	%rd4804, %rd4803, %rd4715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2643,%dummy}, %rd4790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2644}, %rd4790;
	}
	shf.r.wrap.b32 	%r2645, %r2644, %r2643, 28;
	shf.r.wrap.b32 	%r2646, %r2643, %r2644, 28;
	mov.b64 	%rd4805, {%r2646, %r2645};
	shf.l.wrap.b32 	%r2647, %r2643, %r2644, 30;
	shf.l.wrap.b32 	%r2648, %r2644, %r2643, 30;
	mov.b64 	%rd4806, {%r2648, %r2647};
	xor.b64  	%rd4807, %rd4806, %rd4805;
	shf.l.wrap.b32 	%r2649, %r2643, %r2644, 25;
	shf.l.wrap.b32 	%r2650, %r2644, %r2643, 25;
	mov.b64 	%rd4808, {%r2650, %r2649};
	xor.b64  	%rd4809, %rd4807, %rd4808;
	xor.b64  	%rd4810, %rd4790, %rd4740;
	xor.b64  	%rd4811, %rd4790, %rd4765;
	and.b64  	%rd4812, %rd4811, %rd4810;
	xor.b64  	%rd4813, %rd4812, %rd4790;
	add.s64 	%rd4814, %rd4803, %rd4813;
	add.s64 	%rd4815, %rd4814, %rd4809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2651,%dummy}, %rd4804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2652}, %rd4804;
	}
	shf.r.wrap.b32 	%r2653, %r2652, %r2651, 14;
	shf.r.wrap.b32 	%r2654, %r2651, %r2652, 14;
	mov.b64 	%rd4816, {%r2654, %r2653};
	shf.r.wrap.b32 	%r2655, %r2652, %r2651, 18;
	shf.r.wrap.b32 	%r2656, %r2651, %r2652, 18;
	mov.b64 	%rd4817, {%r2656, %r2655};
	xor.b64  	%rd4818, %rd4817, %rd4816;
	shf.l.wrap.b32 	%r2657, %r2651, %r2652, 23;
	shf.l.wrap.b32 	%r2658, %r2652, %r2651, 23;
	mov.b64 	%rd4819, {%r2658, %r2657};
	xor.b64  	%rd4820, %rd4818, %rd4819;
	xor.b64  	%rd4821, %rd4779, %rd4754;
	and.b64  	%rd4822, %rd4804, %rd4821;
	xor.b64  	%rd4823, %rd4822, %rd4754;
	add.s64 	%rd4824, %rd4729, %rd21411;
	ld.const.u64 	%rd4825, [%rd21388+176];
	add.s64 	%rd4826, %rd4824, %rd4825;
	add.s64 	%rd4827, %rd4826, %rd4823;
	add.s64 	%rd4828, %rd4827, %rd4820;
	add.s64 	%rd4829, %rd4828, %rd4740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2659,%dummy}, %rd4815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2660}, %rd4815;
	}
	shf.r.wrap.b32 	%r2661, %r2660, %r2659, 28;
	shf.r.wrap.b32 	%r2662, %r2659, %r2660, 28;
	mov.b64 	%rd4830, {%r2662, %r2661};
	shf.l.wrap.b32 	%r2663, %r2659, %r2660, 30;
	shf.l.wrap.b32 	%r2664, %r2660, %r2659, 30;
	mov.b64 	%rd4831, {%r2664, %r2663};
	xor.b64  	%rd4832, %rd4831, %rd4830;
	shf.l.wrap.b32 	%r2665, %r2659, %r2660, 25;
	shf.l.wrap.b32 	%r2666, %r2660, %r2659, 25;
	mov.b64 	%rd4833, {%r2666, %r2665};
	xor.b64  	%rd4834, %rd4832, %rd4833;
	xor.b64  	%rd4835, %rd4815, %rd4765;
	xor.b64  	%rd4836, %rd4815, %rd4790;
	and.b64  	%rd4837, %rd4836, %rd4835;
	xor.b64  	%rd4838, %rd4837, %rd4815;
	add.s64 	%rd4839, %rd4828, %rd4838;
	add.s64 	%rd4840, %rd4839, %rd4834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2667,%dummy}, %rd4829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2668}, %rd4829;
	}
	shf.r.wrap.b32 	%r2669, %r2668, %r2667, 14;
	shf.r.wrap.b32 	%r2670, %r2667, %r2668, 14;
	mov.b64 	%rd4841, {%r2670, %r2669};
	shf.r.wrap.b32 	%r2671, %r2668, %r2667, 18;
	shf.r.wrap.b32 	%r2672, %r2667, %r2668, 18;
	mov.b64 	%rd4842, {%r2672, %r2671};
	xor.b64  	%rd4843, %rd4842, %rd4841;
	shf.l.wrap.b32 	%r2673, %r2667, %r2668, 23;
	shf.l.wrap.b32 	%r2674, %r2668, %r2667, 23;
	mov.b64 	%rd4844, {%r2674, %r2673};
	xor.b64  	%rd4845, %rd4843, %rd4844;
	xor.b64  	%rd4846, %rd4804, %rd4779;
	and.b64  	%rd4847, %rd4829, %rd4846;
	xor.b64  	%rd4848, %rd4847, %rd4779;
	add.s64 	%rd4849, %rd4754, %rd21412;
	ld.const.u64 	%rd4850, [%rd21388+184];
	add.s64 	%rd4851, %rd4849, %rd4850;
	add.s64 	%rd4852, %rd4851, %rd4848;
	add.s64 	%rd4853, %rd4852, %rd4845;
	add.s64 	%rd4854, %rd4853, %rd4765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2675,%dummy}, %rd4840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2676}, %rd4840;
	}
	shf.r.wrap.b32 	%r2677, %r2676, %r2675, 28;
	shf.r.wrap.b32 	%r2678, %r2675, %r2676, 28;
	mov.b64 	%rd4855, {%r2678, %r2677};
	shf.l.wrap.b32 	%r2679, %r2675, %r2676, 30;
	shf.l.wrap.b32 	%r2680, %r2676, %r2675, 30;
	mov.b64 	%rd4856, {%r2680, %r2679};
	xor.b64  	%rd4857, %rd4856, %rd4855;
	shf.l.wrap.b32 	%r2681, %r2675, %r2676, 25;
	shf.l.wrap.b32 	%r2682, %r2676, %r2675, 25;
	mov.b64 	%rd4858, {%r2682, %r2681};
	xor.b64  	%rd4859, %rd4857, %rd4858;
	xor.b64  	%rd4860, %rd4840, %rd4790;
	xor.b64  	%rd4861, %rd4840, %rd4815;
	and.b64  	%rd4862, %rd4861, %rd4860;
	xor.b64  	%rd4863, %rd4862, %rd4840;
	add.s64 	%rd4864, %rd4853, %rd4863;
	add.s64 	%rd4865, %rd4864, %rd4859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2683,%dummy}, %rd4854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2684}, %rd4854;
	}
	shf.r.wrap.b32 	%r2685, %r2684, %r2683, 14;
	shf.r.wrap.b32 	%r2686, %r2683, %r2684, 14;
	mov.b64 	%rd4866, {%r2686, %r2685};
	shf.r.wrap.b32 	%r2687, %r2684, %r2683, 18;
	shf.r.wrap.b32 	%r2688, %r2683, %r2684, 18;
	mov.b64 	%rd4867, {%r2688, %r2687};
	xor.b64  	%rd4868, %rd4867, %rd4866;
	shf.l.wrap.b32 	%r2689, %r2683, %r2684, 23;
	shf.l.wrap.b32 	%r2690, %r2684, %r2683, 23;
	mov.b64 	%rd4869, {%r2690, %r2689};
	xor.b64  	%rd4870, %rd4868, %rd4869;
	xor.b64  	%rd4871, %rd4829, %rd4804;
	and.b64  	%rd4872, %rd4854, %rd4871;
	xor.b64  	%rd4873, %rd4872, %rd4804;
	add.s64 	%rd4874, %rd4779, %rd21396;
	ld.const.u64 	%rd4875, [%rd21388+192];
	add.s64 	%rd4876, %rd4874, %rd4875;
	add.s64 	%rd4877, %rd4876, %rd4873;
	add.s64 	%rd4878, %rd4877, %rd4870;
	add.s64 	%rd4879, %rd4878, %rd4790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2691,%dummy}, %rd4865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2692}, %rd4865;
	}
	shf.r.wrap.b32 	%r2693, %r2692, %r2691, 28;
	shf.r.wrap.b32 	%r2694, %r2691, %r2692, 28;
	mov.b64 	%rd4880, {%r2694, %r2693};
	shf.l.wrap.b32 	%r2695, %r2691, %r2692, 30;
	shf.l.wrap.b32 	%r2696, %r2692, %r2691, 30;
	mov.b64 	%rd4881, {%r2696, %r2695};
	xor.b64  	%rd4882, %rd4881, %rd4880;
	shf.l.wrap.b32 	%r2697, %r2691, %r2692, 25;
	shf.l.wrap.b32 	%r2698, %r2692, %r2691, 25;
	mov.b64 	%rd4883, {%r2698, %r2697};
	xor.b64  	%rd4884, %rd4882, %rd4883;
	xor.b64  	%rd4885, %rd4865, %rd4815;
	xor.b64  	%rd4886, %rd4865, %rd4840;
	and.b64  	%rd4887, %rd4886, %rd4885;
	xor.b64  	%rd4888, %rd4887, %rd4865;
	add.s64 	%rd4889, %rd4878, %rd4888;
	add.s64 	%rd4890, %rd4889, %rd4884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2699,%dummy}, %rd4879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2700}, %rd4879;
	}
	shf.r.wrap.b32 	%r2701, %r2700, %r2699, 14;
	shf.r.wrap.b32 	%r2702, %r2699, %r2700, 14;
	mov.b64 	%rd4891, {%r2702, %r2701};
	shf.r.wrap.b32 	%r2703, %r2700, %r2699, 18;
	shf.r.wrap.b32 	%r2704, %r2699, %r2700, 18;
	mov.b64 	%rd4892, {%r2704, %r2703};
	xor.b64  	%rd4893, %rd4892, %rd4891;
	shf.l.wrap.b32 	%r2705, %r2699, %r2700, 23;
	shf.l.wrap.b32 	%r2706, %r2700, %r2699, 23;
	mov.b64 	%rd4894, {%r2706, %r2705};
	xor.b64  	%rd4895, %rd4893, %rd4894;
	xor.b64  	%rd4896, %rd4854, %rd4829;
	and.b64  	%rd4897, %rd4879, %rd4896;
	xor.b64  	%rd4898, %rd4897, %rd4829;
	add.s64 	%rd4899, %rd4804, %rd21395;
	ld.const.u64 	%rd4900, [%rd21388+200];
	add.s64 	%rd4901, %rd4899, %rd4900;
	add.s64 	%rd4902, %rd4901, %rd4898;
	add.s64 	%rd4903, %rd4902, %rd4895;
	add.s64 	%rd4904, %rd4903, %rd4815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2707,%dummy}, %rd4890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2708}, %rd4890;
	}
	shf.r.wrap.b32 	%r2709, %r2708, %r2707, 28;
	shf.r.wrap.b32 	%r2710, %r2707, %r2708, 28;
	mov.b64 	%rd4905, {%r2710, %r2709};
	shf.l.wrap.b32 	%r2711, %r2707, %r2708, 30;
	shf.l.wrap.b32 	%r2712, %r2708, %r2707, 30;
	mov.b64 	%rd4906, {%r2712, %r2711};
	xor.b64  	%rd4907, %rd4906, %rd4905;
	shf.l.wrap.b32 	%r2713, %r2707, %r2708, 25;
	shf.l.wrap.b32 	%r2714, %r2708, %r2707, 25;
	mov.b64 	%rd4908, {%r2714, %r2713};
	xor.b64  	%rd4909, %rd4907, %rd4908;
	xor.b64  	%rd4910, %rd4890, %rd4840;
	xor.b64  	%rd4911, %rd4890, %rd4865;
	and.b64  	%rd4912, %rd4911, %rd4910;
	xor.b64  	%rd4913, %rd4912, %rd4890;
	add.s64 	%rd4914, %rd4903, %rd4913;
	add.s64 	%rd4915, %rd4914, %rd4909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2715,%dummy}, %rd4904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2716}, %rd4904;
	}
	shf.r.wrap.b32 	%r2717, %r2716, %r2715, 14;
	shf.r.wrap.b32 	%r2718, %r2715, %r2716, 14;
	mov.b64 	%rd4916, {%r2718, %r2717};
	shf.r.wrap.b32 	%r2719, %r2716, %r2715, 18;
	shf.r.wrap.b32 	%r2720, %r2715, %r2716, 18;
	mov.b64 	%rd4917, {%r2720, %r2719};
	xor.b64  	%rd4918, %rd4917, %rd4916;
	shf.l.wrap.b32 	%r2721, %r2715, %r2716, 23;
	shf.l.wrap.b32 	%r2722, %r2716, %r2715, 23;
	mov.b64 	%rd4919, {%r2722, %r2721};
	xor.b64  	%rd4920, %rd4918, %rd4919;
	xor.b64  	%rd4921, %rd4879, %rd4854;
	and.b64  	%rd4922, %rd4904, %rd4921;
	xor.b64  	%rd4923, %rd4922, %rd4854;
	add.s64 	%rd4924, %rd4829, %rd21394;
	ld.const.u64 	%rd4925, [%rd21388+208];
	add.s64 	%rd4926, %rd4924, %rd4925;
	add.s64 	%rd4927, %rd4926, %rd4923;
	add.s64 	%rd4928, %rd4927, %rd4920;
	add.s64 	%rd4929, %rd4928, %rd4840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2723,%dummy}, %rd4915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2724}, %rd4915;
	}
	shf.r.wrap.b32 	%r2725, %r2724, %r2723, 28;
	shf.r.wrap.b32 	%r2726, %r2723, %r2724, 28;
	mov.b64 	%rd4930, {%r2726, %r2725};
	shf.l.wrap.b32 	%r2727, %r2723, %r2724, 30;
	shf.l.wrap.b32 	%r2728, %r2724, %r2723, 30;
	mov.b64 	%rd4931, {%r2728, %r2727};
	xor.b64  	%rd4932, %rd4931, %rd4930;
	shf.l.wrap.b32 	%r2729, %r2723, %r2724, 25;
	shf.l.wrap.b32 	%r2730, %r2724, %r2723, 25;
	mov.b64 	%rd4933, {%r2730, %r2729};
	xor.b64  	%rd4934, %rd4932, %rd4933;
	xor.b64  	%rd4935, %rd4915, %rd4865;
	xor.b64  	%rd4936, %rd4915, %rd4890;
	and.b64  	%rd4937, %rd4936, %rd4935;
	xor.b64  	%rd4938, %rd4937, %rd4915;
	add.s64 	%rd4939, %rd4928, %rd4938;
	add.s64 	%rd4940, %rd4939, %rd4934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2731,%dummy}, %rd4929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2732}, %rd4929;
	}
	shf.r.wrap.b32 	%r2733, %r2732, %r2731, 14;
	shf.r.wrap.b32 	%r2734, %r2731, %r2732, 14;
	mov.b64 	%rd4941, {%r2734, %r2733};
	shf.r.wrap.b32 	%r2735, %r2732, %r2731, 18;
	shf.r.wrap.b32 	%r2736, %r2731, %r2732, 18;
	mov.b64 	%rd4942, {%r2736, %r2735};
	xor.b64  	%rd4943, %rd4942, %rd4941;
	shf.l.wrap.b32 	%r2737, %r2731, %r2732, 23;
	shf.l.wrap.b32 	%r2738, %r2732, %r2731, 23;
	mov.b64 	%rd4944, {%r2738, %r2737};
	xor.b64  	%rd4945, %rd4943, %rd4944;
	xor.b64  	%rd4946, %rd4904, %rd4879;
	and.b64  	%rd4947, %rd4929, %rd4946;
	xor.b64  	%rd4948, %rd4947, %rd4879;
	add.s64 	%rd4949, %rd4854, %rd21393;
	ld.const.u64 	%rd4950, [%rd21388+216];
	add.s64 	%rd4951, %rd4949, %rd4950;
	add.s64 	%rd4952, %rd4951, %rd4948;
	add.s64 	%rd4953, %rd4952, %rd4945;
	add.s64 	%rd4954, %rd4953, %rd4865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2739,%dummy}, %rd4940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2740}, %rd4940;
	}
	shf.r.wrap.b32 	%r2741, %r2740, %r2739, 28;
	shf.r.wrap.b32 	%r2742, %r2739, %r2740, 28;
	mov.b64 	%rd4955, {%r2742, %r2741};
	shf.l.wrap.b32 	%r2743, %r2739, %r2740, 30;
	shf.l.wrap.b32 	%r2744, %r2740, %r2739, 30;
	mov.b64 	%rd4956, {%r2744, %r2743};
	xor.b64  	%rd4957, %rd4956, %rd4955;
	shf.l.wrap.b32 	%r2745, %r2739, %r2740, 25;
	shf.l.wrap.b32 	%r2746, %r2740, %r2739, 25;
	mov.b64 	%rd4958, {%r2746, %r2745};
	xor.b64  	%rd4959, %rd4957, %rd4958;
	xor.b64  	%rd4960, %rd4940, %rd4890;
	xor.b64  	%rd4961, %rd4940, %rd4915;
	and.b64  	%rd4962, %rd4961, %rd4960;
	xor.b64  	%rd4963, %rd4962, %rd4940;
	add.s64 	%rd4964, %rd4953, %rd4963;
	add.s64 	%rd4965, %rd4964, %rd4959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2747,%dummy}, %rd4954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2748}, %rd4954;
	}
	shf.r.wrap.b32 	%r2749, %r2748, %r2747, 14;
	shf.r.wrap.b32 	%r2750, %r2747, %r2748, 14;
	mov.b64 	%rd4966, {%r2750, %r2749};
	shf.r.wrap.b32 	%r2751, %r2748, %r2747, 18;
	shf.r.wrap.b32 	%r2752, %r2747, %r2748, 18;
	mov.b64 	%rd4967, {%r2752, %r2751};
	xor.b64  	%rd4968, %rd4967, %rd4966;
	shf.l.wrap.b32 	%r2753, %r2747, %r2748, 23;
	shf.l.wrap.b32 	%r2754, %r2748, %r2747, 23;
	mov.b64 	%rd4969, {%r2754, %r2753};
	xor.b64  	%rd4970, %rd4968, %rd4969;
	xor.b64  	%rd4971, %rd4929, %rd4904;
	and.b64  	%rd4972, %rd4954, %rd4971;
	xor.b64  	%rd4973, %rd4972, %rd4904;
	add.s64 	%rd4974, %rd4879, %rd21392;
	ld.const.u64 	%rd4975, [%rd21388+224];
	add.s64 	%rd4976, %rd4974, %rd4975;
	add.s64 	%rd4977, %rd4976, %rd4973;
	add.s64 	%rd4978, %rd4977, %rd4970;
	add.s64 	%rd21404, %rd4978, %rd4890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2755,%dummy}, %rd4965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2756}, %rd4965;
	}
	shf.r.wrap.b32 	%r2757, %r2756, %r2755, 28;
	shf.r.wrap.b32 	%r2758, %r2755, %r2756, 28;
	mov.b64 	%rd4979, {%r2758, %r2757};
	shf.l.wrap.b32 	%r2759, %r2755, %r2756, 30;
	shf.l.wrap.b32 	%r2760, %r2756, %r2755, 30;
	mov.b64 	%rd4980, {%r2760, %r2759};
	xor.b64  	%rd4981, %rd4980, %rd4979;
	shf.l.wrap.b32 	%r2761, %r2755, %r2756, 25;
	shf.l.wrap.b32 	%r2762, %r2756, %r2755, 25;
	mov.b64 	%rd4982, {%r2762, %r2761};
	xor.b64  	%rd4983, %rd4981, %rd4982;
	xor.b64  	%rd4984, %rd4965, %rd4915;
	xor.b64  	%rd4985, %rd4965, %rd4940;
	and.b64  	%rd4986, %rd4985, %rd4984;
	xor.b64  	%rd4987, %rd4986, %rd4965;
	add.s64 	%rd4988, %rd4978, %rd4987;
	add.s64 	%rd21400, %rd4988, %rd4983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2763,%dummy}, %rd21404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2764}, %rd21404;
	}
	shf.r.wrap.b32 	%r2765, %r2764, %r2763, 14;
	shf.r.wrap.b32 	%r2766, %r2763, %r2764, 14;
	mov.b64 	%rd4989, {%r2766, %r2765};
	shf.r.wrap.b32 	%r2767, %r2764, %r2763, 18;
	shf.r.wrap.b32 	%r2768, %r2763, %r2764, 18;
	mov.b64 	%rd4990, {%r2768, %r2767};
	xor.b64  	%rd4991, %rd4990, %rd4989;
	shf.l.wrap.b32 	%r2769, %r2763, %r2764, 23;
	shf.l.wrap.b32 	%r2770, %r2764, %r2763, 23;
	mov.b64 	%rd4992, {%r2770, %r2769};
	xor.b64  	%rd4993, %rd4991, %rd4992;
	xor.b64  	%rd4994, %rd4954, %rd4929;
	and.b64  	%rd4995, %rd21404, %rd4994;
	xor.b64  	%rd4996, %rd4995, %rd4929;
	add.s64 	%rd4997, %rd4904, %rd21391;
	ld.const.u64 	%rd4998, [%rd21388+232];
	add.s64 	%rd4999, %rd4997, %rd4998;
	add.s64 	%rd5000, %rd4999, %rd4996;
	add.s64 	%rd5001, %rd5000, %rd4993;
	add.s64 	%rd21403, %rd5001, %rd4915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2771,%dummy}, %rd21400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2772}, %rd21400;
	}
	shf.r.wrap.b32 	%r2773, %r2772, %r2771, 28;
	shf.r.wrap.b32 	%r2774, %r2771, %r2772, 28;
	mov.b64 	%rd5002, {%r2774, %r2773};
	shf.l.wrap.b32 	%r2775, %r2771, %r2772, 30;
	shf.l.wrap.b32 	%r2776, %r2772, %r2771, 30;
	mov.b64 	%rd5003, {%r2776, %r2775};
	xor.b64  	%rd5004, %rd5003, %rd5002;
	shf.l.wrap.b32 	%r2777, %r2771, %r2772, 25;
	shf.l.wrap.b32 	%r2778, %r2772, %r2771, 25;
	mov.b64 	%rd5005, {%r2778, %r2777};
	xor.b64  	%rd5006, %rd5004, %rd5005;
	xor.b64  	%rd5007, %rd21400, %rd4940;
	xor.b64  	%rd5008, %rd21400, %rd4965;
	and.b64  	%rd5009, %rd5008, %rd5007;
	xor.b64  	%rd5010, %rd5009, %rd21400;
	add.s64 	%rd5011, %rd5001, %rd5010;
	add.s64 	%rd21399, %rd5011, %rd5006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2779,%dummy}, %rd21403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2780}, %rd21403;
	}
	shf.r.wrap.b32 	%r2781, %r2780, %r2779, 14;
	shf.r.wrap.b32 	%r2782, %r2779, %r2780, 14;
	mov.b64 	%rd5012, {%r2782, %r2781};
	shf.r.wrap.b32 	%r2783, %r2780, %r2779, 18;
	shf.r.wrap.b32 	%r2784, %r2779, %r2780, 18;
	mov.b64 	%rd5013, {%r2784, %r2783};
	xor.b64  	%rd5014, %rd5013, %rd5012;
	shf.l.wrap.b32 	%r2785, %r2779, %r2780, 23;
	shf.l.wrap.b32 	%r2786, %r2780, %r2779, 23;
	mov.b64 	%rd5015, {%r2786, %r2785};
	xor.b64  	%rd5016, %rd5014, %rd5015;
	xor.b64  	%rd5017, %rd21404, %rd4954;
	and.b64  	%rd5018, %rd21403, %rd5017;
	xor.b64  	%rd5019, %rd5018, %rd4954;
	add.s64 	%rd5020, %rd4929, %rd21390;
	ld.const.u64 	%rd5021, [%rd21388+240];
	add.s64 	%rd5022, %rd5020, %rd5021;
	add.s64 	%rd5023, %rd5022, %rd5019;
	add.s64 	%rd5024, %rd5023, %rd5016;
	add.s64 	%rd21402, %rd5024, %rd4940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2787,%dummy}, %rd21399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2788}, %rd21399;
	}
	shf.r.wrap.b32 	%r2789, %r2788, %r2787, 28;
	shf.r.wrap.b32 	%r2790, %r2787, %r2788, 28;
	mov.b64 	%rd5025, {%r2790, %r2789};
	shf.l.wrap.b32 	%r2791, %r2787, %r2788, 30;
	shf.l.wrap.b32 	%r2792, %r2788, %r2787, 30;
	mov.b64 	%rd5026, {%r2792, %r2791};
	xor.b64  	%rd5027, %rd5026, %rd5025;
	shf.l.wrap.b32 	%r2793, %r2787, %r2788, 25;
	shf.l.wrap.b32 	%r2794, %r2788, %r2787, 25;
	mov.b64 	%rd5028, {%r2794, %r2793};
	xor.b64  	%rd5029, %rd5027, %rd5028;
	xor.b64  	%rd5030, %rd21399, %rd4965;
	xor.b64  	%rd5031, %rd21399, %rd21400;
	and.b64  	%rd5032, %rd5031, %rd5030;
	xor.b64  	%rd5033, %rd5032, %rd21399;
	add.s64 	%rd5034, %rd5024, %rd5033;
	add.s64 	%rd21398, %rd5034, %rd5029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2795,%dummy}, %rd21402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2796}, %rd21402;
	}
	shf.r.wrap.b32 	%r2797, %r2796, %r2795, 14;
	shf.r.wrap.b32 	%r2798, %r2795, %r2796, 14;
	mov.b64 	%rd5035, {%r2798, %r2797};
	shf.r.wrap.b32 	%r2799, %r2796, %r2795, 18;
	shf.r.wrap.b32 	%r2800, %r2795, %r2796, 18;
	mov.b64 	%rd5036, {%r2800, %r2799};
	xor.b64  	%rd5037, %rd5036, %rd5035;
	shf.l.wrap.b32 	%r2801, %r2795, %r2796, 23;
	shf.l.wrap.b32 	%r2802, %r2796, %r2795, 23;
	mov.b64 	%rd5038, {%r2802, %r2801};
	xor.b64  	%rd5039, %rd5037, %rd5038;
	xor.b64  	%rd5040, %rd21403, %rd21404;
	and.b64  	%rd5041, %rd21402, %rd5040;
	xor.b64  	%rd5042, %rd5041, %rd21404;
	add.s64 	%rd5043, %rd4954, %rd21389;
	ld.const.u64 	%rd5044, [%rd21388+248];
	add.s64 	%rd5045, %rd5043, %rd5044;
	add.s64 	%rd5046, %rd5045, %rd5042;
	add.s64 	%rd5047, %rd5046, %rd5039;
	add.s64 	%rd21401, %rd5047, %rd4965;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2803,%dummy}, %rd21398;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2804}, %rd21398;
	}
	shf.r.wrap.b32 	%r2805, %r2804, %r2803, 28;
	shf.r.wrap.b32 	%r2806, %r2803, %r2804, 28;
	mov.b64 	%rd5048, {%r2806, %r2805};
	shf.l.wrap.b32 	%r2807, %r2803, %r2804, 30;
	shf.l.wrap.b32 	%r2808, %r2804, %r2803, 30;
	mov.b64 	%rd5049, {%r2808, %r2807};
	xor.b64  	%rd5050, %rd5049, %rd5048;
	shf.l.wrap.b32 	%r2809, %r2803, %r2804, 25;
	shf.l.wrap.b32 	%r2810, %r2804, %r2803, 25;
	mov.b64 	%rd5051, {%r2810, %r2809};
	xor.b64  	%rd5052, %rd5050, %rd5051;
	xor.b64  	%rd5053, %rd21398, %rd21400;
	xor.b64  	%rd5054, %rd21398, %rd21399;
	and.b64  	%rd5055, %rd5054, %rd5053;
	xor.b64  	%rd5056, %rd5055, %rd21398;
	add.s64 	%rd5057, %rd5047, %rd5056;
	add.s64 	%rd21397, %rd5057, %rd5052;
	add.s32 	%r14334, %r14334, 16;
	setp.lt.s32	%p42, %r14334, 80;
	mov.u64 	%rd21388, %rd262;
	@%p42 bra 	BB1_64;

	add.s64 	%rd5058, %rd202, %rd21397;
	st.local.u64 	[%rd1], %rd5058;
	add.s64 	%rd5059, %rd204, %rd21398;
	st.local.u64 	[%rd1+8], %rd5059;
	add.s64 	%rd5060, %rd203, %rd21399;
	st.local.u64 	[%rd1+16], %rd5060;
	add.s64 	%rd5061, %rd201, %rd21400;
	st.local.u64 	[%rd1+24], %rd5061;
	add.s64 	%rd5062, %rd197, %rd21401;
	st.local.u64 	[%rd1+32], %rd5062;
	add.s64 	%rd5063, %rd199, %rd21402;
	st.local.u64 	[%rd1+40], %rd5063;
	add.s64 	%rd5064, %rd198, %rd21403;
	st.local.u64 	[%rd1+48], %rd5064;
	add.s64 	%rd5065, %rd200, %rd21404;
	st.local.u64 	[%rd1+56], %rd5065;
	sub.s32 	%r96, %r2, %r76;
	setp.lt.s32	%p43, %r96, 1;
	@%p43 bra 	BB1_83;

	add.s32 	%r97, %r75, -128;
	and.b32  	%r98, %r97, 3;
	setp.eq.s32	%p44, %r98, 0;
	mov.u32 	%r14338, 0;
	@%p44 bra 	BB1_72;

	setp.eq.s32	%p45, %r98, 1;
	mov.u32 	%r14336, 0;
	@%p45 bra 	BB1_71;

	setp.eq.s32	%p46, %r98, 2;
	mov.u32 	%r14335, 0;
	@%p46 bra 	BB1_70;

	xor.b32  	%r2815, %r76, 7;
	cvt.u64.u32	%rd5066, %r2815;
	add.s64 	%rd5067, %rd180, %rd5066;
	ld.local.u8 	%rs66, [%rd5067];
	st.local.u8 	[%rd179+7], %rs66;
	mov.u32 	%r14335, 1;

BB1_70:
	add.s32 	%r2816, %r14335, %r76;
	xor.b32  	%r2817, %r2816, 7;
	cvt.s64.s32	%rd5068, %r2817;
	add.s64 	%rd5069, %rd180, %rd5068;
	ld.local.u8 	%rs67, [%rd5069];
	xor.b32  	%r2818, %r14335, 7;
	cvt.u64.u32	%rd5070, %r2818;
	add.s64 	%rd5071, %rd179, %rd5070;
	st.local.u8 	[%rd5071], %rs67;
	add.s32 	%r14336, %r14335, 1;

BB1_71:
	add.s32 	%r2819, %r14336, %r76;
	xor.b32  	%r2820, %r2819, 7;
	cvt.s64.s32	%rd5072, %r2820;
	add.s64 	%rd5073, %rd180, %rd5072;
	ld.local.u8 	%rs68, [%rd5073];
	xor.b32  	%r2821, %r14336, 7;
	cvt.s64.s32	%rd5074, %r2821;
	add.s64 	%rd5075, %rd179, %rd5074;
	st.local.u8 	[%rd5075], %rs68;
	add.s32 	%r14338, %r14336, 1;

BB1_72:
	setp.lt.u32	%p47, %r97, 4;
	@%p47 bra 	BB1_83;

BB1_73:
	add.s32 	%r2822, %r14338, %r76;
	xor.b32  	%r2823, %r2822, 7;
	cvt.s64.s32	%rd5076, %r2823;
	add.s64 	%rd5077, %rd180, %rd5076;
	ld.local.u8 	%rs69, [%rd5077];
	xor.b32  	%r2824, %r14338, 7;
	cvt.s64.s32	%rd5078, %r2824;
	add.s64 	%rd5079, %rd179, %rd5078;
	st.local.u8 	[%rd5079], %rs69;
	add.s32 	%r2825, %r14338, 1;
	add.s32 	%r2826, %r2825, %r76;
	xor.b32  	%r2827, %r2826, 7;
	cvt.s64.s32	%rd5080, %r2827;
	add.s64 	%rd5081, %rd180, %rd5080;
	ld.local.u8 	%rs70, [%rd5081];
	xor.b32  	%r2828, %r2825, 7;
	cvt.s64.s32	%rd5082, %r2828;
	add.s64 	%rd5083, %rd179, %rd5082;
	st.local.u8 	[%rd5083], %rs70;
	add.s32 	%r2829, %r14338, 2;
	add.s32 	%r2830, %r2829, %r76;
	xor.b32  	%r2831, %r2830, 7;
	cvt.s64.s32	%rd5084, %r2831;
	add.s64 	%rd5085, %rd180, %rd5084;
	ld.local.u8 	%rs71, [%rd5085];
	xor.b32  	%r2832, %r2829, 7;
	cvt.s64.s32	%rd5086, %r2832;
	add.s64 	%rd5087, %rd179, %rd5086;
	st.local.u8 	[%rd5087], %rs71;
	add.s32 	%r2833, %r14338, 3;
	add.s32 	%r2834, %r2833, %r76;
	xor.b32  	%r2835, %r2834, 7;
	cvt.s64.s32	%rd5088, %r2835;
	add.s64 	%rd5089, %rd180, %rd5088;
	ld.local.u8 	%rs72, [%rd5089];
	xor.b32  	%r2836, %r2833, 7;
	cvt.s64.s32	%rd5090, %r2836;
	add.s64 	%rd5091, %rd179, %rd5090;
	st.local.u8 	[%rd5091], %rs72;
	add.s32 	%r14338, %r14338, 4;
	setp.lt.s32	%p48, %r14338, %r96;
	@%p48 bra 	BB1_73;

BB1_83:
	ld.local.u32 	%r2860, [%rd1+192];
	and.b32  	%r122, %r2860, 127;
	mov.u32 	%r2861, 128;
	sub.s32 	%r123, %r2861, %r122;
	and.b32  	%r124, %r123, 3;
	setp.eq.s32	%p55, %r124, 0;
	mov.u32 	%r14350, %r122;
	@%p55 bra 	BB1_89;

	setp.eq.s32	%p56, %r124, 1;
	mov.u32 	%r14348, %r122;
	@%p56 bra 	BB1_88;

	setp.eq.s32	%p57, %r124, 2;
	mov.u32 	%r14347, %r122;
	@%p57 bra 	BB1_87;

	xor.b32  	%r2862, %r122, 7;
	cvt.u64.u32	%rd5119, %r2862;
	add.s64 	%rd5120, %rd179, %rd5119;
	mov.u16 	%rs80, 0;
	st.local.u8 	[%rd5120], %rs80;
	add.s32 	%r14347, %r122, 1;

BB1_87:
	xor.b32  	%r2863, %r14347, 7;
	cvt.s64.s32	%rd5121, %r2863;
	add.s64 	%rd5122, %rd179, %rd5121;
	mov.u16 	%rs81, 0;
	st.local.u8 	[%rd5122], %rs81;
	add.s32 	%r14348, %r14347, 1;

BB1_88:
	xor.b32  	%r2864, %r14348, 7;
	cvt.s64.s32	%rd5123, %r2864;
	add.s64 	%rd5124, %rd179, %rd5123;
	mov.u16 	%rs82, 0;
	st.local.u8 	[%rd5124], %rs82;
	add.s32 	%r14350, %r14348, 1;

BB1_89:
	setp.lt.u32	%p58, %r123, 4;
	@%p58 bra 	BB1_91;

BB1_90:
	xor.b32  	%r2865, %r14350, 7;
	cvt.s64.s32	%rd5125, %r2865;
	add.s64 	%rd5126, %rd179, %rd5125;
	mov.u16 	%rs83, 0;
	st.local.u8 	[%rd5126], %rs83;
	add.s32 	%r2866, %r14350, 1;
	xor.b32  	%r2867, %r2866, 7;
	cvt.s64.s32	%rd5127, %r2867;
	add.s64 	%rd5128, %rd179, %rd5127;
	st.local.u8 	[%rd5128], %rs83;
	add.s32 	%r2868, %r14350, 2;
	xor.b32  	%r2869, %r2868, 7;
	cvt.s64.s32	%rd5129, %r2869;
	add.s64 	%rd5130, %rd179, %rd5129;
	st.local.u8 	[%rd5130], %rs83;
	add.s32 	%r2870, %r14350, 3;
	xor.b32  	%r2871, %r2870, 7;
	cvt.s64.s32	%rd5131, %r2871;
	add.s64 	%rd5132, %rd179, %rd5131;
	st.local.u8 	[%rd5132], %rs83;
	add.s32 	%r14350, %r14350, 4;
	setp.lt.s32	%p59, %r14350, 128;
	@%p59 bra 	BB1_90;

BB1_91:
	xor.b32  	%r2872, %r122, 7;
	cvt.u64.u32	%rd5133, %r2872;
	add.s64 	%rd5134, %rd179, %rd5133;
	mov.u16 	%rs84, 128;
	st.local.u8 	[%rd5134], %rs84;
	add.s64 	%rd265, %rd1, 72;
	ld.local.u64 	%rd21475, [%rd1+64];
	setp.gt.u32	%p60, %r122, 111;
	@%p60 bra 	BB1_93;
	bra.uni 	BB1_92;

BB1_93:
	shr.u64 	%rd5135, %rd21475, 32;
	ld.local.u64 	%rd5136, [%rd265];
	shr.u64 	%rd5137, %rd5136, 32;
	ld.local.u64 	%rd5138, [%rd265+8];
	shr.u64 	%rd5139, %rd5138, 32;
	ld.local.u64 	%rd5140, [%rd265+16];
	shr.u64 	%rd5141, %rd5140, 32;
	ld.local.u64 	%rd5142, [%rd265+24];
	shr.u64 	%rd5143, %rd5142, 32;
	ld.local.u64 	%rd5144, [%rd265+32];
	shr.u64 	%rd5145, %rd5144, 32;
	ld.local.u64 	%rd5146, [%rd265+40];
	shr.u64 	%rd5147, %rd5146, 32;
	ld.local.u64 	%rd5148, [%rd265+48];
	shr.u64 	%rd5149, %rd5148, 32;
	ld.local.u64 	%rd5150, [%rd265+56];
	shr.u64 	%rd5151, %rd5150, 32;
	ld.local.u64 	%rd5152, [%rd265+64];
	shr.u64 	%rd5153, %rd5152, 32;
	ld.local.u64 	%rd5154, [%rd265+72];
	shr.u64 	%rd5155, %rd5154, 32;
	ld.local.u64 	%rd5156, [%rd265+80];
	shr.u64 	%rd5157, %rd5156, 32;
	ld.local.u64 	%rd5158, [%rd265+88];
	shr.u64 	%rd5159, %rd5158, 32;
	ld.local.u64 	%rd5160, [%rd265+96];
	shr.u64 	%rd5161, %rd5160, 32;
	ld.local.u64 	%rd5162, [%rd265+104];
	shr.u64 	%rd5163, %rd5162, 32;
	ld.local.u64 	%rd5164, [%rd265+112];
	shr.u64 	%rd5165, %rd5164, 32;
	bfi.b64 	%rd21429, %rd5135, %rd21475, 32, 32;
	bfi.b64 	%rd21430, %rd5137, %rd5136, 32, 32;
	bfi.b64 	%rd21431, %rd5139, %rd5138, 32, 32;
	bfi.b64 	%rd21432, %rd5141, %rd5140, 32, 32;
	bfi.b64 	%rd21433, %rd5143, %rd5142, 32, 32;
	bfi.b64 	%rd21434, %rd5145, %rd5144, 32, 32;
	bfi.b64 	%rd21435, %rd5147, %rd5146, 32, 32;
	bfi.b64 	%rd21436, %rd5149, %rd5148, 32, 32;
	bfi.b64 	%rd21420, %rd5151, %rd5150, 32, 32;
	bfi.b64 	%rd21419, %rd5153, %rd5152, 32, 32;
	bfi.b64 	%rd21418, %rd5155, %rd5154, 32, 32;
	bfi.b64 	%rd21417, %rd5157, %rd5156, 32, 32;
	bfi.b64 	%rd21416, %rd5159, %rd5158, 32, 32;
	bfi.b64 	%rd21415, %rd5161, %rd5160, 32, 32;
	bfi.b64 	%rd21414, %rd5163, %rd5162, 32, 32;
	bfi.b64 	%rd21413, %rd5165, %rd5164, 32, 32;
	ld.local.u64 	%rd321, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2874,%dummy}, %rd321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2875}, %rd321;
	}
	shf.r.wrap.b32 	%r2876, %r2875, %r2874, 14;
	shf.r.wrap.b32 	%r2877, %r2874, %r2875, 14;
	mov.b64 	%rd5166, {%r2877, %r2876};
	shf.r.wrap.b32 	%r2878, %r2875, %r2874, 18;
	shf.r.wrap.b32 	%r2879, %r2874, %r2875, 18;
	mov.b64 	%rd5167, {%r2879, %r2878};
	xor.b64  	%rd5168, %rd5167, %rd5166;
	shf.l.wrap.b32 	%r2880, %r2874, %r2875, 23;
	shf.l.wrap.b32 	%r2881, %r2875, %r2874, 23;
	mov.b64 	%rd5169, {%r2881, %r2880};
	xor.b64  	%rd5170, %rd5168, %rd5169;
	ld.local.u64 	%rd322, [%rd1+48];
	ld.local.u64 	%rd323, [%rd1+40];
	xor.b64  	%rd5171, %rd322, %rd323;
	and.b64  	%rd5172, %rd5171, %rd321;
	xor.b64  	%rd5173, %rd5172, %rd322;
	ld.local.u64 	%rd324, [%rd1+56];
	add.s64 	%rd5174, %rd324, %rd21429;
	ld.const.u64 	%rd21452, [k_sha512];
	add.s64 	%rd5175, %rd5174, %rd21452;
	add.s64 	%rd5176, %rd5175, %rd5173;
	add.s64 	%rd5177, %rd5176, %rd5170;
	ld.local.u64 	%rd326, [%rd1+24];
	add.s64 	%rd5178, %rd5177, %rd326;
	ld.local.u64 	%rd327, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2882,%dummy}, %rd327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2883}, %rd327;
	}
	shf.r.wrap.b32 	%r2884, %r2883, %r2882, 28;
	shf.r.wrap.b32 	%r2885, %r2882, %r2883, 28;
	mov.b64 	%rd5179, {%r2885, %r2884};
	shf.l.wrap.b32 	%r2886, %r2882, %r2883, 30;
	shf.l.wrap.b32 	%r2887, %r2883, %r2882, 30;
	mov.b64 	%rd5180, {%r2887, %r2886};
	xor.b64  	%rd5181, %rd5180, %rd5179;
	shf.l.wrap.b32 	%r2888, %r2882, %r2883, 25;
	shf.l.wrap.b32 	%r2889, %r2883, %r2882, 25;
	mov.b64 	%rd5182, {%r2889, %r2888};
	xor.b64  	%rd5183, %rd5181, %rd5182;
	ld.local.u64 	%rd328, [%rd1+16];
	xor.b64  	%rd5184, %rd328, %rd327;
	ld.local.u64 	%rd329, [%rd1+8];
	xor.b64  	%rd5185, %rd329, %rd327;
	and.b64  	%rd5186, %rd5184, %rd5185;
	xor.b64  	%rd5187, %rd5186, %rd327;
	add.s64 	%rd5188, %rd5177, %rd5187;
	add.s64 	%rd5189, %rd5188, %rd5183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2890,%dummy}, %rd5178;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2891}, %rd5178;
	}
	shf.r.wrap.b32 	%r2892, %r2891, %r2890, 14;
	shf.r.wrap.b32 	%r2893, %r2890, %r2891, 14;
	mov.b64 	%rd5190, {%r2893, %r2892};
	shf.r.wrap.b32 	%r2894, %r2891, %r2890, 18;
	shf.r.wrap.b32 	%r2895, %r2890, %r2891, 18;
	mov.b64 	%rd5191, {%r2895, %r2894};
	xor.b64  	%rd5192, %rd5191, %rd5190;
	shf.l.wrap.b32 	%r2896, %r2890, %r2891, 23;
	shf.l.wrap.b32 	%r2897, %r2891, %r2890, 23;
	mov.b64 	%rd5193, {%r2897, %r2896};
	xor.b64  	%rd5194, %rd5192, %rd5193;
	xor.b64  	%rd5195, %rd323, %rd321;
	and.b64  	%rd5196, %rd5178, %rd5195;
	xor.b64  	%rd5197, %rd5196, %rd323;
	add.s64 	%rd5198, %rd322, %rd21430;
	ld.const.u64 	%rd21451, [k_sha512+8];
	add.s64 	%rd5199, %rd5198, %rd21451;
	add.s64 	%rd5200, %rd5199, %rd5197;
	add.s64 	%rd5201, %rd5200, %rd5194;
	add.s64 	%rd5202, %rd5201, %rd328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2898,%dummy}, %rd5189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2899}, %rd5189;
	}
	shf.r.wrap.b32 	%r2900, %r2899, %r2898, 28;
	shf.r.wrap.b32 	%r2901, %r2898, %r2899, 28;
	mov.b64 	%rd5203, {%r2901, %r2900};
	shf.l.wrap.b32 	%r2902, %r2898, %r2899, 30;
	shf.l.wrap.b32 	%r2903, %r2899, %r2898, 30;
	mov.b64 	%rd5204, {%r2903, %r2902};
	xor.b64  	%rd5205, %rd5204, %rd5203;
	shf.l.wrap.b32 	%r2904, %r2898, %r2899, 25;
	shf.l.wrap.b32 	%r2905, %r2899, %r2898, 25;
	mov.b64 	%rd5206, {%r2905, %r2904};
	xor.b64  	%rd5207, %rd5205, %rd5206;
	xor.b64  	%rd5208, %rd5189, %rd329;
	xor.b64  	%rd5209, %rd5189, %rd327;
	and.b64  	%rd5210, %rd5209, %rd5208;
	xor.b64  	%rd5211, %rd5210, %rd5189;
	add.s64 	%rd5212, %rd5201, %rd5211;
	add.s64 	%rd5213, %rd5212, %rd5207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2906,%dummy}, %rd5202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2907}, %rd5202;
	}
	shf.r.wrap.b32 	%r2908, %r2907, %r2906, 14;
	shf.r.wrap.b32 	%r2909, %r2906, %r2907, 14;
	mov.b64 	%rd5214, {%r2909, %r2908};
	shf.r.wrap.b32 	%r2910, %r2907, %r2906, 18;
	shf.r.wrap.b32 	%r2911, %r2906, %r2907, 18;
	mov.b64 	%rd5215, {%r2911, %r2910};
	xor.b64  	%rd5216, %rd5215, %rd5214;
	shf.l.wrap.b32 	%r2912, %r2906, %r2907, 23;
	shf.l.wrap.b32 	%r2913, %r2907, %r2906, 23;
	mov.b64 	%rd5217, {%r2913, %r2912};
	xor.b64  	%rd5218, %rd5216, %rd5217;
	xor.b64  	%rd5219, %rd5178, %rd321;
	and.b64  	%rd5220, %rd5202, %rd5219;
	xor.b64  	%rd5221, %rd5220, %rd321;
	add.s64 	%rd5222, %rd323, %rd21431;
	ld.const.u64 	%rd21450, [k_sha512+16];
	add.s64 	%rd5223, %rd5222, %rd21450;
	add.s64 	%rd5224, %rd5223, %rd5221;
	add.s64 	%rd5225, %rd5224, %rd5218;
	add.s64 	%rd5226, %rd5225, %rd329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2914,%dummy}, %rd5213;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2915}, %rd5213;
	}
	shf.r.wrap.b32 	%r2916, %r2915, %r2914, 28;
	shf.r.wrap.b32 	%r2917, %r2914, %r2915, 28;
	mov.b64 	%rd5227, {%r2917, %r2916};
	shf.l.wrap.b32 	%r2918, %r2914, %r2915, 30;
	shf.l.wrap.b32 	%r2919, %r2915, %r2914, 30;
	mov.b64 	%rd5228, {%r2919, %r2918};
	xor.b64  	%rd5229, %rd5228, %rd5227;
	shf.l.wrap.b32 	%r2920, %r2914, %r2915, 25;
	shf.l.wrap.b32 	%r2921, %r2915, %r2914, 25;
	mov.b64 	%rd5230, {%r2921, %r2920};
	xor.b64  	%rd5231, %rd5229, %rd5230;
	xor.b64  	%rd5232, %rd5213, %rd327;
	xor.b64  	%rd5233, %rd5213, %rd5189;
	and.b64  	%rd5234, %rd5233, %rd5232;
	xor.b64  	%rd5235, %rd5234, %rd5213;
	add.s64 	%rd5236, %rd5225, %rd5235;
	add.s64 	%rd5237, %rd5236, %rd5231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2922,%dummy}, %rd5226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2923}, %rd5226;
	}
	shf.r.wrap.b32 	%r2924, %r2923, %r2922, 14;
	shf.r.wrap.b32 	%r2925, %r2922, %r2923, 14;
	mov.b64 	%rd5238, {%r2925, %r2924};
	shf.r.wrap.b32 	%r2926, %r2923, %r2922, 18;
	shf.r.wrap.b32 	%r2927, %r2922, %r2923, 18;
	mov.b64 	%rd5239, {%r2927, %r2926};
	xor.b64  	%rd5240, %rd5239, %rd5238;
	shf.l.wrap.b32 	%r2928, %r2922, %r2923, 23;
	shf.l.wrap.b32 	%r2929, %r2923, %r2922, 23;
	mov.b64 	%rd5241, {%r2929, %r2928};
	xor.b64  	%rd5242, %rd5240, %rd5241;
	xor.b64  	%rd5243, %rd5202, %rd5178;
	and.b64  	%rd5244, %rd5226, %rd5243;
	xor.b64  	%rd5245, %rd5244, %rd5178;
	add.s64 	%rd5246, %rd321, %rd21432;
	ld.const.u64 	%rd21449, [k_sha512+24];
	add.s64 	%rd5247, %rd5246, %rd21449;
	add.s64 	%rd5248, %rd5247, %rd5245;
	add.s64 	%rd5249, %rd5248, %rd5242;
	add.s64 	%rd5250, %rd5249, %rd327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2930,%dummy}, %rd5237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2931}, %rd5237;
	}
	shf.r.wrap.b32 	%r2932, %r2931, %r2930, 28;
	shf.r.wrap.b32 	%r2933, %r2930, %r2931, 28;
	mov.b64 	%rd5251, {%r2933, %r2932};
	shf.l.wrap.b32 	%r2934, %r2930, %r2931, 30;
	shf.l.wrap.b32 	%r2935, %r2931, %r2930, 30;
	mov.b64 	%rd5252, {%r2935, %r2934};
	xor.b64  	%rd5253, %rd5252, %rd5251;
	shf.l.wrap.b32 	%r2936, %r2930, %r2931, 25;
	shf.l.wrap.b32 	%r2937, %r2931, %r2930, 25;
	mov.b64 	%rd5254, {%r2937, %r2936};
	xor.b64  	%rd5255, %rd5253, %rd5254;
	xor.b64  	%rd5256, %rd5237, %rd5189;
	xor.b64  	%rd5257, %rd5237, %rd5213;
	and.b64  	%rd5258, %rd5257, %rd5256;
	xor.b64  	%rd5259, %rd5258, %rd5237;
	add.s64 	%rd5260, %rd5249, %rd5259;
	add.s64 	%rd5261, %rd5260, %rd5255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2938,%dummy}, %rd5250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2939}, %rd5250;
	}
	shf.r.wrap.b32 	%r2940, %r2939, %r2938, 14;
	shf.r.wrap.b32 	%r2941, %r2938, %r2939, 14;
	mov.b64 	%rd5262, {%r2941, %r2940};
	shf.r.wrap.b32 	%r2942, %r2939, %r2938, 18;
	shf.r.wrap.b32 	%r2943, %r2938, %r2939, 18;
	mov.b64 	%rd5263, {%r2943, %r2942};
	xor.b64  	%rd5264, %rd5263, %rd5262;
	shf.l.wrap.b32 	%r2944, %r2938, %r2939, 23;
	shf.l.wrap.b32 	%r2945, %r2939, %r2938, 23;
	mov.b64 	%rd5265, {%r2945, %r2944};
	xor.b64  	%rd5266, %rd5264, %rd5265;
	xor.b64  	%rd5267, %rd5226, %rd5202;
	and.b64  	%rd5268, %rd5250, %rd5267;
	xor.b64  	%rd5269, %rd5268, %rd5202;
	add.s64 	%rd5270, %rd5178, %rd21433;
	ld.const.u64 	%rd21448, [k_sha512+32];
	add.s64 	%rd5271, %rd5270, %rd21448;
	add.s64 	%rd5272, %rd5271, %rd5269;
	add.s64 	%rd5273, %rd5272, %rd5266;
	add.s64 	%rd5274, %rd5273, %rd5189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2946,%dummy}, %rd5261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2947}, %rd5261;
	}
	shf.r.wrap.b32 	%r2948, %r2947, %r2946, 28;
	shf.r.wrap.b32 	%r2949, %r2946, %r2947, 28;
	mov.b64 	%rd5275, {%r2949, %r2948};
	shf.l.wrap.b32 	%r2950, %r2946, %r2947, 30;
	shf.l.wrap.b32 	%r2951, %r2947, %r2946, 30;
	mov.b64 	%rd5276, {%r2951, %r2950};
	xor.b64  	%rd5277, %rd5276, %rd5275;
	shf.l.wrap.b32 	%r2952, %r2946, %r2947, 25;
	shf.l.wrap.b32 	%r2953, %r2947, %r2946, 25;
	mov.b64 	%rd5278, {%r2953, %r2952};
	xor.b64  	%rd5279, %rd5277, %rd5278;
	xor.b64  	%rd5280, %rd5261, %rd5213;
	xor.b64  	%rd5281, %rd5261, %rd5237;
	and.b64  	%rd5282, %rd5281, %rd5280;
	xor.b64  	%rd5283, %rd5282, %rd5261;
	add.s64 	%rd5284, %rd5273, %rd5283;
	add.s64 	%rd5285, %rd5284, %rd5279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2954,%dummy}, %rd5274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2955}, %rd5274;
	}
	shf.r.wrap.b32 	%r2956, %r2955, %r2954, 14;
	shf.r.wrap.b32 	%r2957, %r2954, %r2955, 14;
	mov.b64 	%rd5286, {%r2957, %r2956};
	shf.r.wrap.b32 	%r2958, %r2955, %r2954, 18;
	shf.r.wrap.b32 	%r2959, %r2954, %r2955, 18;
	mov.b64 	%rd5287, {%r2959, %r2958};
	xor.b64  	%rd5288, %rd5287, %rd5286;
	shf.l.wrap.b32 	%r2960, %r2954, %r2955, 23;
	shf.l.wrap.b32 	%r2961, %r2955, %r2954, 23;
	mov.b64 	%rd5289, {%r2961, %r2960};
	xor.b64  	%rd5290, %rd5288, %rd5289;
	xor.b64  	%rd5291, %rd5250, %rd5226;
	and.b64  	%rd5292, %rd5274, %rd5291;
	xor.b64  	%rd5293, %rd5292, %rd5226;
	add.s64 	%rd5294, %rd5202, %rd21434;
	ld.const.u64 	%rd21447, [k_sha512+40];
	add.s64 	%rd5295, %rd5294, %rd21447;
	add.s64 	%rd5296, %rd5295, %rd5293;
	add.s64 	%rd5297, %rd5296, %rd5290;
	add.s64 	%rd5298, %rd5297, %rd5213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2962,%dummy}, %rd5285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2963}, %rd5285;
	}
	shf.r.wrap.b32 	%r2964, %r2963, %r2962, 28;
	shf.r.wrap.b32 	%r2965, %r2962, %r2963, 28;
	mov.b64 	%rd5299, {%r2965, %r2964};
	shf.l.wrap.b32 	%r2966, %r2962, %r2963, 30;
	shf.l.wrap.b32 	%r2967, %r2963, %r2962, 30;
	mov.b64 	%rd5300, {%r2967, %r2966};
	xor.b64  	%rd5301, %rd5300, %rd5299;
	shf.l.wrap.b32 	%r2968, %r2962, %r2963, 25;
	shf.l.wrap.b32 	%r2969, %r2963, %r2962, 25;
	mov.b64 	%rd5302, {%r2969, %r2968};
	xor.b64  	%rd5303, %rd5301, %rd5302;
	xor.b64  	%rd5304, %rd5285, %rd5237;
	xor.b64  	%rd5305, %rd5285, %rd5261;
	and.b64  	%rd5306, %rd5305, %rd5304;
	xor.b64  	%rd5307, %rd5306, %rd5285;
	add.s64 	%rd5308, %rd5297, %rd5307;
	add.s64 	%rd5309, %rd5308, %rd5303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2970,%dummy}, %rd5298;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2971}, %rd5298;
	}
	shf.r.wrap.b32 	%r2972, %r2971, %r2970, 14;
	shf.r.wrap.b32 	%r2973, %r2970, %r2971, 14;
	mov.b64 	%rd5310, {%r2973, %r2972};
	shf.r.wrap.b32 	%r2974, %r2971, %r2970, 18;
	shf.r.wrap.b32 	%r2975, %r2970, %r2971, 18;
	mov.b64 	%rd5311, {%r2975, %r2974};
	xor.b64  	%rd5312, %rd5311, %rd5310;
	shf.l.wrap.b32 	%r2976, %r2970, %r2971, 23;
	shf.l.wrap.b32 	%r2977, %r2971, %r2970, 23;
	mov.b64 	%rd5313, {%r2977, %r2976};
	xor.b64  	%rd5314, %rd5312, %rd5313;
	xor.b64  	%rd5315, %rd5274, %rd5250;
	and.b64  	%rd5316, %rd5298, %rd5315;
	xor.b64  	%rd5317, %rd5316, %rd5250;
	add.s64 	%rd5318, %rd5226, %rd21435;
	ld.const.u64 	%rd21446, [k_sha512+48];
	add.s64 	%rd5319, %rd5318, %rd21446;
	add.s64 	%rd5320, %rd5319, %rd5317;
	add.s64 	%rd5321, %rd5320, %rd5314;
	add.s64 	%rd5322, %rd5321, %rd5237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2978,%dummy}, %rd5309;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2979}, %rd5309;
	}
	shf.r.wrap.b32 	%r2980, %r2979, %r2978, 28;
	shf.r.wrap.b32 	%r2981, %r2978, %r2979, 28;
	mov.b64 	%rd5323, {%r2981, %r2980};
	shf.l.wrap.b32 	%r2982, %r2978, %r2979, 30;
	shf.l.wrap.b32 	%r2983, %r2979, %r2978, 30;
	mov.b64 	%rd5324, {%r2983, %r2982};
	xor.b64  	%rd5325, %rd5324, %rd5323;
	shf.l.wrap.b32 	%r2984, %r2978, %r2979, 25;
	shf.l.wrap.b32 	%r2985, %r2979, %r2978, 25;
	mov.b64 	%rd5326, {%r2985, %r2984};
	xor.b64  	%rd5327, %rd5325, %rd5326;
	xor.b64  	%rd5328, %rd5309, %rd5261;
	xor.b64  	%rd5329, %rd5309, %rd5285;
	and.b64  	%rd5330, %rd5329, %rd5328;
	xor.b64  	%rd5331, %rd5330, %rd5309;
	add.s64 	%rd5332, %rd5321, %rd5331;
	add.s64 	%rd5333, %rd5332, %rd5327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2986,%dummy}, %rd5322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2987}, %rd5322;
	}
	shf.r.wrap.b32 	%r2988, %r2987, %r2986, 14;
	shf.r.wrap.b32 	%r2989, %r2986, %r2987, 14;
	mov.b64 	%rd5334, {%r2989, %r2988};
	shf.r.wrap.b32 	%r2990, %r2987, %r2986, 18;
	shf.r.wrap.b32 	%r2991, %r2986, %r2987, 18;
	mov.b64 	%rd5335, {%r2991, %r2990};
	xor.b64  	%rd5336, %rd5335, %rd5334;
	shf.l.wrap.b32 	%r2992, %r2986, %r2987, 23;
	shf.l.wrap.b32 	%r2993, %r2987, %r2986, 23;
	mov.b64 	%rd5337, {%r2993, %r2992};
	xor.b64  	%rd5338, %rd5336, %rd5337;
	xor.b64  	%rd5339, %rd5298, %rd5274;
	and.b64  	%rd5340, %rd5322, %rd5339;
	xor.b64  	%rd5341, %rd5340, %rd5274;
	add.s64 	%rd5342, %rd5250, %rd21436;
	ld.const.u64 	%rd21445, [k_sha512+56];
	add.s64 	%rd5343, %rd5342, %rd21445;
	add.s64 	%rd5344, %rd5343, %rd5341;
	add.s64 	%rd5345, %rd5344, %rd5338;
	add.s64 	%rd5346, %rd5345, %rd5261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2994,%dummy}, %rd5333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2995}, %rd5333;
	}
	shf.r.wrap.b32 	%r2996, %r2995, %r2994, 28;
	shf.r.wrap.b32 	%r2997, %r2994, %r2995, 28;
	mov.b64 	%rd5347, {%r2997, %r2996};
	shf.l.wrap.b32 	%r2998, %r2994, %r2995, 30;
	shf.l.wrap.b32 	%r2999, %r2995, %r2994, 30;
	mov.b64 	%rd5348, {%r2999, %r2998};
	xor.b64  	%rd5349, %rd5348, %rd5347;
	shf.l.wrap.b32 	%r3000, %r2994, %r2995, 25;
	shf.l.wrap.b32 	%r3001, %r2995, %r2994, 25;
	mov.b64 	%rd5350, {%r3001, %r3000};
	xor.b64  	%rd5351, %rd5349, %rd5350;
	xor.b64  	%rd5352, %rd5333, %rd5285;
	xor.b64  	%rd5353, %rd5333, %rd5309;
	and.b64  	%rd5354, %rd5353, %rd5352;
	xor.b64  	%rd5355, %rd5354, %rd5333;
	add.s64 	%rd5356, %rd5345, %rd5355;
	add.s64 	%rd5357, %rd5356, %rd5351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3002,%dummy}, %rd5346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3003}, %rd5346;
	}
	shf.r.wrap.b32 	%r3004, %r3003, %r3002, 14;
	shf.r.wrap.b32 	%r3005, %r3002, %r3003, 14;
	mov.b64 	%rd5358, {%r3005, %r3004};
	shf.r.wrap.b32 	%r3006, %r3003, %r3002, 18;
	shf.r.wrap.b32 	%r3007, %r3002, %r3003, 18;
	mov.b64 	%rd5359, {%r3007, %r3006};
	xor.b64  	%rd5360, %rd5359, %rd5358;
	shf.l.wrap.b32 	%r3008, %r3002, %r3003, 23;
	shf.l.wrap.b32 	%r3009, %r3003, %r3002, 23;
	mov.b64 	%rd5361, {%r3009, %r3008};
	xor.b64  	%rd5362, %rd5360, %rd5361;
	xor.b64  	%rd5363, %rd5322, %rd5298;
	and.b64  	%rd5364, %rd5346, %rd5363;
	xor.b64  	%rd5365, %rd5364, %rd5298;
	add.s64 	%rd5366, %rd5274, %rd21420;
	ld.const.u64 	%rd21444, [k_sha512+64];
	add.s64 	%rd5367, %rd5366, %rd21444;
	add.s64 	%rd5368, %rd5367, %rd5365;
	add.s64 	%rd5369, %rd5368, %rd5362;
	add.s64 	%rd5370, %rd5369, %rd5285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3010,%dummy}, %rd5357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3011}, %rd5357;
	}
	shf.r.wrap.b32 	%r3012, %r3011, %r3010, 28;
	shf.r.wrap.b32 	%r3013, %r3010, %r3011, 28;
	mov.b64 	%rd5371, {%r3013, %r3012};
	shf.l.wrap.b32 	%r3014, %r3010, %r3011, 30;
	shf.l.wrap.b32 	%r3015, %r3011, %r3010, 30;
	mov.b64 	%rd5372, {%r3015, %r3014};
	xor.b64  	%rd5373, %rd5372, %rd5371;
	shf.l.wrap.b32 	%r3016, %r3010, %r3011, 25;
	shf.l.wrap.b32 	%r3017, %r3011, %r3010, 25;
	mov.b64 	%rd5374, {%r3017, %r3016};
	xor.b64  	%rd5375, %rd5373, %rd5374;
	xor.b64  	%rd5376, %rd5357, %rd5309;
	xor.b64  	%rd5377, %rd5357, %rd5333;
	and.b64  	%rd5378, %rd5377, %rd5376;
	xor.b64  	%rd5379, %rd5378, %rd5357;
	add.s64 	%rd5380, %rd5369, %rd5379;
	add.s64 	%rd5381, %rd5380, %rd5375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3018,%dummy}, %rd5370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3019}, %rd5370;
	}
	shf.r.wrap.b32 	%r3020, %r3019, %r3018, 14;
	shf.r.wrap.b32 	%r3021, %r3018, %r3019, 14;
	mov.b64 	%rd5382, {%r3021, %r3020};
	shf.r.wrap.b32 	%r3022, %r3019, %r3018, 18;
	shf.r.wrap.b32 	%r3023, %r3018, %r3019, 18;
	mov.b64 	%rd5383, {%r3023, %r3022};
	xor.b64  	%rd5384, %rd5383, %rd5382;
	shf.l.wrap.b32 	%r3024, %r3018, %r3019, 23;
	shf.l.wrap.b32 	%r3025, %r3019, %r3018, 23;
	mov.b64 	%rd5385, {%r3025, %r3024};
	xor.b64  	%rd5386, %rd5384, %rd5385;
	xor.b64  	%rd5387, %rd5346, %rd5322;
	and.b64  	%rd5388, %rd5370, %rd5387;
	xor.b64  	%rd5389, %rd5388, %rd5322;
	add.s64 	%rd5390, %rd5298, %rd21419;
	ld.const.u64 	%rd21443, [k_sha512+72];
	add.s64 	%rd5391, %rd5390, %rd21443;
	add.s64 	%rd5392, %rd5391, %rd5389;
	add.s64 	%rd5393, %rd5392, %rd5386;
	add.s64 	%rd5394, %rd5393, %rd5309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3026,%dummy}, %rd5381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3027}, %rd5381;
	}
	shf.r.wrap.b32 	%r3028, %r3027, %r3026, 28;
	shf.r.wrap.b32 	%r3029, %r3026, %r3027, 28;
	mov.b64 	%rd5395, {%r3029, %r3028};
	shf.l.wrap.b32 	%r3030, %r3026, %r3027, 30;
	shf.l.wrap.b32 	%r3031, %r3027, %r3026, 30;
	mov.b64 	%rd5396, {%r3031, %r3030};
	xor.b64  	%rd5397, %rd5396, %rd5395;
	shf.l.wrap.b32 	%r3032, %r3026, %r3027, 25;
	shf.l.wrap.b32 	%r3033, %r3027, %r3026, 25;
	mov.b64 	%rd5398, {%r3033, %r3032};
	xor.b64  	%rd5399, %rd5397, %rd5398;
	xor.b64  	%rd5400, %rd5381, %rd5333;
	xor.b64  	%rd5401, %rd5381, %rd5357;
	and.b64  	%rd5402, %rd5401, %rd5400;
	xor.b64  	%rd5403, %rd5402, %rd5381;
	add.s64 	%rd5404, %rd5393, %rd5403;
	add.s64 	%rd5405, %rd5404, %rd5399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3034,%dummy}, %rd5394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3035}, %rd5394;
	}
	shf.r.wrap.b32 	%r3036, %r3035, %r3034, 14;
	shf.r.wrap.b32 	%r3037, %r3034, %r3035, 14;
	mov.b64 	%rd5406, {%r3037, %r3036};
	shf.r.wrap.b32 	%r3038, %r3035, %r3034, 18;
	shf.r.wrap.b32 	%r3039, %r3034, %r3035, 18;
	mov.b64 	%rd5407, {%r3039, %r3038};
	xor.b64  	%rd5408, %rd5407, %rd5406;
	shf.l.wrap.b32 	%r3040, %r3034, %r3035, 23;
	shf.l.wrap.b32 	%r3041, %r3035, %r3034, 23;
	mov.b64 	%rd5409, {%r3041, %r3040};
	xor.b64  	%rd5410, %rd5408, %rd5409;
	xor.b64  	%rd5411, %rd5370, %rd5346;
	and.b64  	%rd5412, %rd5394, %rd5411;
	xor.b64  	%rd5413, %rd5412, %rd5346;
	add.s64 	%rd5414, %rd5322, %rd21418;
	ld.const.u64 	%rd21442, [k_sha512+80];
	add.s64 	%rd5415, %rd5414, %rd21442;
	add.s64 	%rd5416, %rd5415, %rd5413;
	add.s64 	%rd5417, %rd5416, %rd5410;
	add.s64 	%rd5418, %rd5417, %rd5333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3042,%dummy}, %rd5405;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3043}, %rd5405;
	}
	shf.r.wrap.b32 	%r3044, %r3043, %r3042, 28;
	shf.r.wrap.b32 	%r3045, %r3042, %r3043, 28;
	mov.b64 	%rd5419, {%r3045, %r3044};
	shf.l.wrap.b32 	%r3046, %r3042, %r3043, 30;
	shf.l.wrap.b32 	%r3047, %r3043, %r3042, 30;
	mov.b64 	%rd5420, {%r3047, %r3046};
	xor.b64  	%rd5421, %rd5420, %rd5419;
	shf.l.wrap.b32 	%r3048, %r3042, %r3043, 25;
	shf.l.wrap.b32 	%r3049, %r3043, %r3042, 25;
	mov.b64 	%rd5422, {%r3049, %r3048};
	xor.b64  	%rd5423, %rd5421, %rd5422;
	xor.b64  	%rd5424, %rd5405, %rd5357;
	xor.b64  	%rd5425, %rd5405, %rd5381;
	and.b64  	%rd5426, %rd5425, %rd5424;
	xor.b64  	%rd5427, %rd5426, %rd5405;
	add.s64 	%rd5428, %rd5417, %rd5427;
	add.s64 	%rd5429, %rd5428, %rd5423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3050,%dummy}, %rd5418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3051}, %rd5418;
	}
	shf.r.wrap.b32 	%r3052, %r3051, %r3050, 14;
	shf.r.wrap.b32 	%r3053, %r3050, %r3051, 14;
	mov.b64 	%rd5430, {%r3053, %r3052};
	shf.r.wrap.b32 	%r3054, %r3051, %r3050, 18;
	shf.r.wrap.b32 	%r3055, %r3050, %r3051, 18;
	mov.b64 	%rd5431, {%r3055, %r3054};
	xor.b64  	%rd5432, %rd5431, %rd5430;
	shf.l.wrap.b32 	%r3056, %r3050, %r3051, 23;
	shf.l.wrap.b32 	%r3057, %r3051, %r3050, 23;
	mov.b64 	%rd5433, {%r3057, %r3056};
	xor.b64  	%rd5434, %rd5432, %rd5433;
	xor.b64  	%rd5435, %rd5394, %rd5370;
	and.b64  	%rd5436, %rd5418, %rd5435;
	xor.b64  	%rd5437, %rd5436, %rd5370;
	add.s64 	%rd5438, %rd5346, %rd21417;
	ld.const.u64 	%rd21441, [k_sha512+88];
	add.s64 	%rd5439, %rd5438, %rd21441;
	add.s64 	%rd5440, %rd5439, %rd5437;
	add.s64 	%rd5441, %rd5440, %rd5434;
	add.s64 	%rd5442, %rd5441, %rd5357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3058,%dummy}, %rd5429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3059}, %rd5429;
	}
	shf.r.wrap.b32 	%r3060, %r3059, %r3058, 28;
	shf.r.wrap.b32 	%r3061, %r3058, %r3059, 28;
	mov.b64 	%rd5443, {%r3061, %r3060};
	shf.l.wrap.b32 	%r3062, %r3058, %r3059, 30;
	shf.l.wrap.b32 	%r3063, %r3059, %r3058, 30;
	mov.b64 	%rd5444, {%r3063, %r3062};
	xor.b64  	%rd5445, %rd5444, %rd5443;
	shf.l.wrap.b32 	%r3064, %r3058, %r3059, 25;
	shf.l.wrap.b32 	%r3065, %r3059, %r3058, 25;
	mov.b64 	%rd5446, {%r3065, %r3064};
	xor.b64  	%rd5447, %rd5445, %rd5446;
	xor.b64  	%rd5448, %rd5429, %rd5381;
	xor.b64  	%rd5449, %rd5429, %rd5405;
	and.b64  	%rd5450, %rd5449, %rd5448;
	xor.b64  	%rd5451, %rd5450, %rd5429;
	add.s64 	%rd5452, %rd5441, %rd5451;
	add.s64 	%rd5453, %rd5452, %rd5447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3066,%dummy}, %rd5442;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3067}, %rd5442;
	}
	shf.r.wrap.b32 	%r3068, %r3067, %r3066, 14;
	shf.r.wrap.b32 	%r3069, %r3066, %r3067, 14;
	mov.b64 	%rd5454, {%r3069, %r3068};
	shf.r.wrap.b32 	%r3070, %r3067, %r3066, 18;
	shf.r.wrap.b32 	%r3071, %r3066, %r3067, 18;
	mov.b64 	%rd5455, {%r3071, %r3070};
	xor.b64  	%rd5456, %rd5455, %rd5454;
	shf.l.wrap.b32 	%r3072, %r3066, %r3067, 23;
	shf.l.wrap.b32 	%r3073, %r3067, %r3066, 23;
	mov.b64 	%rd5457, {%r3073, %r3072};
	xor.b64  	%rd5458, %rd5456, %rd5457;
	xor.b64  	%rd5459, %rd5418, %rd5394;
	and.b64  	%rd5460, %rd5442, %rd5459;
	xor.b64  	%rd5461, %rd5460, %rd5394;
	add.s64 	%rd5462, %rd5370, %rd21416;
	ld.const.u64 	%rd21440, [k_sha512+96];
	add.s64 	%rd5463, %rd5462, %rd21440;
	add.s64 	%rd5464, %rd5463, %rd5461;
	add.s64 	%rd5465, %rd5464, %rd5458;
	add.s64 	%rd21428, %rd5465, %rd5381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3074,%dummy}, %rd5453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3075}, %rd5453;
	}
	shf.r.wrap.b32 	%r3076, %r3075, %r3074, 28;
	shf.r.wrap.b32 	%r3077, %r3074, %r3075, 28;
	mov.b64 	%rd5466, {%r3077, %r3076};
	shf.l.wrap.b32 	%r3078, %r3074, %r3075, 30;
	shf.l.wrap.b32 	%r3079, %r3075, %r3074, 30;
	mov.b64 	%rd5467, {%r3079, %r3078};
	xor.b64  	%rd5468, %rd5467, %rd5466;
	shf.l.wrap.b32 	%r3080, %r3074, %r3075, 25;
	shf.l.wrap.b32 	%r3081, %r3075, %r3074, 25;
	mov.b64 	%rd5469, {%r3081, %r3080};
	xor.b64  	%rd5470, %rd5468, %rd5469;
	xor.b64  	%rd5471, %rd5453, %rd5405;
	xor.b64  	%rd5472, %rd5453, %rd5429;
	and.b64  	%rd5473, %rd5472, %rd5471;
	xor.b64  	%rd5474, %rd5473, %rd5453;
	add.s64 	%rd5475, %rd5465, %rd5474;
	add.s64 	%rd21424, %rd5475, %rd5470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3082,%dummy}, %rd21428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3083}, %rd21428;
	}
	shf.r.wrap.b32 	%r3084, %r3083, %r3082, 14;
	shf.r.wrap.b32 	%r3085, %r3082, %r3083, 14;
	mov.b64 	%rd5476, {%r3085, %r3084};
	shf.r.wrap.b32 	%r3086, %r3083, %r3082, 18;
	shf.r.wrap.b32 	%r3087, %r3082, %r3083, 18;
	mov.b64 	%rd5477, {%r3087, %r3086};
	xor.b64  	%rd5478, %rd5477, %rd5476;
	shf.l.wrap.b32 	%r3088, %r3082, %r3083, 23;
	shf.l.wrap.b32 	%r3089, %r3083, %r3082, 23;
	mov.b64 	%rd5479, {%r3089, %r3088};
	xor.b64  	%rd5480, %rd5478, %rd5479;
	xor.b64  	%rd5481, %rd5442, %rd5418;
	and.b64  	%rd5482, %rd21428, %rd5481;
	xor.b64  	%rd5483, %rd5482, %rd5418;
	add.s64 	%rd5484, %rd5394, %rd21415;
	ld.const.u64 	%rd21439, [k_sha512+104];
	add.s64 	%rd5485, %rd5484, %rd21439;
	add.s64 	%rd5486, %rd5485, %rd5483;
	add.s64 	%rd5487, %rd5486, %rd5480;
	add.s64 	%rd21427, %rd5487, %rd5405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3090,%dummy}, %rd21424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3091}, %rd21424;
	}
	shf.r.wrap.b32 	%r3092, %r3091, %r3090, 28;
	shf.r.wrap.b32 	%r3093, %r3090, %r3091, 28;
	mov.b64 	%rd5488, {%r3093, %r3092};
	shf.l.wrap.b32 	%r3094, %r3090, %r3091, 30;
	shf.l.wrap.b32 	%r3095, %r3091, %r3090, 30;
	mov.b64 	%rd5489, {%r3095, %r3094};
	xor.b64  	%rd5490, %rd5489, %rd5488;
	shf.l.wrap.b32 	%r3096, %r3090, %r3091, 25;
	shf.l.wrap.b32 	%r3097, %r3091, %r3090, 25;
	mov.b64 	%rd5491, {%r3097, %r3096};
	xor.b64  	%rd5492, %rd5490, %rd5491;
	xor.b64  	%rd5493, %rd21424, %rd5429;
	xor.b64  	%rd5494, %rd21424, %rd5453;
	and.b64  	%rd5495, %rd5494, %rd5493;
	xor.b64  	%rd5496, %rd5495, %rd21424;
	add.s64 	%rd5497, %rd5487, %rd5496;
	add.s64 	%rd21423, %rd5497, %rd5492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3098,%dummy}, %rd21427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3099}, %rd21427;
	}
	shf.r.wrap.b32 	%r3100, %r3099, %r3098, 14;
	shf.r.wrap.b32 	%r3101, %r3098, %r3099, 14;
	mov.b64 	%rd5498, {%r3101, %r3100};
	shf.r.wrap.b32 	%r3102, %r3099, %r3098, 18;
	shf.r.wrap.b32 	%r3103, %r3098, %r3099, 18;
	mov.b64 	%rd5499, {%r3103, %r3102};
	xor.b64  	%rd5500, %rd5499, %rd5498;
	shf.l.wrap.b32 	%r3104, %r3098, %r3099, 23;
	shf.l.wrap.b32 	%r3105, %r3099, %r3098, 23;
	mov.b64 	%rd5501, {%r3105, %r3104};
	xor.b64  	%rd5502, %rd5500, %rd5501;
	xor.b64  	%rd5503, %rd21428, %rd5442;
	and.b64  	%rd5504, %rd21427, %rd5503;
	xor.b64  	%rd5505, %rd5504, %rd5442;
	add.s64 	%rd5506, %rd5418, %rd21414;
	ld.const.u64 	%rd21438, [k_sha512+112];
	add.s64 	%rd5507, %rd5506, %rd21438;
	add.s64 	%rd5508, %rd5507, %rd5505;
	add.s64 	%rd5509, %rd5508, %rd5502;
	add.s64 	%rd21426, %rd5509, %rd5429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3106,%dummy}, %rd21423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3107}, %rd21423;
	}
	shf.r.wrap.b32 	%r3108, %r3107, %r3106, 28;
	shf.r.wrap.b32 	%r3109, %r3106, %r3107, 28;
	mov.b64 	%rd5510, {%r3109, %r3108};
	shf.l.wrap.b32 	%r3110, %r3106, %r3107, 30;
	shf.l.wrap.b32 	%r3111, %r3107, %r3106, 30;
	mov.b64 	%rd5511, {%r3111, %r3110};
	xor.b64  	%rd5512, %rd5511, %rd5510;
	shf.l.wrap.b32 	%r3112, %r3106, %r3107, 25;
	shf.l.wrap.b32 	%r3113, %r3107, %r3106, 25;
	mov.b64 	%rd5513, {%r3113, %r3112};
	xor.b64  	%rd5514, %rd5512, %rd5513;
	xor.b64  	%rd5515, %rd21423, %rd5453;
	xor.b64  	%rd5516, %rd21423, %rd21424;
	and.b64  	%rd5517, %rd5516, %rd5515;
	xor.b64  	%rd5518, %rd5517, %rd21423;
	add.s64 	%rd5519, %rd5509, %rd5518;
	add.s64 	%rd21422, %rd5519, %rd5514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3114,%dummy}, %rd21426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3115}, %rd21426;
	}
	shf.r.wrap.b32 	%r3116, %r3115, %r3114, 14;
	shf.r.wrap.b32 	%r3117, %r3114, %r3115, 14;
	mov.b64 	%rd5520, {%r3117, %r3116};
	shf.r.wrap.b32 	%r3118, %r3115, %r3114, 18;
	shf.r.wrap.b32 	%r3119, %r3114, %r3115, 18;
	mov.b64 	%rd5521, {%r3119, %r3118};
	xor.b64  	%rd5522, %rd5521, %rd5520;
	shf.l.wrap.b32 	%r3120, %r3114, %r3115, 23;
	shf.l.wrap.b32 	%r3121, %r3115, %r3114, 23;
	mov.b64 	%rd5523, {%r3121, %r3120};
	xor.b64  	%rd5524, %rd5522, %rd5523;
	xor.b64  	%rd5525, %rd21427, %rd21428;
	and.b64  	%rd5526, %rd21426, %rd5525;
	xor.b64  	%rd5527, %rd5526, %rd21428;
	add.s64 	%rd5528, %rd5442, %rd21413;
	ld.const.u64 	%rd21437, [k_sha512+120];
	add.s64 	%rd5529, %rd5528, %rd21437;
	add.s64 	%rd5530, %rd5529, %rd5527;
	add.s64 	%rd5531, %rd5530, %rd5524;
	add.s64 	%rd21425, %rd5531, %rd5453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3122,%dummy}, %rd21422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3123}, %rd21422;
	}
	shf.r.wrap.b32 	%r3124, %r3123, %r3122, 28;
	shf.r.wrap.b32 	%r3125, %r3122, %r3123, 28;
	mov.b64 	%rd5532, {%r3125, %r3124};
	shf.l.wrap.b32 	%r3126, %r3122, %r3123, 30;
	shf.l.wrap.b32 	%r3127, %r3123, %r3122, 30;
	mov.b64 	%rd5533, {%r3127, %r3126};
	xor.b64  	%rd5534, %rd5533, %rd5532;
	shf.l.wrap.b32 	%r3128, %r3122, %r3123, 25;
	shf.l.wrap.b32 	%r3129, %r3123, %r3122, 25;
	mov.b64 	%rd5535, {%r3129, %r3128};
	xor.b64  	%rd5536, %rd5534, %rd5535;
	xor.b64  	%rd5537, %rd21422, %rd21424;
	xor.b64  	%rd5538, %rd21422, %rd21423;
	and.b64  	%rd5539, %rd5538, %rd5537;
	xor.b64  	%rd5540, %rd5539, %rd21422;
	add.s64 	%rd5541, %rd5531, %rd5540;
	add.s64 	%rd21421, %rd5541, %rd5536;
	mov.u32 	%r14351, 16;

BB1_94:
	shr.u64 	%rd5542, %rd21414, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3130,%dummy}, %rd21414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3131}, %rd21414;
	}
	shf.r.wrap.b32 	%r3132, %r3131, %r3130, 19;
	shf.r.wrap.b32 	%r3133, %r3130, %r3131, 19;
	mov.b64 	%rd5543, {%r3133, %r3132};
	xor.b64  	%rd5544, %rd5543, %rd5542;
	shf.l.wrap.b32 	%r3134, %r3130, %r3131, 3;
	shf.l.wrap.b32 	%r3135, %r3131, %r3130, 3;
	mov.b64 	%rd5545, {%r3135, %r3134};
	xor.b64  	%rd5546, %rd5544, %rd5545;
	shr.u64 	%rd5547, %rd21430, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3136,%dummy}, %rd21430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3137}, %rd21430;
	}
	shf.r.wrap.b32 	%r3138, %r3137, %r3136, 1;
	shf.r.wrap.b32 	%r3139, %r3136, %r3137, 1;
	mov.b64 	%rd5548, {%r3139, %r3138};
	xor.b64  	%rd5549, %rd5548, %rd5547;
	shf.r.wrap.b32 	%r3140, %r3137, %r3136, 8;
	shf.r.wrap.b32 	%r3141, %r3136, %r3137, 8;
	mov.b64 	%rd5550, {%r3141, %r3140};
	xor.b64  	%rd5551, %rd5549, %rd5550;
	add.s64 	%rd5552, %rd21419, %rd21429;
	add.s64 	%rd5553, %rd5552, %rd5546;
	add.s64 	%rd21429, %rd5553, %rd5551;
	shr.u64 	%rd5554, %rd21413, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3142,%dummy}, %rd21413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3143}, %rd21413;
	}
	shf.r.wrap.b32 	%r3144, %r3143, %r3142, 19;
	shf.r.wrap.b32 	%r3145, %r3142, %r3143, 19;
	mov.b64 	%rd5555, {%r3145, %r3144};
	xor.b64  	%rd5556, %rd5555, %rd5554;
	shf.l.wrap.b32 	%r3146, %r3142, %r3143, 3;
	shf.l.wrap.b32 	%r3147, %r3143, %r3142, 3;
	mov.b64 	%rd5557, {%r3147, %r3146};
	xor.b64  	%rd5558, %rd5556, %rd5557;
	shr.u64 	%rd5559, %rd21431, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3148,%dummy}, %rd21431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3149}, %rd21431;
	}
	shf.r.wrap.b32 	%r3150, %r3149, %r3148, 1;
	shf.r.wrap.b32 	%r3151, %r3148, %r3149, 1;
	mov.b64 	%rd5560, {%r3151, %r3150};
	xor.b64  	%rd5561, %rd5560, %rd5559;
	shf.r.wrap.b32 	%r3152, %r3149, %r3148, 8;
	shf.r.wrap.b32 	%r3153, %r3148, %r3149, 8;
	mov.b64 	%rd5562, {%r3153, %r3152};
	xor.b64  	%rd5563, %rd5561, %rd5562;
	add.s64 	%rd5564, %rd21418, %rd21430;
	add.s64 	%rd5565, %rd5564, %rd5558;
	add.s64 	%rd21430, %rd5565, %rd5563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3154,%dummy}, %rd21429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3155}, %rd21429;
	}
	shf.r.wrap.b32 	%r3156, %r3155, %r3154, 19;
	shf.r.wrap.b32 	%r3157, %r3154, %r3155, 19;
	mov.b64 	%rd5566, {%r3157, %r3156};
	shf.l.wrap.b32 	%r3158, %r3154, %r3155, 3;
	shf.l.wrap.b32 	%r3159, %r3155, %r3154, 3;
	mov.b64 	%rd5567, {%r3159, %r3158};
	shr.u64 	%rd5568, %rd21429, 6;
	xor.b64  	%rd5569, %rd5566, %rd5568;
	xor.b64  	%rd5570, %rd5569, %rd5567;
	shr.u64 	%rd5571, %rd21432, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3160,%dummy}, %rd21432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3161}, %rd21432;
	}
	shf.r.wrap.b32 	%r3162, %r3161, %r3160, 1;
	shf.r.wrap.b32 	%r3163, %r3160, %r3161, 1;
	mov.b64 	%rd5572, {%r3163, %r3162};
	xor.b64  	%rd5573, %rd5572, %rd5571;
	shf.r.wrap.b32 	%r3164, %r3161, %r3160, 8;
	shf.r.wrap.b32 	%r3165, %r3160, %r3161, 8;
	mov.b64 	%rd5574, {%r3165, %r3164};
	xor.b64  	%rd5575, %rd5573, %rd5574;
	add.s64 	%rd5576, %rd21417, %rd21431;
	add.s64 	%rd5577, %rd5576, %rd5570;
	add.s64 	%rd21431, %rd5577, %rd5575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3166,%dummy}, %rd21430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3167}, %rd21430;
	}
	shf.r.wrap.b32 	%r3168, %r3167, %r3166, 19;
	shf.r.wrap.b32 	%r3169, %r3166, %r3167, 19;
	mov.b64 	%rd5578, {%r3169, %r3168};
	shf.l.wrap.b32 	%r3170, %r3166, %r3167, 3;
	shf.l.wrap.b32 	%r3171, %r3167, %r3166, 3;
	mov.b64 	%rd5579, {%r3171, %r3170};
	shr.u64 	%rd5580, %rd21430, 6;
	xor.b64  	%rd5581, %rd5578, %rd5580;
	xor.b64  	%rd5582, %rd5581, %rd5579;
	shr.u64 	%rd5583, %rd21433, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3172,%dummy}, %rd21433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3173}, %rd21433;
	}
	shf.r.wrap.b32 	%r3174, %r3173, %r3172, 1;
	shf.r.wrap.b32 	%r3175, %r3172, %r3173, 1;
	mov.b64 	%rd5584, {%r3175, %r3174};
	xor.b64  	%rd5585, %rd5584, %rd5583;
	shf.r.wrap.b32 	%r3176, %r3173, %r3172, 8;
	shf.r.wrap.b32 	%r3177, %r3172, %r3173, 8;
	mov.b64 	%rd5586, {%r3177, %r3176};
	xor.b64  	%rd5587, %rd5585, %rd5586;
	add.s64 	%rd5588, %rd21416, %rd21432;
	add.s64 	%rd5589, %rd5588, %rd5582;
	add.s64 	%rd21432, %rd5589, %rd5587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3178,%dummy}, %rd21431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3179}, %rd21431;
	}
	shf.r.wrap.b32 	%r3180, %r3179, %r3178, 19;
	shf.r.wrap.b32 	%r3181, %r3178, %r3179, 19;
	mov.b64 	%rd5590, {%r3181, %r3180};
	shf.l.wrap.b32 	%r3182, %r3178, %r3179, 3;
	shf.l.wrap.b32 	%r3183, %r3179, %r3178, 3;
	mov.b64 	%rd5591, {%r3183, %r3182};
	shr.u64 	%rd5592, %rd21431, 6;
	xor.b64  	%rd5593, %rd5590, %rd5592;
	xor.b64  	%rd5594, %rd5593, %rd5591;
	shr.u64 	%rd5595, %rd21434, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3184,%dummy}, %rd21434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3185}, %rd21434;
	}
	shf.r.wrap.b32 	%r3186, %r3185, %r3184, 1;
	shf.r.wrap.b32 	%r3187, %r3184, %r3185, 1;
	mov.b64 	%rd5596, {%r3187, %r3186};
	xor.b64  	%rd5597, %rd5596, %rd5595;
	shf.r.wrap.b32 	%r3188, %r3185, %r3184, 8;
	shf.r.wrap.b32 	%r3189, %r3184, %r3185, 8;
	mov.b64 	%rd5598, {%r3189, %r3188};
	xor.b64  	%rd5599, %rd5597, %rd5598;
	add.s64 	%rd5600, %rd21415, %rd21433;
	add.s64 	%rd5601, %rd5600, %rd5594;
	add.s64 	%rd21433, %rd5601, %rd5599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3190,%dummy}, %rd21432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3191}, %rd21432;
	}
	shf.r.wrap.b32 	%r3192, %r3191, %r3190, 19;
	shf.r.wrap.b32 	%r3193, %r3190, %r3191, 19;
	mov.b64 	%rd5602, {%r3193, %r3192};
	shf.l.wrap.b32 	%r3194, %r3190, %r3191, 3;
	shf.l.wrap.b32 	%r3195, %r3191, %r3190, 3;
	mov.b64 	%rd5603, {%r3195, %r3194};
	shr.u64 	%rd5604, %rd21432, 6;
	xor.b64  	%rd5605, %rd5602, %rd5604;
	xor.b64  	%rd5606, %rd5605, %rd5603;
	shr.u64 	%rd5607, %rd21435, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3196,%dummy}, %rd21435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3197}, %rd21435;
	}
	shf.r.wrap.b32 	%r3198, %r3197, %r3196, 1;
	shf.r.wrap.b32 	%r3199, %r3196, %r3197, 1;
	mov.b64 	%rd5608, {%r3199, %r3198};
	xor.b64  	%rd5609, %rd5608, %rd5607;
	shf.r.wrap.b32 	%r3200, %r3197, %r3196, 8;
	shf.r.wrap.b32 	%r3201, %r3196, %r3197, 8;
	mov.b64 	%rd5610, {%r3201, %r3200};
	xor.b64  	%rd5611, %rd5609, %rd5610;
	add.s64 	%rd5612, %rd21414, %rd21434;
	add.s64 	%rd5613, %rd5612, %rd5606;
	add.s64 	%rd21434, %rd5613, %rd5611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3202,%dummy}, %rd21433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3203}, %rd21433;
	}
	shf.r.wrap.b32 	%r3204, %r3203, %r3202, 19;
	shf.r.wrap.b32 	%r3205, %r3202, %r3203, 19;
	mov.b64 	%rd5614, {%r3205, %r3204};
	shf.l.wrap.b32 	%r3206, %r3202, %r3203, 3;
	shf.l.wrap.b32 	%r3207, %r3203, %r3202, 3;
	mov.b64 	%rd5615, {%r3207, %r3206};
	shr.u64 	%rd5616, %rd21433, 6;
	xor.b64  	%rd5617, %rd5614, %rd5616;
	xor.b64  	%rd5618, %rd5617, %rd5615;
	shr.u64 	%rd5619, %rd21436, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3208,%dummy}, %rd21436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3209}, %rd21436;
	}
	shf.r.wrap.b32 	%r3210, %r3209, %r3208, 1;
	shf.r.wrap.b32 	%r3211, %r3208, %r3209, 1;
	mov.b64 	%rd5620, {%r3211, %r3210};
	xor.b64  	%rd5621, %rd5620, %rd5619;
	shf.r.wrap.b32 	%r3212, %r3209, %r3208, 8;
	shf.r.wrap.b32 	%r3213, %r3208, %r3209, 8;
	mov.b64 	%rd5622, {%r3213, %r3212};
	xor.b64  	%rd5623, %rd5621, %rd5622;
	add.s64 	%rd5624, %rd21413, %rd21435;
	add.s64 	%rd5625, %rd5624, %rd5618;
	add.s64 	%rd21435, %rd5625, %rd5623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3214,%dummy}, %rd21434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3215}, %rd21434;
	}
	shf.r.wrap.b32 	%r3216, %r3215, %r3214, 19;
	shf.r.wrap.b32 	%r3217, %r3214, %r3215, 19;
	mov.b64 	%rd5626, {%r3217, %r3216};
	shf.l.wrap.b32 	%r3218, %r3214, %r3215, 3;
	shf.l.wrap.b32 	%r3219, %r3215, %r3214, 3;
	mov.b64 	%rd5627, {%r3219, %r3218};
	shr.u64 	%rd5628, %rd21434, 6;
	xor.b64  	%rd5629, %rd5626, %rd5628;
	xor.b64  	%rd5630, %rd5629, %rd5627;
	shr.u64 	%rd5631, %rd21420, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3220,%dummy}, %rd21420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3221}, %rd21420;
	}
	shf.r.wrap.b32 	%r3222, %r3221, %r3220, 1;
	shf.r.wrap.b32 	%r3223, %r3220, %r3221, 1;
	mov.b64 	%rd5632, {%r3223, %r3222};
	xor.b64  	%rd5633, %rd5632, %rd5631;
	shf.r.wrap.b32 	%r3224, %r3221, %r3220, 8;
	shf.r.wrap.b32 	%r3225, %r3220, %r3221, 8;
	mov.b64 	%rd5634, {%r3225, %r3224};
	xor.b64  	%rd5635, %rd5633, %rd5634;
	add.s64 	%rd5636, %rd21429, %rd21436;
	add.s64 	%rd5637, %rd5636, %rd5630;
	add.s64 	%rd21436, %rd5637, %rd5635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3226,%dummy}, %rd21435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3227}, %rd21435;
	}
	shf.r.wrap.b32 	%r3228, %r3227, %r3226, 19;
	shf.r.wrap.b32 	%r3229, %r3226, %r3227, 19;
	mov.b64 	%rd5638, {%r3229, %r3228};
	shf.l.wrap.b32 	%r3230, %r3226, %r3227, 3;
	shf.l.wrap.b32 	%r3231, %r3227, %r3226, 3;
	mov.b64 	%rd5639, {%r3231, %r3230};
	shr.u64 	%rd5640, %rd21435, 6;
	xor.b64  	%rd5641, %rd5638, %rd5640;
	xor.b64  	%rd5642, %rd5641, %rd5639;
	shr.u64 	%rd5643, %rd21419, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3232,%dummy}, %rd21419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3233}, %rd21419;
	}
	shf.r.wrap.b32 	%r3234, %r3233, %r3232, 1;
	shf.r.wrap.b32 	%r3235, %r3232, %r3233, 1;
	mov.b64 	%rd5644, {%r3235, %r3234};
	xor.b64  	%rd5645, %rd5644, %rd5643;
	shf.r.wrap.b32 	%r3236, %r3233, %r3232, 8;
	shf.r.wrap.b32 	%r3237, %r3232, %r3233, 8;
	mov.b64 	%rd5646, {%r3237, %r3236};
	xor.b64  	%rd5647, %rd5645, %rd5646;
	add.s64 	%rd5648, %rd21430, %rd21420;
	add.s64 	%rd5649, %rd5648, %rd5642;
	add.s64 	%rd21420, %rd5649, %rd5647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3238,%dummy}, %rd21436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3239}, %rd21436;
	}
	shf.r.wrap.b32 	%r3240, %r3239, %r3238, 19;
	shf.r.wrap.b32 	%r3241, %r3238, %r3239, 19;
	mov.b64 	%rd5650, {%r3241, %r3240};
	shf.l.wrap.b32 	%r3242, %r3238, %r3239, 3;
	shf.l.wrap.b32 	%r3243, %r3239, %r3238, 3;
	mov.b64 	%rd5651, {%r3243, %r3242};
	shr.u64 	%rd5652, %rd21436, 6;
	xor.b64  	%rd5653, %rd5650, %rd5652;
	xor.b64  	%rd5654, %rd5653, %rd5651;
	shr.u64 	%rd5655, %rd21418, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3244,%dummy}, %rd21418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3245}, %rd21418;
	}
	shf.r.wrap.b32 	%r3246, %r3245, %r3244, 1;
	shf.r.wrap.b32 	%r3247, %r3244, %r3245, 1;
	mov.b64 	%rd5656, {%r3247, %r3246};
	xor.b64  	%rd5657, %rd5656, %rd5655;
	shf.r.wrap.b32 	%r3248, %r3245, %r3244, 8;
	shf.r.wrap.b32 	%r3249, %r3244, %r3245, 8;
	mov.b64 	%rd5658, {%r3249, %r3248};
	xor.b64  	%rd5659, %rd5657, %rd5658;
	add.s64 	%rd5660, %rd21431, %rd21419;
	add.s64 	%rd5661, %rd5660, %rd5654;
	add.s64 	%rd21419, %rd5661, %rd5659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3250,%dummy}, %rd21420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3251}, %rd21420;
	}
	shf.r.wrap.b32 	%r3252, %r3251, %r3250, 19;
	shf.r.wrap.b32 	%r3253, %r3250, %r3251, 19;
	mov.b64 	%rd5662, {%r3253, %r3252};
	shf.l.wrap.b32 	%r3254, %r3250, %r3251, 3;
	shf.l.wrap.b32 	%r3255, %r3251, %r3250, 3;
	mov.b64 	%rd5663, {%r3255, %r3254};
	shr.u64 	%rd5664, %rd21420, 6;
	xor.b64  	%rd5665, %rd5662, %rd5664;
	xor.b64  	%rd5666, %rd5665, %rd5663;
	shr.u64 	%rd5667, %rd21417, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3256,%dummy}, %rd21417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3257}, %rd21417;
	}
	shf.r.wrap.b32 	%r3258, %r3257, %r3256, 1;
	shf.r.wrap.b32 	%r3259, %r3256, %r3257, 1;
	mov.b64 	%rd5668, {%r3259, %r3258};
	xor.b64  	%rd5669, %rd5668, %rd5667;
	shf.r.wrap.b32 	%r3260, %r3257, %r3256, 8;
	shf.r.wrap.b32 	%r3261, %r3256, %r3257, 8;
	mov.b64 	%rd5670, {%r3261, %r3260};
	xor.b64  	%rd5671, %rd5669, %rd5670;
	add.s64 	%rd5672, %rd21432, %rd21418;
	add.s64 	%rd5673, %rd5672, %rd5666;
	add.s64 	%rd21418, %rd5673, %rd5671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3262,%dummy}, %rd21419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3263}, %rd21419;
	}
	shf.r.wrap.b32 	%r3264, %r3263, %r3262, 19;
	shf.r.wrap.b32 	%r3265, %r3262, %r3263, 19;
	mov.b64 	%rd5674, {%r3265, %r3264};
	shf.l.wrap.b32 	%r3266, %r3262, %r3263, 3;
	shf.l.wrap.b32 	%r3267, %r3263, %r3262, 3;
	mov.b64 	%rd5675, {%r3267, %r3266};
	shr.u64 	%rd5676, %rd21419, 6;
	xor.b64  	%rd5677, %rd5674, %rd5676;
	xor.b64  	%rd5678, %rd5677, %rd5675;
	shr.u64 	%rd5679, %rd21416, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3268,%dummy}, %rd21416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3269}, %rd21416;
	}
	shf.r.wrap.b32 	%r3270, %r3269, %r3268, 1;
	shf.r.wrap.b32 	%r3271, %r3268, %r3269, 1;
	mov.b64 	%rd5680, {%r3271, %r3270};
	xor.b64  	%rd5681, %rd5680, %rd5679;
	shf.r.wrap.b32 	%r3272, %r3269, %r3268, 8;
	shf.r.wrap.b32 	%r3273, %r3268, %r3269, 8;
	mov.b64 	%rd5682, {%r3273, %r3272};
	xor.b64  	%rd5683, %rd5681, %rd5682;
	add.s64 	%rd5684, %rd21433, %rd21417;
	add.s64 	%rd5685, %rd5684, %rd5678;
	add.s64 	%rd21417, %rd5685, %rd5683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3274,%dummy}, %rd21418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3275}, %rd21418;
	}
	shf.r.wrap.b32 	%r3276, %r3275, %r3274, 19;
	shf.r.wrap.b32 	%r3277, %r3274, %r3275, 19;
	mov.b64 	%rd5686, {%r3277, %r3276};
	shf.l.wrap.b32 	%r3278, %r3274, %r3275, 3;
	shf.l.wrap.b32 	%r3279, %r3275, %r3274, 3;
	mov.b64 	%rd5687, {%r3279, %r3278};
	shr.u64 	%rd5688, %rd21418, 6;
	xor.b64  	%rd5689, %rd5686, %rd5688;
	xor.b64  	%rd5690, %rd5689, %rd5687;
	shr.u64 	%rd5691, %rd21415, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3280,%dummy}, %rd21415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3281}, %rd21415;
	}
	shf.r.wrap.b32 	%r3282, %r3281, %r3280, 1;
	shf.r.wrap.b32 	%r3283, %r3280, %r3281, 1;
	mov.b64 	%rd5692, {%r3283, %r3282};
	xor.b64  	%rd5693, %rd5692, %rd5691;
	shf.r.wrap.b32 	%r3284, %r3281, %r3280, 8;
	shf.r.wrap.b32 	%r3285, %r3280, %r3281, 8;
	mov.b64 	%rd5694, {%r3285, %r3284};
	xor.b64  	%rd5695, %rd5693, %rd5694;
	add.s64 	%rd5696, %rd21434, %rd21416;
	add.s64 	%rd5697, %rd5696, %rd5690;
	add.s64 	%rd21416, %rd5697, %rd5695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3286,%dummy}, %rd21417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3287}, %rd21417;
	}
	shf.r.wrap.b32 	%r3288, %r3287, %r3286, 19;
	shf.r.wrap.b32 	%r3289, %r3286, %r3287, 19;
	mov.b64 	%rd5698, {%r3289, %r3288};
	shf.l.wrap.b32 	%r3290, %r3286, %r3287, 3;
	shf.l.wrap.b32 	%r3291, %r3287, %r3286, 3;
	mov.b64 	%rd5699, {%r3291, %r3290};
	shr.u64 	%rd5700, %rd21417, 6;
	xor.b64  	%rd5701, %rd5698, %rd5700;
	xor.b64  	%rd5702, %rd5701, %rd5699;
	shr.u64 	%rd5703, %rd21414, 7;
	shf.r.wrap.b32 	%r3292, %r3131, %r3130, 1;
	shf.r.wrap.b32 	%r3293, %r3130, %r3131, 1;
	mov.b64 	%rd5704, {%r3293, %r3292};
	xor.b64  	%rd5705, %rd5704, %rd5703;
	shf.r.wrap.b32 	%r3294, %r3131, %r3130, 8;
	shf.r.wrap.b32 	%r3295, %r3130, %r3131, 8;
	mov.b64 	%rd5706, {%r3295, %r3294};
	xor.b64  	%rd5707, %rd5705, %rd5706;
	add.s64 	%rd5708, %rd21435, %rd21415;
	add.s64 	%rd5709, %rd5708, %rd5702;
	add.s64 	%rd21415, %rd5709, %rd5707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3296,%dummy}, %rd21416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3297}, %rd21416;
	}
	shf.r.wrap.b32 	%r3298, %r3297, %r3296, 19;
	shf.r.wrap.b32 	%r3299, %r3296, %r3297, 19;
	mov.b64 	%rd5710, {%r3299, %r3298};
	shf.l.wrap.b32 	%r3300, %r3296, %r3297, 3;
	shf.l.wrap.b32 	%r3301, %r3297, %r3296, 3;
	mov.b64 	%rd5711, {%r3301, %r3300};
	shr.u64 	%rd5712, %rd21416, 6;
	xor.b64  	%rd5713, %rd5710, %rd5712;
	xor.b64  	%rd5714, %rd5713, %rd5711;
	shr.u64 	%rd5715, %rd21413, 7;
	shf.r.wrap.b32 	%r3302, %r3143, %r3142, 1;
	shf.r.wrap.b32 	%r3303, %r3142, %r3143, 1;
	mov.b64 	%rd5716, {%r3303, %r3302};
	xor.b64  	%rd5717, %rd5716, %rd5715;
	shf.r.wrap.b32 	%r3304, %r3143, %r3142, 8;
	shf.r.wrap.b32 	%r3305, %r3142, %r3143, 8;
	mov.b64 	%rd5718, {%r3305, %r3304};
	xor.b64  	%rd5719, %rd5717, %rd5718;
	add.s64 	%rd5720, %rd21436, %rd21414;
	add.s64 	%rd5721, %rd5720, %rd5714;
	add.s64 	%rd21414, %rd5721, %rd5719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3306,%dummy}, %rd21415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3307}, %rd21415;
	}
	shf.r.wrap.b32 	%r3308, %r3307, %r3306, 19;
	shf.r.wrap.b32 	%r3309, %r3306, %r3307, 19;
	mov.b64 	%rd5722, {%r3309, %r3308};
	shf.l.wrap.b32 	%r3310, %r3306, %r3307, 3;
	shf.l.wrap.b32 	%r3311, %r3307, %r3306, 3;
	mov.b64 	%rd5723, {%r3311, %r3310};
	shr.u64 	%rd5724, %rd21415, 6;
	xor.b64  	%rd5725, %rd5722, %rd5724;
	xor.b64  	%rd5726, %rd5725, %rd5723;
	shf.r.wrap.b32 	%r3312, %r3155, %r3154, 1;
	shf.r.wrap.b32 	%r3313, %r3154, %r3155, 1;
	mov.b64 	%rd5727, {%r3313, %r3312};
	shf.r.wrap.b32 	%r3314, %r3155, %r3154, 8;
	shf.r.wrap.b32 	%r3315, %r3154, %r3155, 8;
	mov.b64 	%rd5728, {%r3315, %r3314};
	shr.u64 	%rd5729, %rd21429, 7;
	xor.b64  	%rd5730, %rd5727, %rd5729;
	xor.b64  	%rd5731, %rd5730, %rd5728;
	add.s64 	%rd5732, %rd21420, %rd21413;
	add.s64 	%rd5733, %rd5732, %rd5726;
	add.s64 	%rd21413, %rd5733, %rd5731;
	mul.wide.s32 	%rd5734, %r14351, 8;
	mov.u64 	%rd5735, k_sha512;
	add.s64 	%rd5736, %rd5735, %rd5734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3316,%dummy}, %rd21425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3317}, %rd21425;
	}
	shf.r.wrap.b32 	%r3318, %r3317, %r3316, 18;
	shf.r.wrap.b32 	%r3319, %r3316, %r3317, 18;
	mov.b64 	%rd5737, {%r3319, %r3318};
	shf.r.wrap.b32 	%r3320, %r3317, %r3316, 14;
	shf.r.wrap.b32 	%r3321, %r3316, %r3317, 14;
	mov.b64 	%rd5738, {%r3321, %r3320};
	xor.b64  	%rd5739, %rd5737, %rd5738;
	shf.l.wrap.b32 	%r3322, %r3316, %r3317, 23;
	shf.l.wrap.b32 	%r3323, %r3317, %r3316, 23;
	mov.b64 	%rd5740, {%r3323, %r3322};
	xor.b64  	%rd5741, %rd5739, %rd5740;
	xor.b64  	%rd5742, %rd21426, %rd21427;
	and.b64  	%rd5743, %rd5742, %rd21425;
	xor.b64  	%rd5744, %rd5743, %rd21427;
	add.s64 	%rd5745, %rd5744, %rd21428;
	add.s64 	%rd5746, %rd5745, %rd21429;
	ld.const.u64 	%rd5747, [%rd5736];
	add.s64 	%rd5748, %rd5746, %rd5747;
	add.s64 	%rd5749, %rd5748, %rd5741;
	add.s64 	%rd5750, %rd5749, %rd21424;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3324}, %rd21421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3325,%dummy}, %rd21421;
	}
	shf.l.wrap.b32 	%r3326, %r3325, %r3324, 30;
	shf.l.wrap.b32 	%r3327, %r3324, %r3325, 30;
	mov.b64 	%rd5751, {%r3327, %r3326};
	shf.r.wrap.b32 	%r3328, %r3324, %r3325, 28;
	shf.r.wrap.b32 	%r3329, %r3325, %r3324, 28;
	mov.b64 	%rd5752, {%r3329, %r3328};
	xor.b64  	%rd5753, %rd5751, %rd5752;
	shf.l.wrap.b32 	%r3330, %r3325, %r3324, 25;
	shf.l.wrap.b32 	%r3331, %r3324, %r3325, 25;
	mov.b64 	%rd5754, {%r3331, %r3330};
	xor.b64  	%rd5755, %rd5753, %rd5754;
	xor.b64  	%rd5756, %rd21421, %rd21422;
	xor.b64  	%rd5757, %rd21421, %rd21423;
	and.b64  	%rd5758, %rd5756, %rd5757;
	xor.b64  	%rd5759, %rd5758, %rd21421;
	add.s64 	%rd5760, %rd5749, %rd5759;
	add.s64 	%rd5761, %rd5760, %rd5755;
	add.s32 	%r3332, %r14351, 1;
	mul.wide.s32 	%rd5762, %r3332, 8;
	add.s64 	%rd5763, %rd5735, %rd5762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3333,%dummy}, %rd5750;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3334}, %rd5750;
	}
	shf.r.wrap.b32 	%r3335, %r3334, %r3333, 14;
	shf.r.wrap.b32 	%r3336, %r3333, %r3334, 14;
	mov.b64 	%rd5764, {%r3336, %r3335};
	shf.r.wrap.b32 	%r3337, %r3334, %r3333, 18;
	shf.r.wrap.b32 	%r3338, %r3333, %r3334, 18;
	mov.b64 	%rd5765, {%r3338, %r3337};
	xor.b64  	%rd5766, %rd5765, %rd5764;
	shf.l.wrap.b32 	%r3339, %r3333, %r3334, 23;
	shf.l.wrap.b32 	%r3340, %r3334, %r3333, 23;
	mov.b64 	%rd5767, {%r3340, %r3339};
	xor.b64  	%rd5768, %rd5766, %rd5767;
	xor.b64  	%rd5769, %rd21425, %rd21426;
	and.b64  	%rd5770, %rd5750, %rd5769;
	xor.b64  	%rd5771, %rd5770, %rd21426;
	add.s64 	%rd5772, %rd21430, %rd21427;
	ld.const.u64 	%rd5773, [%rd5763];
	add.s64 	%rd5774, %rd5772, %rd5773;
	add.s64 	%rd5775, %rd5774, %rd5771;
	add.s64 	%rd5776, %rd5775, %rd5768;
	add.s64 	%rd5777, %rd5776, %rd21423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3341,%dummy}, %rd5761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3342}, %rd5761;
	}
	shf.r.wrap.b32 	%r3343, %r3342, %r3341, 28;
	shf.r.wrap.b32 	%r3344, %r3341, %r3342, 28;
	mov.b64 	%rd5778, {%r3344, %r3343};
	shf.l.wrap.b32 	%r3345, %r3341, %r3342, 30;
	shf.l.wrap.b32 	%r3346, %r3342, %r3341, 30;
	mov.b64 	%rd5779, {%r3346, %r3345};
	xor.b64  	%rd5780, %rd5779, %rd5778;
	shf.l.wrap.b32 	%r3347, %r3341, %r3342, 25;
	shf.l.wrap.b32 	%r3348, %r3342, %r3341, 25;
	mov.b64 	%rd5781, {%r3348, %r3347};
	xor.b64  	%rd5782, %rd5780, %rd5781;
	xor.b64  	%rd5783, %rd5761, %rd21422;
	xor.b64  	%rd5784, %rd5761, %rd21421;
	and.b64  	%rd5785, %rd5784, %rd5783;
	xor.b64  	%rd5786, %rd5785, %rd5761;
	add.s64 	%rd5787, %rd5776, %rd5786;
	add.s64 	%rd5788, %rd5787, %rd5782;
	add.s32 	%r3349, %r14351, 2;
	mul.wide.s32 	%rd5789, %r3349, 8;
	add.s64 	%rd5790, %rd5735, %rd5789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3350,%dummy}, %rd5777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3351}, %rd5777;
	}
	shf.r.wrap.b32 	%r3352, %r3351, %r3350, 14;
	shf.r.wrap.b32 	%r3353, %r3350, %r3351, 14;
	mov.b64 	%rd5791, {%r3353, %r3352};
	shf.r.wrap.b32 	%r3354, %r3351, %r3350, 18;
	shf.r.wrap.b32 	%r3355, %r3350, %r3351, 18;
	mov.b64 	%rd5792, {%r3355, %r3354};
	xor.b64  	%rd5793, %rd5792, %rd5791;
	shf.l.wrap.b32 	%r3356, %r3350, %r3351, 23;
	shf.l.wrap.b32 	%r3357, %r3351, %r3350, 23;
	mov.b64 	%rd5794, {%r3357, %r3356};
	xor.b64  	%rd5795, %rd5793, %rd5794;
	xor.b64  	%rd5796, %rd5750, %rd21425;
	and.b64  	%rd5797, %rd5777, %rd5796;
	xor.b64  	%rd5798, %rd5797, %rd21425;
	add.s64 	%rd5799, %rd21431, %rd21426;
	ld.const.u64 	%rd5800, [%rd5790];
	add.s64 	%rd5801, %rd5799, %rd5800;
	add.s64 	%rd5802, %rd5801, %rd5798;
	add.s64 	%rd5803, %rd5802, %rd5795;
	add.s64 	%rd5804, %rd5803, %rd21422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3358,%dummy}, %rd5788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3359}, %rd5788;
	}
	shf.r.wrap.b32 	%r3360, %r3359, %r3358, 28;
	shf.r.wrap.b32 	%r3361, %r3358, %r3359, 28;
	mov.b64 	%rd5805, {%r3361, %r3360};
	shf.l.wrap.b32 	%r3362, %r3358, %r3359, 30;
	shf.l.wrap.b32 	%r3363, %r3359, %r3358, 30;
	mov.b64 	%rd5806, {%r3363, %r3362};
	xor.b64  	%rd5807, %rd5806, %rd5805;
	shf.l.wrap.b32 	%r3364, %r3358, %r3359, 25;
	shf.l.wrap.b32 	%r3365, %r3359, %r3358, 25;
	mov.b64 	%rd5808, {%r3365, %r3364};
	xor.b64  	%rd5809, %rd5807, %rd5808;
	xor.b64  	%rd5810, %rd5788, %rd21421;
	xor.b64  	%rd5811, %rd5788, %rd5761;
	and.b64  	%rd5812, %rd5811, %rd5810;
	xor.b64  	%rd5813, %rd5812, %rd5788;
	add.s64 	%rd5814, %rd5803, %rd5813;
	add.s64 	%rd5815, %rd5814, %rd5809;
	add.s32 	%r3366, %r14351, 3;
	mul.wide.s32 	%rd5816, %r3366, 8;
	add.s64 	%rd5817, %rd5735, %rd5816;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3367,%dummy}, %rd5804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3368}, %rd5804;
	}
	shf.r.wrap.b32 	%r3369, %r3368, %r3367, 14;
	shf.r.wrap.b32 	%r3370, %r3367, %r3368, 14;
	mov.b64 	%rd5818, {%r3370, %r3369};
	shf.r.wrap.b32 	%r3371, %r3368, %r3367, 18;
	shf.r.wrap.b32 	%r3372, %r3367, %r3368, 18;
	mov.b64 	%rd5819, {%r3372, %r3371};
	xor.b64  	%rd5820, %rd5819, %rd5818;
	shf.l.wrap.b32 	%r3373, %r3367, %r3368, 23;
	shf.l.wrap.b32 	%r3374, %r3368, %r3367, 23;
	mov.b64 	%rd5821, {%r3374, %r3373};
	xor.b64  	%rd5822, %rd5820, %rd5821;
	xor.b64  	%rd5823, %rd5777, %rd5750;
	and.b64  	%rd5824, %rd5804, %rd5823;
	xor.b64  	%rd5825, %rd5824, %rd5750;
	add.s64 	%rd5826, %rd21432, %rd21425;
	ld.const.u64 	%rd5827, [%rd5817];
	add.s64 	%rd5828, %rd5826, %rd5827;
	add.s64 	%rd5829, %rd5828, %rd5825;
	add.s64 	%rd5830, %rd5829, %rd5822;
	add.s64 	%rd5831, %rd5830, %rd21421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3375,%dummy}, %rd5815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3376}, %rd5815;
	}
	shf.r.wrap.b32 	%r3377, %r3376, %r3375, 28;
	shf.r.wrap.b32 	%r3378, %r3375, %r3376, 28;
	mov.b64 	%rd5832, {%r3378, %r3377};
	shf.l.wrap.b32 	%r3379, %r3375, %r3376, 30;
	shf.l.wrap.b32 	%r3380, %r3376, %r3375, 30;
	mov.b64 	%rd5833, {%r3380, %r3379};
	xor.b64  	%rd5834, %rd5833, %rd5832;
	shf.l.wrap.b32 	%r3381, %r3375, %r3376, 25;
	shf.l.wrap.b32 	%r3382, %r3376, %r3375, 25;
	mov.b64 	%rd5835, {%r3382, %r3381};
	xor.b64  	%rd5836, %rd5834, %rd5835;
	xor.b64  	%rd5837, %rd5815, %rd5761;
	xor.b64  	%rd5838, %rd5815, %rd5788;
	and.b64  	%rd5839, %rd5838, %rd5837;
	xor.b64  	%rd5840, %rd5839, %rd5815;
	add.s64 	%rd5841, %rd5830, %rd5840;
	add.s64 	%rd5842, %rd5841, %rd5836;
	add.s32 	%r3383, %r14351, 4;
	mul.wide.s32 	%rd5843, %r3383, 8;
	add.s64 	%rd5844, %rd5735, %rd5843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3384,%dummy}, %rd5831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3385}, %rd5831;
	}
	shf.r.wrap.b32 	%r3386, %r3385, %r3384, 14;
	shf.r.wrap.b32 	%r3387, %r3384, %r3385, 14;
	mov.b64 	%rd5845, {%r3387, %r3386};
	shf.r.wrap.b32 	%r3388, %r3385, %r3384, 18;
	shf.r.wrap.b32 	%r3389, %r3384, %r3385, 18;
	mov.b64 	%rd5846, {%r3389, %r3388};
	xor.b64  	%rd5847, %rd5846, %rd5845;
	shf.l.wrap.b32 	%r3390, %r3384, %r3385, 23;
	shf.l.wrap.b32 	%r3391, %r3385, %r3384, 23;
	mov.b64 	%rd5848, {%r3391, %r3390};
	xor.b64  	%rd5849, %rd5847, %rd5848;
	xor.b64  	%rd5850, %rd5804, %rd5777;
	and.b64  	%rd5851, %rd5831, %rd5850;
	xor.b64  	%rd5852, %rd5851, %rd5777;
	add.s64 	%rd5853, %rd5750, %rd21433;
	ld.const.u64 	%rd5854, [%rd5844];
	add.s64 	%rd5855, %rd5853, %rd5854;
	add.s64 	%rd5856, %rd5855, %rd5852;
	add.s64 	%rd5857, %rd5856, %rd5849;
	add.s64 	%rd5858, %rd5857, %rd5761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3392,%dummy}, %rd5842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3393}, %rd5842;
	}
	shf.r.wrap.b32 	%r3394, %r3393, %r3392, 28;
	shf.r.wrap.b32 	%r3395, %r3392, %r3393, 28;
	mov.b64 	%rd5859, {%r3395, %r3394};
	shf.l.wrap.b32 	%r3396, %r3392, %r3393, 30;
	shf.l.wrap.b32 	%r3397, %r3393, %r3392, 30;
	mov.b64 	%rd5860, {%r3397, %r3396};
	xor.b64  	%rd5861, %rd5860, %rd5859;
	shf.l.wrap.b32 	%r3398, %r3392, %r3393, 25;
	shf.l.wrap.b32 	%r3399, %r3393, %r3392, 25;
	mov.b64 	%rd5862, {%r3399, %r3398};
	xor.b64  	%rd5863, %rd5861, %rd5862;
	xor.b64  	%rd5864, %rd5842, %rd5788;
	xor.b64  	%rd5865, %rd5842, %rd5815;
	and.b64  	%rd5866, %rd5865, %rd5864;
	xor.b64  	%rd5867, %rd5866, %rd5842;
	add.s64 	%rd5868, %rd5857, %rd5867;
	add.s64 	%rd5869, %rd5868, %rd5863;
	add.s32 	%r3400, %r14351, 5;
	mul.wide.s32 	%rd5870, %r3400, 8;
	add.s64 	%rd5871, %rd5735, %rd5870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3401,%dummy}, %rd5858;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3402}, %rd5858;
	}
	shf.r.wrap.b32 	%r3403, %r3402, %r3401, 14;
	shf.r.wrap.b32 	%r3404, %r3401, %r3402, 14;
	mov.b64 	%rd5872, {%r3404, %r3403};
	shf.r.wrap.b32 	%r3405, %r3402, %r3401, 18;
	shf.r.wrap.b32 	%r3406, %r3401, %r3402, 18;
	mov.b64 	%rd5873, {%r3406, %r3405};
	xor.b64  	%rd5874, %rd5873, %rd5872;
	shf.l.wrap.b32 	%r3407, %r3401, %r3402, 23;
	shf.l.wrap.b32 	%r3408, %r3402, %r3401, 23;
	mov.b64 	%rd5875, {%r3408, %r3407};
	xor.b64  	%rd5876, %rd5874, %rd5875;
	xor.b64  	%rd5877, %rd5831, %rd5804;
	and.b64  	%rd5878, %rd5858, %rd5877;
	xor.b64  	%rd5879, %rd5878, %rd5804;
	add.s64 	%rd5880, %rd5777, %rd21434;
	ld.const.u64 	%rd5881, [%rd5871];
	add.s64 	%rd5882, %rd5880, %rd5881;
	add.s64 	%rd5883, %rd5882, %rd5879;
	add.s64 	%rd5884, %rd5883, %rd5876;
	add.s64 	%rd5885, %rd5884, %rd5788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3409,%dummy}, %rd5869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3410}, %rd5869;
	}
	shf.r.wrap.b32 	%r3411, %r3410, %r3409, 28;
	shf.r.wrap.b32 	%r3412, %r3409, %r3410, 28;
	mov.b64 	%rd5886, {%r3412, %r3411};
	shf.l.wrap.b32 	%r3413, %r3409, %r3410, 30;
	shf.l.wrap.b32 	%r3414, %r3410, %r3409, 30;
	mov.b64 	%rd5887, {%r3414, %r3413};
	xor.b64  	%rd5888, %rd5887, %rd5886;
	shf.l.wrap.b32 	%r3415, %r3409, %r3410, 25;
	shf.l.wrap.b32 	%r3416, %r3410, %r3409, 25;
	mov.b64 	%rd5889, {%r3416, %r3415};
	xor.b64  	%rd5890, %rd5888, %rd5889;
	xor.b64  	%rd5891, %rd5869, %rd5815;
	xor.b64  	%rd5892, %rd5869, %rd5842;
	and.b64  	%rd5893, %rd5892, %rd5891;
	xor.b64  	%rd5894, %rd5893, %rd5869;
	add.s64 	%rd5895, %rd5884, %rd5894;
	add.s64 	%rd5896, %rd5895, %rd5890;
	add.s32 	%r3417, %r14351, 6;
	mul.wide.s32 	%rd5897, %r3417, 8;
	add.s64 	%rd5898, %rd5735, %rd5897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3418,%dummy}, %rd5885;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3419}, %rd5885;
	}
	shf.r.wrap.b32 	%r3420, %r3419, %r3418, 14;
	shf.r.wrap.b32 	%r3421, %r3418, %r3419, 14;
	mov.b64 	%rd5899, {%r3421, %r3420};
	shf.r.wrap.b32 	%r3422, %r3419, %r3418, 18;
	shf.r.wrap.b32 	%r3423, %r3418, %r3419, 18;
	mov.b64 	%rd5900, {%r3423, %r3422};
	xor.b64  	%rd5901, %rd5900, %rd5899;
	shf.l.wrap.b32 	%r3424, %r3418, %r3419, 23;
	shf.l.wrap.b32 	%r3425, %r3419, %r3418, 23;
	mov.b64 	%rd5902, {%r3425, %r3424};
	xor.b64  	%rd5903, %rd5901, %rd5902;
	xor.b64  	%rd5904, %rd5858, %rd5831;
	and.b64  	%rd5905, %rd5885, %rd5904;
	xor.b64  	%rd5906, %rd5905, %rd5831;
	add.s64 	%rd5907, %rd5804, %rd21435;
	ld.const.u64 	%rd5908, [%rd5898];
	add.s64 	%rd5909, %rd5907, %rd5908;
	add.s64 	%rd5910, %rd5909, %rd5906;
	add.s64 	%rd5911, %rd5910, %rd5903;
	add.s64 	%rd5912, %rd5911, %rd5815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3426,%dummy}, %rd5896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3427}, %rd5896;
	}
	shf.r.wrap.b32 	%r3428, %r3427, %r3426, 28;
	shf.r.wrap.b32 	%r3429, %r3426, %r3427, 28;
	mov.b64 	%rd5913, {%r3429, %r3428};
	shf.l.wrap.b32 	%r3430, %r3426, %r3427, 30;
	shf.l.wrap.b32 	%r3431, %r3427, %r3426, 30;
	mov.b64 	%rd5914, {%r3431, %r3430};
	xor.b64  	%rd5915, %rd5914, %rd5913;
	shf.l.wrap.b32 	%r3432, %r3426, %r3427, 25;
	shf.l.wrap.b32 	%r3433, %r3427, %r3426, 25;
	mov.b64 	%rd5916, {%r3433, %r3432};
	xor.b64  	%rd5917, %rd5915, %rd5916;
	xor.b64  	%rd5918, %rd5896, %rd5842;
	xor.b64  	%rd5919, %rd5896, %rd5869;
	and.b64  	%rd5920, %rd5919, %rd5918;
	xor.b64  	%rd5921, %rd5920, %rd5896;
	add.s64 	%rd5922, %rd5911, %rd5921;
	add.s64 	%rd5923, %rd5922, %rd5917;
	add.s32 	%r3434, %r14351, 7;
	mul.wide.s32 	%rd5924, %r3434, 8;
	add.s64 	%rd5925, %rd5735, %rd5924;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3435,%dummy}, %rd5912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3436}, %rd5912;
	}
	shf.r.wrap.b32 	%r3437, %r3436, %r3435, 14;
	shf.r.wrap.b32 	%r3438, %r3435, %r3436, 14;
	mov.b64 	%rd5926, {%r3438, %r3437};
	shf.r.wrap.b32 	%r3439, %r3436, %r3435, 18;
	shf.r.wrap.b32 	%r3440, %r3435, %r3436, 18;
	mov.b64 	%rd5927, {%r3440, %r3439};
	xor.b64  	%rd5928, %rd5927, %rd5926;
	shf.l.wrap.b32 	%r3441, %r3435, %r3436, 23;
	shf.l.wrap.b32 	%r3442, %r3436, %r3435, 23;
	mov.b64 	%rd5929, {%r3442, %r3441};
	xor.b64  	%rd5930, %rd5928, %rd5929;
	xor.b64  	%rd5931, %rd5885, %rd5858;
	and.b64  	%rd5932, %rd5912, %rd5931;
	xor.b64  	%rd5933, %rd5932, %rd5858;
	add.s64 	%rd5934, %rd5831, %rd21436;
	ld.const.u64 	%rd5935, [%rd5925];
	add.s64 	%rd5936, %rd5934, %rd5935;
	add.s64 	%rd5937, %rd5936, %rd5933;
	add.s64 	%rd5938, %rd5937, %rd5930;
	add.s64 	%rd5939, %rd5938, %rd5842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3443,%dummy}, %rd5923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3444}, %rd5923;
	}
	shf.r.wrap.b32 	%r3445, %r3444, %r3443, 28;
	shf.r.wrap.b32 	%r3446, %r3443, %r3444, 28;
	mov.b64 	%rd5940, {%r3446, %r3445};
	shf.l.wrap.b32 	%r3447, %r3443, %r3444, 30;
	shf.l.wrap.b32 	%r3448, %r3444, %r3443, 30;
	mov.b64 	%rd5941, {%r3448, %r3447};
	xor.b64  	%rd5942, %rd5941, %rd5940;
	shf.l.wrap.b32 	%r3449, %r3443, %r3444, 25;
	shf.l.wrap.b32 	%r3450, %r3444, %r3443, 25;
	mov.b64 	%rd5943, {%r3450, %r3449};
	xor.b64  	%rd5944, %rd5942, %rd5943;
	xor.b64  	%rd5945, %rd5923, %rd5869;
	xor.b64  	%rd5946, %rd5923, %rd5896;
	and.b64  	%rd5947, %rd5946, %rd5945;
	xor.b64  	%rd5948, %rd5947, %rd5923;
	add.s64 	%rd5949, %rd5938, %rd5948;
	add.s64 	%rd5950, %rd5949, %rd5944;
	add.s32 	%r3451, %r14351, 8;
	mul.wide.s32 	%rd5951, %r3451, 8;
	add.s64 	%rd5952, %rd5735, %rd5951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3452,%dummy}, %rd5939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3453}, %rd5939;
	}
	shf.r.wrap.b32 	%r3454, %r3453, %r3452, 14;
	shf.r.wrap.b32 	%r3455, %r3452, %r3453, 14;
	mov.b64 	%rd5953, {%r3455, %r3454};
	shf.r.wrap.b32 	%r3456, %r3453, %r3452, 18;
	shf.r.wrap.b32 	%r3457, %r3452, %r3453, 18;
	mov.b64 	%rd5954, {%r3457, %r3456};
	xor.b64  	%rd5955, %rd5954, %rd5953;
	shf.l.wrap.b32 	%r3458, %r3452, %r3453, 23;
	shf.l.wrap.b32 	%r3459, %r3453, %r3452, 23;
	mov.b64 	%rd5956, {%r3459, %r3458};
	xor.b64  	%rd5957, %rd5955, %rd5956;
	xor.b64  	%rd5958, %rd5912, %rd5885;
	and.b64  	%rd5959, %rd5939, %rd5958;
	xor.b64  	%rd5960, %rd5959, %rd5885;
	add.s64 	%rd5961, %rd5858, %rd21420;
	ld.const.u64 	%rd5962, [%rd5952];
	add.s64 	%rd5963, %rd5961, %rd5962;
	add.s64 	%rd5964, %rd5963, %rd5960;
	add.s64 	%rd5965, %rd5964, %rd5957;
	add.s64 	%rd5966, %rd5965, %rd5869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3460,%dummy}, %rd5950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3461}, %rd5950;
	}
	shf.r.wrap.b32 	%r3462, %r3461, %r3460, 28;
	shf.r.wrap.b32 	%r3463, %r3460, %r3461, 28;
	mov.b64 	%rd5967, {%r3463, %r3462};
	shf.l.wrap.b32 	%r3464, %r3460, %r3461, 30;
	shf.l.wrap.b32 	%r3465, %r3461, %r3460, 30;
	mov.b64 	%rd5968, {%r3465, %r3464};
	xor.b64  	%rd5969, %rd5968, %rd5967;
	shf.l.wrap.b32 	%r3466, %r3460, %r3461, 25;
	shf.l.wrap.b32 	%r3467, %r3461, %r3460, 25;
	mov.b64 	%rd5970, {%r3467, %r3466};
	xor.b64  	%rd5971, %rd5969, %rd5970;
	xor.b64  	%rd5972, %rd5950, %rd5896;
	xor.b64  	%rd5973, %rd5950, %rd5923;
	and.b64  	%rd5974, %rd5973, %rd5972;
	xor.b64  	%rd5975, %rd5974, %rd5950;
	add.s64 	%rd5976, %rd5965, %rd5975;
	add.s64 	%rd5977, %rd5976, %rd5971;
	add.s32 	%r3468, %r14351, 9;
	mul.wide.s32 	%rd5978, %r3468, 8;
	add.s64 	%rd5979, %rd5735, %rd5978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3469,%dummy}, %rd5966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3470}, %rd5966;
	}
	shf.r.wrap.b32 	%r3471, %r3470, %r3469, 14;
	shf.r.wrap.b32 	%r3472, %r3469, %r3470, 14;
	mov.b64 	%rd5980, {%r3472, %r3471};
	shf.r.wrap.b32 	%r3473, %r3470, %r3469, 18;
	shf.r.wrap.b32 	%r3474, %r3469, %r3470, 18;
	mov.b64 	%rd5981, {%r3474, %r3473};
	xor.b64  	%rd5982, %rd5981, %rd5980;
	shf.l.wrap.b32 	%r3475, %r3469, %r3470, 23;
	shf.l.wrap.b32 	%r3476, %r3470, %r3469, 23;
	mov.b64 	%rd5983, {%r3476, %r3475};
	xor.b64  	%rd5984, %rd5982, %rd5983;
	xor.b64  	%rd5985, %rd5939, %rd5912;
	and.b64  	%rd5986, %rd5966, %rd5985;
	xor.b64  	%rd5987, %rd5986, %rd5912;
	add.s64 	%rd5988, %rd5885, %rd21419;
	ld.const.u64 	%rd5989, [%rd5979];
	add.s64 	%rd5990, %rd5988, %rd5989;
	add.s64 	%rd5991, %rd5990, %rd5987;
	add.s64 	%rd5992, %rd5991, %rd5984;
	add.s64 	%rd5993, %rd5992, %rd5896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3477,%dummy}, %rd5977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3478}, %rd5977;
	}
	shf.r.wrap.b32 	%r3479, %r3478, %r3477, 28;
	shf.r.wrap.b32 	%r3480, %r3477, %r3478, 28;
	mov.b64 	%rd5994, {%r3480, %r3479};
	shf.l.wrap.b32 	%r3481, %r3477, %r3478, 30;
	shf.l.wrap.b32 	%r3482, %r3478, %r3477, 30;
	mov.b64 	%rd5995, {%r3482, %r3481};
	xor.b64  	%rd5996, %rd5995, %rd5994;
	shf.l.wrap.b32 	%r3483, %r3477, %r3478, 25;
	shf.l.wrap.b32 	%r3484, %r3478, %r3477, 25;
	mov.b64 	%rd5997, {%r3484, %r3483};
	xor.b64  	%rd5998, %rd5996, %rd5997;
	xor.b64  	%rd5999, %rd5977, %rd5923;
	xor.b64  	%rd6000, %rd5977, %rd5950;
	and.b64  	%rd6001, %rd6000, %rd5999;
	xor.b64  	%rd6002, %rd6001, %rd5977;
	add.s64 	%rd6003, %rd5992, %rd6002;
	add.s64 	%rd6004, %rd6003, %rd5998;
	add.s32 	%r3485, %r14351, 10;
	mul.wide.s32 	%rd6005, %r3485, 8;
	add.s64 	%rd6006, %rd5735, %rd6005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3486,%dummy}, %rd5993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3487}, %rd5993;
	}
	shf.r.wrap.b32 	%r3488, %r3487, %r3486, 14;
	shf.r.wrap.b32 	%r3489, %r3486, %r3487, 14;
	mov.b64 	%rd6007, {%r3489, %r3488};
	shf.r.wrap.b32 	%r3490, %r3487, %r3486, 18;
	shf.r.wrap.b32 	%r3491, %r3486, %r3487, 18;
	mov.b64 	%rd6008, {%r3491, %r3490};
	xor.b64  	%rd6009, %rd6008, %rd6007;
	shf.l.wrap.b32 	%r3492, %r3486, %r3487, 23;
	shf.l.wrap.b32 	%r3493, %r3487, %r3486, 23;
	mov.b64 	%rd6010, {%r3493, %r3492};
	xor.b64  	%rd6011, %rd6009, %rd6010;
	xor.b64  	%rd6012, %rd5966, %rd5939;
	and.b64  	%rd6013, %rd5993, %rd6012;
	xor.b64  	%rd6014, %rd6013, %rd5939;
	add.s64 	%rd6015, %rd5912, %rd21418;
	ld.const.u64 	%rd6016, [%rd6006];
	add.s64 	%rd6017, %rd6015, %rd6016;
	add.s64 	%rd6018, %rd6017, %rd6014;
	add.s64 	%rd6019, %rd6018, %rd6011;
	add.s64 	%rd6020, %rd6019, %rd5923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3494,%dummy}, %rd6004;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3495}, %rd6004;
	}
	shf.r.wrap.b32 	%r3496, %r3495, %r3494, 28;
	shf.r.wrap.b32 	%r3497, %r3494, %r3495, 28;
	mov.b64 	%rd6021, {%r3497, %r3496};
	shf.l.wrap.b32 	%r3498, %r3494, %r3495, 30;
	shf.l.wrap.b32 	%r3499, %r3495, %r3494, 30;
	mov.b64 	%rd6022, {%r3499, %r3498};
	xor.b64  	%rd6023, %rd6022, %rd6021;
	shf.l.wrap.b32 	%r3500, %r3494, %r3495, 25;
	shf.l.wrap.b32 	%r3501, %r3495, %r3494, 25;
	mov.b64 	%rd6024, {%r3501, %r3500};
	xor.b64  	%rd6025, %rd6023, %rd6024;
	xor.b64  	%rd6026, %rd6004, %rd5950;
	xor.b64  	%rd6027, %rd6004, %rd5977;
	and.b64  	%rd6028, %rd6027, %rd6026;
	xor.b64  	%rd6029, %rd6028, %rd6004;
	add.s64 	%rd6030, %rd6019, %rd6029;
	add.s64 	%rd6031, %rd6030, %rd6025;
	add.s32 	%r3502, %r14351, 11;
	mul.wide.s32 	%rd6032, %r3502, 8;
	add.s64 	%rd6033, %rd5735, %rd6032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3503,%dummy}, %rd6020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3504}, %rd6020;
	}
	shf.r.wrap.b32 	%r3505, %r3504, %r3503, 14;
	shf.r.wrap.b32 	%r3506, %r3503, %r3504, 14;
	mov.b64 	%rd6034, {%r3506, %r3505};
	shf.r.wrap.b32 	%r3507, %r3504, %r3503, 18;
	shf.r.wrap.b32 	%r3508, %r3503, %r3504, 18;
	mov.b64 	%rd6035, {%r3508, %r3507};
	xor.b64  	%rd6036, %rd6035, %rd6034;
	shf.l.wrap.b32 	%r3509, %r3503, %r3504, 23;
	shf.l.wrap.b32 	%r3510, %r3504, %r3503, 23;
	mov.b64 	%rd6037, {%r3510, %r3509};
	xor.b64  	%rd6038, %rd6036, %rd6037;
	xor.b64  	%rd6039, %rd5993, %rd5966;
	and.b64  	%rd6040, %rd6020, %rd6039;
	xor.b64  	%rd6041, %rd6040, %rd5966;
	add.s64 	%rd6042, %rd5939, %rd21417;
	ld.const.u64 	%rd6043, [%rd6033];
	add.s64 	%rd6044, %rd6042, %rd6043;
	add.s64 	%rd6045, %rd6044, %rd6041;
	add.s64 	%rd6046, %rd6045, %rd6038;
	add.s64 	%rd6047, %rd6046, %rd5950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3511,%dummy}, %rd6031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3512}, %rd6031;
	}
	shf.r.wrap.b32 	%r3513, %r3512, %r3511, 28;
	shf.r.wrap.b32 	%r3514, %r3511, %r3512, 28;
	mov.b64 	%rd6048, {%r3514, %r3513};
	shf.l.wrap.b32 	%r3515, %r3511, %r3512, 30;
	shf.l.wrap.b32 	%r3516, %r3512, %r3511, 30;
	mov.b64 	%rd6049, {%r3516, %r3515};
	xor.b64  	%rd6050, %rd6049, %rd6048;
	shf.l.wrap.b32 	%r3517, %r3511, %r3512, 25;
	shf.l.wrap.b32 	%r3518, %r3512, %r3511, 25;
	mov.b64 	%rd6051, {%r3518, %r3517};
	xor.b64  	%rd6052, %rd6050, %rd6051;
	xor.b64  	%rd6053, %rd6031, %rd5977;
	xor.b64  	%rd6054, %rd6031, %rd6004;
	and.b64  	%rd6055, %rd6054, %rd6053;
	xor.b64  	%rd6056, %rd6055, %rd6031;
	add.s64 	%rd6057, %rd6046, %rd6056;
	add.s64 	%rd6058, %rd6057, %rd6052;
	add.s32 	%r3519, %r14351, 12;
	mul.wide.s32 	%rd6059, %r3519, 8;
	add.s64 	%rd6060, %rd5735, %rd6059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3520,%dummy}, %rd6047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3521}, %rd6047;
	}
	shf.r.wrap.b32 	%r3522, %r3521, %r3520, 14;
	shf.r.wrap.b32 	%r3523, %r3520, %r3521, 14;
	mov.b64 	%rd6061, {%r3523, %r3522};
	shf.r.wrap.b32 	%r3524, %r3521, %r3520, 18;
	shf.r.wrap.b32 	%r3525, %r3520, %r3521, 18;
	mov.b64 	%rd6062, {%r3525, %r3524};
	xor.b64  	%rd6063, %rd6062, %rd6061;
	shf.l.wrap.b32 	%r3526, %r3520, %r3521, 23;
	shf.l.wrap.b32 	%r3527, %r3521, %r3520, 23;
	mov.b64 	%rd6064, {%r3527, %r3526};
	xor.b64  	%rd6065, %rd6063, %rd6064;
	xor.b64  	%rd6066, %rd6020, %rd5993;
	and.b64  	%rd6067, %rd6047, %rd6066;
	xor.b64  	%rd6068, %rd6067, %rd5993;
	add.s64 	%rd6069, %rd5966, %rd21416;
	ld.const.u64 	%rd6070, [%rd6060];
	add.s64 	%rd6071, %rd6069, %rd6070;
	add.s64 	%rd6072, %rd6071, %rd6068;
	add.s64 	%rd6073, %rd6072, %rd6065;
	add.s64 	%rd21428, %rd6073, %rd5977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3528,%dummy}, %rd6058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3529}, %rd6058;
	}
	shf.r.wrap.b32 	%r3530, %r3529, %r3528, 28;
	shf.r.wrap.b32 	%r3531, %r3528, %r3529, 28;
	mov.b64 	%rd6074, {%r3531, %r3530};
	shf.l.wrap.b32 	%r3532, %r3528, %r3529, 30;
	shf.l.wrap.b32 	%r3533, %r3529, %r3528, 30;
	mov.b64 	%rd6075, {%r3533, %r3532};
	xor.b64  	%rd6076, %rd6075, %rd6074;
	shf.l.wrap.b32 	%r3534, %r3528, %r3529, 25;
	shf.l.wrap.b32 	%r3535, %r3529, %r3528, 25;
	mov.b64 	%rd6077, {%r3535, %r3534};
	xor.b64  	%rd6078, %rd6076, %rd6077;
	xor.b64  	%rd6079, %rd6058, %rd6004;
	xor.b64  	%rd6080, %rd6058, %rd6031;
	and.b64  	%rd6081, %rd6080, %rd6079;
	xor.b64  	%rd6082, %rd6081, %rd6058;
	add.s64 	%rd6083, %rd6073, %rd6082;
	add.s64 	%rd21424, %rd6083, %rd6078;
	add.s32 	%r3536, %r14351, 13;
	mul.wide.s32 	%rd6084, %r3536, 8;
	add.s64 	%rd6085, %rd5735, %rd6084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3537,%dummy}, %rd21428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3538}, %rd21428;
	}
	shf.r.wrap.b32 	%r3539, %r3538, %r3537, 14;
	shf.r.wrap.b32 	%r3540, %r3537, %r3538, 14;
	mov.b64 	%rd6086, {%r3540, %r3539};
	shf.r.wrap.b32 	%r3541, %r3538, %r3537, 18;
	shf.r.wrap.b32 	%r3542, %r3537, %r3538, 18;
	mov.b64 	%rd6087, {%r3542, %r3541};
	xor.b64  	%rd6088, %rd6087, %rd6086;
	shf.l.wrap.b32 	%r3543, %r3537, %r3538, 23;
	shf.l.wrap.b32 	%r3544, %r3538, %r3537, 23;
	mov.b64 	%rd6089, {%r3544, %r3543};
	xor.b64  	%rd6090, %rd6088, %rd6089;
	xor.b64  	%rd6091, %rd6047, %rd6020;
	and.b64  	%rd6092, %rd21428, %rd6091;
	xor.b64  	%rd6093, %rd6092, %rd6020;
	add.s64 	%rd6094, %rd5993, %rd21415;
	ld.const.u64 	%rd6095, [%rd6085];
	add.s64 	%rd6096, %rd6094, %rd6095;
	add.s64 	%rd6097, %rd6096, %rd6093;
	add.s64 	%rd6098, %rd6097, %rd6090;
	add.s64 	%rd21427, %rd6098, %rd6004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3545,%dummy}, %rd21424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3546}, %rd21424;
	}
	shf.r.wrap.b32 	%r3547, %r3546, %r3545, 28;
	shf.r.wrap.b32 	%r3548, %r3545, %r3546, 28;
	mov.b64 	%rd6099, {%r3548, %r3547};
	shf.l.wrap.b32 	%r3549, %r3545, %r3546, 30;
	shf.l.wrap.b32 	%r3550, %r3546, %r3545, 30;
	mov.b64 	%rd6100, {%r3550, %r3549};
	xor.b64  	%rd6101, %rd6100, %rd6099;
	shf.l.wrap.b32 	%r3551, %r3545, %r3546, 25;
	shf.l.wrap.b32 	%r3552, %r3546, %r3545, 25;
	mov.b64 	%rd6102, {%r3552, %r3551};
	xor.b64  	%rd6103, %rd6101, %rd6102;
	xor.b64  	%rd6104, %rd21424, %rd6031;
	xor.b64  	%rd6105, %rd21424, %rd6058;
	and.b64  	%rd6106, %rd6105, %rd6104;
	xor.b64  	%rd6107, %rd6106, %rd21424;
	add.s64 	%rd6108, %rd6098, %rd6107;
	add.s64 	%rd21423, %rd6108, %rd6103;
	add.s32 	%r3553, %r14351, 14;
	mul.wide.s32 	%rd6109, %r3553, 8;
	add.s64 	%rd6110, %rd5735, %rd6109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3554,%dummy}, %rd21427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3555}, %rd21427;
	}
	shf.r.wrap.b32 	%r3556, %r3555, %r3554, 14;
	shf.r.wrap.b32 	%r3557, %r3554, %r3555, 14;
	mov.b64 	%rd6111, {%r3557, %r3556};
	shf.r.wrap.b32 	%r3558, %r3555, %r3554, 18;
	shf.r.wrap.b32 	%r3559, %r3554, %r3555, 18;
	mov.b64 	%rd6112, {%r3559, %r3558};
	xor.b64  	%rd6113, %rd6112, %rd6111;
	shf.l.wrap.b32 	%r3560, %r3554, %r3555, 23;
	shf.l.wrap.b32 	%r3561, %r3555, %r3554, 23;
	mov.b64 	%rd6114, {%r3561, %r3560};
	xor.b64  	%rd6115, %rd6113, %rd6114;
	xor.b64  	%rd6116, %rd21428, %rd6047;
	and.b64  	%rd6117, %rd21427, %rd6116;
	xor.b64  	%rd6118, %rd6117, %rd6047;
	add.s64 	%rd6119, %rd6020, %rd21414;
	ld.const.u64 	%rd6120, [%rd6110];
	add.s64 	%rd6121, %rd6119, %rd6120;
	add.s64 	%rd6122, %rd6121, %rd6118;
	add.s64 	%rd6123, %rd6122, %rd6115;
	add.s64 	%rd21426, %rd6123, %rd6031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3562,%dummy}, %rd21423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3563}, %rd21423;
	}
	shf.r.wrap.b32 	%r3564, %r3563, %r3562, 28;
	shf.r.wrap.b32 	%r3565, %r3562, %r3563, 28;
	mov.b64 	%rd6124, {%r3565, %r3564};
	shf.l.wrap.b32 	%r3566, %r3562, %r3563, 30;
	shf.l.wrap.b32 	%r3567, %r3563, %r3562, 30;
	mov.b64 	%rd6125, {%r3567, %r3566};
	xor.b64  	%rd6126, %rd6125, %rd6124;
	shf.l.wrap.b32 	%r3568, %r3562, %r3563, 25;
	shf.l.wrap.b32 	%r3569, %r3563, %r3562, 25;
	mov.b64 	%rd6127, {%r3569, %r3568};
	xor.b64  	%rd6128, %rd6126, %rd6127;
	xor.b64  	%rd6129, %rd21423, %rd6058;
	xor.b64  	%rd6130, %rd21423, %rd21424;
	and.b64  	%rd6131, %rd6130, %rd6129;
	xor.b64  	%rd6132, %rd6131, %rd21423;
	add.s64 	%rd6133, %rd6123, %rd6132;
	add.s64 	%rd21422, %rd6133, %rd6128;
	add.s32 	%r3570, %r14351, 15;
	mul.wide.s32 	%rd6134, %r3570, 8;
	add.s64 	%rd6135, %rd5735, %rd6134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3571,%dummy}, %rd21426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3572}, %rd21426;
	}
	shf.r.wrap.b32 	%r3573, %r3572, %r3571, 14;
	shf.r.wrap.b32 	%r3574, %r3571, %r3572, 14;
	mov.b64 	%rd6136, {%r3574, %r3573};
	shf.r.wrap.b32 	%r3575, %r3572, %r3571, 18;
	shf.r.wrap.b32 	%r3576, %r3571, %r3572, 18;
	mov.b64 	%rd6137, {%r3576, %r3575};
	xor.b64  	%rd6138, %rd6137, %rd6136;
	shf.l.wrap.b32 	%r3577, %r3571, %r3572, 23;
	shf.l.wrap.b32 	%r3578, %r3572, %r3571, 23;
	mov.b64 	%rd6139, {%r3578, %r3577};
	xor.b64  	%rd6140, %rd6138, %rd6139;
	xor.b64  	%rd6141, %rd21427, %rd21428;
	and.b64  	%rd6142, %rd21426, %rd6141;
	xor.b64  	%rd6143, %rd6142, %rd21428;
	add.s64 	%rd6144, %rd6047, %rd21413;
	ld.const.u64 	%rd6145, [%rd6135];
	add.s64 	%rd6146, %rd6144, %rd6145;
	add.s64 	%rd6147, %rd6146, %rd6143;
	add.s64 	%rd6148, %rd6147, %rd6140;
	add.s64 	%rd21425, %rd6148, %rd6058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3579,%dummy}, %rd21422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3580}, %rd21422;
	}
	shf.r.wrap.b32 	%r3581, %r3580, %r3579, 28;
	shf.r.wrap.b32 	%r3582, %r3579, %r3580, 28;
	mov.b64 	%rd6149, {%r3582, %r3581};
	shf.l.wrap.b32 	%r3583, %r3579, %r3580, 30;
	shf.l.wrap.b32 	%r3584, %r3580, %r3579, 30;
	mov.b64 	%rd6150, {%r3584, %r3583};
	xor.b64  	%rd6151, %rd6150, %rd6149;
	shf.l.wrap.b32 	%r3585, %r3579, %r3580, 25;
	shf.l.wrap.b32 	%r3586, %r3580, %r3579, 25;
	mov.b64 	%rd6152, {%r3586, %r3585};
	xor.b64  	%rd6153, %rd6151, %rd6152;
	xor.b64  	%rd6154, %rd21422, %rd21424;
	xor.b64  	%rd6155, %rd21422, %rd21423;
	and.b64  	%rd6156, %rd6155, %rd6154;
	xor.b64  	%rd6157, %rd6156, %rd21422;
	add.s64 	%rd6158, %rd6148, %rd6157;
	add.s64 	%rd21421, %rd6158, %rd6153;
	add.s32 	%r14351, %r14351, 16;
	setp.lt.s32	%p61, %r14351, 80;
	@%p61 bra 	BB1_94;

	add.s64 	%rd21460, %rd327, %rd21421;
	st.local.u64 	[%rd1], %rd21460;
	add.s64 	%rd21459, %rd329, %rd21422;
	st.local.u64 	[%rd1+8], %rd21459;
	add.s64 	%rd21458, %rd328, %rd21423;
	st.local.u64 	[%rd1+16], %rd21458;
	add.s64 	%rd21457, %rd326, %rd21424;
	st.local.u64 	[%rd1+24], %rd21457;
	add.s64 	%rd21456, %rd321, %rd21425;
	st.local.u64 	[%rd1+32], %rd21456;
	add.s64 	%rd21455, %rd323, %rd21426;
	st.local.u64 	[%rd1+40], %rd21455;
	add.s64 	%rd21454, %rd322, %rd21427;
	st.local.u64 	[%rd1+48], %rd21454;
	add.s64 	%rd21453, %rd324, %rd21428;
	st.local.u64 	[%rd1+56], %rd21453;
	mov.u64 	%rd21461, 0;
	st.local.u64 	[%rd179], %rd21461;
	st.local.u64 	[%rd265], %rd21461;
	st.local.u64 	[%rd265+8], %rd21461;
	st.local.u64 	[%rd265+16], %rd21461;
	st.local.u64 	[%rd265+24], %rd21461;
	st.local.u64 	[%rd265+32], %rd21461;
	st.local.u64 	[%rd265+40], %rd21461;
	st.local.u64 	[%rd265+48], %rd21461;
	st.local.u64 	[%rd265+56], %rd21461;
	st.local.u64 	[%rd265+64], %rd21461;
	st.local.u64 	[%rd265+72], %rd21461;
	st.local.u64 	[%rd265+80], %rd21461;
	st.local.u64 	[%rd265+88], %rd21461;
	st.local.u64 	[%rd265+96], %rd21461;
	st.local.u64 	[%rd265+104], %rd21461;
	st.local.u64 	[%rd265+112], %rd21461;
	mov.u64 	%rd21462, %rd21461;
	mov.u64 	%rd21463, %rd21461;
	mov.u64 	%rd21464, %rd21461;
	mov.u64 	%rd21465, %rd21461;
	mov.u64 	%rd21466, %rd21461;
	mov.u64 	%rd21467, %rd21461;
	mov.u64 	%rd21468, %rd21461;
	mov.u64 	%rd21469, %rd21461;
	mov.u64 	%rd21470, %rd21461;
	mov.u64 	%rd21471, %rd21461;
	mov.u64 	%rd21472, %rd21461;
	mov.u64 	%rd21473, %rd21461;
	mov.u64 	%rd21474, %rd21461;
	mov.u64 	%rd21475, %rd21461;
	bra.uni 	BB1_96;

BB1_92:
	ld.local.u64 	%rd21474, [%rd265];
	ld.local.u64 	%rd21473, [%rd265+8];
	ld.local.u64 	%rd21472, [%rd265+16];
	ld.local.u64 	%rd21471, [%rd265+24];
	ld.local.u64 	%rd21470, [%rd265+32];
	ld.local.u64 	%rd21469, [%rd265+40];
	ld.local.u64 	%rd21468, [%rd265+48];
	ld.local.u64 	%rd21467, [%rd265+56];
	ld.local.u64 	%rd21466, [%rd265+64];
	ld.local.u64 	%rd21465, [%rd265+72];
	ld.local.u64 	%rd21464, [%rd265+80];
	ld.local.u64 	%rd21463, [%rd265+88];
	ld.local.u64 	%rd21462, [%rd265+96];
	ld.local.u64 	%rd21461, [%rd265+104];
	ld.local.u64 	%rd21460, [%rd1];
	ld.local.u64 	%rd21459, [%rd1+8];
	ld.local.u64 	%rd21458, [%rd1+16];
	ld.local.u64 	%rd21457, [%rd1+24];
	ld.local.u64 	%rd21456, [%rd1+32];
	ld.local.u64 	%rd21455, [%rd1+40];
	ld.local.u64 	%rd21454, [%rd1+48];
	ld.local.u64 	%rd21453, [%rd1+56];
	ld.const.u64 	%rd21452, [k_sha512];
	ld.const.u64 	%rd21451, [k_sha512+8];
	ld.const.u64 	%rd21450, [k_sha512+16];
	ld.const.u64 	%rd21449, [k_sha512+24];
	ld.const.u64 	%rd21448, [k_sha512+32];
	ld.const.u64 	%rd21447, [k_sha512+40];
	ld.const.u64 	%rd21446, [k_sha512+48];
	ld.const.u64 	%rd21445, [k_sha512+56];
	ld.const.u64 	%rd21444, [k_sha512+64];
	ld.const.u64 	%rd21443, [k_sha512+72];
	ld.const.u64 	%rd21442, [k_sha512+80];
	ld.const.u64 	%rd21441, [k_sha512+88];
	ld.const.u64 	%rd21440, [k_sha512+96];
	ld.const.u64 	%rd21439, [k_sha512+104];
	ld.const.u64 	%rd21438, [k_sha512+112];
	ld.const.u64 	%rd21437, [k_sha512+120];

BB1_96:
	add.u64 	%rd6174, %SP, 240;
	cvta.to.local.u64 	%rd448, %rd6174;
	ld.local.u32 	%r3588, [%rd1+192];
	shl.b32 	%r3589, %r3588, 3;
	cvt.s64.s32	%rd6175, %r3589;
	st.local.u64 	[%rd265+112], %rd6175;
	shr.u64 	%rd6176, %rd21475, 32;
	shr.u64 	%rd6177, %rd21474, 32;
	shr.u64 	%rd6178, %rd21473, 32;
	shr.u64 	%rd6179, %rd21472, 32;
	shr.u64 	%rd6180, %rd21471, 32;
	shr.u64 	%rd6181, %rd21470, 32;
	shr.u64 	%rd6182, %rd21469, 32;
	shr.u64 	%rd6183, %rd21468, 32;
	shr.u64 	%rd6184, %rd21467, 32;
	shr.u64 	%rd6185, %rd21466, 32;
	shr.u64 	%rd6186, %rd21465, 32;
	shr.u64 	%rd6187, %rd21464, 32;
	shr.u64 	%rd6188, %rd21463, 32;
	shr.u64 	%rd6189, %rd21462, 32;
	shr.u64 	%rd6190, %rd21461, 32;
	shr.u64 	%rd6191, %rd6175, 32;
	bfi.b64 	%rd21492, %rd6176, %rd21475, 32, 32;
	bfi.b64 	%rd21493, %rd6177, %rd21474, 32, 32;
	bfi.b64 	%rd21494, %rd6178, %rd21473, 32, 32;
	bfi.b64 	%rd21495, %rd6179, %rd21472, 32, 32;
	bfi.b64 	%rd21496, %rd6180, %rd21471, 32, 32;
	bfi.b64 	%rd21497, %rd6181, %rd21470, 32, 32;
	bfi.b64 	%rd21498, %rd6182, %rd21469, 32, 32;
	bfi.b64 	%rd21499, %rd6183, %rd21468, 32, 32;
	bfi.b64 	%rd21483, %rd6184, %rd21467, 32, 32;
	bfi.b64 	%rd21482, %rd6185, %rd21466, 32, 32;
	bfi.b64 	%rd21481, %rd6186, %rd21465, 32, 32;
	bfi.b64 	%rd21480, %rd6187, %rd21464, 32, 32;
	bfi.b64 	%rd21479, %rd6188, %rd21463, 32, 32;
	bfi.b64 	%rd21478, %rd6189, %rd21462, 32, 32;
	bfi.b64 	%rd21477, %rd6190, %rd21461, 32, 32;
	cvt.u32.u64	%r3590, %rd6191;
	mov.b64	%rd21476, {%r3589, %r3590};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3591,%dummy}, %rd21456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3592}, %rd21456;
	}
	shf.r.wrap.b32 	%r3593, %r3592, %r3591, 18;
	shf.r.wrap.b32 	%r3594, %r3591, %r3592, 18;
	mov.b64 	%rd6192, {%r3594, %r3593};
	shf.r.wrap.b32 	%r3595, %r3592, %r3591, 14;
	shf.r.wrap.b32 	%r3596, %r3591, %r3592, 14;
	mov.b64 	%rd6193, {%r3596, %r3595};
	xor.b64  	%rd6194, %rd6192, %rd6193;
	shf.l.wrap.b32 	%r3597, %r3591, %r3592, 23;
	shf.l.wrap.b32 	%r3598, %r3592, %r3591, 23;
	mov.b64 	%rd6195, {%r3598, %r3597};
	xor.b64  	%rd6196, %rd6194, %rd6195;
	xor.b64  	%rd6197, %rd21454, %rd21455;
	and.b64  	%rd6198, %rd6197, %rd21456;
	xor.b64  	%rd6199, %rd6198, %rd21454;
	add.s64 	%rd6200, %rd21453, %rd21492;
	add.s64 	%rd6201, %rd6200, %rd21452;
	add.s64 	%rd6202, %rd6201, %rd6199;
	add.s64 	%rd6203, %rd6202, %rd6196;
	add.s64 	%rd6204, %rd6203, %rd21457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3599}, %rd21460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3600,%dummy}, %rd21460;
	}
	shf.l.wrap.b32 	%r3601, %r3600, %r3599, 30;
	shf.l.wrap.b32 	%r3602, %r3599, %r3600, 30;
	mov.b64 	%rd6205, {%r3602, %r3601};
	shf.r.wrap.b32 	%r3603, %r3599, %r3600, 28;
	shf.r.wrap.b32 	%r3604, %r3600, %r3599, 28;
	mov.b64 	%rd6206, {%r3604, %r3603};
	xor.b64  	%rd6207, %rd6205, %rd6206;
	shf.l.wrap.b32 	%r3605, %r3600, %r3599, 25;
	shf.l.wrap.b32 	%r3606, %r3599, %r3600, 25;
	mov.b64 	%rd6208, {%r3606, %r3605};
	xor.b64  	%rd6209, %rd6207, %rd6208;
	xor.b64  	%rd6210, %rd21459, %rd21460;
	xor.b64  	%rd6211, %rd21458, %rd21460;
	and.b64  	%rd6212, %rd6211, %rd6210;
	xor.b64  	%rd6213, %rd6212, %rd21460;
	add.s64 	%rd6214, %rd6203, %rd6213;
	add.s64 	%rd6215, %rd6214, %rd6209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3607,%dummy}, %rd6204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3608}, %rd6204;
	}
	shf.r.wrap.b32 	%r3609, %r3608, %r3607, 14;
	shf.r.wrap.b32 	%r3610, %r3607, %r3608, 14;
	mov.b64 	%rd6216, {%r3610, %r3609};
	shf.r.wrap.b32 	%r3611, %r3608, %r3607, 18;
	shf.r.wrap.b32 	%r3612, %r3607, %r3608, 18;
	mov.b64 	%rd6217, {%r3612, %r3611};
	xor.b64  	%rd6218, %rd6217, %rd6216;
	shf.l.wrap.b32 	%r3613, %r3607, %r3608, 23;
	shf.l.wrap.b32 	%r3614, %r3608, %r3607, 23;
	mov.b64 	%rd6219, {%r3614, %r3613};
	xor.b64  	%rd6220, %rd6218, %rd6219;
	xor.b64  	%rd6221, %rd21455, %rd21456;
	and.b64  	%rd6222, %rd6204, %rd6221;
	xor.b64  	%rd6223, %rd6222, %rd21455;
	add.s64 	%rd6224, %rd21454, %rd21493;
	add.s64 	%rd6225, %rd6224, %rd21451;
	add.s64 	%rd6226, %rd6225, %rd6223;
	add.s64 	%rd6227, %rd6226, %rd6220;
	add.s64 	%rd6228, %rd6227, %rd21458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3615,%dummy}, %rd6215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3616}, %rd6215;
	}
	shf.r.wrap.b32 	%r3617, %r3616, %r3615, 28;
	shf.r.wrap.b32 	%r3618, %r3615, %r3616, 28;
	mov.b64 	%rd6229, {%r3618, %r3617};
	shf.l.wrap.b32 	%r3619, %r3615, %r3616, 30;
	shf.l.wrap.b32 	%r3620, %r3616, %r3615, 30;
	mov.b64 	%rd6230, {%r3620, %r3619};
	xor.b64  	%rd6231, %rd6230, %rd6229;
	shf.l.wrap.b32 	%r3621, %r3615, %r3616, 25;
	shf.l.wrap.b32 	%r3622, %r3616, %r3615, 25;
	mov.b64 	%rd6232, {%r3622, %r3621};
	xor.b64  	%rd6233, %rd6231, %rd6232;
	xor.b64  	%rd6234, %rd6215, %rd21459;
	xor.b64  	%rd6235, %rd6215, %rd21460;
	and.b64  	%rd6236, %rd6235, %rd6234;
	xor.b64  	%rd6237, %rd6236, %rd6215;
	add.s64 	%rd6238, %rd6227, %rd6237;
	add.s64 	%rd6239, %rd6238, %rd6233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3623,%dummy}, %rd6228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3624}, %rd6228;
	}
	shf.r.wrap.b32 	%r3625, %r3624, %r3623, 14;
	shf.r.wrap.b32 	%r3626, %r3623, %r3624, 14;
	mov.b64 	%rd6240, {%r3626, %r3625};
	shf.r.wrap.b32 	%r3627, %r3624, %r3623, 18;
	shf.r.wrap.b32 	%r3628, %r3623, %r3624, 18;
	mov.b64 	%rd6241, {%r3628, %r3627};
	xor.b64  	%rd6242, %rd6241, %rd6240;
	shf.l.wrap.b32 	%r3629, %r3623, %r3624, 23;
	shf.l.wrap.b32 	%r3630, %r3624, %r3623, 23;
	mov.b64 	%rd6243, {%r3630, %r3629};
	xor.b64  	%rd6244, %rd6242, %rd6243;
	xor.b64  	%rd6245, %rd6204, %rd21456;
	and.b64  	%rd6246, %rd6228, %rd6245;
	xor.b64  	%rd6247, %rd6246, %rd21456;
	add.s64 	%rd6248, %rd21455, %rd21494;
	add.s64 	%rd6249, %rd6248, %rd21450;
	add.s64 	%rd6250, %rd6249, %rd6247;
	add.s64 	%rd6251, %rd6250, %rd6244;
	add.s64 	%rd6252, %rd6251, %rd21459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3631,%dummy}, %rd6239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3632}, %rd6239;
	}
	shf.r.wrap.b32 	%r3633, %r3632, %r3631, 28;
	shf.r.wrap.b32 	%r3634, %r3631, %r3632, 28;
	mov.b64 	%rd6253, {%r3634, %r3633};
	shf.l.wrap.b32 	%r3635, %r3631, %r3632, 30;
	shf.l.wrap.b32 	%r3636, %r3632, %r3631, 30;
	mov.b64 	%rd6254, {%r3636, %r3635};
	xor.b64  	%rd6255, %rd6254, %rd6253;
	shf.l.wrap.b32 	%r3637, %r3631, %r3632, 25;
	shf.l.wrap.b32 	%r3638, %r3632, %r3631, 25;
	mov.b64 	%rd6256, {%r3638, %r3637};
	xor.b64  	%rd6257, %rd6255, %rd6256;
	xor.b64  	%rd6258, %rd6239, %rd21460;
	xor.b64  	%rd6259, %rd6239, %rd6215;
	and.b64  	%rd6260, %rd6259, %rd6258;
	xor.b64  	%rd6261, %rd6260, %rd6239;
	add.s64 	%rd6262, %rd6251, %rd6261;
	add.s64 	%rd6263, %rd6262, %rd6257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3639,%dummy}, %rd6252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3640}, %rd6252;
	}
	shf.r.wrap.b32 	%r3641, %r3640, %r3639, 14;
	shf.r.wrap.b32 	%r3642, %r3639, %r3640, 14;
	mov.b64 	%rd6264, {%r3642, %r3641};
	shf.r.wrap.b32 	%r3643, %r3640, %r3639, 18;
	shf.r.wrap.b32 	%r3644, %r3639, %r3640, 18;
	mov.b64 	%rd6265, {%r3644, %r3643};
	xor.b64  	%rd6266, %rd6265, %rd6264;
	shf.l.wrap.b32 	%r3645, %r3639, %r3640, 23;
	shf.l.wrap.b32 	%r3646, %r3640, %r3639, 23;
	mov.b64 	%rd6267, {%r3646, %r3645};
	xor.b64  	%rd6268, %rd6266, %rd6267;
	xor.b64  	%rd6269, %rd6228, %rd6204;
	and.b64  	%rd6270, %rd6252, %rd6269;
	xor.b64  	%rd6271, %rd6270, %rd6204;
	add.s64 	%rd6272, %rd21456, %rd21495;
	add.s64 	%rd6273, %rd6272, %rd21449;
	add.s64 	%rd6274, %rd6273, %rd6271;
	add.s64 	%rd6275, %rd6274, %rd6268;
	add.s64 	%rd6276, %rd6275, %rd21460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3647,%dummy}, %rd6263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3648}, %rd6263;
	}
	shf.r.wrap.b32 	%r3649, %r3648, %r3647, 28;
	shf.r.wrap.b32 	%r3650, %r3647, %r3648, 28;
	mov.b64 	%rd6277, {%r3650, %r3649};
	shf.l.wrap.b32 	%r3651, %r3647, %r3648, 30;
	shf.l.wrap.b32 	%r3652, %r3648, %r3647, 30;
	mov.b64 	%rd6278, {%r3652, %r3651};
	xor.b64  	%rd6279, %rd6278, %rd6277;
	shf.l.wrap.b32 	%r3653, %r3647, %r3648, 25;
	shf.l.wrap.b32 	%r3654, %r3648, %r3647, 25;
	mov.b64 	%rd6280, {%r3654, %r3653};
	xor.b64  	%rd6281, %rd6279, %rd6280;
	xor.b64  	%rd6282, %rd6263, %rd6215;
	xor.b64  	%rd6283, %rd6263, %rd6239;
	and.b64  	%rd6284, %rd6283, %rd6282;
	xor.b64  	%rd6285, %rd6284, %rd6263;
	add.s64 	%rd6286, %rd6275, %rd6285;
	add.s64 	%rd6287, %rd6286, %rd6281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3655,%dummy}, %rd6276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3656}, %rd6276;
	}
	shf.r.wrap.b32 	%r3657, %r3656, %r3655, 14;
	shf.r.wrap.b32 	%r3658, %r3655, %r3656, 14;
	mov.b64 	%rd6288, {%r3658, %r3657};
	shf.r.wrap.b32 	%r3659, %r3656, %r3655, 18;
	shf.r.wrap.b32 	%r3660, %r3655, %r3656, 18;
	mov.b64 	%rd6289, {%r3660, %r3659};
	xor.b64  	%rd6290, %rd6289, %rd6288;
	shf.l.wrap.b32 	%r3661, %r3655, %r3656, 23;
	shf.l.wrap.b32 	%r3662, %r3656, %r3655, 23;
	mov.b64 	%rd6291, {%r3662, %r3661};
	xor.b64  	%rd6292, %rd6290, %rd6291;
	xor.b64  	%rd6293, %rd6252, %rd6228;
	and.b64  	%rd6294, %rd6276, %rd6293;
	xor.b64  	%rd6295, %rd6294, %rd6228;
	add.s64 	%rd6296, %rd6204, %rd21496;
	add.s64 	%rd6297, %rd6296, %rd21448;
	add.s64 	%rd6298, %rd6297, %rd6295;
	add.s64 	%rd6299, %rd6298, %rd6292;
	add.s64 	%rd6300, %rd6299, %rd6215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3663,%dummy}, %rd6287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3664}, %rd6287;
	}
	shf.r.wrap.b32 	%r3665, %r3664, %r3663, 28;
	shf.r.wrap.b32 	%r3666, %r3663, %r3664, 28;
	mov.b64 	%rd6301, {%r3666, %r3665};
	shf.l.wrap.b32 	%r3667, %r3663, %r3664, 30;
	shf.l.wrap.b32 	%r3668, %r3664, %r3663, 30;
	mov.b64 	%rd6302, {%r3668, %r3667};
	xor.b64  	%rd6303, %rd6302, %rd6301;
	shf.l.wrap.b32 	%r3669, %r3663, %r3664, 25;
	shf.l.wrap.b32 	%r3670, %r3664, %r3663, 25;
	mov.b64 	%rd6304, {%r3670, %r3669};
	xor.b64  	%rd6305, %rd6303, %rd6304;
	xor.b64  	%rd6306, %rd6287, %rd6239;
	xor.b64  	%rd6307, %rd6287, %rd6263;
	and.b64  	%rd6308, %rd6307, %rd6306;
	xor.b64  	%rd6309, %rd6308, %rd6287;
	add.s64 	%rd6310, %rd6299, %rd6309;
	add.s64 	%rd6311, %rd6310, %rd6305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3671,%dummy}, %rd6300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3672}, %rd6300;
	}
	shf.r.wrap.b32 	%r3673, %r3672, %r3671, 14;
	shf.r.wrap.b32 	%r3674, %r3671, %r3672, 14;
	mov.b64 	%rd6312, {%r3674, %r3673};
	shf.r.wrap.b32 	%r3675, %r3672, %r3671, 18;
	shf.r.wrap.b32 	%r3676, %r3671, %r3672, 18;
	mov.b64 	%rd6313, {%r3676, %r3675};
	xor.b64  	%rd6314, %rd6313, %rd6312;
	shf.l.wrap.b32 	%r3677, %r3671, %r3672, 23;
	shf.l.wrap.b32 	%r3678, %r3672, %r3671, 23;
	mov.b64 	%rd6315, {%r3678, %r3677};
	xor.b64  	%rd6316, %rd6314, %rd6315;
	xor.b64  	%rd6317, %rd6276, %rd6252;
	and.b64  	%rd6318, %rd6300, %rd6317;
	xor.b64  	%rd6319, %rd6318, %rd6252;
	add.s64 	%rd6320, %rd6228, %rd21497;
	add.s64 	%rd6321, %rd6320, %rd21447;
	add.s64 	%rd6322, %rd6321, %rd6319;
	add.s64 	%rd6323, %rd6322, %rd6316;
	add.s64 	%rd6324, %rd6323, %rd6239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3679,%dummy}, %rd6311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3680}, %rd6311;
	}
	shf.r.wrap.b32 	%r3681, %r3680, %r3679, 28;
	shf.r.wrap.b32 	%r3682, %r3679, %r3680, 28;
	mov.b64 	%rd6325, {%r3682, %r3681};
	shf.l.wrap.b32 	%r3683, %r3679, %r3680, 30;
	shf.l.wrap.b32 	%r3684, %r3680, %r3679, 30;
	mov.b64 	%rd6326, {%r3684, %r3683};
	xor.b64  	%rd6327, %rd6326, %rd6325;
	shf.l.wrap.b32 	%r3685, %r3679, %r3680, 25;
	shf.l.wrap.b32 	%r3686, %r3680, %r3679, 25;
	mov.b64 	%rd6328, {%r3686, %r3685};
	xor.b64  	%rd6329, %rd6327, %rd6328;
	xor.b64  	%rd6330, %rd6311, %rd6263;
	xor.b64  	%rd6331, %rd6311, %rd6287;
	and.b64  	%rd6332, %rd6331, %rd6330;
	xor.b64  	%rd6333, %rd6332, %rd6311;
	add.s64 	%rd6334, %rd6323, %rd6333;
	add.s64 	%rd6335, %rd6334, %rd6329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3687,%dummy}, %rd6324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3688}, %rd6324;
	}
	shf.r.wrap.b32 	%r3689, %r3688, %r3687, 14;
	shf.r.wrap.b32 	%r3690, %r3687, %r3688, 14;
	mov.b64 	%rd6336, {%r3690, %r3689};
	shf.r.wrap.b32 	%r3691, %r3688, %r3687, 18;
	shf.r.wrap.b32 	%r3692, %r3687, %r3688, 18;
	mov.b64 	%rd6337, {%r3692, %r3691};
	xor.b64  	%rd6338, %rd6337, %rd6336;
	shf.l.wrap.b32 	%r3693, %r3687, %r3688, 23;
	shf.l.wrap.b32 	%r3694, %r3688, %r3687, 23;
	mov.b64 	%rd6339, {%r3694, %r3693};
	xor.b64  	%rd6340, %rd6338, %rd6339;
	xor.b64  	%rd6341, %rd6300, %rd6276;
	and.b64  	%rd6342, %rd6324, %rd6341;
	xor.b64  	%rd6343, %rd6342, %rd6276;
	add.s64 	%rd6344, %rd6252, %rd21498;
	add.s64 	%rd6345, %rd6344, %rd21446;
	add.s64 	%rd6346, %rd6345, %rd6343;
	add.s64 	%rd6347, %rd6346, %rd6340;
	add.s64 	%rd6348, %rd6347, %rd6263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3695,%dummy}, %rd6335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3696}, %rd6335;
	}
	shf.r.wrap.b32 	%r3697, %r3696, %r3695, 28;
	shf.r.wrap.b32 	%r3698, %r3695, %r3696, 28;
	mov.b64 	%rd6349, {%r3698, %r3697};
	shf.l.wrap.b32 	%r3699, %r3695, %r3696, 30;
	shf.l.wrap.b32 	%r3700, %r3696, %r3695, 30;
	mov.b64 	%rd6350, {%r3700, %r3699};
	xor.b64  	%rd6351, %rd6350, %rd6349;
	shf.l.wrap.b32 	%r3701, %r3695, %r3696, 25;
	shf.l.wrap.b32 	%r3702, %r3696, %r3695, 25;
	mov.b64 	%rd6352, {%r3702, %r3701};
	xor.b64  	%rd6353, %rd6351, %rd6352;
	xor.b64  	%rd6354, %rd6335, %rd6287;
	xor.b64  	%rd6355, %rd6335, %rd6311;
	and.b64  	%rd6356, %rd6355, %rd6354;
	xor.b64  	%rd6357, %rd6356, %rd6335;
	add.s64 	%rd6358, %rd6347, %rd6357;
	add.s64 	%rd6359, %rd6358, %rd6353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3703,%dummy}, %rd6348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3704}, %rd6348;
	}
	shf.r.wrap.b32 	%r3705, %r3704, %r3703, 14;
	shf.r.wrap.b32 	%r3706, %r3703, %r3704, 14;
	mov.b64 	%rd6360, {%r3706, %r3705};
	shf.r.wrap.b32 	%r3707, %r3704, %r3703, 18;
	shf.r.wrap.b32 	%r3708, %r3703, %r3704, 18;
	mov.b64 	%rd6361, {%r3708, %r3707};
	xor.b64  	%rd6362, %rd6361, %rd6360;
	shf.l.wrap.b32 	%r3709, %r3703, %r3704, 23;
	shf.l.wrap.b32 	%r3710, %r3704, %r3703, 23;
	mov.b64 	%rd6363, {%r3710, %r3709};
	xor.b64  	%rd6364, %rd6362, %rd6363;
	xor.b64  	%rd6365, %rd6324, %rd6300;
	and.b64  	%rd6366, %rd6348, %rd6365;
	xor.b64  	%rd6367, %rd6366, %rd6300;
	add.s64 	%rd6368, %rd6276, %rd21499;
	add.s64 	%rd6369, %rd6368, %rd21445;
	add.s64 	%rd6370, %rd6369, %rd6367;
	add.s64 	%rd6371, %rd6370, %rd6364;
	add.s64 	%rd6372, %rd6371, %rd6287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3711,%dummy}, %rd6359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3712}, %rd6359;
	}
	shf.r.wrap.b32 	%r3713, %r3712, %r3711, 28;
	shf.r.wrap.b32 	%r3714, %r3711, %r3712, 28;
	mov.b64 	%rd6373, {%r3714, %r3713};
	shf.l.wrap.b32 	%r3715, %r3711, %r3712, 30;
	shf.l.wrap.b32 	%r3716, %r3712, %r3711, 30;
	mov.b64 	%rd6374, {%r3716, %r3715};
	xor.b64  	%rd6375, %rd6374, %rd6373;
	shf.l.wrap.b32 	%r3717, %r3711, %r3712, 25;
	shf.l.wrap.b32 	%r3718, %r3712, %r3711, 25;
	mov.b64 	%rd6376, {%r3718, %r3717};
	xor.b64  	%rd6377, %rd6375, %rd6376;
	xor.b64  	%rd6378, %rd6359, %rd6311;
	xor.b64  	%rd6379, %rd6359, %rd6335;
	and.b64  	%rd6380, %rd6379, %rd6378;
	xor.b64  	%rd6381, %rd6380, %rd6359;
	add.s64 	%rd6382, %rd6371, %rd6381;
	add.s64 	%rd6383, %rd6382, %rd6377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3719,%dummy}, %rd6372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3720}, %rd6372;
	}
	shf.r.wrap.b32 	%r3721, %r3720, %r3719, 14;
	shf.r.wrap.b32 	%r3722, %r3719, %r3720, 14;
	mov.b64 	%rd6384, {%r3722, %r3721};
	shf.r.wrap.b32 	%r3723, %r3720, %r3719, 18;
	shf.r.wrap.b32 	%r3724, %r3719, %r3720, 18;
	mov.b64 	%rd6385, {%r3724, %r3723};
	xor.b64  	%rd6386, %rd6385, %rd6384;
	shf.l.wrap.b32 	%r3725, %r3719, %r3720, 23;
	shf.l.wrap.b32 	%r3726, %r3720, %r3719, 23;
	mov.b64 	%rd6387, {%r3726, %r3725};
	xor.b64  	%rd6388, %rd6386, %rd6387;
	xor.b64  	%rd6389, %rd6348, %rd6324;
	and.b64  	%rd6390, %rd6372, %rd6389;
	xor.b64  	%rd6391, %rd6390, %rd6324;
	add.s64 	%rd6392, %rd6300, %rd21483;
	add.s64 	%rd6393, %rd6392, %rd21444;
	add.s64 	%rd6394, %rd6393, %rd6391;
	add.s64 	%rd6395, %rd6394, %rd6388;
	add.s64 	%rd6396, %rd6395, %rd6311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3727,%dummy}, %rd6383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3728}, %rd6383;
	}
	shf.r.wrap.b32 	%r3729, %r3728, %r3727, 28;
	shf.r.wrap.b32 	%r3730, %r3727, %r3728, 28;
	mov.b64 	%rd6397, {%r3730, %r3729};
	shf.l.wrap.b32 	%r3731, %r3727, %r3728, 30;
	shf.l.wrap.b32 	%r3732, %r3728, %r3727, 30;
	mov.b64 	%rd6398, {%r3732, %r3731};
	xor.b64  	%rd6399, %rd6398, %rd6397;
	shf.l.wrap.b32 	%r3733, %r3727, %r3728, 25;
	shf.l.wrap.b32 	%r3734, %r3728, %r3727, 25;
	mov.b64 	%rd6400, {%r3734, %r3733};
	xor.b64  	%rd6401, %rd6399, %rd6400;
	xor.b64  	%rd6402, %rd6383, %rd6335;
	xor.b64  	%rd6403, %rd6383, %rd6359;
	and.b64  	%rd6404, %rd6403, %rd6402;
	xor.b64  	%rd6405, %rd6404, %rd6383;
	add.s64 	%rd6406, %rd6395, %rd6405;
	add.s64 	%rd6407, %rd6406, %rd6401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3735,%dummy}, %rd6396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3736}, %rd6396;
	}
	shf.r.wrap.b32 	%r3737, %r3736, %r3735, 14;
	shf.r.wrap.b32 	%r3738, %r3735, %r3736, 14;
	mov.b64 	%rd6408, {%r3738, %r3737};
	shf.r.wrap.b32 	%r3739, %r3736, %r3735, 18;
	shf.r.wrap.b32 	%r3740, %r3735, %r3736, 18;
	mov.b64 	%rd6409, {%r3740, %r3739};
	xor.b64  	%rd6410, %rd6409, %rd6408;
	shf.l.wrap.b32 	%r3741, %r3735, %r3736, 23;
	shf.l.wrap.b32 	%r3742, %r3736, %r3735, 23;
	mov.b64 	%rd6411, {%r3742, %r3741};
	xor.b64  	%rd6412, %rd6410, %rd6411;
	xor.b64  	%rd6413, %rd6372, %rd6348;
	and.b64  	%rd6414, %rd6396, %rd6413;
	xor.b64  	%rd6415, %rd6414, %rd6348;
	add.s64 	%rd6416, %rd6324, %rd21482;
	add.s64 	%rd6417, %rd6416, %rd21443;
	add.s64 	%rd6418, %rd6417, %rd6415;
	add.s64 	%rd6419, %rd6418, %rd6412;
	add.s64 	%rd6420, %rd6419, %rd6335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3743,%dummy}, %rd6407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3744}, %rd6407;
	}
	shf.r.wrap.b32 	%r3745, %r3744, %r3743, 28;
	shf.r.wrap.b32 	%r3746, %r3743, %r3744, 28;
	mov.b64 	%rd6421, {%r3746, %r3745};
	shf.l.wrap.b32 	%r3747, %r3743, %r3744, 30;
	shf.l.wrap.b32 	%r3748, %r3744, %r3743, 30;
	mov.b64 	%rd6422, {%r3748, %r3747};
	xor.b64  	%rd6423, %rd6422, %rd6421;
	shf.l.wrap.b32 	%r3749, %r3743, %r3744, 25;
	shf.l.wrap.b32 	%r3750, %r3744, %r3743, 25;
	mov.b64 	%rd6424, {%r3750, %r3749};
	xor.b64  	%rd6425, %rd6423, %rd6424;
	xor.b64  	%rd6426, %rd6407, %rd6359;
	xor.b64  	%rd6427, %rd6407, %rd6383;
	and.b64  	%rd6428, %rd6427, %rd6426;
	xor.b64  	%rd6429, %rd6428, %rd6407;
	add.s64 	%rd6430, %rd6419, %rd6429;
	add.s64 	%rd6431, %rd6430, %rd6425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3751,%dummy}, %rd6420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3752}, %rd6420;
	}
	shf.r.wrap.b32 	%r3753, %r3752, %r3751, 14;
	shf.r.wrap.b32 	%r3754, %r3751, %r3752, 14;
	mov.b64 	%rd6432, {%r3754, %r3753};
	shf.r.wrap.b32 	%r3755, %r3752, %r3751, 18;
	shf.r.wrap.b32 	%r3756, %r3751, %r3752, 18;
	mov.b64 	%rd6433, {%r3756, %r3755};
	xor.b64  	%rd6434, %rd6433, %rd6432;
	shf.l.wrap.b32 	%r3757, %r3751, %r3752, 23;
	shf.l.wrap.b32 	%r3758, %r3752, %r3751, 23;
	mov.b64 	%rd6435, {%r3758, %r3757};
	xor.b64  	%rd6436, %rd6434, %rd6435;
	xor.b64  	%rd6437, %rd6396, %rd6372;
	and.b64  	%rd6438, %rd6420, %rd6437;
	xor.b64  	%rd6439, %rd6438, %rd6372;
	add.s64 	%rd6440, %rd6348, %rd21481;
	add.s64 	%rd6441, %rd6440, %rd21442;
	add.s64 	%rd6442, %rd6441, %rd6439;
	add.s64 	%rd6443, %rd6442, %rd6436;
	add.s64 	%rd6444, %rd6443, %rd6359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3759,%dummy}, %rd6431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3760}, %rd6431;
	}
	shf.r.wrap.b32 	%r3761, %r3760, %r3759, 28;
	shf.r.wrap.b32 	%r3762, %r3759, %r3760, 28;
	mov.b64 	%rd6445, {%r3762, %r3761};
	shf.l.wrap.b32 	%r3763, %r3759, %r3760, 30;
	shf.l.wrap.b32 	%r3764, %r3760, %r3759, 30;
	mov.b64 	%rd6446, {%r3764, %r3763};
	xor.b64  	%rd6447, %rd6446, %rd6445;
	shf.l.wrap.b32 	%r3765, %r3759, %r3760, 25;
	shf.l.wrap.b32 	%r3766, %r3760, %r3759, 25;
	mov.b64 	%rd6448, {%r3766, %r3765};
	xor.b64  	%rd6449, %rd6447, %rd6448;
	xor.b64  	%rd6450, %rd6431, %rd6383;
	xor.b64  	%rd6451, %rd6431, %rd6407;
	and.b64  	%rd6452, %rd6451, %rd6450;
	xor.b64  	%rd6453, %rd6452, %rd6431;
	add.s64 	%rd6454, %rd6443, %rd6453;
	add.s64 	%rd6455, %rd6454, %rd6449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3767,%dummy}, %rd6444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3768}, %rd6444;
	}
	shf.r.wrap.b32 	%r3769, %r3768, %r3767, 14;
	shf.r.wrap.b32 	%r3770, %r3767, %r3768, 14;
	mov.b64 	%rd6456, {%r3770, %r3769};
	shf.r.wrap.b32 	%r3771, %r3768, %r3767, 18;
	shf.r.wrap.b32 	%r3772, %r3767, %r3768, 18;
	mov.b64 	%rd6457, {%r3772, %r3771};
	xor.b64  	%rd6458, %rd6457, %rd6456;
	shf.l.wrap.b32 	%r3773, %r3767, %r3768, 23;
	shf.l.wrap.b32 	%r3774, %r3768, %r3767, 23;
	mov.b64 	%rd6459, {%r3774, %r3773};
	xor.b64  	%rd6460, %rd6458, %rd6459;
	xor.b64  	%rd6461, %rd6420, %rd6396;
	and.b64  	%rd6462, %rd6444, %rd6461;
	xor.b64  	%rd6463, %rd6462, %rd6396;
	add.s64 	%rd6464, %rd6372, %rd21480;
	add.s64 	%rd6465, %rd6464, %rd21441;
	add.s64 	%rd6466, %rd6465, %rd6463;
	add.s64 	%rd6467, %rd6466, %rd6460;
	add.s64 	%rd6468, %rd6467, %rd6383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3775,%dummy}, %rd6455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3776}, %rd6455;
	}
	shf.r.wrap.b32 	%r3777, %r3776, %r3775, 28;
	shf.r.wrap.b32 	%r3778, %r3775, %r3776, 28;
	mov.b64 	%rd6469, {%r3778, %r3777};
	shf.l.wrap.b32 	%r3779, %r3775, %r3776, 30;
	shf.l.wrap.b32 	%r3780, %r3776, %r3775, 30;
	mov.b64 	%rd6470, {%r3780, %r3779};
	xor.b64  	%rd6471, %rd6470, %rd6469;
	shf.l.wrap.b32 	%r3781, %r3775, %r3776, 25;
	shf.l.wrap.b32 	%r3782, %r3776, %r3775, 25;
	mov.b64 	%rd6472, {%r3782, %r3781};
	xor.b64  	%rd6473, %rd6471, %rd6472;
	xor.b64  	%rd6474, %rd6455, %rd6407;
	xor.b64  	%rd6475, %rd6455, %rd6431;
	and.b64  	%rd6476, %rd6475, %rd6474;
	xor.b64  	%rd6477, %rd6476, %rd6455;
	add.s64 	%rd6478, %rd6467, %rd6477;
	add.s64 	%rd6479, %rd6478, %rd6473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3783,%dummy}, %rd6468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3784}, %rd6468;
	}
	shf.r.wrap.b32 	%r3785, %r3784, %r3783, 14;
	shf.r.wrap.b32 	%r3786, %r3783, %r3784, 14;
	mov.b64 	%rd6480, {%r3786, %r3785};
	shf.r.wrap.b32 	%r3787, %r3784, %r3783, 18;
	shf.r.wrap.b32 	%r3788, %r3783, %r3784, 18;
	mov.b64 	%rd6481, {%r3788, %r3787};
	xor.b64  	%rd6482, %rd6481, %rd6480;
	shf.l.wrap.b32 	%r3789, %r3783, %r3784, 23;
	shf.l.wrap.b32 	%r3790, %r3784, %r3783, 23;
	mov.b64 	%rd6483, {%r3790, %r3789};
	xor.b64  	%rd6484, %rd6482, %rd6483;
	xor.b64  	%rd6485, %rd6444, %rd6420;
	and.b64  	%rd6486, %rd6468, %rd6485;
	xor.b64  	%rd6487, %rd6486, %rd6420;
	add.s64 	%rd6488, %rd6396, %rd21479;
	add.s64 	%rd6489, %rd6488, %rd21440;
	add.s64 	%rd6490, %rd6489, %rd6487;
	add.s64 	%rd6491, %rd6490, %rd6484;
	add.s64 	%rd21491, %rd6491, %rd6407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3791,%dummy}, %rd6479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3792}, %rd6479;
	}
	shf.r.wrap.b32 	%r3793, %r3792, %r3791, 28;
	shf.r.wrap.b32 	%r3794, %r3791, %r3792, 28;
	mov.b64 	%rd6492, {%r3794, %r3793};
	shf.l.wrap.b32 	%r3795, %r3791, %r3792, 30;
	shf.l.wrap.b32 	%r3796, %r3792, %r3791, 30;
	mov.b64 	%rd6493, {%r3796, %r3795};
	xor.b64  	%rd6494, %rd6493, %rd6492;
	shf.l.wrap.b32 	%r3797, %r3791, %r3792, 25;
	shf.l.wrap.b32 	%r3798, %r3792, %r3791, 25;
	mov.b64 	%rd6495, {%r3798, %r3797};
	xor.b64  	%rd6496, %rd6494, %rd6495;
	xor.b64  	%rd6497, %rd6479, %rd6431;
	xor.b64  	%rd6498, %rd6479, %rd6455;
	and.b64  	%rd6499, %rd6498, %rd6497;
	xor.b64  	%rd6500, %rd6499, %rd6479;
	add.s64 	%rd6501, %rd6491, %rd6500;
	add.s64 	%rd21487, %rd6501, %rd6496;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3799,%dummy}, %rd21491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3800}, %rd21491;
	}
	shf.r.wrap.b32 	%r3801, %r3800, %r3799, 14;
	shf.r.wrap.b32 	%r3802, %r3799, %r3800, 14;
	mov.b64 	%rd6502, {%r3802, %r3801};
	shf.r.wrap.b32 	%r3803, %r3800, %r3799, 18;
	shf.r.wrap.b32 	%r3804, %r3799, %r3800, 18;
	mov.b64 	%rd6503, {%r3804, %r3803};
	xor.b64  	%rd6504, %rd6503, %rd6502;
	shf.l.wrap.b32 	%r3805, %r3799, %r3800, 23;
	shf.l.wrap.b32 	%r3806, %r3800, %r3799, 23;
	mov.b64 	%rd6505, {%r3806, %r3805};
	xor.b64  	%rd6506, %rd6504, %rd6505;
	xor.b64  	%rd6507, %rd6468, %rd6444;
	and.b64  	%rd6508, %rd21491, %rd6507;
	xor.b64  	%rd6509, %rd6508, %rd6444;
	add.s64 	%rd6510, %rd6420, %rd21478;
	add.s64 	%rd6511, %rd6510, %rd21439;
	add.s64 	%rd6512, %rd6511, %rd6509;
	add.s64 	%rd6513, %rd6512, %rd6506;
	add.s64 	%rd21490, %rd6513, %rd6431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3807,%dummy}, %rd21487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3808}, %rd21487;
	}
	shf.r.wrap.b32 	%r3809, %r3808, %r3807, 28;
	shf.r.wrap.b32 	%r3810, %r3807, %r3808, 28;
	mov.b64 	%rd6514, {%r3810, %r3809};
	shf.l.wrap.b32 	%r3811, %r3807, %r3808, 30;
	shf.l.wrap.b32 	%r3812, %r3808, %r3807, 30;
	mov.b64 	%rd6515, {%r3812, %r3811};
	xor.b64  	%rd6516, %rd6515, %rd6514;
	shf.l.wrap.b32 	%r3813, %r3807, %r3808, 25;
	shf.l.wrap.b32 	%r3814, %r3808, %r3807, 25;
	mov.b64 	%rd6517, {%r3814, %r3813};
	xor.b64  	%rd6518, %rd6516, %rd6517;
	xor.b64  	%rd6519, %rd21487, %rd6455;
	xor.b64  	%rd6520, %rd21487, %rd6479;
	and.b64  	%rd6521, %rd6520, %rd6519;
	xor.b64  	%rd6522, %rd6521, %rd21487;
	add.s64 	%rd6523, %rd6513, %rd6522;
	add.s64 	%rd21486, %rd6523, %rd6518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3815,%dummy}, %rd21490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3816}, %rd21490;
	}
	shf.r.wrap.b32 	%r3817, %r3816, %r3815, 14;
	shf.r.wrap.b32 	%r3818, %r3815, %r3816, 14;
	mov.b64 	%rd6524, {%r3818, %r3817};
	shf.r.wrap.b32 	%r3819, %r3816, %r3815, 18;
	shf.r.wrap.b32 	%r3820, %r3815, %r3816, 18;
	mov.b64 	%rd6525, {%r3820, %r3819};
	xor.b64  	%rd6526, %rd6525, %rd6524;
	shf.l.wrap.b32 	%r3821, %r3815, %r3816, 23;
	shf.l.wrap.b32 	%r3822, %r3816, %r3815, 23;
	mov.b64 	%rd6527, {%r3822, %r3821};
	xor.b64  	%rd6528, %rd6526, %rd6527;
	xor.b64  	%rd6529, %rd21491, %rd6468;
	and.b64  	%rd6530, %rd21490, %rd6529;
	xor.b64  	%rd6531, %rd6530, %rd6468;
	add.s64 	%rd6532, %rd6444, %rd21477;
	add.s64 	%rd6533, %rd6532, %rd21438;
	add.s64 	%rd6534, %rd6533, %rd6531;
	add.s64 	%rd6535, %rd6534, %rd6528;
	add.s64 	%rd21489, %rd6535, %rd6455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3823,%dummy}, %rd21486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3824}, %rd21486;
	}
	shf.r.wrap.b32 	%r3825, %r3824, %r3823, 28;
	shf.r.wrap.b32 	%r3826, %r3823, %r3824, 28;
	mov.b64 	%rd6536, {%r3826, %r3825};
	shf.l.wrap.b32 	%r3827, %r3823, %r3824, 30;
	shf.l.wrap.b32 	%r3828, %r3824, %r3823, 30;
	mov.b64 	%rd6537, {%r3828, %r3827};
	xor.b64  	%rd6538, %rd6537, %rd6536;
	shf.l.wrap.b32 	%r3829, %r3823, %r3824, 25;
	shf.l.wrap.b32 	%r3830, %r3824, %r3823, 25;
	mov.b64 	%rd6539, {%r3830, %r3829};
	xor.b64  	%rd6540, %rd6538, %rd6539;
	xor.b64  	%rd6541, %rd21486, %rd6479;
	xor.b64  	%rd6542, %rd21486, %rd21487;
	and.b64  	%rd6543, %rd6542, %rd6541;
	xor.b64  	%rd6544, %rd6543, %rd21486;
	add.s64 	%rd6545, %rd6535, %rd6544;
	add.s64 	%rd21485, %rd6545, %rd6540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3831,%dummy}, %rd21489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3832}, %rd21489;
	}
	shf.r.wrap.b32 	%r3833, %r3832, %r3831, 14;
	shf.r.wrap.b32 	%r3834, %r3831, %r3832, 14;
	mov.b64 	%rd6546, {%r3834, %r3833};
	shf.r.wrap.b32 	%r3835, %r3832, %r3831, 18;
	shf.r.wrap.b32 	%r3836, %r3831, %r3832, 18;
	mov.b64 	%rd6547, {%r3836, %r3835};
	xor.b64  	%rd6548, %rd6547, %rd6546;
	shf.l.wrap.b32 	%r3837, %r3831, %r3832, 23;
	shf.l.wrap.b32 	%r3838, %r3832, %r3831, 23;
	mov.b64 	%rd6549, {%r3838, %r3837};
	xor.b64  	%rd6550, %rd6548, %rd6549;
	xor.b64  	%rd6551, %rd21490, %rd21491;
	and.b64  	%rd6552, %rd21489, %rd6551;
	xor.b64  	%rd6553, %rd6552, %rd21491;
	add.s64 	%rd6554, %rd6468, %rd21476;
	add.s64 	%rd6555, %rd6554, %rd21437;
	add.s64 	%rd6556, %rd6555, %rd6553;
	add.s64 	%rd6557, %rd6556, %rd6550;
	add.s64 	%rd21488, %rd6557, %rd6479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3839,%dummy}, %rd21485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3840}, %rd21485;
	}
	shf.r.wrap.b32 	%r3841, %r3840, %r3839, 28;
	shf.r.wrap.b32 	%r3842, %r3839, %r3840, 28;
	mov.b64 	%rd6558, {%r3842, %r3841};
	shf.l.wrap.b32 	%r3843, %r3839, %r3840, 30;
	shf.l.wrap.b32 	%r3844, %r3840, %r3839, 30;
	mov.b64 	%rd6559, {%r3844, %r3843};
	xor.b64  	%rd6560, %rd6559, %rd6558;
	shf.l.wrap.b32 	%r3845, %r3839, %r3840, 25;
	shf.l.wrap.b32 	%r3846, %r3840, %r3839, 25;
	mov.b64 	%rd6561, {%r3846, %r3845};
	xor.b64  	%rd6562, %rd6560, %rd6561;
	xor.b64  	%rd6563, %rd21485, %rd21487;
	xor.b64  	%rd6564, %rd21485, %rd21486;
	and.b64  	%rd6565, %rd6564, %rd6563;
	xor.b64  	%rd6566, %rd6565, %rd21485;
	add.s64 	%rd6567, %rd6557, %rd6566;
	add.s64 	%rd21484, %rd6567, %rd6562;
	mov.u32 	%r14352, 16;

BB1_97:
	shr.u64 	%rd6568, %rd21477, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3847,%dummy}, %rd21477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3848}, %rd21477;
	}
	shf.r.wrap.b32 	%r3849, %r3848, %r3847, 19;
	shf.r.wrap.b32 	%r3850, %r3847, %r3848, 19;
	mov.b64 	%rd6569, {%r3850, %r3849};
	xor.b64  	%rd6570, %rd6569, %rd6568;
	shf.l.wrap.b32 	%r3851, %r3847, %r3848, 3;
	shf.l.wrap.b32 	%r3852, %r3848, %r3847, 3;
	mov.b64 	%rd6571, {%r3852, %r3851};
	xor.b64  	%rd6572, %rd6570, %rd6571;
	shr.u64 	%rd6573, %rd21493, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3853,%dummy}, %rd21493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3854}, %rd21493;
	}
	shf.r.wrap.b32 	%r3855, %r3854, %r3853, 1;
	shf.r.wrap.b32 	%r3856, %r3853, %r3854, 1;
	mov.b64 	%rd6574, {%r3856, %r3855};
	xor.b64  	%rd6575, %rd6574, %rd6573;
	shf.r.wrap.b32 	%r3857, %r3854, %r3853, 8;
	shf.r.wrap.b32 	%r3858, %r3853, %r3854, 8;
	mov.b64 	%rd6576, {%r3858, %r3857};
	xor.b64  	%rd6577, %rd6575, %rd6576;
	add.s64 	%rd6578, %rd21482, %rd21492;
	add.s64 	%rd6579, %rd6578, %rd6572;
	add.s64 	%rd21492, %rd6579, %rd6577;
	shr.u64 	%rd6580, %rd21476, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3859,%dummy}, %rd21476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3860}, %rd21476;
	}
	shf.r.wrap.b32 	%r3861, %r3860, %r3859, 19;
	shf.r.wrap.b32 	%r3862, %r3859, %r3860, 19;
	mov.b64 	%rd6581, {%r3862, %r3861};
	xor.b64  	%rd6582, %rd6581, %rd6580;
	shf.l.wrap.b32 	%r3863, %r3859, %r3860, 3;
	shf.l.wrap.b32 	%r3864, %r3860, %r3859, 3;
	mov.b64 	%rd6583, {%r3864, %r3863};
	xor.b64  	%rd6584, %rd6582, %rd6583;
	shr.u64 	%rd6585, %rd21494, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3865,%dummy}, %rd21494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3866}, %rd21494;
	}
	shf.r.wrap.b32 	%r3867, %r3866, %r3865, 1;
	shf.r.wrap.b32 	%r3868, %r3865, %r3866, 1;
	mov.b64 	%rd6586, {%r3868, %r3867};
	xor.b64  	%rd6587, %rd6586, %rd6585;
	shf.r.wrap.b32 	%r3869, %r3866, %r3865, 8;
	shf.r.wrap.b32 	%r3870, %r3865, %r3866, 8;
	mov.b64 	%rd6588, {%r3870, %r3869};
	xor.b64  	%rd6589, %rd6587, %rd6588;
	add.s64 	%rd6590, %rd21481, %rd21493;
	add.s64 	%rd6591, %rd6590, %rd6584;
	add.s64 	%rd21493, %rd6591, %rd6589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3871,%dummy}, %rd21492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3872}, %rd21492;
	}
	shf.r.wrap.b32 	%r3873, %r3872, %r3871, 19;
	shf.r.wrap.b32 	%r3874, %r3871, %r3872, 19;
	mov.b64 	%rd6592, {%r3874, %r3873};
	shf.l.wrap.b32 	%r3875, %r3871, %r3872, 3;
	shf.l.wrap.b32 	%r3876, %r3872, %r3871, 3;
	mov.b64 	%rd6593, {%r3876, %r3875};
	shr.u64 	%rd6594, %rd21492, 6;
	xor.b64  	%rd6595, %rd6592, %rd6594;
	xor.b64  	%rd6596, %rd6595, %rd6593;
	shr.u64 	%rd6597, %rd21495, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3877,%dummy}, %rd21495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3878}, %rd21495;
	}
	shf.r.wrap.b32 	%r3879, %r3878, %r3877, 1;
	shf.r.wrap.b32 	%r3880, %r3877, %r3878, 1;
	mov.b64 	%rd6598, {%r3880, %r3879};
	xor.b64  	%rd6599, %rd6598, %rd6597;
	shf.r.wrap.b32 	%r3881, %r3878, %r3877, 8;
	shf.r.wrap.b32 	%r3882, %r3877, %r3878, 8;
	mov.b64 	%rd6600, {%r3882, %r3881};
	xor.b64  	%rd6601, %rd6599, %rd6600;
	add.s64 	%rd6602, %rd21480, %rd21494;
	add.s64 	%rd6603, %rd6602, %rd6596;
	add.s64 	%rd21494, %rd6603, %rd6601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3883,%dummy}, %rd21493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3884}, %rd21493;
	}
	shf.r.wrap.b32 	%r3885, %r3884, %r3883, 19;
	shf.r.wrap.b32 	%r3886, %r3883, %r3884, 19;
	mov.b64 	%rd6604, {%r3886, %r3885};
	shf.l.wrap.b32 	%r3887, %r3883, %r3884, 3;
	shf.l.wrap.b32 	%r3888, %r3884, %r3883, 3;
	mov.b64 	%rd6605, {%r3888, %r3887};
	shr.u64 	%rd6606, %rd21493, 6;
	xor.b64  	%rd6607, %rd6604, %rd6606;
	xor.b64  	%rd6608, %rd6607, %rd6605;
	shr.u64 	%rd6609, %rd21496, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3889,%dummy}, %rd21496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3890}, %rd21496;
	}
	shf.r.wrap.b32 	%r3891, %r3890, %r3889, 1;
	shf.r.wrap.b32 	%r3892, %r3889, %r3890, 1;
	mov.b64 	%rd6610, {%r3892, %r3891};
	xor.b64  	%rd6611, %rd6610, %rd6609;
	shf.r.wrap.b32 	%r3893, %r3890, %r3889, 8;
	shf.r.wrap.b32 	%r3894, %r3889, %r3890, 8;
	mov.b64 	%rd6612, {%r3894, %r3893};
	xor.b64  	%rd6613, %rd6611, %rd6612;
	add.s64 	%rd6614, %rd21479, %rd21495;
	add.s64 	%rd6615, %rd6614, %rd6608;
	add.s64 	%rd21495, %rd6615, %rd6613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3895,%dummy}, %rd21494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3896}, %rd21494;
	}
	shf.r.wrap.b32 	%r3897, %r3896, %r3895, 19;
	shf.r.wrap.b32 	%r3898, %r3895, %r3896, 19;
	mov.b64 	%rd6616, {%r3898, %r3897};
	shf.l.wrap.b32 	%r3899, %r3895, %r3896, 3;
	shf.l.wrap.b32 	%r3900, %r3896, %r3895, 3;
	mov.b64 	%rd6617, {%r3900, %r3899};
	shr.u64 	%rd6618, %rd21494, 6;
	xor.b64  	%rd6619, %rd6616, %rd6618;
	xor.b64  	%rd6620, %rd6619, %rd6617;
	shr.u64 	%rd6621, %rd21497, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3901,%dummy}, %rd21497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3902}, %rd21497;
	}
	shf.r.wrap.b32 	%r3903, %r3902, %r3901, 1;
	shf.r.wrap.b32 	%r3904, %r3901, %r3902, 1;
	mov.b64 	%rd6622, {%r3904, %r3903};
	xor.b64  	%rd6623, %rd6622, %rd6621;
	shf.r.wrap.b32 	%r3905, %r3902, %r3901, 8;
	shf.r.wrap.b32 	%r3906, %r3901, %r3902, 8;
	mov.b64 	%rd6624, {%r3906, %r3905};
	xor.b64  	%rd6625, %rd6623, %rd6624;
	add.s64 	%rd6626, %rd21478, %rd21496;
	add.s64 	%rd6627, %rd6626, %rd6620;
	add.s64 	%rd21496, %rd6627, %rd6625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3907,%dummy}, %rd21495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3908}, %rd21495;
	}
	shf.r.wrap.b32 	%r3909, %r3908, %r3907, 19;
	shf.r.wrap.b32 	%r3910, %r3907, %r3908, 19;
	mov.b64 	%rd6628, {%r3910, %r3909};
	shf.l.wrap.b32 	%r3911, %r3907, %r3908, 3;
	shf.l.wrap.b32 	%r3912, %r3908, %r3907, 3;
	mov.b64 	%rd6629, {%r3912, %r3911};
	shr.u64 	%rd6630, %rd21495, 6;
	xor.b64  	%rd6631, %rd6628, %rd6630;
	xor.b64  	%rd6632, %rd6631, %rd6629;
	shr.u64 	%rd6633, %rd21498, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3913,%dummy}, %rd21498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3914}, %rd21498;
	}
	shf.r.wrap.b32 	%r3915, %r3914, %r3913, 1;
	shf.r.wrap.b32 	%r3916, %r3913, %r3914, 1;
	mov.b64 	%rd6634, {%r3916, %r3915};
	xor.b64  	%rd6635, %rd6634, %rd6633;
	shf.r.wrap.b32 	%r3917, %r3914, %r3913, 8;
	shf.r.wrap.b32 	%r3918, %r3913, %r3914, 8;
	mov.b64 	%rd6636, {%r3918, %r3917};
	xor.b64  	%rd6637, %rd6635, %rd6636;
	add.s64 	%rd6638, %rd21477, %rd21497;
	add.s64 	%rd6639, %rd6638, %rd6632;
	add.s64 	%rd21497, %rd6639, %rd6637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3919,%dummy}, %rd21496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3920}, %rd21496;
	}
	shf.r.wrap.b32 	%r3921, %r3920, %r3919, 19;
	shf.r.wrap.b32 	%r3922, %r3919, %r3920, 19;
	mov.b64 	%rd6640, {%r3922, %r3921};
	shf.l.wrap.b32 	%r3923, %r3919, %r3920, 3;
	shf.l.wrap.b32 	%r3924, %r3920, %r3919, 3;
	mov.b64 	%rd6641, {%r3924, %r3923};
	shr.u64 	%rd6642, %rd21496, 6;
	xor.b64  	%rd6643, %rd6640, %rd6642;
	xor.b64  	%rd6644, %rd6643, %rd6641;
	shr.u64 	%rd6645, %rd21499, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3925,%dummy}, %rd21499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3926}, %rd21499;
	}
	shf.r.wrap.b32 	%r3927, %r3926, %r3925, 1;
	shf.r.wrap.b32 	%r3928, %r3925, %r3926, 1;
	mov.b64 	%rd6646, {%r3928, %r3927};
	xor.b64  	%rd6647, %rd6646, %rd6645;
	shf.r.wrap.b32 	%r3929, %r3926, %r3925, 8;
	shf.r.wrap.b32 	%r3930, %r3925, %r3926, 8;
	mov.b64 	%rd6648, {%r3930, %r3929};
	xor.b64  	%rd6649, %rd6647, %rd6648;
	add.s64 	%rd6650, %rd21476, %rd21498;
	add.s64 	%rd6651, %rd6650, %rd6644;
	add.s64 	%rd21498, %rd6651, %rd6649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3931,%dummy}, %rd21497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3932}, %rd21497;
	}
	shf.r.wrap.b32 	%r3933, %r3932, %r3931, 19;
	shf.r.wrap.b32 	%r3934, %r3931, %r3932, 19;
	mov.b64 	%rd6652, {%r3934, %r3933};
	shf.l.wrap.b32 	%r3935, %r3931, %r3932, 3;
	shf.l.wrap.b32 	%r3936, %r3932, %r3931, 3;
	mov.b64 	%rd6653, {%r3936, %r3935};
	shr.u64 	%rd6654, %rd21497, 6;
	xor.b64  	%rd6655, %rd6652, %rd6654;
	xor.b64  	%rd6656, %rd6655, %rd6653;
	shr.u64 	%rd6657, %rd21483, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3937,%dummy}, %rd21483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3938}, %rd21483;
	}
	shf.r.wrap.b32 	%r3939, %r3938, %r3937, 1;
	shf.r.wrap.b32 	%r3940, %r3937, %r3938, 1;
	mov.b64 	%rd6658, {%r3940, %r3939};
	xor.b64  	%rd6659, %rd6658, %rd6657;
	shf.r.wrap.b32 	%r3941, %r3938, %r3937, 8;
	shf.r.wrap.b32 	%r3942, %r3937, %r3938, 8;
	mov.b64 	%rd6660, {%r3942, %r3941};
	xor.b64  	%rd6661, %rd6659, %rd6660;
	add.s64 	%rd6662, %rd21492, %rd21499;
	add.s64 	%rd6663, %rd6662, %rd6656;
	add.s64 	%rd21499, %rd6663, %rd6661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3943,%dummy}, %rd21498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3944}, %rd21498;
	}
	shf.r.wrap.b32 	%r3945, %r3944, %r3943, 19;
	shf.r.wrap.b32 	%r3946, %r3943, %r3944, 19;
	mov.b64 	%rd6664, {%r3946, %r3945};
	shf.l.wrap.b32 	%r3947, %r3943, %r3944, 3;
	shf.l.wrap.b32 	%r3948, %r3944, %r3943, 3;
	mov.b64 	%rd6665, {%r3948, %r3947};
	shr.u64 	%rd6666, %rd21498, 6;
	xor.b64  	%rd6667, %rd6664, %rd6666;
	xor.b64  	%rd6668, %rd6667, %rd6665;
	shr.u64 	%rd6669, %rd21482, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3949,%dummy}, %rd21482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3950}, %rd21482;
	}
	shf.r.wrap.b32 	%r3951, %r3950, %r3949, 1;
	shf.r.wrap.b32 	%r3952, %r3949, %r3950, 1;
	mov.b64 	%rd6670, {%r3952, %r3951};
	xor.b64  	%rd6671, %rd6670, %rd6669;
	shf.r.wrap.b32 	%r3953, %r3950, %r3949, 8;
	shf.r.wrap.b32 	%r3954, %r3949, %r3950, 8;
	mov.b64 	%rd6672, {%r3954, %r3953};
	xor.b64  	%rd6673, %rd6671, %rd6672;
	add.s64 	%rd6674, %rd21493, %rd21483;
	add.s64 	%rd6675, %rd6674, %rd6668;
	add.s64 	%rd21483, %rd6675, %rd6673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3955,%dummy}, %rd21499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3956}, %rd21499;
	}
	shf.r.wrap.b32 	%r3957, %r3956, %r3955, 19;
	shf.r.wrap.b32 	%r3958, %r3955, %r3956, 19;
	mov.b64 	%rd6676, {%r3958, %r3957};
	shf.l.wrap.b32 	%r3959, %r3955, %r3956, 3;
	shf.l.wrap.b32 	%r3960, %r3956, %r3955, 3;
	mov.b64 	%rd6677, {%r3960, %r3959};
	shr.u64 	%rd6678, %rd21499, 6;
	xor.b64  	%rd6679, %rd6676, %rd6678;
	xor.b64  	%rd6680, %rd6679, %rd6677;
	shr.u64 	%rd6681, %rd21481, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3961,%dummy}, %rd21481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3962}, %rd21481;
	}
	shf.r.wrap.b32 	%r3963, %r3962, %r3961, 1;
	shf.r.wrap.b32 	%r3964, %r3961, %r3962, 1;
	mov.b64 	%rd6682, {%r3964, %r3963};
	xor.b64  	%rd6683, %rd6682, %rd6681;
	shf.r.wrap.b32 	%r3965, %r3962, %r3961, 8;
	shf.r.wrap.b32 	%r3966, %r3961, %r3962, 8;
	mov.b64 	%rd6684, {%r3966, %r3965};
	xor.b64  	%rd6685, %rd6683, %rd6684;
	add.s64 	%rd6686, %rd21494, %rd21482;
	add.s64 	%rd6687, %rd6686, %rd6680;
	add.s64 	%rd21482, %rd6687, %rd6685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3967,%dummy}, %rd21483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3968}, %rd21483;
	}
	shf.r.wrap.b32 	%r3969, %r3968, %r3967, 19;
	shf.r.wrap.b32 	%r3970, %r3967, %r3968, 19;
	mov.b64 	%rd6688, {%r3970, %r3969};
	shf.l.wrap.b32 	%r3971, %r3967, %r3968, 3;
	shf.l.wrap.b32 	%r3972, %r3968, %r3967, 3;
	mov.b64 	%rd6689, {%r3972, %r3971};
	shr.u64 	%rd6690, %rd21483, 6;
	xor.b64  	%rd6691, %rd6688, %rd6690;
	xor.b64  	%rd6692, %rd6691, %rd6689;
	shr.u64 	%rd6693, %rd21480, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3973,%dummy}, %rd21480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3974}, %rd21480;
	}
	shf.r.wrap.b32 	%r3975, %r3974, %r3973, 1;
	shf.r.wrap.b32 	%r3976, %r3973, %r3974, 1;
	mov.b64 	%rd6694, {%r3976, %r3975};
	xor.b64  	%rd6695, %rd6694, %rd6693;
	shf.r.wrap.b32 	%r3977, %r3974, %r3973, 8;
	shf.r.wrap.b32 	%r3978, %r3973, %r3974, 8;
	mov.b64 	%rd6696, {%r3978, %r3977};
	xor.b64  	%rd6697, %rd6695, %rd6696;
	add.s64 	%rd6698, %rd21495, %rd21481;
	add.s64 	%rd6699, %rd6698, %rd6692;
	add.s64 	%rd21481, %rd6699, %rd6697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3979,%dummy}, %rd21482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3980}, %rd21482;
	}
	shf.r.wrap.b32 	%r3981, %r3980, %r3979, 19;
	shf.r.wrap.b32 	%r3982, %r3979, %r3980, 19;
	mov.b64 	%rd6700, {%r3982, %r3981};
	shf.l.wrap.b32 	%r3983, %r3979, %r3980, 3;
	shf.l.wrap.b32 	%r3984, %r3980, %r3979, 3;
	mov.b64 	%rd6701, {%r3984, %r3983};
	shr.u64 	%rd6702, %rd21482, 6;
	xor.b64  	%rd6703, %rd6700, %rd6702;
	xor.b64  	%rd6704, %rd6703, %rd6701;
	shr.u64 	%rd6705, %rd21479, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3985,%dummy}, %rd21479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3986}, %rd21479;
	}
	shf.r.wrap.b32 	%r3987, %r3986, %r3985, 1;
	shf.r.wrap.b32 	%r3988, %r3985, %r3986, 1;
	mov.b64 	%rd6706, {%r3988, %r3987};
	xor.b64  	%rd6707, %rd6706, %rd6705;
	shf.r.wrap.b32 	%r3989, %r3986, %r3985, 8;
	shf.r.wrap.b32 	%r3990, %r3985, %r3986, 8;
	mov.b64 	%rd6708, {%r3990, %r3989};
	xor.b64  	%rd6709, %rd6707, %rd6708;
	add.s64 	%rd6710, %rd21496, %rd21480;
	add.s64 	%rd6711, %rd6710, %rd6704;
	add.s64 	%rd21480, %rd6711, %rd6709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3991,%dummy}, %rd21481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3992}, %rd21481;
	}
	shf.r.wrap.b32 	%r3993, %r3992, %r3991, 19;
	shf.r.wrap.b32 	%r3994, %r3991, %r3992, 19;
	mov.b64 	%rd6712, {%r3994, %r3993};
	shf.l.wrap.b32 	%r3995, %r3991, %r3992, 3;
	shf.l.wrap.b32 	%r3996, %r3992, %r3991, 3;
	mov.b64 	%rd6713, {%r3996, %r3995};
	shr.u64 	%rd6714, %rd21481, 6;
	xor.b64  	%rd6715, %rd6712, %rd6714;
	xor.b64  	%rd6716, %rd6715, %rd6713;
	shr.u64 	%rd6717, %rd21478, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3997,%dummy}, %rd21478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3998}, %rd21478;
	}
	shf.r.wrap.b32 	%r3999, %r3998, %r3997, 1;
	shf.r.wrap.b32 	%r4000, %r3997, %r3998, 1;
	mov.b64 	%rd6718, {%r4000, %r3999};
	xor.b64  	%rd6719, %rd6718, %rd6717;
	shf.r.wrap.b32 	%r4001, %r3998, %r3997, 8;
	shf.r.wrap.b32 	%r4002, %r3997, %r3998, 8;
	mov.b64 	%rd6720, {%r4002, %r4001};
	xor.b64  	%rd6721, %rd6719, %rd6720;
	add.s64 	%rd6722, %rd21497, %rd21479;
	add.s64 	%rd6723, %rd6722, %rd6716;
	add.s64 	%rd21479, %rd6723, %rd6721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4003,%dummy}, %rd21480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4004}, %rd21480;
	}
	shf.r.wrap.b32 	%r4005, %r4004, %r4003, 19;
	shf.r.wrap.b32 	%r4006, %r4003, %r4004, 19;
	mov.b64 	%rd6724, {%r4006, %r4005};
	shf.l.wrap.b32 	%r4007, %r4003, %r4004, 3;
	shf.l.wrap.b32 	%r4008, %r4004, %r4003, 3;
	mov.b64 	%rd6725, {%r4008, %r4007};
	shr.u64 	%rd6726, %rd21480, 6;
	xor.b64  	%rd6727, %rd6724, %rd6726;
	xor.b64  	%rd6728, %rd6727, %rd6725;
	shr.u64 	%rd6729, %rd21477, 7;
	shf.r.wrap.b32 	%r4009, %r3848, %r3847, 1;
	shf.r.wrap.b32 	%r4010, %r3847, %r3848, 1;
	mov.b64 	%rd6730, {%r4010, %r4009};
	xor.b64  	%rd6731, %rd6730, %rd6729;
	shf.r.wrap.b32 	%r4011, %r3848, %r3847, 8;
	shf.r.wrap.b32 	%r4012, %r3847, %r3848, 8;
	mov.b64 	%rd6732, {%r4012, %r4011};
	xor.b64  	%rd6733, %rd6731, %rd6732;
	add.s64 	%rd6734, %rd21498, %rd21478;
	add.s64 	%rd6735, %rd6734, %rd6728;
	add.s64 	%rd21478, %rd6735, %rd6733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4013,%dummy}, %rd21479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4014}, %rd21479;
	}
	shf.r.wrap.b32 	%r4015, %r4014, %r4013, 19;
	shf.r.wrap.b32 	%r4016, %r4013, %r4014, 19;
	mov.b64 	%rd6736, {%r4016, %r4015};
	shf.l.wrap.b32 	%r4017, %r4013, %r4014, 3;
	shf.l.wrap.b32 	%r4018, %r4014, %r4013, 3;
	mov.b64 	%rd6737, {%r4018, %r4017};
	shr.u64 	%rd6738, %rd21479, 6;
	xor.b64  	%rd6739, %rd6736, %rd6738;
	xor.b64  	%rd6740, %rd6739, %rd6737;
	shr.u64 	%rd6741, %rd21476, 7;
	shf.r.wrap.b32 	%r4019, %r3860, %r3859, 1;
	shf.r.wrap.b32 	%r4020, %r3859, %r3860, 1;
	mov.b64 	%rd6742, {%r4020, %r4019};
	xor.b64  	%rd6743, %rd6742, %rd6741;
	shf.r.wrap.b32 	%r4021, %r3860, %r3859, 8;
	shf.r.wrap.b32 	%r4022, %r3859, %r3860, 8;
	mov.b64 	%rd6744, {%r4022, %r4021};
	xor.b64  	%rd6745, %rd6743, %rd6744;
	add.s64 	%rd6746, %rd21499, %rd21477;
	add.s64 	%rd6747, %rd6746, %rd6740;
	add.s64 	%rd21477, %rd6747, %rd6745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4023,%dummy}, %rd21478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4024}, %rd21478;
	}
	shf.r.wrap.b32 	%r4025, %r4024, %r4023, 19;
	shf.r.wrap.b32 	%r4026, %r4023, %r4024, 19;
	mov.b64 	%rd6748, {%r4026, %r4025};
	shf.l.wrap.b32 	%r4027, %r4023, %r4024, 3;
	shf.l.wrap.b32 	%r4028, %r4024, %r4023, 3;
	mov.b64 	%rd6749, {%r4028, %r4027};
	shr.u64 	%rd6750, %rd21478, 6;
	xor.b64  	%rd6751, %rd6748, %rd6750;
	xor.b64  	%rd6752, %rd6751, %rd6749;
	shf.r.wrap.b32 	%r4029, %r3872, %r3871, 1;
	shf.r.wrap.b32 	%r4030, %r3871, %r3872, 1;
	mov.b64 	%rd6753, {%r4030, %r4029};
	shf.r.wrap.b32 	%r4031, %r3872, %r3871, 8;
	shf.r.wrap.b32 	%r4032, %r3871, %r3872, 8;
	mov.b64 	%rd6754, {%r4032, %r4031};
	shr.u64 	%rd6755, %rd21492, 7;
	xor.b64  	%rd6756, %rd6753, %rd6755;
	xor.b64  	%rd6757, %rd6756, %rd6754;
	add.s64 	%rd6758, %rd21483, %rd21476;
	add.s64 	%rd6759, %rd6758, %rd6752;
	add.s64 	%rd21476, %rd6759, %rd6757;
	mul.wide.s32 	%rd6760, %r14352, 8;
	mov.u64 	%rd6761, k_sha512;
	add.s64 	%rd6762, %rd6761, %rd6760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4033,%dummy}, %rd21488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4034}, %rd21488;
	}
	shf.r.wrap.b32 	%r4035, %r4034, %r4033, 18;
	shf.r.wrap.b32 	%r4036, %r4033, %r4034, 18;
	mov.b64 	%rd6763, {%r4036, %r4035};
	shf.r.wrap.b32 	%r4037, %r4034, %r4033, 14;
	shf.r.wrap.b32 	%r4038, %r4033, %r4034, 14;
	mov.b64 	%rd6764, {%r4038, %r4037};
	xor.b64  	%rd6765, %rd6763, %rd6764;
	shf.l.wrap.b32 	%r4039, %r4033, %r4034, 23;
	shf.l.wrap.b32 	%r4040, %r4034, %r4033, 23;
	mov.b64 	%rd6766, {%r4040, %r4039};
	xor.b64  	%rd6767, %rd6765, %rd6766;
	xor.b64  	%rd6768, %rd21489, %rd21490;
	and.b64  	%rd6769, %rd6768, %rd21488;
	xor.b64  	%rd6770, %rd6769, %rd21490;
	add.s64 	%rd6771, %rd6770, %rd21491;
	add.s64 	%rd6772, %rd6771, %rd21492;
	ld.const.u64 	%rd6773, [%rd6762];
	add.s64 	%rd6774, %rd6772, %rd6773;
	add.s64 	%rd6775, %rd6774, %rd6767;
	add.s64 	%rd6776, %rd6775, %rd21487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4041}, %rd21484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4042,%dummy}, %rd21484;
	}
	shf.l.wrap.b32 	%r4043, %r4042, %r4041, 30;
	shf.l.wrap.b32 	%r4044, %r4041, %r4042, 30;
	mov.b64 	%rd6777, {%r4044, %r4043};
	shf.r.wrap.b32 	%r4045, %r4041, %r4042, 28;
	shf.r.wrap.b32 	%r4046, %r4042, %r4041, 28;
	mov.b64 	%rd6778, {%r4046, %r4045};
	xor.b64  	%rd6779, %rd6777, %rd6778;
	shf.l.wrap.b32 	%r4047, %r4042, %r4041, 25;
	shf.l.wrap.b32 	%r4048, %r4041, %r4042, 25;
	mov.b64 	%rd6780, {%r4048, %r4047};
	xor.b64  	%rd6781, %rd6779, %rd6780;
	xor.b64  	%rd6782, %rd21484, %rd21485;
	xor.b64  	%rd6783, %rd21484, %rd21486;
	and.b64  	%rd6784, %rd6782, %rd6783;
	xor.b64  	%rd6785, %rd6784, %rd21484;
	add.s64 	%rd6786, %rd6775, %rd6785;
	add.s64 	%rd6787, %rd6786, %rd6781;
	add.s32 	%r4049, %r14352, 1;
	mul.wide.s32 	%rd6788, %r4049, 8;
	add.s64 	%rd6789, %rd6761, %rd6788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4050,%dummy}, %rd6776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4051}, %rd6776;
	}
	shf.r.wrap.b32 	%r4052, %r4051, %r4050, 14;
	shf.r.wrap.b32 	%r4053, %r4050, %r4051, 14;
	mov.b64 	%rd6790, {%r4053, %r4052};
	shf.r.wrap.b32 	%r4054, %r4051, %r4050, 18;
	shf.r.wrap.b32 	%r4055, %r4050, %r4051, 18;
	mov.b64 	%rd6791, {%r4055, %r4054};
	xor.b64  	%rd6792, %rd6791, %rd6790;
	shf.l.wrap.b32 	%r4056, %r4050, %r4051, 23;
	shf.l.wrap.b32 	%r4057, %r4051, %r4050, 23;
	mov.b64 	%rd6793, {%r4057, %r4056};
	xor.b64  	%rd6794, %rd6792, %rd6793;
	xor.b64  	%rd6795, %rd21488, %rd21489;
	and.b64  	%rd6796, %rd6776, %rd6795;
	xor.b64  	%rd6797, %rd6796, %rd21489;
	add.s64 	%rd6798, %rd21493, %rd21490;
	ld.const.u64 	%rd6799, [%rd6789];
	add.s64 	%rd6800, %rd6798, %rd6799;
	add.s64 	%rd6801, %rd6800, %rd6797;
	add.s64 	%rd6802, %rd6801, %rd6794;
	add.s64 	%rd6803, %rd6802, %rd21486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4058,%dummy}, %rd6787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4059}, %rd6787;
	}
	shf.r.wrap.b32 	%r4060, %r4059, %r4058, 28;
	shf.r.wrap.b32 	%r4061, %r4058, %r4059, 28;
	mov.b64 	%rd6804, {%r4061, %r4060};
	shf.l.wrap.b32 	%r4062, %r4058, %r4059, 30;
	shf.l.wrap.b32 	%r4063, %r4059, %r4058, 30;
	mov.b64 	%rd6805, {%r4063, %r4062};
	xor.b64  	%rd6806, %rd6805, %rd6804;
	shf.l.wrap.b32 	%r4064, %r4058, %r4059, 25;
	shf.l.wrap.b32 	%r4065, %r4059, %r4058, 25;
	mov.b64 	%rd6807, {%r4065, %r4064};
	xor.b64  	%rd6808, %rd6806, %rd6807;
	xor.b64  	%rd6809, %rd6787, %rd21485;
	xor.b64  	%rd6810, %rd6787, %rd21484;
	and.b64  	%rd6811, %rd6810, %rd6809;
	xor.b64  	%rd6812, %rd6811, %rd6787;
	add.s64 	%rd6813, %rd6802, %rd6812;
	add.s64 	%rd6814, %rd6813, %rd6808;
	add.s32 	%r4066, %r14352, 2;
	mul.wide.s32 	%rd6815, %r4066, 8;
	add.s64 	%rd6816, %rd6761, %rd6815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4067,%dummy}, %rd6803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4068}, %rd6803;
	}
	shf.r.wrap.b32 	%r4069, %r4068, %r4067, 14;
	shf.r.wrap.b32 	%r4070, %r4067, %r4068, 14;
	mov.b64 	%rd6817, {%r4070, %r4069};
	shf.r.wrap.b32 	%r4071, %r4068, %r4067, 18;
	shf.r.wrap.b32 	%r4072, %r4067, %r4068, 18;
	mov.b64 	%rd6818, {%r4072, %r4071};
	xor.b64  	%rd6819, %rd6818, %rd6817;
	shf.l.wrap.b32 	%r4073, %r4067, %r4068, 23;
	shf.l.wrap.b32 	%r4074, %r4068, %r4067, 23;
	mov.b64 	%rd6820, {%r4074, %r4073};
	xor.b64  	%rd6821, %rd6819, %rd6820;
	xor.b64  	%rd6822, %rd6776, %rd21488;
	and.b64  	%rd6823, %rd6803, %rd6822;
	xor.b64  	%rd6824, %rd6823, %rd21488;
	add.s64 	%rd6825, %rd21494, %rd21489;
	ld.const.u64 	%rd6826, [%rd6816];
	add.s64 	%rd6827, %rd6825, %rd6826;
	add.s64 	%rd6828, %rd6827, %rd6824;
	add.s64 	%rd6829, %rd6828, %rd6821;
	add.s64 	%rd6830, %rd6829, %rd21485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4075,%dummy}, %rd6814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4076}, %rd6814;
	}
	shf.r.wrap.b32 	%r4077, %r4076, %r4075, 28;
	shf.r.wrap.b32 	%r4078, %r4075, %r4076, 28;
	mov.b64 	%rd6831, {%r4078, %r4077};
	shf.l.wrap.b32 	%r4079, %r4075, %r4076, 30;
	shf.l.wrap.b32 	%r4080, %r4076, %r4075, 30;
	mov.b64 	%rd6832, {%r4080, %r4079};
	xor.b64  	%rd6833, %rd6832, %rd6831;
	shf.l.wrap.b32 	%r4081, %r4075, %r4076, 25;
	shf.l.wrap.b32 	%r4082, %r4076, %r4075, 25;
	mov.b64 	%rd6834, {%r4082, %r4081};
	xor.b64  	%rd6835, %rd6833, %rd6834;
	xor.b64  	%rd6836, %rd6814, %rd21484;
	xor.b64  	%rd6837, %rd6814, %rd6787;
	and.b64  	%rd6838, %rd6837, %rd6836;
	xor.b64  	%rd6839, %rd6838, %rd6814;
	add.s64 	%rd6840, %rd6829, %rd6839;
	add.s64 	%rd6841, %rd6840, %rd6835;
	add.s32 	%r4083, %r14352, 3;
	mul.wide.s32 	%rd6842, %r4083, 8;
	add.s64 	%rd6843, %rd6761, %rd6842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4084,%dummy}, %rd6830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4085}, %rd6830;
	}
	shf.r.wrap.b32 	%r4086, %r4085, %r4084, 14;
	shf.r.wrap.b32 	%r4087, %r4084, %r4085, 14;
	mov.b64 	%rd6844, {%r4087, %r4086};
	shf.r.wrap.b32 	%r4088, %r4085, %r4084, 18;
	shf.r.wrap.b32 	%r4089, %r4084, %r4085, 18;
	mov.b64 	%rd6845, {%r4089, %r4088};
	xor.b64  	%rd6846, %rd6845, %rd6844;
	shf.l.wrap.b32 	%r4090, %r4084, %r4085, 23;
	shf.l.wrap.b32 	%r4091, %r4085, %r4084, 23;
	mov.b64 	%rd6847, {%r4091, %r4090};
	xor.b64  	%rd6848, %rd6846, %rd6847;
	xor.b64  	%rd6849, %rd6803, %rd6776;
	and.b64  	%rd6850, %rd6830, %rd6849;
	xor.b64  	%rd6851, %rd6850, %rd6776;
	add.s64 	%rd6852, %rd21495, %rd21488;
	ld.const.u64 	%rd6853, [%rd6843];
	add.s64 	%rd6854, %rd6852, %rd6853;
	add.s64 	%rd6855, %rd6854, %rd6851;
	add.s64 	%rd6856, %rd6855, %rd6848;
	add.s64 	%rd6857, %rd6856, %rd21484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4092,%dummy}, %rd6841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4093}, %rd6841;
	}
	shf.r.wrap.b32 	%r4094, %r4093, %r4092, 28;
	shf.r.wrap.b32 	%r4095, %r4092, %r4093, 28;
	mov.b64 	%rd6858, {%r4095, %r4094};
	shf.l.wrap.b32 	%r4096, %r4092, %r4093, 30;
	shf.l.wrap.b32 	%r4097, %r4093, %r4092, 30;
	mov.b64 	%rd6859, {%r4097, %r4096};
	xor.b64  	%rd6860, %rd6859, %rd6858;
	shf.l.wrap.b32 	%r4098, %r4092, %r4093, 25;
	shf.l.wrap.b32 	%r4099, %r4093, %r4092, 25;
	mov.b64 	%rd6861, {%r4099, %r4098};
	xor.b64  	%rd6862, %rd6860, %rd6861;
	xor.b64  	%rd6863, %rd6841, %rd6787;
	xor.b64  	%rd6864, %rd6841, %rd6814;
	and.b64  	%rd6865, %rd6864, %rd6863;
	xor.b64  	%rd6866, %rd6865, %rd6841;
	add.s64 	%rd6867, %rd6856, %rd6866;
	add.s64 	%rd6868, %rd6867, %rd6862;
	add.s32 	%r4100, %r14352, 4;
	mul.wide.s32 	%rd6869, %r4100, 8;
	add.s64 	%rd6870, %rd6761, %rd6869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4101,%dummy}, %rd6857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4102}, %rd6857;
	}
	shf.r.wrap.b32 	%r4103, %r4102, %r4101, 14;
	shf.r.wrap.b32 	%r4104, %r4101, %r4102, 14;
	mov.b64 	%rd6871, {%r4104, %r4103};
	shf.r.wrap.b32 	%r4105, %r4102, %r4101, 18;
	shf.r.wrap.b32 	%r4106, %r4101, %r4102, 18;
	mov.b64 	%rd6872, {%r4106, %r4105};
	xor.b64  	%rd6873, %rd6872, %rd6871;
	shf.l.wrap.b32 	%r4107, %r4101, %r4102, 23;
	shf.l.wrap.b32 	%r4108, %r4102, %r4101, 23;
	mov.b64 	%rd6874, {%r4108, %r4107};
	xor.b64  	%rd6875, %rd6873, %rd6874;
	xor.b64  	%rd6876, %rd6830, %rd6803;
	and.b64  	%rd6877, %rd6857, %rd6876;
	xor.b64  	%rd6878, %rd6877, %rd6803;
	add.s64 	%rd6879, %rd6776, %rd21496;
	ld.const.u64 	%rd6880, [%rd6870];
	add.s64 	%rd6881, %rd6879, %rd6880;
	add.s64 	%rd6882, %rd6881, %rd6878;
	add.s64 	%rd6883, %rd6882, %rd6875;
	add.s64 	%rd6884, %rd6883, %rd6787;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4109,%dummy}, %rd6868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4110}, %rd6868;
	}
	shf.r.wrap.b32 	%r4111, %r4110, %r4109, 28;
	shf.r.wrap.b32 	%r4112, %r4109, %r4110, 28;
	mov.b64 	%rd6885, {%r4112, %r4111};
	shf.l.wrap.b32 	%r4113, %r4109, %r4110, 30;
	shf.l.wrap.b32 	%r4114, %r4110, %r4109, 30;
	mov.b64 	%rd6886, {%r4114, %r4113};
	xor.b64  	%rd6887, %rd6886, %rd6885;
	shf.l.wrap.b32 	%r4115, %r4109, %r4110, 25;
	shf.l.wrap.b32 	%r4116, %r4110, %r4109, 25;
	mov.b64 	%rd6888, {%r4116, %r4115};
	xor.b64  	%rd6889, %rd6887, %rd6888;
	xor.b64  	%rd6890, %rd6868, %rd6814;
	xor.b64  	%rd6891, %rd6868, %rd6841;
	and.b64  	%rd6892, %rd6891, %rd6890;
	xor.b64  	%rd6893, %rd6892, %rd6868;
	add.s64 	%rd6894, %rd6883, %rd6893;
	add.s64 	%rd6895, %rd6894, %rd6889;
	add.s32 	%r4117, %r14352, 5;
	mul.wide.s32 	%rd6896, %r4117, 8;
	add.s64 	%rd6897, %rd6761, %rd6896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4118,%dummy}, %rd6884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4119}, %rd6884;
	}
	shf.r.wrap.b32 	%r4120, %r4119, %r4118, 14;
	shf.r.wrap.b32 	%r4121, %r4118, %r4119, 14;
	mov.b64 	%rd6898, {%r4121, %r4120};
	shf.r.wrap.b32 	%r4122, %r4119, %r4118, 18;
	shf.r.wrap.b32 	%r4123, %r4118, %r4119, 18;
	mov.b64 	%rd6899, {%r4123, %r4122};
	xor.b64  	%rd6900, %rd6899, %rd6898;
	shf.l.wrap.b32 	%r4124, %r4118, %r4119, 23;
	shf.l.wrap.b32 	%r4125, %r4119, %r4118, 23;
	mov.b64 	%rd6901, {%r4125, %r4124};
	xor.b64  	%rd6902, %rd6900, %rd6901;
	xor.b64  	%rd6903, %rd6857, %rd6830;
	and.b64  	%rd6904, %rd6884, %rd6903;
	xor.b64  	%rd6905, %rd6904, %rd6830;
	add.s64 	%rd6906, %rd6803, %rd21497;
	ld.const.u64 	%rd6907, [%rd6897];
	add.s64 	%rd6908, %rd6906, %rd6907;
	add.s64 	%rd6909, %rd6908, %rd6905;
	add.s64 	%rd6910, %rd6909, %rd6902;
	add.s64 	%rd6911, %rd6910, %rd6814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4126,%dummy}, %rd6895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4127}, %rd6895;
	}
	shf.r.wrap.b32 	%r4128, %r4127, %r4126, 28;
	shf.r.wrap.b32 	%r4129, %r4126, %r4127, 28;
	mov.b64 	%rd6912, {%r4129, %r4128};
	shf.l.wrap.b32 	%r4130, %r4126, %r4127, 30;
	shf.l.wrap.b32 	%r4131, %r4127, %r4126, 30;
	mov.b64 	%rd6913, {%r4131, %r4130};
	xor.b64  	%rd6914, %rd6913, %rd6912;
	shf.l.wrap.b32 	%r4132, %r4126, %r4127, 25;
	shf.l.wrap.b32 	%r4133, %r4127, %r4126, 25;
	mov.b64 	%rd6915, {%r4133, %r4132};
	xor.b64  	%rd6916, %rd6914, %rd6915;
	xor.b64  	%rd6917, %rd6895, %rd6841;
	xor.b64  	%rd6918, %rd6895, %rd6868;
	and.b64  	%rd6919, %rd6918, %rd6917;
	xor.b64  	%rd6920, %rd6919, %rd6895;
	add.s64 	%rd6921, %rd6910, %rd6920;
	add.s64 	%rd6922, %rd6921, %rd6916;
	add.s32 	%r4134, %r14352, 6;
	mul.wide.s32 	%rd6923, %r4134, 8;
	add.s64 	%rd6924, %rd6761, %rd6923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4135,%dummy}, %rd6911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4136}, %rd6911;
	}
	shf.r.wrap.b32 	%r4137, %r4136, %r4135, 14;
	shf.r.wrap.b32 	%r4138, %r4135, %r4136, 14;
	mov.b64 	%rd6925, {%r4138, %r4137};
	shf.r.wrap.b32 	%r4139, %r4136, %r4135, 18;
	shf.r.wrap.b32 	%r4140, %r4135, %r4136, 18;
	mov.b64 	%rd6926, {%r4140, %r4139};
	xor.b64  	%rd6927, %rd6926, %rd6925;
	shf.l.wrap.b32 	%r4141, %r4135, %r4136, 23;
	shf.l.wrap.b32 	%r4142, %r4136, %r4135, 23;
	mov.b64 	%rd6928, {%r4142, %r4141};
	xor.b64  	%rd6929, %rd6927, %rd6928;
	xor.b64  	%rd6930, %rd6884, %rd6857;
	and.b64  	%rd6931, %rd6911, %rd6930;
	xor.b64  	%rd6932, %rd6931, %rd6857;
	add.s64 	%rd6933, %rd6830, %rd21498;
	ld.const.u64 	%rd6934, [%rd6924];
	add.s64 	%rd6935, %rd6933, %rd6934;
	add.s64 	%rd6936, %rd6935, %rd6932;
	add.s64 	%rd6937, %rd6936, %rd6929;
	add.s64 	%rd6938, %rd6937, %rd6841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4143,%dummy}, %rd6922;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4144}, %rd6922;
	}
	shf.r.wrap.b32 	%r4145, %r4144, %r4143, 28;
	shf.r.wrap.b32 	%r4146, %r4143, %r4144, 28;
	mov.b64 	%rd6939, {%r4146, %r4145};
	shf.l.wrap.b32 	%r4147, %r4143, %r4144, 30;
	shf.l.wrap.b32 	%r4148, %r4144, %r4143, 30;
	mov.b64 	%rd6940, {%r4148, %r4147};
	xor.b64  	%rd6941, %rd6940, %rd6939;
	shf.l.wrap.b32 	%r4149, %r4143, %r4144, 25;
	shf.l.wrap.b32 	%r4150, %r4144, %r4143, 25;
	mov.b64 	%rd6942, {%r4150, %r4149};
	xor.b64  	%rd6943, %rd6941, %rd6942;
	xor.b64  	%rd6944, %rd6922, %rd6868;
	xor.b64  	%rd6945, %rd6922, %rd6895;
	and.b64  	%rd6946, %rd6945, %rd6944;
	xor.b64  	%rd6947, %rd6946, %rd6922;
	add.s64 	%rd6948, %rd6937, %rd6947;
	add.s64 	%rd6949, %rd6948, %rd6943;
	add.s32 	%r4151, %r14352, 7;
	mul.wide.s32 	%rd6950, %r4151, 8;
	add.s64 	%rd6951, %rd6761, %rd6950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4152,%dummy}, %rd6938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4153}, %rd6938;
	}
	shf.r.wrap.b32 	%r4154, %r4153, %r4152, 14;
	shf.r.wrap.b32 	%r4155, %r4152, %r4153, 14;
	mov.b64 	%rd6952, {%r4155, %r4154};
	shf.r.wrap.b32 	%r4156, %r4153, %r4152, 18;
	shf.r.wrap.b32 	%r4157, %r4152, %r4153, 18;
	mov.b64 	%rd6953, {%r4157, %r4156};
	xor.b64  	%rd6954, %rd6953, %rd6952;
	shf.l.wrap.b32 	%r4158, %r4152, %r4153, 23;
	shf.l.wrap.b32 	%r4159, %r4153, %r4152, 23;
	mov.b64 	%rd6955, {%r4159, %r4158};
	xor.b64  	%rd6956, %rd6954, %rd6955;
	xor.b64  	%rd6957, %rd6911, %rd6884;
	and.b64  	%rd6958, %rd6938, %rd6957;
	xor.b64  	%rd6959, %rd6958, %rd6884;
	add.s64 	%rd6960, %rd6857, %rd21499;
	ld.const.u64 	%rd6961, [%rd6951];
	add.s64 	%rd6962, %rd6960, %rd6961;
	add.s64 	%rd6963, %rd6962, %rd6959;
	add.s64 	%rd6964, %rd6963, %rd6956;
	add.s64 	%rd6965, %rd6964, %rd6868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4160,%dummy}, %rd6949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4161}, %rd6949;
	}
	shf.r.wrap.b32 	%r4162, %r4161, %r4160, 28;
	shf.r.wrap.b32 	%r4163, %r4160, %r4161, 28;
	mov.b64 	%rd6966, {%r4163, %r4162};
	shf.l.wrap.b32 	%r4164, %r4160, %r4161, 30;
	shf.l.wrap.b32 	%r4165, %r4161, %r4160, 30;
	mov.b64 	%rd6967, {%r4165, %r4164};
	xor.b64  	%rd6968, %rd6967, %rd6966;
	shf.l.wrap.b32 	%r4166, %r4160, %r4161, 25;
	shf.l.wrap.b32 	%r4167, %r4161, %r4160, 25;
	mov.b64 	%rd6969, {%r4167, %r4166};
	xor.b64  	%rd6970, %rd6968, %rd6969;
	xor.b64  	%rd6971, %rd6949, %rd6895;
	xor.b64  	%rd6972, %rd6949, %rd6922;
	and.b64  	%rd6973, %rd6972, %rd6971;
	xor.b64  	%rd6974, %rd6973, %rd6949;
	add.s64 	%rd6975, %rd6964, %rd6974;
	add.s64 	%rd6976, %rd6975, %rd6970;
	add.s32 	%r4168, %r14352, 8;
	mul.wide.s32 	%rd6977, %r4168, 8;
	add.s64 	%rd6978, %rd6761, %rd6977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4169,%dummy}, %rd6965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4170}, %rd6965;
	}
	shf.r.wrap.b32 	%r4171, %r4170, %r4169, 14;
	shf.r.wrap.b32 	%r4172, %r4169, %r4170, 14;
	mov.b64 	%rd6979, {%r4172, %r4171};
	shf.r.wrap.b32 	%r4173, %r4170, %r4169, 18;
	shf.r.wrap.b32 	%r4174, %r4169, %r4170, 18;
	mov.b64 	%rd6980, {%r4174, %r4173};
	xor.b64  	%rd6981, %rd6980, %rd6979;
	shf.l.wrap.b32 	%r4175, %r4169, %r4170, 23;
	shf.l.wrap.b32 	%r4176, %r4170, %r4169, 23;
	mov.b64 	%rd6982, {%r4176, %r4175};
	xor.b64  	%rd6983, %rd6981, %rd6982;
	xor.b64  	%rd6984, %rd6938, %rd6911;
	and.b64  	%rd6985, %rd6965, %rd6984;
	xor.b64  	%rd6986, %rd6985, %rd6911;
	add.s64 	%rd6987, %rd6884, %rd21483;
	ld.const.u64 	%rd6988, [%rd6978];
	add.s64 	%rd6989, %rd6987, %rd6988;
	add.s64 	%rd6990, %rd6989, %rd6986;
	add.s64 	%rd6991, %rd6990, %rd6983;
	add.s64 	%rd6992, %rd6991, %rd6895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4177,%dummy}, %rd6976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4178}, %rd6976;
	}
	shf.r.wrap.b32 	%r4179, %r4178, %r4177, 28;
	shf.r.wrap.b32 	%r4180, %r4177, %r4178, 28;
	mov.b64 	%rd6993, {%r4180, %r4179};
	shf.l.wrap.b32 	%r4181, %r4177, %r4178, 30;
	shf.l.wrap.b32 	%r4182, %r4178, %r4177, 30;
	mov.b64 	%rd6994, {%r4182, %r4181};
	xor.b64  	%rd6995, %rd6994, %rd6993;
	shf.l.wrap.b32 	%r4183, %r4177, %r4178, 25;
	shf.l.wrap.b32 	%r4184, %r4178, %r4177, 25;
	mov.b64 	%rd6996, {%r4184, %r4183};
	xor.b64  	%rd6997, %rd6995, %rd6996;
	xor.b64  	%rd6998, %rd6976, %rd6922;
	xor.b64  	%rd6999, %rd6976, %rd6949;
	and.b64  	%rd7000, %rd6999, %rd6998;
	xor.b64  	%rd7001, %rd7000, %rd6976;
	add.s64 	%rd7002, %rd6991, %rd7001;
	add.s64 	%rd7003, %rd7002, %rd6997;
	add.s32 	%r4185, %r14352, 9;
	mul.wide.s32 	%rd7004, %r4185, 8;
	add.s64 	%rd7005, %rd6761, %rd7004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4186,%dummy}, %rd6992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4187}, %rd6992;
	}
	shf.r.wrap.b32 	%r4188, %r4187, %r4186, 14;
	shf.r.wrap.b32 	%r4189, %r4186, %r4187, 14;
	mov.b64 	%rd7006, {%r4189, %r4188};
	shf.r.wrap.b32 	%r4190, %r4187, %r4186, 18;
	shf.r.wrap.b32 	%r4191, %r4186, %r4187, 18;
	mov.b64 	%rd7007, {%r4191, %r4190};
	xor.b64  	%rd7008, %rd7007, %rd7006;
	shf.l.wrap.b32 	%r4192, %r4186, %r4187, 23;
	shf.l.wrap.b32 	%r4193, %r4187, %r4186, 23;
	mov.b64 	%rd7009, {%r4193, %r4192};
	xor.b64  	%rd7010, %rd7008, %rd7009;
	xor.b64  	%rd7011, %rd6965, %rd6938;
	and.b64  	%rd7012, %rd6992, %rd7011;
	xor.b64  	%rd7013, %rd7012, %rd6938;
	add.s64 	%rd7014, %rd6911, %rd21482;
	ld.const.u64 	%rd7015, [%rd7005];
	add.s64 	%rd7016, %rd7014, %rd7015;
	add.s64 	%rd7017, %rd7016, %rd7013;
	add.s64 	%rd7018, %rd7017, %rd7010;
	add.s64 	%rd7019, %rd7018, %rd6922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4194,%dummy}, %rd7003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4195}, %rd7003;
	}
	shf.r.wrap.b32 	%r4196, %r4195, %r4194, 28;
	shf.r.wrap.b32 	%r4197, %r4194, %r4195, 28;
	mov.b64 	%rd7020, {%r4197, %r4196};
	shf.l.wrap.b32 	%r4198, %r4194, %r4195, 30;
	shf.l.wrap.b32 	%r4199, %r4195, %r4194, 30;
	mov.b64 	%rd7021, {%r4199, %r4198};
	xor.b64  	%rd7022, %rd7021, %rd7020;
	shf.l.wrap.b32 	%r4200, %r4194, %r4195, 25;
	shf.l.wrap.b32 	%r4201, %r4195, %r4194, 25;
	mov.b64 	%rd7023, {%r4201, %r4200};
	xor.b64  	%rd7024, %rd7022, %rd7023;
	xor.b64  	%rd7025, %rd7003, %rd6949;
	xor.b64  	%rd7026, %rd7003, %rd6976;
	and.b64  	%rd7027, %rd7026, %rd7025;
	xor.b64  	%rd7028, %rd7027, %rd7003;
	add.s64 	%rd7029, %rd7018, %rd7028;
	add.s64 	%rd7030, %rd7029, %rd7024;
	add.s32 	%r4202, %r14352, 10;
	mul.wide.s32 	%rd7031, %r4202, 8;
	add.s64 	%rd7032, %rd6761, %rd7031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4203,%dummy}, %rd7019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4204}, %rd7019;
	}
	shf.r.wrap.b32 	%r4205, %r4204, %r4203, 14;
	shf.r.wrap.b32 	%r4206, %r4203, %r4204, 14;
	mov.b64 	%rd7033, {%r4206, %r4205};
	shf.r.wrap.b32 	%r4207, %r4204, %r4203, 18;
	shf.r.wrap.b32 	%r4208, %r4203, %r4204, 18;
	mov.b64 	%rd7034, {%r4208, %r4207};
	xor.b64  	%rd7035, %rd7034, %rd7033;
	shf.l.wrap.b32 	%r4209, %r4203, %r4204, 23;
	shf.l.wrap.b32 	%r4210, %r4204, %r4203, 23;
	mov.b64 	%rd7036, {%r4210, %r4209};
	xor.b64  	%rd7037, %rd7035, %rd7036;
	xor.b64  	%rd7038, %rd6992, %rd6965;
	and.b64  	%rd7039, %rd7019, %rd7038;
	xor.b64  	%rd7040, %rd7039, %rd6965;
	add.s64 	%rd7041, %rd6938, %rd21481;
	ld.const.u64 	%rd7042, [%rd7032];
	add.s64 	%rd7043, %rd7041, %rd7042;
	add.s64 	%rd7044, %rd7043, %rd7040;
	add.s64 	%rd7045, %rd7044, %rd7037;
	add.s64 	%rd7046, %rd7045, %rd6949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4211,%dummy}, %rd7030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4212}, %rd7030;
	}
	shf.r.wrap.b32 	%r4213, %r4212, %r4211, 28;
	shf.r.wrap.b32 	%r4214, %r4211, %r4212, 28;
	mov.b64 	%rd7047, {%r4214, %r4213};
	shf.l.wrap.b32 	%r4215, %r4211, %r4212, 30;
	shf.l.wrap.b32 	%r4216, %r4212, %r4211, 30;
	mov.b64 	%rd7048, {%r4216, %r4215};
	xor.b64  	%rd7049, %rd7048, %rd7047;
	shf.l.wrap.b32 	%r4217, %r4211, %r4212, 25;
	shf.l.wrap.b32 	%r4218, %r4212, %r4211, 25;
	mov.b64 	%rd7050, {%r4218, %r4217};
	xor.b64  	%rd7051, %rd7049, %rd7050;
	xor.b64  	%rd7052, %rd7030, %rd6976;
	xor.b64  	%rd7053, %rd7030, %rd7003;
	and.b64  	%rd7054, %rd7053, %rd7052;
	xor.b64  	%rd7055, %rd7054, %rd7030;
	add.s64 	%rd7056, %rd7045, %rd7055;
	add.s64 	%rd7057, %rd7056, %rd7051;
	add.s32 	%r4219, %r14352, 11;
	mul.wide.s32 	%rd7058, %r4219, 8;
	add.s64 	%rd7059, %rd6761, %rd7058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4220,%dummy}, %rd7046;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4221}, %rd7046;
	}
	shf.r.wrap.b32 	%r4222, %r4221, %r4220, 14;
	shf.r.wrap.b32 	%r4223, %r4220, %r4221, 14;
	mov.b64 	%rd7060, {%r4223, %r4222};
	shf.r.wrap.b32 	%r4224, %r4221, %r4220, 18;
	shf.r.wrap.b32 	%r4225, %r4220, %r4221, 18;
	mov.b64 	%rd7061, {%r4225, %r4224};
	xor.b64  	%rd7062, %rd7061, %rd7060;
	shf.l.wrap.b32 	%r4226, %r4220, %r4221, 23;
	shf.l.wrap.b32 	%r4227, %r4221, %r4220, 23;
	mov.b64 	%rd7063, {%r4227, %r4226};
	xor.b64  	%rd7064, %rd7062, %rd7063;
	xor.b64  	%rd7065, %rd7019, %rd6992;
	and.b64  	%rd7066, %rd7046, %rd7065;
	xor.b64  	%rd7067, %rd7066, %rd6992;
	add.s64 	%rd7068, %rd6965, %rd21480;
	ld.const.u64 	%rd7069, [%rd7059];
	add.s64 	%rd7070, %rd7068, %rd7069;
	add.s64 	%rd7071, %rd7070, %rd7067;
	add.s64 	%rd7072, %rd7071, %rd7064;
	add.s64 	%rd7073, %rd7072, %rd6976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4228,%dummy}, %rd7057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4229}, %rd7057;
	}
	shf.r.wrap.b32 	%r4230, %r4229, %r4228, 28;
	shf.r.wrap.b32 	%r4231, %r4228, %r4229, 28;
	mov.b64 	%rd7074, {%r4231, %r4230};
	shf.l.wrap.b32 	%r4232, %r4228, %r4229, 30;
	shf.l.wrap.b32 	%r4233, %r4229, %r4228, 30;
	mov.b64 	%rd7075, {%r4233, %r4232};
	xor.b64  	%rd7076, %rd7075, %rd7074;
	shf.l.wrap.b32 	%r4234, %r4228, %r4229, 25;
	shf.l.wrap.b32 	%r4235, %r4229, %r4228, 25;
	mov.b64 	%rd7077, {%r4235, %r4234};
	xor.b64  	%rd7078, %rd7076, %rd7077;
	xor.b64  	%rd7079, %rd7057, %rd7003;
	xor.b64  	%rd7080, %rd7057, %rd7030;
	and.b64  	%rd7081, %rd7080, %rd7079;
	xor.b64  	%rd7082, %rd7081, %rd7057;
	add.s64 	%rd7083, %rd7072, %rd7082;
	add.s64 	%rd7084, %rd7083, %rd7078;
	add.s32 	%r4236, %r14352, 12;
	mul.wide.s32 	%rd7085, %r4236, 8;
	add.s64 	%rd7086, %rd6761, %rd7085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4237,%dummy}, %rd7073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4238}, %rd7073;
	}
	shf.r.wrap.b32 	%r4239, %r4238, %r4237, 14;
	shf.r.wrap.b32 	%r4240, %r4237, %r4238, 14;
	mov.b64 	%rd7087, {%r4240, %r4239};
	shf.r.wrap.b32 	%r4241, %r4238, %r4237, 18;
	shf.r.wrap.b32 	%r4242, %r4237, %r4238, 18;
	mov.b64 	%rd7088, {%r4242, %r4241};
	xor.b64  	%rd7089, %rd7088, %rd7087;
	shf.l.wrap.b32 	%r4243, %r4237, %r4238, 23;
	shf.l.wrap.b32 	%r4244, %r4238, %r4237, 23;
	mov.b64 	%rd7090, {%r4244, %r4243};
	xor.b64  	%rd7091, %rd7089, %rd7090;
	xor.b64  	%rd7092, %rd7046, %rd7019;
	and.b64  	%rd7093, %rd7073, %rd7092;
	xor.b64  	%rd7094, %rd7093, %rd7019;
	add.s64 	%rd7095, %rd6992, %rd21479;
	ld.const.u64 	%rd7096, [%rd7086];
	add.s64 	%rd7097, %rd7095, %rd7096;
	add.s64 	%rd7098, %rd7097, %rd7094;
	add.s64 	%rd7099, %rd7098, %rd7091;
	add.s64 	%rd21491, %rd7099, %rd7003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4245,%dummy}, %rd7084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4246}, %rd7084;
	}
	shf.r.wrap.b32 	%r4247, %r4246, %r4245, 28;
	shf.r.wrap.b32 	%r4248, %r4245, %r4246, 28;
	mov.b64 	%rd7100, {%r4248, %r4247};
	shf.l.wrap.b32 	%r4249, %r4245, %r4246, 30;
	shf.l.wrap.b32 	%r4250, %r4246, %r4245, 30;
	mov.b64 	%rd7101, {%r4250, %r4249};
	xor.b64  	%rd7102, %rd7101, %rd7100;
	shf.l.wrap.b32 	%r4251, %r4245, %r4246, 25;
	shf.l.wrap.b32 	%r4252, %r4246, %r4245, 25;
	mov.b64 	%rd7103, {%r4252, %r4251};
	xor.b64  	%rd7104, %rd7102, %rd7103;
	xor.b64  	%rd7105, %rd7084, %rd7030;
	xor.b64  	%rd7106, %rd7084, %rd7057;
	and.b64  	%rd7107, %rd7106, %rd7105;
	xor.b64  	%rd7108, %rd7107, %rd7084;
	add.s64 	%rd7109, %rd7099, %rd7108;
	add.s64 	%rd21487, %rd7109, %rd7104;
	add.s32 	%r4253, %r14352, 13;
	mul.wide.s32 	%rd7110, %r4253, 8;
	add.s64 	%rd7111, %rd6761, %rd7110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4254,%dummy}, %rd21491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4255}, %rd21491;
	}
	shf.r.wrap.b32 	%r4256, %r4255, %r4254, 14;
	shf.r.wrap.b32 	%r4257, %r4254, %r4255, 14;
	mov.b64 	%rd7112, {%r4257, %r4256};
	shf.r.wrap.b32 	%r4258, %r4255, %r4254, 18;
	shf.r.wrap.b32 	%r4259, %r4254, %r4255, 18;
	mov.b64 	%rd7113, {%r4259, %r4258};
	xor.b64  	%rd7114, %rd7113, %rd7112;
	shf.l.wrap.b32 	%r4260, %r4254, %r4255, 23;
	shf.l.wrap.b32 	%r4261, %r4255, %r4254, 23;
	mov.b64 	%rd7115, {%r4261, %r4260};
	xor.b64  	%rd7116, %rd7114, %rd7115;
	xor.b64  	%rd7117, %rd7073, %rd7046;
	and.b64  	%rd7118, %rd21491, %rd7117;
	xor.b64  	%rd7119, %rd7118, %rd7046;
	add.s64 	%rd7120, %rd7019, %rd21478;
	ld.const.u64 	%rd7121, [%rd7111];
	add.s64 	%rd7122, %rd7120, %rd7121;
	add.s64 	%rd7123, %rd7122, %rd7119;
	add.s64 	%rd7124, %rd7123, %rd7116;
	add.s64 	%rd21490, %rd7124, %rd7030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4262,%dummy}, %rd21487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4263}, %rd21487;
	}
	shf.r.wrap.b32 	%r4264, %r4263, %r4262, 28;
	shf.r.wrap.b32 	%r4265, %r4262, %r4263, 28;
	mov.b64 	%rd7125, {%r4265, %r4264};
	shf.l.wrap.b32 	%r4266, %r4262, %r4263, 30;
	shf.l.wrap.b32 	%r4267, %r4263, %r4262, 30;
	mov.b64 	%rd7126, {%r4267, %r4266};
	xor.b64  	%rd7127, %rd7126, %rd7125;
	shf.l.wrap.b32 	%r4268, %r4262, %r4263, 25;
	shf.l.wrap.b32 	%r4269, %r4263, %r4262, 25;
	mov.b64 	%rd7128, {%r4269, %r4268};
	xor.b64  	%rd7129, %rd7127, %rd7128;
	xor.b64  	%rd7130, %rd21487, %rd7057;
	xor.b64  	%rd7131, %rd21487, %rd7084;
	and.b64  	%rd7132, %rd7131, %rd7130;
	xor.b64  	%rd7133, %rd7132, %rd21487;
	add.s64 	%rd7134, %rd7124, %rd7133;
	add.s64 	%rd21486, %rd7134, %rd7129;
	add.s32 	%r4270, %r14352, 14;
	mul.wide.s32 	%rd7135, %r4270, 8;
	add.s64 	%rd7136, %rd6761, %rd7135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4271,%dummy}, %rd21490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4272}, %rd21490;
	}
	shf.r.wrap.b32 	%r4273, %r4272, %r4271, 14;
	shf.r.wrap.b32 	%r4274, %r4271, %r4272, 14;
	mov.b64 	%rd7137, {%r4274, %r4273};
	shf.r.wrap.b32 	%r4275, %r4272, %r4271, 18;
	shf.r.wrap.b32 	%r4276, %r4271, %r4272, 18;
	mov.b64 	%rd7138, {%r4276, %r4275};
	xor.b64  	%rd7139, %rd7138, %rd7137;
	shf.l.wrap.b32 	%r4277, %r4271, %r4272, 23;
	shf.l.wrap.b32 	%r4278, %r4272, %r4271, 23;
	mov.b64 	%rd7140, {%r4278, %r4277};
	xor.b64  	%rd7141, %rd7139, %rd7140;
	xor.b64  	%rd7142, %rd21491, %rd7073;
	and.b64  	%rd7143, %rd21490, %rd7142;
	xor.b64  	%rd7144, %rd7143, %rd7073;
	add.s64 	%rd7145, %rd7046, %rd21477;
	ld.const.u64 	%rd7146, [%rd7136];
	add.s64 	%rd7147, %rd7145, %rd7146;
	add.s64 	%rd7148, %rd7147, %rd7144;
	add.s64 	%rd7149, %rd7148, %rd7141;
	add.s64 	%rd21489, %rd7149, %rd7057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4279,%dummy}, %rd21486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4280}, %rd21486;
	}
	shf.r.wrap.b32 	%r4281, %r4280, %r4279, 28;
	shf.r.wrap.b32 	%r4282, %r4279, %r4280, 28;
	mov.b64 	%rd7150, {%r4282, %r4281};
	shf.l.wrap.b32 	%r4283, %r4279, %r4280, 30;
	shf.l.wrap.b32 	%r4284, %r4280, %r4279, 30;
	mov.b64 	%rd7151, {%r4284, %r4283};
	xor.b64  	%rd7152, %rd7151, %rd7150;
	shf.l.wrap.b32 	%r4285, %r4279, %r4280, 25;
	shf.l.wrap.b32 	%r4286, %r4280, %r4279, 25;
	mov.b64 	%rd7153, {%r4286, %r4285};
	xor.b64  	%rd7154, %rd7152, %rd7153;
	xor.b64  	%rd7155, %rd21486, %rd7084;
	xor.b64  	%rd7156, %rd21486, %rd21487;
	and.b64  	%rd7157, %rd7156, %rd7155;
	xor.b64  	%rd7158, %rd7157, %rd21486;
	add.s64 	%rd7159, %rd7149, %rd7158;
	add.s64 	%rd21485, %rd7159, %rd7154;
	add.s32 	%r4287, %r14352, 15;
	mul.wide.s32 	%rd7160, %r4287, 8;
	add.s64 	%rd7161, %rd6761, %rd7160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4288,%dummy}, %rd21489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4289}, %rd21489;
	}
	shf.r.wrap.b32 	%r4290, %r4289, %r4288, 14;
	shf.r.wrap.b32 	%r4291, %r4288, %r4289, 14;
	mov.b64 	%rd7162, {%r4291, %r4290};
	shf.r.wrap.b32 	%r4292, %r4289, %r4288, 18;
	shf.r.wrap.b32 	%r4293, %r4288, %r4289, 18;
	mov.b64 	%rd7163, {%r4293, %r4292};
	xor.b64  	%rd7164, %rd7163, %rd7162;
	shf.l.wrap.b32 	%r4294, %r4288, %r4289, 23;
	shf.l.wrap.b32 	%r4295, %r4289, %r4288, 23;
	mov.b64 	%rd7165, {%r4295, %r4294};
	xor.b64  	%rd7166, %rd7164, %rd7165;
	xor.b64  	%rd7167, %rd21490, %rd21491;
	and.b64  	%rd7168, %rd21489, %rd7167;
	xor.b64  	%rd7169, %rd7168, %rd21491;
	add.s64 	%rd7170, %rd7073, %rd21476;
	ld.const.u64 	%rd7171, [%rd7161];
	add.s64 	%rd7172, %rd7170, %rd7171;
	add.s64 	%rd7173, %rd7172, %rd7169;
	add.s64 	%rd7174, %rd7173, %rd7166;
	add.s64 	%rd21488, %rd7174, %rd7084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4296,%dummy}, %rd21485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4297}, %rd21485;
	}
	shf.r.wrap.b32 	%r4298, %r4297, %r4296, 28;
	shf.r.wrap.b32 	%r4299, %r4296, %r4297, 28;
	mov.b64 	%rd7175, {%r4299, %r4298};
	shf.l.wrap.b32 	%r4300, %r4296, %r4297, 30;
	shf.l.wrap.b32 	%r4301, %r4297, %r4296, 30;
	mov.b64 	%rd7176, {%r4301, %r4300};
	xor.b64  	%rd7177, %rd7176, %rd7175;
	shf.l.wrap.b32 	%r4302, %r4296, %r4297, 25;
	shf.l.wrap.b32 	%r4303, %r4297, %r4296, 25;
	mov.b64 	%rd7178, {%r4303, %r4302};
	xor.b64  	%rd7179, %rd7177, %rd7178;
	xor.b64  	%rd7180, %rd21485, %rd21487;
	xor.b64  	%rd7181, %rd21485, %rd21486;
	and.b64  	%rd7182, %rd7181, %rd7180;
	xor.b64  	%rd7183, %rd7182, %rd21485;
	add.s64 	%rd7184, %rd7174, %rd7183;
	add.s64 	%rd21484, %rd7184, %rd7179;
	add.s32 	%r14352, %r14352, 16;
	setp.lt.s32	%p62, %r14352, 80;
	@%p62 bra 	BB1_97;

	add.s64 	%rd521, %rd21460, %rd21484;
	add.s64 	%rd522, %rd21459, %rd21485;
	st.local.v2.u64 	[%rd448], {%rd521, %rd522};
	add.s64 	%rd523, %rd21458, %rd21486;
	add.s64 	%rd524, %rd21457, %rd21487;
	st.local.v2.u64 	[%rd448+16], {%rd523, %rd524};
	add.s64 	%rd525, %rd21456, %rd21488;
	add.s64 	%rd526, %rd21455, %rd21489;
	st.local.v2.u64 	[%rd448+32], {%rd525, %rd526};
	add.s64 	%rd527, %rd21454, %rd21490;
	add.s64 	%rd528, %rd21453, %rd21491;
	st.local.v2.u64 	[%rd448+48], {%rd527, %rd528};
	st.local.u64 	[%rd1], %rd1809;
	st.local.u64 	[%rd1+8], %rd1810;
	st.local.u64 	[%rd1+16], %rd1811;
	st.local.u64 	[%rd1+24], %rd1812;
	st.local.u64 	[%rd1+32], %rd1813;
	st.local.u64 	[%rd1+40], %rd1814;
	st.local.u64 	[%rd1+48], %rd1815;
	st.local.u64 	[%rd1+56], %rd1816;
	st.local.u32 	[%rd1+192], %r2;
	@%p2 bra 	BB1_110;
	bra.uni 	BB1_99;

BB1_110:
	setp.lt.s32	%p72, %r2, 1;
	@%p72 bra 	BB1_120;

	cvta.to.local.u64 	%rd614, %rd1805;
	and.b32  	%r149, %r2, 3;
	setp.eq.s32	%p73, %r149, 0;
	mov.u32 	%r14361, 0;
	@%p73 bra 	BB1_117;

	setp.eq.s32	%p74, %r149, 1;
	mov.u32 	%r14359, 0;
	@%p74 bra 	BB1_116;

	setp.eq.s32	%p75, %r149, 2;
	mov.u32 	%r14358, 0;
	@%p75 bra 	BB1_115;

	ld.local.u8 	%rs107, [%rd614+7];
	st.local.u8 	[%rd179+7], %rs107;
	mov.u32 	%r14358, 1;

BB1_115:
	xor.b32  	%r5072, %r14358, 7;
	cvt.u64.u32	%rd8295, %r5072;
	add.s64 	%rd8296, %rd614, %rd8295;
	ld.local.u8 	%rs108, [%rd8296];
	add.s64 	%rd8297, %rd179, %rd8295;
	st.local.u8 	[%rd8297], %rs108;
	add.s32 	%r14359, %r14358, 1;

BB1_116:
	xor.b32  	%r5073, %r14359, 7;
	cvt.s64.s32	%rd8298, %r5073;
	add.s64 	%rd8299, %rd614, %rd8298;
	ld.local.u8 	%rs109, [%rd8299];
	add.s64 	%rd8300, %rd179, %rd8298;
	st.local.u8 	[%rd8300], %rs109;
	add.s32 	%r14361, %r14359, 1;

BB1_117:
	setp.lt.u32	%p76, %r2, 4;
	@%p76 bra 	BB1_120;

	mov.u32 	%r14362, %r14361;

BB1_119:
	xor.b32  	%r5074, %r14362, 7;
	cvt.s64.s32	%rd8301, %r5074;
	add.s64 	%rd8302, %rd614, %rd8301;
	ld.local.u8 	%rs110, [%rd8302];
	xor.b32  	%r5075, %r14361, 7;
	cvt.s64.s32	%rd8303, %r5075;
	add.s64 	%rd8304, %rd179, %rd8303;
	st.local.u8 	[%rd8304], %rs110;
	add.s32 	%r5076, %r14362, 1;
	xor.b32  	%r5077, %r5076, 7;
	cvt.s64.s32	%rd8305, %r5077;
	add.s64 	%rd8306, %rd614, %rd8305;
	ld.local.u8 	%rs111, [%rd8306];
	add.s32 	%r5078, %r14361, 1;
	xor.b32  	%r5079, %r5078, 7;
	cvt.s64.s32	%rd8307, %r5079;
	add.s64 	%rd8308, %rd179, %rd8307;
	st.local.u8 	[%rd8308], %rs111;
	add.s32 	%r5080, %r14362, 2;
	xor.b32  	%r5081, %r5080, 7;
	cvt.s64.s32	%rd8309, %r5081;
	add.s64 	%rd8310, %rd614, %rd8309;
	ld.local.u8 	%rs112, [%rd8310];
	add.s32 	%r5082, %r14361, 2;
	xor.b32  	%r5083, %r5082, 7;
	cvt.s64.s32	%rd8311, %r5083;
	add.s64 	%rd8312, %rd179, %rd8311;
	st.local.u8 	[%rd8312], %rs112;
	add.s32 	%r5084, %r14362, 3;
	xor.b32  	%r5085, %r5084, 7;
	cvt.s64.s32	%rd8313, %r5085;
	add.s64 	%rd8314, %rd614, %rd8313;
	ld.local.u8 	%rs113, [%rd8314];
	add.s32 	%r5086, %r14361, 3;
	xor.b32  	%r5087, %r5086, 7;
	cvt.s64.s32	%rd8315, %r5087;
	add.s64 	%rd8316, %rd179, %rd8315;
	st.local.u8 	[%rd8316], %rs113;
	add.s32 	%r14362, %r14362, 4;
	setp.lt.s32	%p77, %r14362, %r2;
	add.s32 	%r14361, %r14361, 4;
	@%p77 bra 	BB1_119;
	bra.uni 	BB1_120;

BB1_99:
	cvta.to.local.u64 	%rd529, %rd1805;
	mov.u32 	%r14353, 0;
	mov.u64 	%rd21500, %rd529;
	mov.u64 	%rd21501, %rd1;

BB1_100:
	ld.local.u8 	%rs85, [%rd21500+7];
	st.local.u8 	[%rd21501+71], %rs85;
	add.s32 	%r4305, %r14353, 1;
	xor.b32  	%r4306, %r4305, 7;
	cvt.s64.s32	%rd7194, %r4306;
	add.s64 	%rd7195, %rd529, %rd7194;
	ld.local.u8 	%rs86, [%rd7195];
	add.s64 	%rd7196, %rd179, %rd7194;
	st.local.u8 	[%rd7196], %rs86;
	add.s32 	%r4307, %r14353, 2;
	xor.b32  	%r4308, %r4307, 7;
	cvt.s64.s32	%rd7197, %r4308;
	add.s64 	%rd7198, %rd529, %rd7197;
	ld.local.u8 	%rs87, [%rd7198];
	add.s64 	%rd7199, %rd179, %rd7197;
	st.local.u8 	[%rd7199], %rs87;
	add.s32 	%r4309, %r14353, 3;
	xor.b32  	%r4310, %r4309, 7;
	cvt.s64.s32	%rd7200, %r4310;
	add.s64 	%rd7201, %rd529, %rd7200;
	ld.local.u8 	%rs88, [%rd7201];
	add.s64 	%rd7202, %rd179, %rd7200;
	st.local.u8 	[%rd7202], %rs88;
	add.s32 	%r4311, %r14353, 4;
	xor.b32  	%r4312, %r4311, 7;
	cvt.s64.s32	%rd7203, %r4312;
	add.s64 	%rd7204, %rd529, %rd7203;
	ld.local.u8 	%rs89, [%rd7204];
	add.s64 	%rd7205, %rd179, %rd7203;
	st.local.u8 	[%rd7205], %rs89;
	add.s32 	%r4313, %r14353, 5;
	xor.b32  	%r4314, %r4313, 7;
	cvt.s64.s32	%rd7206, %r4314;
	add.s64 	%rd7207, %rd529, %rd7206;
	ld.local.u8 	%rs90, [%rd7207];
	add.s64 	%rd7208, %rd179, %rd7206;
	st.local.u8 	[%rd7208], %rs90;
	add.s32 	%r4315, %r14353, 6;
	xor.b32  	%r4316, %r4315, 7;
	cvt.s64.s32	%rd7209, %r4316;
	add.s64 	%rd7210, %rd529, %rd7209;
	ld.local.u8 	%rs91, [%rd7210];
	add.s64 	%rd7211, %rd179, %rd7209;
	st.local.u8 	[%rd7211], %rs91;
	add.s32 	%r4317, %r14353, 7;
	and.b32  	%r4318, %r4317, -16;
	cvt.s64.s32	%rd7212, %r4318;
	add.s64 	%rd7213, %rd529, %rd7212;
	ld.local.u8 	%rs92, [%rd7213];
	add.s64 	%rd7214, %rd179, %rd7212;
	st.local.u8 	[%rd7214], %rs92;
	ld.local.u8 	%rs93, [%rd21500+15];
	st.local.u8 	[%rd21501+79], %rs93;
	add.s32 	%r4319, %r14353, 9;
	xor.b32  	%r4320, %r4319, 7;
	cvt.s64.s32	%rd7215, %r4320;
	add.s64 	%rd7216, %rd529, %rd7215;
	ld.local.u8 	%rs94, [%rd7216];
	add.s64 	%rd7217, %rd179, %rd7215;
	st.local.u8 	[%rd7217], %rs94;
	add.s32 	%r4321, %r14353, 10;
	xor.b32  	%r4322, %r4321, 7;
	cvt.s64.s32	%rd7218, %r4322;
	add.s64 	%rd7219, %rd529, %rd7218;
	ld.local.u8 	%rs95, [%rd7219];
	add.s64 	%rd7220, %rd179, %rd7218;
	st.local.u8 	[%rd7220], %rs95;
	add.s32 	%r4323, %r14353, 11;
	xor.b32  	%r4324, %r4323, 7;
	cvt.s64.s32	%rd7221, %r4324;
	add.s64 	%rd7222, %rd529, %rd7221;
	ld.local.u8 	%rs96, [%rd7222];
	add.s64 	%rd7223, %rd179, %rd7221;
	st.local.u8 	[%rd7223], %rs96;
	add.s32 	%r4325, %r14353, 12;
	xor.b32  	%r4326, %r4325, 7;
	cvt.s64.s32	%rd7224, %r4326;
	add.s64 	%rd7225, %rd529, %rd7224;
	ld.local.u8 	%rs97, [%rd7225];
	add.s64 	%rd7226, %rd179, %rd7224;
	st.local.u8 	[%rd7226], %rs97;
	add.s32 	%r4327, %r14353, 13;
	xor.b32  	%r4328, %r4327, 7;
	cvt.s64.s32	%rd7227, %r4328;
	add.s64 	%rd7228, %rd529, %rd7227;
	ld.local.u8 	%rs98, [%rd7228];
	add.s64 	%rd7229, %rd179, %rd7227;
	st.local.u8 	[%rd7229], %rs98;
	add.s32 	%r4329, %r14353, 14;
	xor.b32  	%r4330, %r4329, 7;
	cvt.s64.s32	%rd7230, %r4330;
	add.s64 	%rd7231, %rd529, %rd7230;
	ld.local.u8 	%rs99, [%rd7231];
	add.s64 	%rd7232, %rd179, %rd7230;
	st.local.u8 	[%rd7232], %rs99;
	add.s32 	%r4331, %r14353, 15;
	and.b32  	%r4332, %r4331, -8;
	cvt.s64.s32	%rd7233, %r4332;
	add.s64 	%rd7234, %rd529, %rd7233;
	ld.local.u8 	%rs100, [%rd7234];
	add.s64 	%rd7235, %rd179, %rd7233;
	st.local.u8 	[%rd7235], %rs100;
	add.s64 	%rd21501, %rd21501, 16;
	add.s64 	%rd21500, %rd21500, 16;
	add.s32 	%r14353, %r14353, 16;
	setp.ne.s32	%p64, %r14353, 128;
	@%p64 bra 	BB1_100;

	ld.local.u64 	%rd7236, [%rd179];
	shr.u64 	%rd7237, %rd7236, 32;
	ld.local.u64 	%rd7238, [%rd265];
	shr.u64 	%rd7239, %rd7238, 32;
	ld.local.u64 	%rd7240, [%rd265+8];
	shr.u64 	%rd7241, %rd7240, 32;
	ld.local.u64 	%rd7242, [%rd265+16];
	shr.u64 	%rd7243, %rd7242, 32;
	ld.local.u64 	%rd7244, [%rd265+24];
	shr.u64 	%rd7245, %rd7244, 32;
	ld.local.u64 	%rd7246, [%rd265+32];
	shr.u64 	%rd7247, %rd7246, 32;
	ld.local.u64 	%rd7248, [%rd265+40];
	shr.u64 	%rd7249, %rd7248, 32;
	ld.local.u64 	%rd7250, [%rd265+48];
	shr.u64 	%rd7251, %rd7250, 32;
	ld.local.u64 	%rd7252, [%rd265+56];
	shr.u64 	%rd7253, %rd7252, 32;
	ld.local.u64 	%rd7254, [%rd265+64];
	shr.u64 	%rd7255, %rd7254, 32;
	ld.local.u64 	%rd7256, [%rd265+72];
	shr.u64 	%rd7257, %rd7256, 32;
	ld.local.u64 	%rd7258, [%rd265+80];
	shr.u64 	%rd7259, %rd7258, 32;
	ld.local.u64 	%rd7260, [%rd265+88];
	shr.u64 	%rd7261, %rd7260, 32;
	ld.local.u64 	%rd7262, [%rd265+96];
	shr.u64 	%rd7263, %rd7262, 32;
	ld.local.u64 	%rd7264, [%rd265+104];
	shr.u64 	%rd7265, %rd7264, 32;
	ld.local.u64 	%rd7266, [%rd265+112];
	shr.u64 	%rd7267, %rd7266, 32;
	bfi.b64 	%rd21518, %rd7237, %rd7236, 32, 32;
	bfi.b64 	%rd21519, %rd7239, %rd7238, 32, 32;
	bfi.b64 	%rd21520, %rd7241, %rd7240, 32, 32;
	bfi.b64 	%rd21521, %rd7243, %rd7242, 32, 32;
	bfi.b64 	%rd21522, %rd7245, %rd7244, 32, 32;
	bfi.b64 	%rd21523, %rd7247, %rd7246, 32, 32;
	bfi.b64 	%rd21524, %rd7249, %rd7248, 32, 32;
	bfi.b64 	%rd21525, %rd7251, %rd7250, 32, 32;
	bfi.b64 	%rd21509, %rd7253, %rd7252, 32, 32;
	bfi.b64 	%rd21508, %rd7255, %rd7254, 32, 32;
	bfi.b64 	%rd21507, %rd7257, %rd7256, 32, 32;
	bfi.b64 	%rd21506, %rd7259, %rd7258, 32, 32;
	bfi.b64 	%rd21505, %rd7261, %rd7260, 32, 32;
	bfi.b64 	%rd21504, %rd7263, %rd7262, 32, 32;
	bfi.b64 	%rd21503, %rd7265, %rd7264, 32, 32;
	bfi.b64 	%rd21502, %rd7267, %rd7266, 32, 32;
	ld.local.u64 	%rd550, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4334,%dummy}, %rd550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4335}, %rd550;
	}
	shf.r.wrap.b32 	%r4336, %r4335, %r4334, 14;
	shf.r.wrap.b32 	%r4337, %r4334, %r4335, 14;
	mov.b64 	%rd7268, {%r4337, %r4336};
	shf.r.wrap.b32 	%r4338, %r4335, %r4334, 18;
	shf.r.wrap.b32 	%r4339, %r4334, %r4335, 18;
	mov.b64 	%rd7269, {%r4339, %r4338};
	xor.b64  	%rd7270, %rd7269, %rd7268;
	shf.l.wrap.b32 	%r4340, %r4334, %r4335, 23;
	shf.l.wrap.b32 	%r4341, %r4335, %r4334, 23;
	mov.b64 	%rd7271, {%r4341, %r4340};
	xor.b64  	%rd7272, %rd7270, %rd7271;
	ld.local.u64 	%rd551, [%rd1+48];
	ld.local.u64 	%rd552, [%rd1+40];
	xor.b64  	%rd7273, %rd551, %rd552;
	and.b64  	%rd7274, %rd7273, %rd550;
	xor.b64  	%rd7275, %rd7274, %rd551;
	ld.local.u64 	%rd553, [%rd1+56];
	add.s64 	%rd7276, %rd553, %rd21518;
	add.s64 	%rd7277, %rd7276, %rd21452;
	add.s64 	%rd7278, %rd7277, %rd7275;
	add.s64 	%rd7279, %rd7278, %rd7272;
	ld.local.u64 	%rd554, [%rd1+24];
	add.s64 	%rd7280, %rd7279, %rd554;
	ld.local.u64 	%rd555, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4342,%dummy}, %rd555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4343}, %rd555;
	}
	shf.r.wrap.b32 	%r4344, %r4343, %r4342, 28;
	shf.r.wrap.b32 	%r4345, %r4342, %r4343, 28;
	mov.b64 	%rd7281, {%r4345, %r4344};
	shf.l.wrap.b32 	%r4346, %r4342, %r4343, 30;
	shf.l.wrap.b32 	%r4347, %r4343, %r4342, 30;
	mov.b64 	%rd7282, {%r4347, %r4346};
	xor.b64  	%rd7283, %rd7282, %rd7281;
	shf.l.wrap.b32 	%r4348, %r4342, %r4343, 25;
	shf.l.wrap.b32 	%r4349, %r4343, %r4342, 25;
	mov.b64 	%rd7284, {%r4349, %r4348};
	xor.b64  	%rd7285, %rd7283, %rd7284;
	ld.local.u64 	%rd556, [%rd1+16];
	xor.b64  	%rd7286, %rd556, %rd555;
	ld.local.u64 	%rd557, [%rd1+8];
	xor.b64  	%rd7287, %rd557, %rd555;
	and.b64  	%rd7288, %rd7286, %rd7287;
	xor.b64  	%rd7289, %rd7288, %rd555;
	add.s64 	%rd7290, %rd7279, %rd7289;
	add.s64 	%rd7291, %rd7290, %rd7285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4350,%dummy}, %rd7280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4351}, %rd7280;
	}
	shf.r.wrap.b32 	%r4352, %r4351, %r4350, 14;
	shf.r.wrap.b32 	%r4353, %r4350, %r4351, 14;
	mov.b64 	%rd7292, {%r4353, %r4352};
	shf.r.wrap.b32 	%r4354, %r4351, %r4350, 18;
	shf.r.wrap.b32 	%r4355, %r4350, %r4351, 18;
	mov.b64 	%rd7293, {%r4355, %r4354};
	xor.b64  	%rd7294, %rd7293, %rd7292;
	shf.l.wrap.b32 	%r4356, %r4350, %r4351, 23;
	shf.l.wrap.b32 	%r4357, %r4351, %r4350, 23;
	mov.b64 	%rd7295, {%r4357, %r4356};
	xor.b64  	%rd7296, %rd7294, %rd7295;
	xor.b64  	%rd7297, %rd552, %rd550;
	and.b64  	%rd7298, %rd7280, %rd7297;
	xor.b64  	%rd7299, %rd7298, %rd552;
	add.s64 	%rd7300, %rd551, %rd21519;
	add.s64 	%rd7301, %rd7300, %rd21451;
	add.s64 	%rd7302, %rd7301, %rd7299;
	add.s64 	%rd7303, %rd7302, %rd7296;
	add.s64 	%rd7304, %rd7303, %rd556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4358,%dummy}, %rd7291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4359}, %rd7291;
	}
	shf.r.wrap.b32 	%r4360, %r4359, %r4358, 28;
	shf.r.wrap.b32 	%r4361, %r4358, %r4359, 28;
	mov.b64 	%rd7305, {%r4361, %r4360};
	shf.l.wrap.b32 	%r4362, %r4358, %r4359, 30;
	shf.l.wrap.b32 	%r4363, %r4359, %r4358, 30;
	mov.b64 	%rd7306, {%r4363, %r4362};
	xor.b64  	%rd7307, %rd7306, %rd7305;
	shf.l.wrap.b32 	%r4364, %r4358, %r4359, 25;
	shf.l.wrap.b32 	%r4365, %r4359, %r4358, 25;
	mov.b64 	%rd7308, {%r4365, %r4364};
	xor.b64  	%rd7309, %rd7307, %rd7308;
	xor.b64  	%rd7310, %rd7291, %rd557;
	xor.b64  	%rd7311, %rd7291, %rd555;
	and.b64  	%rd7312, %rd7311, %rd7310;
	xor.b64  	%rd7313, %rd7312, %rd7291;
	add.s64 	%rd7314, %rd7303, %rd7313;
	add.s64 	%rd7315, %rd7314, %rd7309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4366,%dummy}, %rd7304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4367}, %rd7304;
	}
	shf.r.wrap.b32 	%r4368, %r4367, %r4366, 14;
	shf.r.wrap.b32 	%r4369, %r4366, %r4367, 14;
	mov.b64 	%rd7316, {%r4369, %r4368};
	shf.r.wrap.b32 	%r4370, %r4367, %r4366, 18;
	shf.r.wrap.b32 	%r4371, %r4366, %r4367, 18;
	mov.b64 	%rd7317, {%r4371, %r4370};
	xor.b64  	%rd7318, %rd7317, %rd7316;
	shf.l.wrap.b32 	%r4372, %r4366, %r4367, 23;
	shf.l.wrap.b32 	%r4373, %r4367, %r4366, 23;
	mov.b64 	%rd7319, {%r4373, %r4372};
	xor.b64  	%rd7320, %rd7318, %rd7319;
	xor.b64  	%rd7321, %rd7280, %rd550;
	and.b64  	%rd7322, %rd7304, %rd7321;
	xor.b64  	%rd7323, %rd7322, %rd550;
	add.s64 	%rd7324, %rd552, %rd21520;
	add.s64 	%rd7325, %rd7324, %rd21450;
	add.s64 	%rd7326, %rd7325, %rd7323;
	add.s64 	%rd7327, %rd7326, %rd7320;
	add.s64 	%rd7328, %rd7327, %rd557;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4374,%dummy}, %rd7315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4375}, %rd7315;
	}
	shf.r.wrap.b32 	%r4376, %r4375, %r4374, 28;
	shf.r.wrap.b32 	%r4377, %r4374, %r4375, 28;
	mov.b64 	%rd7329, {%r4377, %r4376};
	shf.l.wrap.b32 	%r4378, %r4374, %r4375, 30;
	shf.l.wrap.b32 	%r4379, %r4375, %r4374, 30;
	mov.b64 	%rd7330, {%r4379, %r4378};
	xor.b64  	%rd7331, %rd7330, %rd7329;
	shf.l.wrap.b32 	%r4380, %r4374, %r4375, 25;
	shf.l.wrap.b32 	%r4381, %r4375, %r4374, 25;
	mov.b64 	%rd7332, {%r4381, %r4380};
	xor.b64  	%rd7333, %rd7331, %rd7332;
	xor.b64  	%rd7334, %rd7315, %rd555;
	xor.b64  	%rd7335, %rd7315, %rd7291;
	and.b64  	%rd7336, %rd7335, %rd7334;
	xor.b64  	%rd7337, %rd7336, %rd7315;
	add.s64 	%rd7338, %rd7327, %rd7337;
	add.s64 	%rd7339, %rd7338, %rd7333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4382,%dummy}, %rd7328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4383}, %rd7328;
	}
	shf.r.wrap.b32 	%r4384, %r4383, %r4382, 14;
	shf.r.wrap.b32 	%r4385, %r4382, %r4383, 14;
	mov.b64 	%rd7340, {%r4385, %r4384};
	shf.r.wrap.b32 	%r4386, %r4383, %r4382, 18;
	shf.r.wrap.b32 	%r4387, %r4382, %r4383, 18;
	mov.b64 	%rd7341, {%r4387, %r4386};
	xor.b64  	%rd7342, %rd7341, %rd7340;
	shf.l.wrap.b32 	%r4388, %r4382, %r4383, 23;
	shf.l.wrap.b32 	%r4389, %r4383, %r4382, 23;
	mov.b64 	%rd7343, {%r4389, %r4388};
	xor.b64  	%rd7344, %rd7342, %rd7343;
	xor.b64  	%rd7345, %rd7304, %rd7280;
	and.b64  	%rd7346, %rd7328, %rd7345;
	xor.b64  	%rd7347, %rd7346, %rd7280;
	add.s64 	%rd7348, %rd550, %rd21521;
	add.s64 	%rd7349, %rd7348, %rd21449;
	add.s64 	%rd7350, %rd7349, %rd7347;
	add.s64 	%rd7351, %rd7350, %rd7344;
	add.s64 	%rd7352, %rd7351, %rd555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4390,%dummy}, %rd7339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4391}, %rd7339;
	}
	shf.r.wrap.b32 	%r4392, %r4391, %r4390, 28;
	shf.r.wrap.b32 	%r4393, %r4390, %r4391, 28;
	mov.b64 	%rd7353, {%r4393, %r4392};
	shf.l.wrap.b32 	%r4394, %r4390, %r4391, 30;
	shf.l.wrap.b32 	%r4395, %r4391, %r4390, 30;
	mov.b64 	%rd7354, {%r4395, %r4394};
	xor.b64  	%rd7355, %rd7354, %rd7353;
	shf.l.wrap.b32 	%r4396, %r4390, %r4391, 25;
	shf.l.wrap.b32 	%r4397, %r4391, %r4390, 25;
	mov.b64 	%rd7356, {%r4397, %r4396};
	xor.b64  	%rd7357, %rd7355, %rd7356;
	xor.b64  	%rd7358, %rd7339, %rd7291;
	xor.b64  	%rd7359, %rd7339, %rd7315;
	and.b64  	%rd7360, %rd7359, %rd7358;
	xor.b64  	%rd7361, %rd7360, %rd7339;
	add.s64 	%rd7362, %rd7351, %rd7361;
	add.s64 	%rd7363, %rd7362, %rd7357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4398,%dummy}, %rd7352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4399}, %rd7352;
	}
	shf.r.wrap.b32 	%r4400, %r4399, %r4398, 14;
	shf.r.wrap.b32 	%r4401, %r4398, %r4399, 14;
	mov.b64 	%rd7364, {%r4401, %r4400};
	shf.r.wrap.b32 	%r4402, %r4399, %r4398, 18;
	shf.r.wrap.b32 	%r4403, %r4398, %r4399, 18;
	mov.b64 	%rd7365, {%r4403, %r4402};
	xor.b64  	%rd7366, %rd7365, %rd7364;
	shf.l.wrap.b32 	%r4404, %r4398, %r4399, 23;
	shf.l.wrap.b32 	%r4405, %r4399, %r4398, 23;
	mov.b64 	%rd7367, {%r4405, %r4404};
	xor.b64  	%rd7368, %rd7366, %rd7367;
	xor.b64  	%rd7369, %rd7328, %rd7304;
	and.b64  	%rd7370, %rd7352, %rd7369;
	xor.b64  	%rd7371, %rd7370, %rd7304;
	add.s64 	%rd7372, %rd7280, %rd21522;
	add.s64 	%rd7373, %rd7372, %rd21448;
	add.s64 	%rd7374, %rd7373, %rd7371;
	add.s64 	%rd7375, %rd7374, %rd7368;
	add.s64 	%rd7376, %rd7375, %rd7291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4406,%dummy}, %rd7363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4407}, %rd7363;
	}
	shf.r.wrap.b32 	%r4408, %r4407, %r4406, 28;
	shf.r.wrap.b32 	%r4409, %r4406, %r4407, 28;
	mov.b64 	%rd7377, {%r4409, %r4408};
	shf.l.wrap.b32 	%r4410, %r4406, %r4407, 30;
	shf.l.wrap.b32 	%r4411, %r4407, %r4406, 30;
	mov.b64 	%rd7378, {%r4411, %r4410};
	xor.b64  	%rd7379, %rd7378, %rd7377;
	shf.l.wrap.b32 	%r4412, %r4406, %r4407, 25;
	shf.l.wrap.b32 	%r4413, %r4407, %r4406, 25;
	mov.b64 	%rd7380, {%r4413, %r4412};
	xor.b64  	%rd7381, %rd7379, %rd7380;
	xor.b64  	%rd7382, %rd7363, %rd7315;
	xor.b64  	%rd7383, %rd7363, %rd7339;
	and.b64  	%rd7384, %rd7383, %rd7382;
	xor.b64  	%rd7385, %rd7384, %rd7363;
	add.s64 	%rd7386, %rd7375, %rd7385;
	add.s64 	%rd7387, %rd7386, %rd7381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4414,%dummy}, %rd7376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4415}, %rd7376;
	}
	shf.r.wrap.b32 	%r4416, %r4415, %r4414, 14;
	shf.r.wrap.b32 	%r4417, %r4414, %r4415, 14;
	mov.b64 	%rd7388, {%r4417, %r4416};
	shf.r.wrap.b32 	%r4418, %r4415, %r4414, 18;
	shf.r.wrap.b32 	%r4419, %r4414, %r4415, 18;
	mov.b64 	%rd7389, {%r4419, %r4418};
	xor.b64  	%rd7390, %rd7389, %rd7388;
	shf.l.wrap.b32 	%r4420, %r4414, %r4415, 23;
	shf.l.wrap.b32 	%r4421, %r4415, %r4414, 23;
	mov.b64 	%rd7391, {%r4421, %r4420};
	xor.b64  	%rd7392, %rd7390, %rd7391;
	xor.b64  	%rd7393, %rd7352, %rd7328;
	and.b64  	%rd7394, %rd7376, %rd7393;
	xor.b64  	%rd7395, %rd7394, %rd7328;
	add.s64 	%rd7396, %rd7304, %rd21523;
	add.s64 	%rd7397, %rd7396, %rd21447;
	add.s64 	%rd7398, %rd7397, %rd7395;
	add.s64 	%rd7399, %rd7398, %rd7392;
	add.s64 	%rd7400, %rd7399, %rd7315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4422,%dummy}, %rd7387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4423}, %rd7387;
	}
	shf.r.wrap.b32 	%r4424, %r4423, %r4422, 28;
	shf.r.wrap.b32 	%r4425, %r4422, %r4423, 28;
	mov.b64 	%rd7401, {%r4425, %r4424};
	shf.l.wrap.b32 	%r4426, %r4422, %r4423, 30;
	shf.l.wrap.b32 	%r4427, %r4423, %r4422, 30;
	mov.b64 	%rd7402, {%r4427, %r4426};
	xor.b64  	%rd7403, %rd7402, %rd7401;
	shf.l.wrap.b32 	%r4428, %r4422, %r4423, 25;
	shf.l.wrap.b32 	%r4429, %r4423, %r4422, 25;
	mov.b64 	%rd7404, {%r4429, %r4428};
	xor.b64  	%rd7405, %rd7403, %rd7404;
	xor.b64  	%rd7406, %rd7387, %rd7339;
	xor.b64  	%rd7407, %rd7387, %rd7363;
	and.b64  	%rd7408, %rd7407, %rd7406;
	xor.b64  	%rd7409, %rd7408, %rd7387;
	add.s64 	%rd7410, %rd7399, %rd7409;
	add.s64 	%rd7411, %rd7410, %rd7405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4430,%dummy}, %rd7400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4431}, %rd7400;
	}
	shf.r.wrap.b32 	%r4432, %r4431, %r4430, 14;
	shf.r.wrap.b32 	%r4433, %r4430, %r4431, 14;
	mov.b64 	%rd7412, {%r4433, %r4432};
	shf.r.wrap.b32 	%r4434, %r4431, %r4430, 18;
	shf.r.wrap.b32 	%r4435, %r4430, %r4431, 18;
	mov.b64 	%rd7413, {%r4435, %r4434};
	xor.b64  	%rd7414, %rd7413, %rd7412;
	shf.l.wrap.b32 	%r4436, %r4430, %r4431, 23;
	shf.l.wrap.b32 	%r4437, %r4431, %r4430, 23;
	mov.b64 	%rd7415, {%r4437, %r4436};
	xor.b64  	%rd7416, %rd7414, %rd7415;
	xor.b64  	%rd7417, %rd7376, %rd7352;
	and.b64  	%rd7418, %rd7400, %rd7417;
	xor.b64  	%rd7419, %rd7418, %rd7352;
	add.s64 	%rd7420, %rd7328, %rd21524;
	add.s64 	%rd7421, %rd7420, %rd21446;
	add.s64 	%rd7422, %rd7421, %rd7419;
	add.s64 	%rd7423, %rd7422, %rd7416;
	add.s64 	%rd7424, %rd7423, %rd7339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4438,%dummy}, %rd7411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4439}, %rd7411;
	}
	shf.r.wrap.b32 	%r4440, %r4439, %r4438, 28;
	shf.r.wrap.b32 	%r4441, %r4438, %r4439, 28;
	mov.b64 	%rd7425, {%r4441, %r4440};
	shf.l.wrap.b32 	%r4442, %r4438, %r4439, 30;
	shf.l.wrap.b32 	%r4443, %r4439, %r4438, 30;
	mov.b64 	%rd7426, {%r4443, %r4442};
	xor.b64  	%rd7427, %rd7426, %rd7425;
	shf.l.wrap.b32 	%r4444, %r4438, %r4439, 25;
	shf.l.wrap.b32 	%r4445, %r4439, %r4438, 25;
	mov.b64 	%rd7428, {%r4445, %r4444};
	xor.b64  	%rd7429, %rd7427, %rd7428;
	xor.b64  	%rd7430, %rd7411, %rd7363;
	xor.b64  	%rd7431, %rd7411, %rd7387;
	and.b64  	%rd7432, %rd7431, %rd7430;
	xor.b64  	%rd7433, %rd7432, %rd7411;
	add.s64 	%rd7434, %rd7423, %rd7433;
	add.s64 	%rd7435, %rd7434, %rd7429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4446,%dummy}, %rd7424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4447}, %rd7424;
	}
	shf.r.wrap.b32 	%r4448, %r4447, %r4446, 14;
	shf.r.wrap.b32 	%r4449, %r4446, %r4447, 14;
	mov.b64 	%rd7436, {%r4449, %r4448};
	shf.r.wrap.b32 	%r4450, %r4447, %r4446, 18;
	shf.r.wrap.b32 	%r4451, %r4446, %r4447, 18;
	mov.b64 	%rd7437, {%r4451, %r4450};
	xor.b64  	%rd7438, %rd7437, %rd7436;
	shf.l.wrap.b32 	%r4452, %r4446, %r4447, 23;
	shf.l.wrap.b32 	%r4453, %r4447, %r4446, 23;
	mov.b64 	%rd7439, {%r4453, %r4452};
	xor.b64  	%rd7440, %rd7438, %rd7439;
	xor.b64  	%rd7441, %rd7400, %rd7376;
	and.b64  	%rd7442, %rd7424, %rd7441;
	xor.b64  	%rd7443, %rd7442, %rd7376;
	add.s64 	%rd7444, %rd7352, %rd21525;
	add.s64 	%rd7445, %rd7444, %rd21445;
	add.s64 	%rd7446, %rd7445, %rd7443;
	add.s64 	%rd7447, %rd7446, %rd7440;
	add.s64 	%rd7448, %rd7447, %rd7363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4454,%dummy}, %rd7435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4455}, %rd7435;
	}
	shf.r.wrap.b32 	%r4456, %r4455, %r4454, 28;
	shf.r.wrap.b32 	%r4457, %r4454, %r4455, 28;
	mov.b64 	%rd7449, {%r4457, %r4456};
	shf.l.wrap.b32 	%r4458, %r4454, %r4455, 30;
	shf.l.wrap.b32 	%r4459, %r4455, %r4454, 30;
	mov.b64 	%rd7450, {%r4459, %r4458};
	xor.b64  	%rd7451, %rd7450, %rd7449;
	shf.l.wrap.b32 	%r4460, %r4454, %r4455, 25;
	shf.l.wrap.b32 	%r4461, %r4455, %r4454, 25;
	mov.b64 	%rd7452, {%r4461, %r4460};
	xor.b64  	%rd7453, %rd7451, %rd7452;
	xor.b64  	%rd7454, %rd7435, %rd7387;
	xor.b64  	%rd7455, %rd7435, %rd7411;
	and.b64  	%rd7456, %rd7455, %rd7454;
	xor.b64  	%rd7457, %rd7456, %rd7435;
	add.s64 	%rd7458, %rd7447, %rd7457;
	add.s64 	%rd7459, %rd7458, %rd7453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4462,%dummy}, %rd7448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4463}, %rd7448;
	}
	shf.r.wrap.b32 	%r4464, %r4463, %r4462, 14;
	shf.r.wrap.b32 	%r4465, %r4462, %r4463, 14;
	mov.b64 	%rd7460, {%r4465, %r4464};
	shf.r.wrap.b32 	%r4466, %r4463, %r4462, 18;
	shf.r.wrap.b32 	%r4467, %r4462, %r4463, 18;
	mov.b64 	%rd7461, {%r4467, %r4466};
	xor.b64  	%rd7462, %rd7461, %rd7460;
	shf.l.wrap.b32 	%r4468, %r4462, %r4463, 23;
	shf.l.wrap.b32 	%r4469, %r4463, %r4462, 23;
	mov.b64 	%rd7463, {%r4469, %r4468};
	xor.b64  	%rd7464, %rd7462, %rd7463;
	xor.b64  	%rd7465, %rd7424, %rd7400;
	and.b64  	%rd7466, %rd7448, %rd7465;
	xor.b64  	%rd7467, %rd7466, %rd7400;
	add.s64 	%rd7468, %rd7376, %rd21509;
	add.s64 	%rd7469, %rd7468, %rd21444;
	add.s64 	%rd7470, %rd7469, %rd7467;
	add.s64 	%rd7471, %rd7470, %rd7464;
	add.s64 	%rd7472, %rd7471, %rd7387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4470,%dummy}, %rd7459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4471}, %rd7459;
	}
	shf.r.wrap.b32 	%r4472, %r4471, %r4470, 28;
	shf.r.wrap.b32 	%r4473, %r4470, %r4471, 28;
	mov.b64 	%rd7473, {%r4473, %r4472};
	shf.l.wrap.b32 	%r4474, %r4470, %r4471, 30;
	shf.l.wrap.b32 	%r4475, %r4471, %r4470, 30;
	mov.b64 	%rd7474, {%r4475, %r4474};
	xor.b64  	%rd7475, %rd7474, %rd7473;
	shf.l.wrap.b32 	%r4476, %r4470, %r4471, 25;
	shf.l.wrap.b32 	%r4477, %r4471, %r4470, 25;
	mov.b64 	%rd7476, {%r4477, %r4476};
	xor.b64  	%rd7477, %rd7475, %rd7476;
	xor.b64  	%rd7478, %rd7459, %rd7411;
	xor.b64  	%rd7479, %rd7459, %rd7435;
	and.b64  	%rd7480, %rd7479, %rd7478;
	xor.b64  	%rd7481, %rd7480, %rd7459;
	add.s64 	%rd7482, %rd7471, %rd7481;
	add.s64 	%rd7483, %rd7482, %rd7477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4478,%dummy}, %rd7472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4479}, %rd7472;
	}
	shf.r.wrap.b32 	%r4480, %r4479, %r4478, 14;
	shf.r.wrap.b32 	%r4481, %r4478, %r4479, 14;
	mov.b64 	%rd7484, {%r4481, %r4480};
	shf.r.wrap.b32 	%r4482, %r4479, %r4478, 18;
	shf.r.wrap.b32 	%r4483, %r4478, %r4479, 18;
	mov.b64 	%rd7485, {%r4483, %r4482};
	xor.b64  	%rd7486, %rd7485, %rd7484;
	shf.l.wrap.b32 	%r4484, %r4478, %r4479, 23;
	shf.l.wrap.b32 	%r4485, %r4479, %r4478, 23;
	mov.b64 	%rd7487, {%r4485, %r4484};
	xor.b64  	%rd7488, %rd7486, %rd7487;
	xor.b64  	%rd7489, %rd7448, %rd7424;
	and.b64  	%rd7490, %rd7472, %rd7489;
	xor.b64  	%rd7491, %rd7490, %rd7424;
	add.s64 	%rd7492, %rd7400, %rd21508;
	add.s64 	%rd7493, %rd7492, %rd21443;
	add.s64 	%rd7494, %rd7493, %rd7491;
	add.s64 	%rd7495, %rd7494, %rd7488;
	add.s64 	%rd7496, %rd7495, %rd7411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4486,%dummy}, %rd7483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4487}, %rd7483;
	}
	shf.r.wrap.b32 	%r4488, %r4487, %r4486, 28;
	shf.r.wrap.b32 	%r4489, %r4486, %r4487, 28;
	mov.b64 	%rd7497, {%r4489, %r4488};
	shf.l.wrap.b32 	%r4490, %r4486, %r4487, 30;
	shf.l.wrap.b32 	%r4491, %r4487, %r4486, 30;
	mov.b64 	%rd7498, {%r4491, %r4490};
	xor.b64  	%rd7499, %rd7498, %rd7497;
	shf.l.wrap.b32 	%r4492, %r4486, %r4487, 25;
	shf.l.wrap.b32 	%r4493, %r4487, %r4486, 25;
	mov.b64 	%rd7500, {%r4493, %r4492};
	xor.b64  	%rd7501, %rd7499, %rd7500;
	xor.b64  	%rd7502, %rd7483, %rd7435;
	xor.b64  	%rd7503, %rd7483, %rd7459;
	and.b64  	%rd7504, %rd7503, %rd7502;
	xor.b64  	%rd7505, %rd7504, %rd7483;
	add.s64 	%rd7506, %rd7495, %rd7505;
	add.s64 	%rd7507, %rd7506, %rd7501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4494,%dummy}, %rd7496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4495}, %rd7496;
	}
	shf.r.wrap.b32 	%r4496, %r4495, %r4494, 14;
	shf.r.wrap.b32 	%r4497, %r4494, %r4495, 14;
	mov.b64 	%rd7508, {%r4497, %r4496};
	shf.r.wrap.b32 	%r4498, %r4495, %r4494, 18;
	shf.r.wrap.b32 	%r4499, %r4494, %r4495, 18;
	mov.b64 	%rd7509, {%r4499, %r4498};
	xor.b64  	%rd7510, %rd7509, %rd7508;
	shf.l.wrap.b32 	%r4500, %r4494, %r4495, 23;
	shf.l.wrap.b32 	%r4501, %r4495, %r4494, 23;
	mov.b64 	%rd7511, {%r4501, %r4500};
	xor.b64  	%rd7512, %rd7510, %rd7511;
	xor.b64  	%rd7513, %rd7472, %rd7448;
	and.b64  	%rd7514, %rd7496, %rd7513;
	xor.b64  	%rd7515, %rd7514, %rd7448;
	add.s64 	%rd7516, %rd7424, %rd21507;
	add.s64 	%rd7517, %rd7516, %rd21442;
	add.s64 	%rd7518, %rd7517, %rd7515;
	add.s64 	%rd7519, %rd7518, %rd7512;
	add.s64 	%rd7520, %rd7519, %rd7435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4502,%dummy}, %rd7507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4503}, %rd7507;
	}
	shf.r.wrap.b32 	%r4504, %r4503, %r4502, 28;
	shf.r.wrap.b32 	%r4505, %r4502, %r4503, 28;
	mov.b64 	%rd7521, {%r4505, %r4504};
	shf.l.wrap.b32 	%r4506, %r4502, %r4503, 30;
	shf.l.wrap.b32 	%r4507, %r4503, %r4502, 30;
	mov.b64 	%rd7522, {%r4507, %r4506};
	xor.b64  	%rd7523, %rd7522, %rd7521;
	shf.l.wrap.b32 	%r4508, %r4502, %r4503, 25;
	shf.l.wrap.b32 	%r4509, %r4503, %r4502, 25;
	mov.b64 	%rd7524, {%r4509, %r4508};
	xor.b64  	%rd7525, %rd7523, %rd7524;
	xor.b64  	%rd7526, %rd7507, %rd7459;
	xor.b64  	%rd7527, %rd7507, %rd7483;
	and.b64  	%rd7528, %rd7527, %rd7526;
	xor.b64  	%rd7529, %rd7528, %rd7507;
	add.s64 	%rd7530, %rd7519, %rd7529;
	add.s64 	%rd7531, %rd7530, %rd7525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4510,%dummy}, %rd7520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4511}, %rd7520;
	}
	shf.r.wrap.b32 	%r4512, %r4511, %r4510, 14;
	shf.r.wrap.b32 	%r4513, %r4510, %r4511, 14;
	mov.b64 	%rd7532, {%r4513, %r4512};
	shf.r.wrap.b32 	%r4514, %r4511, %r4510, 18;
	shf.r.wrap.b32 	%r4515, %r4510, %r4511, 18;
	mov.b64 	%rd7533, {%r4515, %r4514};
	xor.b64  	%rd7534, %rd7533, %rd7532;
	shf.l.wrap.b32 	%r4516, %r4510, %r4511, 23;
	shf.l.wrap.b32 	%r4517, %r4511, %r4510, 23;
	mov.b64 	%rd7535, {%r4517, %r4516};
	xor.b64  	%rd7536, %rd7534, %rd7535;
	xor.b64  	%rd7537, %rd7496, %rd7472;
	and.b64  	%rd7538, %rd7520, %rd7537;
	xor.b64  	%rd7539, %rd7538, %rd7472;
	add.s64 	%rd7540, %rd7448, %rd21506;
	add.s64 	%rd7541, %rd7540, %rd21441;
	add.s64 	%rd7542, %rd7541, %rd7539;
	add.s64 	%rd7543, %rd7542, %rd7536;
	add.s64 	%rd7544, %rd7543, %rd7459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4518,%dummy}, %rd7531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4519}, %rd7531;
	}
	shf.r.wrap.b32 	%r4520, %r4519, %r4518, 28;
	shf.r.wrap.b32 	%r4521, %r4518, %r4519, 28;
	mov.b64 	%rd7545, {%r4521, %r4520};
	shf.l.wrap.b32 	%r4522, %r4518, %r4519, 30;
	shf.l.wrap.b32 	%r4523, %r4519, %r4518, 30;
	mov.b64 	%rd7546, {%r4523, %r4522};
	xor.b64  	%rd7547, %rd7546, %rd7545;
	shf.l.wrap.b32 	%r4524, %r4518, %r4519, 25;
	shf.l.wrap.b32 	%r4525, %r4519, %r4518, 25;
	mov.b64 	%rd7548, {%r4525, %r4524};
	xor.b64  	%rd7549, %rd7547, %rd7548;
	xor.b64  	%rd7550, %rd7531, %rd7483;
	xor.b64  	%rd7551, %rd7531, %rd7507;
	and.b64  	%rd7552, %rd7551, %rd7550;
	xor.b64  	%rd7553, %rd7552, %rd7531;
	add.s64 	%rd7554, %rd7543, %rd7553;
	add.s64 	%rd7555, %rd7554, %rd7549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4526,%dummy}, %rd7544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4527}, %rd7544;
	}
	shf.r.wrap.b32 	%r4528, %r4527, %r4526, 14;
	shf.r.wrap.b32 	%r4529, %r4526, %r4527, 14;
	mov.b64 	%rd7556, {%r4529, %r4528};
	shf.r.wrap.b32 	%r4530, %r4527, %r4526, 18;
	shf.r.wrap.b32 	%r4531, %r4526, %r4527, 18;
	mov.b64 	%rd7557, {%r4531, %r4530};
	xor.b64  	%rd7558, %rd7557, %rd7556;
	shf.l.wrap.b32 	%r4532, %r4526, %r4527, 23;
	shf.l.wrap.b32 	%r4533, %r4527, %r4526, 23;
	mov.b64 	%rd7559, {%r4533, %r4532};
	xor.b64  	%rd7560, %rd7558, %rd7559;
	xor.b64  	%rd7561, %rd7520, %rd7496;
	and.b64  	%rd7562, %rd7544, %rd7561;
	xor.b64  	%rd7563, %rd7562, %rd7496;
	add.s64 	%rd7564, %rd7472, %rd21505;
	add.s64 	%rd7565, %rd7564, %rd21440;
	add.s64 	%rd7566, %rd7565, %rd7563;
	add.s64 	%rd7567, %rd7566, %rd7560;
	add.s64 	%rd21517, %rd7567, %rd7483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4534,%dummy}, %rd7555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4535}, %rd7555;
	}
	shf.r.wrap.b32 	%r4536, %r4535, %r4534, 28;
	shf.r.wrap.b32 	%r4537, %r4534, %r4535, 28;
	mov.b64 	%rd7568, {%r4537, %r4536};
	shf.l.wrap.b32 	%r4538, %r4534, %r4535, 30;
	shf.l.wrap.b32 	%r4539, %r4535, %r4534, 30;
	mov.b64 	%rd7569, {%r4539, %r4538};
	xor.b64  	%rd7570, %rd7569, %rd7568;
	shf.l.wrap.b32 	%r4540, %r4534, %r4535, 25;
	shf.l.wrap.b32 	%r4541, %r4535, %r4534, 25;
	mov.b64 	%rd7571, {%r4541, %r4540};
	xor.b64  	%rd7572, %rd7570, %rd7571;
	xor.b64  	%rd7573, %rd7555, %rd7507;
	xor.b64  	%rd7574, %rd7555, %rd7531;
	and.b64  	%rd7575, %rd7574, %rd7573;
	xor.b64  	%rd7576, %rd7575, %rd7555;
	add.s64 	%rd7577, %rd7567, %rd7576;
	add.s64 	%rd21513, %rd7577, %rd7572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4542,%dummy}, %rd21517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4543}, %rd21517;
	}
	shf.r.wrap.b32 	%r4544, %r4543, %r4542, 14;
	shf.r.wrap.b32 	%r4545, %r4542, %r4543, 14;
	mov.b64 	%rd7578, {%r4545, %r4544};
	shf.r.wrap.b32 	%r4546, %r4543, %r4542, 18;
	shf.r.wrap.b32 	%r4547, %r4542, %r4543, 18;
	mov.b64 	%rd7579, {%r4547, %r4546};
	xor.b64  	%rd7580, %rd7579, %rd7578;
	shf.l.wrap.b32 	%r4548, %r4542, %r4543, 23;
	shf.l.wrap.b32 	%r4549, %r4543, %r4542, 23;
	mov.b64 	%rd7581, {%r4549, %r4548};
	xor.b64  	%rd7582, %rd7580, %rd7581;
	xor.b64  	%rd7583, %rd7544, %rd7520;
	and.b64  	%rd7584, %rd21517, %rd7583;
	xor.b64  	%rd7585, %rd7584, %rd7520;
	add.s64 	%rd7586, %rd7496, %rd21504;
	add.s64 	%rd7587, %rd7586, %rd21439;
	add.s64 	%rd7588, %rd7587, %rd7585;
	add.s64 	%rd7589, %rd7588, %rd7582;
	add.s64 	%rd21516, %rd7589, %rd7507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4550,%dummy}, %rd21513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4551}, %rd21513;
	}
	shf.r.wrap.b32 	%r4552, %r4551, %r4550, 28;
	shf.r.wrap.b32 	%r4553, %r4550, %r4551, 28;
	mov.b64 	%rd7590, {%r4553, %r4552};
	shf.l.wrap.b32 	%r4554, %r4550, %r4551, 30;
	shf.l.wrap.b32 	%r4555, %r4551, %r4550, 30;
	mov.b64 	%rd7591, {%r4555, %r4554};
	xor.b64  	%rd7592, %rd7591, %rd7590;
	shf.l.wrap.b32 	%r4556, %r4550, %r4551, 25;
	shf.l.wrap.b32 	%r4557, %r4551, %r4550, 25;
	mov.b64 	%rd7593, {%r4557, %r4556};
	xor.b64  	%rd7594, %rd7592, %rd7593;
	xor.b64  	%rd7595, %rd21513, %rd7531;
	xor.b64  	%rd7596, %rd21513, %rd7555;
	and.b64  	%rd7597, %rd7596, %rd7595;
	xor.b64  	%rd7598, %rd7597, %rd21513;
	add.s64 	%rd7599, %rd7589, %rd7598;
	add.s64 	%rd21512, %rd7599, %rd7594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4558,%dummy}, %rd21516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4559}, %rd21516;
	}
	shf.r.wrap.b32 	%r4560, %r4559, %r4558, 14;
	shf.r.wrap.b32 	%r4561, %r4558, %r4559, 14;
	mov.b64 	%rd7600, {%r4561, %r4560};
	shf.r.wrap.b32 	%r4562, %r4559, %r4558, 18;
	shf.r.wrap.b32 	%r4563, %r4558, %r4559, 18;
	mov.b64 	%rd7601, {%r4563, %r4562};
	xor.b64  	%rd7602, %rd7601, %rd7600;
	shf.l.wrap.b32 	%r4564, %r4558, %r4559, 23;
	shf.l.wrap.b32 	%r4565, %r4559, %r4558, 23;
	mov.b64 	%rd7603, {%r4565, %r4564};
	xor.b64  	%rd7604, %rd7602, %rd7603;
	xor.b64  	%rd7605, %rd21517, %rd7544;
	and.b64  	%rd7606, %rd21516, %rd7605;
	xor.b64  	%rd7607, %rd7606, %rd7544;
	add.s64 	%rd7608, %rd7520, %rd21503;
	add.s64 	%rd7609, %rd7608, %rd21438;
	add.s64 	%rd7610, %rd7609, %rd7607;
	add.s64 	%rd7611, %rd7610, %rd7604;
	add.s64 	%rd21515, %rd7611, %rd7531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4566,%dummy}, %rd21512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4567}, %rd21512;
	}
	shf.r.wrap.b32 	%r4568, %r4567, %r4566, 28;
	shf.r.wrap.b32 	%r4569, %r4566, %r4567, 28;
	mov.b64 	%rd7612, {%r4569, %r4568};
	shf.l.wrap.b32 	%r4570, %r4566, %r4567, 30;
	shf.l.wrap.b32 	%r4571, %r4567, %r4566, 30;
	mov.b64 	%rd7613, {%r4571, %r4570};
	xor.b64  	%rd7614, %rd7613, %rd7612;
	shf.l.wrap.b32 	%r4572, %r4566, %r4567, 25;
	shf.l.wrap.b32 	%r4573, %r4567, %r4566, 25;
	mov.b64 	%rd7615, {%r4573, %r4572};
	xor.b64  	%rd7616, %rd7614, %rd7615;
	xor.b64  	%rd7617, %rd21512, %rd7555;
	xor.b64  	%rd7618, %rd21512, %rd21513;
	and.b64  	%rd7619, %rd7618, %rd7617;
	xor.b64  	%rd7620, %rd7619, %rd21512;
	add.s64 	%rd7621, %rd7611, %rd7620;
	add.s64 	%rd21511, %rd7621, %rd7616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4574,%dummy}, %rd21515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4575}, %rd21515;
	}
	shf.r.wrap.b32 	%r4576, %r4575, %r4574, 14;
	shf.r.wrap.b32 	%r4577, %r4574, %r4575, 14;
	mov.b64 	%rd7622, {%r4577, %r4576};
	shf.r.wrap.b32 	%r4578, %r4575, %r4574, 18;
	shf.r.wrap.b32 	%r4579, %r4574, %r4575, 18;
	mov.b64 	%rd7623, {%r4579, %r4578};
	xor.b64  	%rd7624, %rd7623, %rd7622;
	shf.l.wrap.b32 	%r4580, %r4574, %r4575, 23;
	shf.l.wrap.b32 	%r4581, %r4575, %r4574, 23;
	mov.b64 	%rd7625, {%r4581, %r4580};
	xor.b64  	%rd7626, %rd7624, %rd7625;
	xor.b64  	%rd7627, %rd21516, %rd21517;
	and.b64  	%rd7628, %rd21515, %rd7627;
	xor.b64  	%rd7629, %rd7628, %rd21517;
	add.s64 	%rd7630, %rd7544, %rd21502;
	add.s64 	%rd7631, %rd7630, %rd21437;
	add.s64 	%rd7632, %rd7631, %rd7629;
	add.s64 	%rd7633, %rd7632, %rd7626;
	add.s64 	%rd21514, %rd7633, %rd7555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4582,%dummy}, %rd21511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4583}, %rd21511;
	}
	shf.r.wrap.b32 	%r4584, %r4583, %r4582, 28;
	shf.r.wrap.b32 	%r4585, %r4582, %r4583, 28;
	mov.b64 	%rd7634, {%r4585, %r4584};
	shf.l.wrap.b32 	%r4586, %r4582, %r4583, 30;
	shf.l.wrap.b32 	%r4587, %r4583, %r4582, 30;
	mov.b64 	%rd7635, {%r4587, %r4586};
	xor.b64  	%rd7636, %rd7635, %rd7634;
	shf.l.wrap.b32 	%r4588, %r4582, %r4583, 25;
	shf.l.wrap.b32 	%r4589, %r4583, %r4582, 25;
	mov.b64 	%rd7637, {%r4589, %r4588};
	xor.b64  	%rd7638, %rd7636, %rd7637;
	xor.b64  	%rd7639, %rd21511, %rd21513;
	xor.b64  	%rd7640, %rd21511, %rd21512;
	and.b64  	%rd7641, %rd7640, %rd7639;
	xor.b64  	%rd7642, %rd7641, %rd21511;
	add.s64 	%rd7643, %rd7633, %rd7642;
	add.s64 	%rd21510, %rd7643, %rd7638;
	mov.u32 	%r14354, 16;

BB1_102:
	shr.u64 	%rd7644, %rd21503, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4590,%dummy}, %rd21503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4591}, %rd21503;
	}
	shf.r.wrap.b32 	%r4592, %r4591, %r4590, 19;
	shf.r.wrap.b32 	%r4593, %r4590, %r4591, 19;
	mov.b64 	%rd7645, {%r4593, %r4592};
	xor.b64  	%rd7646, %rd7645, %rd7644;
	shf.l.wrap.b32 	%r4594, %r4590, %r4591, 3;
	shf.l.wrap.b32 	%r4595, %r4591, %r4590, 3;
	mov.b64 	%rd7647, {%r4595, %r4594};
	xor.b64  	%rd7648, %rd7646, %rd7647;
	shr.u64 	%rd7649, %rd21519, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4596,%dummy}, %rd21519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4597}, %rd21519;
	}
	shf.r.wrap.b32 	%r4598, %r4597, %r4596, 1;
	shf.r.wrap.b32 	%r4599, %r4596, %r4597, 1;
	mov.b64 	%rd7650, {%r4599, %r4598};
	xor.b64  	%rd7651, %rd7650, %rd7649;
	shf.r.wrap.b32 	%r4600, %r4597, %r4596, 8;
	shf.r.wrap.b32 	%r4601, %r4596, %r4597, 8;
	mov.b64 	%rd7652, {%r4601, %r4600};
	xor.b64  	%rd7653, %rd7651, %rd7652;
	add.s64 	%rd7654, %rd21508, %rd21518;
	add.s64 	%rd7655, %rd7654, %rd7648;
	add.s64 	%rd21518, %rd7655, %rd7653;
	shr.u64 	%rd7656, %rd21502, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4602,%dummy}, %rd21502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4603}, %rd21502;
	}
	shf.r.wrap.b32 	%r4604, %r4603, %r4602, 19;
	shf.r.wrap.b32 	%r4605, %r4602, %r4603, 19;
	mov.b64 	%rd7657, {%r4605, %r4604};
	xor.b64  	%rd7658, %rd7657, %rd7656;
	shf.l.wrap.b32 	%r4606, %r4602, %r4603, 3;
	shf.l.wrap.b32 	%r4607, %r4603, %r4602, 3;
	mov.b64 	%rd7659, {%r4607, %r4606};
	xor.b64  	%rd7660, %rd7658, %rd7659;
	shr.u64 	%rd7661, %rd21520, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4608,%dummy}, %rd21520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4609}, %rd21520;
	}
	shf.r.wrap.b32 	%r4610, %r4609, %r4608, 1;
	shf.r.wrap.b32 	%r4611, %r4608, %r4609, 1;
	mov.b64 	%rd7662, {%r4611, %r4610};
	xor.b64  	%rd7663, %rd7662, %rd7661;
	shf.r.wrap.b32 	%r4612, %r4609, %r4608, 8;
	shf.r.wrap.b32 	%r4613, %r4608, %r4609, 8;
	mov.b64 	%rd7664, {%r4613, %r4612};
	xor.b64  	%rd7665, %rd7663, %rd7664;
	add.s64 	%rd7666, %rd21507, %rd21519;
	add.s64 	%rd7667, %rd7666, %rd7660;
	add.s64 	%rd21519, %rd7667, %rd7665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4614,%dummy}, %rd21518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4615}, %rd21518;
	}
	shf.r.wrap.b32 	%r4616, %r4615, %r4614, 19;
	shf.r.wrap.b32 	%r4617, %r4614, %r4615, 19;
	mov.b64 	%rd7668, {%r4617, %r4616};
	shf.l.wrap.b32 	%r4618, %r4614, %r4615, 3;
	shf.l.wrap.b32 	%r4619, %r4615, %r4614, 3;
	mov.b64 	%rd7669, {%r4619, %r4618};
	shr.u64 	%rd7670, %rd21518, 6;
	xor.b64  	%rd7671, %rd7668, %rd7670;
	xor.b64  	%rd7672, %rd7671, %rd7669;
	shr.u64 	%rd7673, %rd21521, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4620,%dummy}, %rd21521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4621}, %rd21521;
	}
	shf.r.wrap.b32 	%r4622, %r4621, %r4620, 1;
	shf.r.wrap.b32 	%r4623, %r4620, %r4621, 1;
	mov.b64 	%rd7674, {%r4623, %r4622};
	xor.b64  	%rd7675, %rd7674, %rd7673;
	shf.r.wrap.b32 	%r4624, %r4621, %r4620, 8;
	shf.r.wrap.b32 	%r4625, %r4620, %r4621, 8;
	mov.b64 	%rd7676, {%r4625, %r4624};
	xor.b64  	%rd7677, %rd7675, %rd7676;
	add.s64 	%rd7678, %rd21506, %rd21520;
	add.s64 	%rd7679, %rd7678, %rd7672;
	add.s64 	%rd21520, %rd7679, %rd7677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4626,%dummy}, %rd21519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4627}, %rd21519;
	}
	shf.r.wrap.b32 	%r4628, %r4627, %r4626, 19;
	shf.r.wrap.b32 	%r4629, %r4626, %r4627, 19;
	mov.b64 	%rd7680, {%r4629, %r4628};
	shf.l.wrap.b32 	%r4630, %r4626, %r4627, 3;
	shf.l.wrap.b32 	%r4631, %r4627, %r4626, 3;
	mov.b64 	%rd7681, {%r4631, %r4630};
	shr.u64 	%rd7682, %rd21519, 6;
	xor.b64  	%rd7683, %rd7680, %rd7682;
	xor.b64  	%rd7684, %rd7683, %rd7681;
	shr.u64 	%rd7685, %rd21522, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4632,%dummy}, %rd21522;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4633}, %rd21522;
	}
	shf.r.wrap.b32 	%r4634, %r4633, %r4632, 1;
	shf.r.wrap.b32 	%r4635, %r4632, %r4633, 1;
	mov.b64 	%rd7686, {%r4635, %r4634};
	xor.b64  	%rd7687, %rd7686, %rd7685;
	shf.r.wrap.b32 	%r4636, %r4633, %r4632, 8;
	shf.r.wrap.b32 	%r4637, %r4632, %r4633, 8;
	mov.b64 	%rd7688, {%r4637, %r4636};
	xor.b64  	%rd7689, %rd7687, %rd7688;
	add.s64 	%rd7690, %rd21505, %rd21521;
	add.s64 	%rd7691, %rd7690, %rd7684;
	add.s64 	%rd21521, %rd7691, %rd7689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4638,%dummy}, %rd21520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4639}, %rd21520;
	}
	shf.r.wrap.b32 	%r4640, %r4639, %r4638, 19;
	shf.r.wrap.b32 	%r4641, %r4638, %r4639, 19;
	mov.b64 	%rd7692, {%r4641, %r4640};
	shf.l.wrap.b32 	%r4642, %r4638, %r4639, 3;
	shf.l.wrap.b32 	%r4643, %r4639, %r4638, 3;
	mov.b64 	%rd7693, {%r4643, %r4642};
	shr.u64 	%rd7694, %rd21520, 6;
	xor.b64  	%rd7695, %rd7692, %rd7694;
	xor.b64  	%rd7696, %rd7695, %rd7693;
	shr.u64 	%rd7697, %rd21523, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4644,%dummy}, %rd21523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4645}, %rd21523;
	}
	shf.r.wrap.b32 	%r4646, %r4645, %r4644, 1;
	shf.r.wrap.b32 	%r4647, %r4644, %r4645, 1;
	mov.b64 	%rd7698, {%r4647, %r4646};
	xor.b64  	%rd7699, %rd7698, %rd7697;
	shf.r.wrap.b32 	%r4648, %r4645, %r4644, 8;
	shf.r.wrap.b32 	%r4649, %r4644, %r4645, 8;
	mov.b64 	%rd7700, {%r4649, %r4648};
	xor.b64  	%rd7701, %rd7699, %rd7700;
	add.s64 	%rd7702, %rd21504, %rd21522;
	add.s64 	%rd7703, %rd7702, %rd7696;
	add.s64 	%rd21522, %rd7703, %rd7701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4650,%dummy}, %rd21521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4651}, %rd21521;
	}
	shf.r.wrap.b32 	%r4652, %r4651, %r4650, 19;
	shf.r.wrap.b32 	%r4653, %r4650, %r4651, 19;
	mov.b64 	%rd7704, {%r4653, %r4652};
	shf.l.wrap.b32 	%r4654, %r4650, %r4651, 3;
	shf.l.wrap.b32 	%r4655, %r4651, %r4650, 3;
	mov.b64 	%rd7705, {%r4655, %r4654};
	shr.u64 	%rd7706, %rd21521, 6;
	xor.b64  	%rd7707, %rd7704, %rd7706;
	xor.b64  	%rd7708, %rd7707, %rd7705;
	shr.u64 	%rd7709, %rd21524, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4656,%dummy}, %rd21524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4657}, %rd21524;
	}
	shf.r.wrap.b32 	%r4658, %r4657, %r4656, 1;
	shf.r.wrap.b32 	%r4659, %r4656, %r4657, 1;
	mov.b64 	%rd7710, {%r4659, %r4658};
	xor.b64  	%rd7711, %rd7710, %rd7709;
	shf.r.wrap.b32 	%r4660, %r4657, %r4656, 8;
	shf.r.wrap.b32 	%r4661, %r4656, %r4657, 8;
	mov.b64 	%rd7712, {%r4661, %r4660};
	xor.b64  	%rd7713, %rd7711, %rd7712;
	add.s64 	%rd7714, %rd21503, %rd21523;
	add.s64 	%rd7715, %rd7714, %rd7708;
	add.s64 	%rd21523, %rd7715, %rd7713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4662,%dummy}, %rd21522;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4663}, %rd21522;
	}
	shf.r.wrap.b32 	%r4664, %r4663, %r4662, 19;
	shf.r.wrap.b32 	%r4665, %r4662, %r4663, 19;
	mov.b64 	%rd7716, {%r4665, %r4664};
	shf.l.wrap.b32 	%r4666, %r4662, %r4663, 3;
	shf.l.wrap.b32 	%r4667, %r4663, %r4662, 3;
	mov.b64 	%rd7717, {%r4667, %r4666};
	shr.u64 	%rd7718, %rd21522, 6;
	xor.b64  	%rd7719, %rd7716, %rd7718;
	xor.b64  	%rd7720, %rd7719, %rd7717;
	shr.u64 	%rd7721, %rd21525, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4668,%dummy}, %rd21525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4669}, %rd21525;
	}
	shf.r.wrap.b32 	%r4670, %r4669, %r4668, 1;
	shf.r.wrap.b32 	%r4671, %r4668, %r4669, 1;
	mov.b64 	%rd7722, {%r4671, %r4670};
	xor.b64  	%rd7723, %rd7722, %rd7721;
	shf.r.wrap.b32 	%r4672, %r4669, %r4668, 8;
	shf.r.wrap.b32 	%r4673, %r4668, %r4669, 8;
	mov.b64 	%rd7724, {%r4673, %r4672};
	xor.b64  	%rd7725, %rd7723, %rd7724;
	add.s64 	%rd7726, %rd21502, %rd21524;
	add.s64 	%rd7727, %rd7726, %rd7720;
	add.s64 	%rd21524, %rd7727, %rd7725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4674,%dummy}, %rd21523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4675}, %rd21523;
	}
	shf.r.wrap.b32 	%r4676, %r4675, %r4674, 19;
	shf.r.wrap.b32 	%r4677, %r4674, %r4675, 19;
	mov.b64 	%rd7728, {%r4677, %r4676};
	shf.l.wrap.b32 	%r4678, %r4674, %r4675, 3;
	shf.l.wrap.b32 	%r4679, %r4675, %r4674, 3;
	mov.b64 	%rd7729, {%r4679, %r4678};
	shr.u64 	%rd7730, %rd21523, 6;
	xor.b64  	%rd7731, %rd7728, %rd7730;
	xor.b64  	%rd7732, %rd7731, %rd7729;
	shr.u64 	%rd7733, %rd21509, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4680,%dummy}, %rd21509;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4681}, %rd21509;
	}
	shf.r.wrap.b32 	%r4682, %r4681, %r4680, 1;
	shf.r.wrap.b32 	%r4683, %r4680, %r4681, 1;
	mov.b64 	%rd7734, {%r4683, %r4682};
	xor.b64  	%rd7735, %rd7734, %rd7733;
	shf.r.wrap.b32 	%r4684, %r4681, %r4680, 8;
	shf.r.wrap.b32 	%r4685, %r4680, %r4681, 8;
	mov.b64 	%rd7736, {%r4685, %r4684};
	xor.b64  	%rd7737, %rd7735, %rd7736;
	add.s64 	%rd7738, %rd21518, %rd21525;
	add.s64 	%rd7739, %rd7738, %rd7732;
	add.s64 	%rd21525, %rd7739, %rd7737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4686,%dummy}, %rd21524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4687}, %rd21524;
	}
	shf.r.wrap.b32 	%r4688, %r4687, %r4686, 19;
	shf.r.wrap.b32 	%r4689, %r4686, %r4687, 19;
	mov.b64 	%rd7740, {%r4689, %r4688};
	shf.l.wrap.b32 	%r4690, %r4686, %r4687, 3;
	shf.l.wrap.b32 	%r4691, %r4687, %r4686, 3;
	mov.b64 	%rd7741, {%r4691, %r4690};
	shr.u64 	%rd7742, %rd21524, 6;
	xor.b64  	%rd7743, %rd7740, %rd7742;
	xor.b64  	%rd7744, %rd7743, %rd7741;
	shr.u64 	%rd7745, %rd21508, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4692,%dummy}, %rd21508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4693}, %rd21508;
	}
	shf.r.wrap.b32 	%r4694, %r4693, %r4692, 1;
	shf.r.wrap.b32 	%r4695, %r4692, %r4693, 1;
	mov.b64 	%rd7746, {%r4695, %r4694};
	xor.b64  	%rd7747, %rd7746, %rd7745;
	shf.r.wrap.b32 	%r4696, %r4693, %r4692, 8;
	shf.r.wrap.b32 	%r4697, %r4692, %r4693, 8;
	mov.b64 	%rd7748, {%r4697, %r4696};
	xor.b64  	%rd7749, %rd7747, %rd7748;
	add.s64 	%rd7750, %rd21519, %rd21509;
	add.s64 	%rd7751, %rd7750, %rd7744;
	add.s64 	%rd21509, %rd7751, %rd7749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4698,%dummy}, %rd21525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4699}, %rd21525;
	}
	shf.r.wrap.b32 	%r4700, %r4699, %r4698, 19;
	shf.r.wrap.b32 	%r4701, %r4698, %r4699, 19;
	mov.b64 	%rd7752, {%r4701, %r4700};
	shf.l.wrap.b32 	%r4702, %r4698, %r4699, 3;
	shf.l.wrap.b32 	%r4703, %r4699, %r4698, 3;
	mov.b64 	%rd7753, {%r4703, %r4702};
	shr.u64 	%rd7754, %rd21525, 6;
	xor.b64  	%rd7755, %rd7752, %rd7754;
	xor.b64  	%rd7756, %rd7755, %rd7753;
	shr.u64 	%rd7757, %rd21507, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4704,%dummy}, %rd21507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4705}, %rd21507;
	}
	shf.r.wrap.b32 	%r4706, %r4705, %r4704, 1;
	shf.r.wrap.b32 	%r4707, %r4704, %r4705, 1;
	mov.b64 	%rd7758, {%r4707, %r4706};
	xor.b64  	%rd7759, %rd7758, %rd7757;
	shf.r.wrap.b32 	%r4708, %r4705, %r4704, 8;
	shf.r.wrap.b32 	%r4709, %r4704, %r4705, 8;
	mov.b64 	%rd7760, {%r4709, %r4708};
	xor.b64  	%rd7761, %rd7759, %rd7760;
	add.s64 	%rd7762, %rd21520, %rd21508;
	add.s64 	%rd7763, %rd7762, %rd7756;
	add.s64 	%rd21508, %rd7763, %rd7761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4710,%dummy}, %rd21509;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4711}, %rd21509;
	}
	shf.r.wrap.b32 	%r4712, %r4711, %r4710, 19;
	shf.r.wrap.b32 	%r4713, %r4710, %r4711, 19;
	mov.b64 	%rd7764, {%r4713, %r4712};
	shf.l.wrap.b32 	%r4714, %r4710, %r4711, 3;
	shf.l.wrap.b32 	%r4715, %r4711, %r4710, 3;
	mov.b64 	%rd7765, {%r4715, %r4714};
	shr.u64 	%rd7766, %rd21509, 6;
	xor.b64  	%rd7767, %rd7764, %rd7766;
	xor.b64  	%rd7768, %rd7767, %rd7765;
	shr.u64 	%rd7769, %rd21506, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4716,%dummy}, %rd21506;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4717}, %rd21506;
	}
	shf.r.wrap.b32 	%r4718, %r4717, %r4716, 1;
	shf.r.wrap.b32 	%r4719, %r4716, %r4717, 1;
	mov.b64 	%rd7770, {%r4719, %r4718};
	xor.b64  	%rd7771, %rd7770, %rd7769;
	shf.r.wrap.b32 	%r4720, %r4717, %r4716, 8;
	shf.r.wrap.b32 	%r4721, %r4716, %r4717, 8;
	mov.b64 	%rd7772, {%r4721, %r4720};
	xor.b64  	%rd7773, %rd7771, %rd7772;
	add.s64 	%rd7774, %rd21521, %rd21507;
	add.s64 	%rd7775, %rd7774, %rd7768;
	add.s64 	%rd21507, %rd7775, %rd7773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4722,%dummy}, %rd21508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4723}, %rd21508;
	}
	shf.r.wrap.b32 	%r4724, %r4723, %r4722, 19;
	shf.r.wrap.b32 	%r4725, %r4722, %r4723, 19;
	mov.b64 	%rd7776, {%r4725, %r4724};
	shf.l.wrap.b32 	%r4726, %r4722, %r4723, 3;
	shf.l.wrap.b32 	%r4727, %r4723, %r4722, 3;
	mov.b64 	%rd7777, {%r4727, %r4726};
	shr.u64 	%rd7778, %rd21508, 6;
	xor.b64  	%rd7779, %rd7776, %rd7778;
	xor.b64  	%rd7780, %rd7779, %rd7777;
	shr.u64 	%rd7781, %rd21505, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4728,%dummy}, %rd21505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4729}, %rd21505;
	}
	shf.r.wrap.b32 	%r4730, %r4729, %r4728, 1;
	shf.r.wrap.b32 	%r4731, %r4728, %r4729, 1;
	mov.b64 	%rd7782, {%r4731, %r4730};
	xor.b64  	%rd7783, %rd7782, %rd7781;
	shf.r.wrap.b32 	%r4732, %r4729, %r4728, 8;
	shf.r.wrap.b32 	%r4733, %r4728, %r4729, 8;
	mov.b64 	%rd7784, {%r4733, %r4732};
	xor.b64  	%rd7785, %rd7783, %rd7784;
	add.s64 	%rd7786, %rd21522, %rd21506;
	add.s64 	%rd7787, %rd7786, %rd7780;
	add.s64 	%rd21506, %rd7787, %rd7785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4734,%dummy}, %rd21507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4735}, %rd21507;
	}
	shf.r.wrap.b32 	%r4736, %r4735, %r4734, 19;
	shf.r.wrap.b32 	%r4737, %r4734, %r4735, 19;
	mov.b64 	%rd7788, {%r4737, %r4736};
	shf.l.wrap.b32 	%r4738, %r4734, %r4735, 3;
	shf.l.wrap.b32 	%r4739, %r4735, %r4734, 3;
	mov.b64 	%rd7789, {%r4739, %r4738};
	shr.u64 	%rd7790, %rd21507, 6;
	xor.b64  	%rd7791, %rd7788, %rd7790;
	xor.b64  	%rd7792, %rd7791, %rd7789;
	shr.u64 	%rd7793, %rd21504, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4740,%dummy}, %rd21504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4741}, %rd21504;
	}
	shf.r.wrap.b32 	%r4742, %r4741, %r4740, 1;
	shf.r.wrap.b32 	%r4743, %r4740, %r4741, 1;
	mov.b64 	%rd7794, {%r4743, %r4742};
	xor.b64  	%rd7795, %rd7794, %rd7793;
	shf.r.wrap.b32 	%r4744, %r4741, %r4740, 8;
	shf.r.wrap.b32 	%r4745, %r4740, %r4741, 8;
	mov.b64 	%rd7796, {%r4745, %r4744};
	xor.b64  	%rd7797, %rd7795, %rd7796;
	add.s64 	%rd7798, %rd21523, %rd21505;
	add.s64 	%rd7799, %rd7798, %rd7792;
	add.s64 	%rd21505, %rd7799, %rd7797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4746,%dummy}, %rd21506;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4747}, %rd21506;
	}
	shf.r.wrap.b32 	%r4748, %r4747, %r4746, 19;
	shf.r.wrap.b32 	%r4749, %r4746, %r4747, 19;
	mov.b64 	%rd7800, {%r4749, %r4748};
	shf.l.wrap.b32 	%r4750, %r4746, %r4747, 3;
	shf.l.wrap.b32 	%r4751, %r4747, %r4746, 3;
	mov.b64 	%rd7801, {%r4751, %r4750};
	shr.u64 	%rd7802, %rd21506, 6;
	xor.b64  	%rd7803, %rd7800, %rd7802;
	xor.b64  	%rd7804, %rd7803, %rd7801;
	shr.u64 	%rd7805, %rd21503, 7;
	shf.r.wrap.b32 	%r4752, %r4591, %r4590, 1;
	shf.r.wrap.b32 	%r4753, %r4590, %r4591, 1;
	mov.b64 	%rd7806, {%r4753, %r4752};
	xor.b64  	%rd7807, %rd7806, %rd7805;
	shf.r.wrap.b32 	%r4754, %r4591, %r4590, 8;
	shf.r.wrap.b32 	%r4755, %r4590, %r4591, 8;
	mov.b64 	%rd7808, {%r4755, %r4754};
	xor.b64  	%rd7809, %rd7807, %rd7808;
	add.s64 	%rd7810, %rd21524, %rd21504;
	add.s64 	%rd7811, %rd7810, %rd7804;
	add.s64 	%rd21504, %rd7811, %rd7809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4756,%dummy}, %rd21505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4757}, %rd21505;
	}
	shf.r.wrap.b32 	%r4758, %r4757, %r4756, 19;
	shf.r.wrap.b32 	%r4759, %r4756, %r4757, 19;
	mov.b64 	%rd7812, {%r4759, %r4758};
	shf.l.wrap.b32 	%r4760, %r4756, %r4757, 3;
	shf.l.wrap.b32 	%r4761, %r4757, %r4756, 3;
	mov.b64 	%rd7813, {%r4761, %r4760};
	shr.u64 	%rd7814, %rd21505, 6;
	xor.b64  	%rd7815, %rd7812, %rd7814;
	xor.b64  	%rd7816, %rd7815, %rd7813;
	shr.u64 	%rd7817, %rd21502, 7;
	shf.r.wrap.b32 	%r4762, %r4603, %r4602, 1;
	shf.r.wrap.b32 	%r4763, %r4602, %r4603, 1;
	mov.b64 	%rd7818, {%r4763, %r4762};
	xor.b64  	%rd7819, %rd7818, %rd7817;
	shf.r.wrap.b32 	%r4764, %r4603, %r4602, 8;
	shf.r.wrap.b32 	%r4765, %r4602, %r4603, 8;
	mov.b64 	%rd7820, {%r4765, %r4764};
	xor.b64  	%rd7821, %rd7819, %rd7820;
	add.s64 	%rd7822, %rd21525, %rd21503;
	add.s64 	%rd7823, %rd7822, %rd7816;
	add.s64 	%rd21503, %rd7823, %rd7821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4766,%dummy}, %rd21504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4767}, %rd21504;
	}
	shf.r.wrap.b32 	%r4768, %r4767, %r4766, 19;
	shf.r.wrap.b32 	%r4769, %r4766, %r4767, 19;
	mov.b64 	%rd7824, {%r4769, %r4768};
	shf.l.wrap.b32 	%r4770, %r4766, %r4767, 3;
	shf.l.wrap.b32 	%r4771, %r4767, %r4766, 3;
	mov.b64 	%rd7825, {%r4771, %r4770};
	shr.u64 	%rd7826, %rd21504, 6;
	xor.b64  	%rd7827, %rd7824, %rd7826;
	xor.b64  	%rd7828, %rd7827, %rd7825;
	shf.r.wrap.b32 	%r4772, %r4615, %r4614, 1;
	shf.r.wrap.b32 	%r4773, %r4614, %r4615, 1;
	mov.b64 	%rd7829, {%r4773, %r4772};
	shf.r.wrap.b32 	%r4774, %r4615, %r4614, 8;
	shf.r.wrap.b32 	%r4775, %r4614, %r4615, 8;
	mov.b64 	%rd7830, {%r4775, %r4774};
	shr.u64 	%rd7831, %rd21518, 7;
	xor.b64  	%rd7832, %rd7829, %rd7831;
	xor.b64  	%rd7833, %rd7832, %rd7830;
	add.s64 	%rd7834, %rd21509, %rd21502;
	add.s64 	%rd7835, %rd7834, %rd7828;
	add.s64 	%rd21502, %rd7835, %rd7833;
	mul.wide.s32 	%rd7836, %r14354, 8;
	add.s64 	%rd7838, %rd6761, %rd7836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4776,%dummy}, %rd21514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4777}, %rd21514;
	}
	shf.r.wrap.b32 	%r4778, %r4777, %r4776, 18;
	shf.r.wrap.b32 	%r4779, %r4776, %r4777, 18;
	mov.b64 	%rd7839, {%r4779, %r4778};
	shf.r.wrap.b32 	%r4780, %r4777, %r4776, 14;
	shf.r.wrap.b32 	%r4781, %r4776, %r4777, 14;
	mov.b64 	%rd7840, {%r4781, %r4780};
	xor.b64  	%rd7841, %rd7839, %rd7840;
	shf.l.wrap.b32 	%r4782, %r4776, %r4777, 23;
	shf.l.wrap.b32 	%r4783, %r4777, %r4776, 23;
	mov.b64 	%rd7842, {%r4783, %r4782};
	xor.b64  	%rd7843, %rd7841, %rd7842;
	xor.b64  	%rd7844, %rd21515, %rd21516;
	and.b64  	%rd7845, %rd7844, %rd21514;
	xor.b64  	%rd7846, %rd7845, %rd21516;
	add.s64 	%rd7847, %rd7846, %rd21517;
	add.s64 	%rd7848, %rd7847, %rd21518;
	ld.const.u64 	%rd7849, [%rd7838];
	add.s64 	%rd7850, %rd7848, %rd7849;
	add.s64 	%rd7851, %rd7850, %rd7843;
	add.s64 	%rd7852, %rd7851, %rd21513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4784}, %rd21510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4785,%dummy}, %rd21510;
	}
	shf.l.wrap.b32 	%r4786, %r4785, %r4784, 30;
	shf.l.wrap.b32 	%r4787, %r4784, %r4785, 30;
	mov.b64 	%rd7853, {%r4787, %r4786};
	shf.r.wrap.b32 	%r4788, %r4784, %r4785, 28;
	shf.r.wrap.b32 	%r4789, %r4785, %r4784, 28;
	mov.b64 	%rd7854, {%r4789, %r4788};
	xor.b64  	%rd7855, %rd7853, %rd7854;
	shf.l.wrap.b32 	%r4790, %r4785, %r4784, 25;
	shf.l.wrap.b32 	%r4791, %r4784, %r4785, 25;
	mov.b64 	%rd7856, {%r4791, %r4790};
	xor.b64  	%rd7857, %rd7855, %rd7856;
	xor.b64  	%rd7858, %rd21510, %rd21511;
	xor.b64  	%rd7859, %rd21510, %rd21512;
	and.b64  	%rd7860, %rd7858, %rd7859;
	xor.b64  	%rd7861, %rd7860, %rd21510;
	add.s64 	%rd7862, %rd7851, %rd7861;
	add.s64 	%rd7863, %rd7862, %rd7857;
	add.s32 	%r4792, %r14354, 1;
	mul.wide.s32 	%rd7864, %r4792, 8;
	add.s64 	%rd7865, %rd6761, %rd7864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4793,%dummy}, %rd7852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4794}, %rd7852;
	}
	shf.r.wrap.b32 	%r4795, %r4794, %r4793, 14;
	shf.r.wrap.b32 	%r4796, %r4793, %r4794, 14;
	mov.b64 	%rd7866, {%r4796, %r4795};
	shf.r.wrap.b32 	%r4797, %r4794, %r4793, 18;
	shf.r.wrap.b32 	%r4798, %r4793, %r4794, 18;
	mov.b64 	%rd7867, {%r4798, %r4797};
	xor.b64  	%rd7868, %rd7867, %rd7866;
	shf.l.wrap.b32 	%r4799, %r4793, %r4794, 23;
	shf.l.wrap.b32 	%r4800, %r4794, %r4793, 23;
	mov.b64 	%rd7869, {%r4800, %r4799};
	xor.b64  	%rd7870, %rd7868, %rd7869;
	xor.b64  	%rd7871, %rd21514, %rd21515;
	and.b64  	%rd7872, %rd7852, %rd7871;
	xor.b64  	%rd7873, %rd7872, %rd21515;
	add.s64 	%rd7874, %rd21519, %rd21516;
	ld.const.u64 	%rd7875, [%rd7865];
	add.s64 	%rd7876, %rd7874, %rd7875;
	add.s64 	%rd7877, %rd7876, %rd7873;
	add.s64 	%rd7878, %rd7877, %rd7870;
	add.s64 	%rd7879, %rd7878, %rd21512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4801,%dummy}, %rd7863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4802}, %rd7863;
	}
	shf.r.wrap.b32 	%r4803, %r4802, %r4801, 28;
	shf.r.wrap.b32 	%r4804, %r4801, %r4802, 28;
	mov.b64 	%rd7880, {%r4804, %r4803};
	shf.l.wrap.b32 	%r4805, %r4801, %r4802, 30;
	shf.l.wrap.b32 	%r4806, %r4802, %r4801, 30;
	mov.b64 	%rd7881, {%r4806, %r4805};
	xor.b64  	%rd7882, %rd7881, %rd7880;
	shf.l.wrap.b32 	%r4807, %r4801, %r4802, 25;
	shf.l.wrap.b32 	%r4808, %r4802, %r4801, 25;
	mov.b64 	%rd7883, {%r4808, %r4807};
	xor.b64  	%rd7884, %rd7882, %rd7883;
	xor.b64  	%rd7885, %rd7863, %rd21511;
	xor.b64  	%rd7886, %rd7863, %rd21510;
	and.b64  	%rd7887, %rd7886, %rd7885;
	xor.b64  	%rd7888, %rd7887, %rd7863;
	add.s64 	%rd7889, %rd7878, %rd7888;
	add.s64 	%rd7890, %rd7889, %rd7884;
	add.s32 	%r4809, %r14354, 2;
	mul.wide.s32 	%rd7891, %r4809, 8;
	add.s64 	%rd7892, %rd6761, %rd7891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4810,%dummy}, %rd7879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4811}, %rd7879;
	}
	shf.r.wrap.b32 	%r4812, %r4811, %r4810, 14;
	shf.r.wrap.b32 	%r4813, %r4810, %r4811, 14;
	mov.b64 	%rd7893, {%r4813, %r4812};
	shf.r.wrap.b32 	%r4814, %r4811, %r4810, 18;
	shf.r.wrap.b32 	%r4815, %r4810, %r4811, 18;
	mov.b64 	%rd7894, {%r4815, %r4814};
	xor.b64  	%rd7895, %rd7894, %rd7893;
	shf.l.wrap.b32 	%r4816, %r4810, %r4811, 23;
	shf.l.wrap.b32 	%r4817, %r4811, %r4810, 23;
	mov.b64 	%rd7896, {%r4817, %r4816};
	xor.b64  	%rd7897, %rd7895, %rd7896;
	xor.b64  	%rd7898, %rd7852, %rd21514;
	and.b64  	%rd7899, %rd7879, %rd7898;
	xor.b64  	%rd7900, %rd7899, %rd21514;
	add.s64 	%rd7901, %rd21520, %rd21515;
	ld.const.u64 	%rd7902, [%rd7892];
	add.s64 	%rd7903, %rd7901, %rd7902;
	add.s64 	%rd7904, %rd7903, %rd7900;
	add.s64 	%rd7905, %rd7904, %rd7897;
	add.s64 	%rd7906, %rd7905, %rd21511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4818,%dummy}, %rd7890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4819}, %rd7890;
	}
	shf.r.wrap.b32 	%r4820, %r4819, %r4818, 28;
	shf.r.wrap.b32 	%r4821, %r4818, %r4819, 28;
	mov.b64 	%rd7907, {%r4821, %r4820};
	shf.l.wrap.b32 	%r4822, %r4818, %r4819, 30;
	shf.l.wrap.b32 	%r4823, %r4819, %r4818, 30;
	mov.b64 	%rd7908, {%r4823, %r4822};
	xor.b64  	%rd7909, %rd7908, %rd7907;
	shf.l.wrap.b32 	%r4824, %r4818, %r4819, 25;
	shf.l.wrap.b32 	%r4825, %r4819, %r4818, 25;
	mov.b64 	%rd7910, {%r4825, %r4824};
	xor.b64  	%rd7911, %rd7909, %rd7910;
	xor.b64  	%rd7912, %rd7890, %rd21510;
	xor.b64  	%rd7913, %rd7890, %rd7863;
	and.b64  	%rd7914, %rd7913, %rd7912;
	xor.b64  	%rd7915, %rd7914, %rd7890;
	add.s64 	%rd7916, %rd7905, %rd7915;
	add.s64 	%rd7917, %rd7916, %rd7911;
	add.s32 	%r4826, %r14354, 3;
	mul.wide.s32 	%rd7918, %r4826, 8;
	add.s64 	%rd7919, %rd6761, %rd7918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4827,%dummy}, %rd7906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4828}, %rd7906;
	}
	shf.r.wrap.b32 	%r4829, %r4828, %r4827, 14;
	shf.r.wrap.b32 	%r4830, %r4827, %r4828, 14;
	mov.b64 	%rd7920, {%r4830, %r4829};
	shf.r.wrap.b32 	%r4831, %r4828, %r4827, 18;
	shf.r.wrap.b32 	%r4832, %r4827, %r4828, 18;
	mov.b64 	%rd7921, {%r4832, %r4831};
	xor.b64  	%rd7922, %rd7921, %rd7920;
	shf.l.wrap.b32 	%r4833, %r4827, %r4828, 23;
	shf.l.wrap.b32 	%r4834, %r4828, %r4827, 23;
	mov.b64 	%rd7923, {%r4834, %r4833};
	xor.b64  	%rd7924, %rd7922, %rd7923;
	xor.b64  	%rd7925, %rd7879, %rd7852;
	and.b64  	%rd7926, %rd7906, %rd7925;
	xor.b64  	%rd7927, %rd7926, %rd7852;
	add.s64 	%rd7928, %rd21521, %rd21514;
	ld.const.u64 	%rd7929, [%rd7919];
	add.s64 	%rd7930, %rd7928, %rd7929;
	add.s64 	%rd7931, %rd7930, %rd7927;
	add.s64 	%rd7932, %rd7931, %rd7924;
	add.s64 	%rd7933, %rd7932, %rd21510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4835,%dummy}, %rd7917;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4836}, %rd7917;
	}
	shf.r.wrap.b32 	%r4837, %r4836, %r4835, 28;
	shf.r.wrap.b32 	%r4838, %r4835, %r4836, 28;
	mov.b64 	%rd7934, {%r4838, %r4837};
	shf.l.wrap.b32 	%r4839, %r4835, %r4836, 30;
	shf.l.wrap.b32 	%r4840, %r4836, %r4835, 30;
	mov.b64 	%rd7935, {%r4840, %r4839};
	xor.b64  	%rd7936, %rd7935, %rd7934;
	shf.l.wrap.b32 	%r4841, %r4835, %r4836, 25;
	shf.l.wrap.b32 	%r4842, %r4836, %r4835, 25;
	mov.b64 	%rd7937, {%r4842, %r4841};
	xor.b64  	%rd7938, %rd7936, %rd7937;
	xor.b64  	%rd7939, %rd7917, %rd7863;
	xor.b64  	%rd7940, %rd7917, %rd7890;
	and.b64  	%rd7941, %rd7940, %rd7939;
	xor.b64  	%rd7942, %rd7941, %rd7917;
	add.s64 	%rd7943, %rd7932, %rd7942;
	add.s64 	%rd7944, %rd7943, %rd7938;
	add.s32 	%r4843, %r14354, 4;
	mul.wide.s32 	%rd7945, %r4843, 8;
	add.s64 	%rd7946, %rd6761, %rd7945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4844,%dummy}, %rd7933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4845}, %rd7933;
	}
	shf.r.wrap.b32 	%r4846, %r4845, %r4844, 14;
	shf.r.wrap.b32 	%r4847, %r4844, %r4845, 14;
	mov.b64 	%rd7947, {%r4847, %r4846};
	shf.r.wrap.b32 	%r4848, %r4845, %r4844, 18;
	shf.r.wrap.b32 	%r4849, %r4844, %r4845, 18;
	mov.b64 	%rd7948, {%r4849, %r4848};
	xor.b64  	%rd7949, %rd7948, %rd7947;
	shf.l.wrap.b32 	%r4850, %r4844, %r4845, 23;
	shf.l.wrap.b32 	%r4851, %r4845, %r4844, 23;
	mov.b64 	%rd7950, {%r4851, %r4850};
	xor.b64  	%rd7951, %rd7949, %rd7950;
	xor.b64  	%rd7952, %rd7906, %rd7879;
	and.b64  	%rd7953, %rd7933, %rd7952;
	xor.b64  	%rd7954, %rd7953, %rd7879;
	add.s64 	%rd7955, %rd7852, %rd21522;
	ld.const.u64 	%rd7956, [%rd7946];
	add.s64 	%rd7957, %rd7955, %rd7956;
	add.s64 	%rd7958, %rd7957, %rd7954;
	add.s64 	%rd7959, %rd7958, %rd7951;
	add.s64 	%rd7960, %rd7959, %rd7863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4852,%dummy}, %rd7944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4853}, %rd7944;
	}
	shf.r.wrap.b32 	%r4854, %r4853, %r4852, 28;
	shf.r.wrap.b32 	%r4855, %r4852, %r4853, 28;
	mov.b64 	%rd7961, {%r4855, %r4854};
	shf.l.wrap.b32 	%r4856, %r4852, %r4853, 30;
	shf.l.wrap.b32 	%r4857, %r4853, %r4852, 30;
	mov.b64 	%rd7962, {%r4857, %r4856};
	xor.b64  	%rd7963, %rd7962, %rd7961;
	shf.l.wrap.b32 	%r4858, %r4852, %r4853, 25;
	shf.l.wrap.b32 	%r4859, %r4853, %r4852, 25;
	mov.b64 	%rd7964, {%r4859, %r4858};
	xor.b64  	%rd7965, %rd7963, %rd7964;
	xor.b64  	%rd7966, %rd7944, %rd7890;
	xor.b64  	%rd7967, %rd7944, %rd7917;
	and.b64  	%rd7968, %rd7967, %rd7966;
	xor.b64  	%rd7969, %rd7968, %rd7944;
	add.s64 	%rd7970, %rd7959, %rd7969;
	add.s64 	%rd7971, %rd7970, %rd7965;
	add.s32 	%r4860, %r14354, 5;
	mul.wide.s32 	%rd7972, %r4860, 8;
	add.s64 	%rd7973, %rd6761, %rd7972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4861,%dummy}, %rd7960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4862}, %rd7960;
	}
	shf.r.wrap.b32 	%r4863, %r4862, %r4861, 14;
	shf.r.wrap.b32 	%r4864, %r4861, %r4862, 14;
	mov.b64 	%rd7974, {%r4864, %r4863};
	shf.r.wrap.b32 	%r4865, %r4862, %r4861, 18;
	shf.r.wrap.b32 	%r4866, %r4861, %r4862, 18;
	mov.b64 	%rd7975, {%r4866, %r4865};
	xor.b64  	%rd7976, %rd7975, %rd7974;
	shf.l.wrap.b32 	%r4867, %r4861, %r4862, 23;
	shf.l.wrap.b32 	%r4868, %r4862, %r4861, 23;
	mov.b64 	%rd7977, {%r4868, %r4867};
	xor.b64  	%rd7978, %rd7976, %rd7977;
	xor.b64  	%rd7979, %rd7933, %rd7906;
	and.b64  	%rd7980, %rd7960, %rd7979;
	xor.b64  	%rd7981, %rd7980, %rd7906;
	add.s64 	%rd7982, %rd7879, %rd21523;
	ld.const.u64 	%rd7983, [%rd7973];
	add.s64 	%rd7984, %rd7982, %rd7983;
	add.s64 	%rd7985, %rd7984, %rd7981;
	add.s64 	%rd7986, %rd7985, %rd7978;
	add.s64 	%rd7987, %rd7986, %rd7890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4869,%dummy}, %rd7971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4870}, %rd7971;
	}
	shf.r.wrap.b32 	%r4871, %r4870, %r4869, 28;
	shf.r.wrap.b32 	%r4872, %r4869, %r4870, 28;
	mov.b64 	%rd7988, {%r4872, %r4871};
	shf.l.wrap.b32 	%r4873, %r4869, %r4870, 30;
	shf.l.wrap.b32 	%r4874, %r4870, %r4869, 30;
	mov.b64 	%rd7989, {%r4874, %r4873};
	xor.b64  	%rd7990, %rd7989, %rd7988;
	shf.l.wrap.b32 	%r4875, %r4869, %r4870, 25;
	shf.l.wrap.b32 	%r4876, %r4870, %r4869, 25;
	mov.b64 	%rd7991, {%r4876, %r4875};
	xor.b64  	%rd7992, %rd7990, %rd7991;
	xor.b64  	%rd7993, %rd7971, %rd7917;
	xor.b64  	%rd7994, %rd7971, %rd7944;
	and.b64  	%rd7995, %rd7994, %rd7993;
	xor.b64  	%rd7996, %rd7995, %rd7971;
	add.s64 	%rd7997, %rd7986, %rd7996;
	add.s64 	%rd7998, %rd7997, %rd7992;
	add.s32 	%r4877, %r14354, 6;
	mul.wide.s32 	%rd7999, %r4877, 8;
	add.s64 	%rd8000, %rd6761, %rd7999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4878,%dummy}, %rd7987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4879}, %rd7987;
	}
	shf.r.wrap.b32 	%r4880, %r4879, %r4878, 14;
	shf.r.wrap.b32 	%r4881, %r4878, %r4879, 14;
	mov.b64 	%rd8001, {%r4881, %r4880};
	shf.r.wrap.b32 	%r4882, %r4879, %r4878, 18;
	shf.r.wrap.b32 	%r4883, %r4878, %r4879, 18;
	mov.b64 	%rd8002, {%r4883, %r4882};
	xor.b64  	%rd8003, %rd8002, %rd8001;
	shf.l.wrap.b32 	%r4884, %r4878, %r4879, 23;
	shf.l.wrap.b32 	%r4885, %r4879, %r4878, 23;
	mov.b64 	%rd8004, {%r4885, %r4884};
	xor.b64  	%rd8005, %rd8003, %rd8004;
	xor.b64  	%rd8006, %rd7960, %rd7933;
	and.b64  	%rd8007, %rd7987, %rd8006;
	xor.b64  	%rd8008, %rd8007, %rd7933;
	add.s64 	%rd8009, %rd7906, %rd21524;
	ld.const.u64 	%rd8010, [%rd8000];
	add.s64 	%rd8011, %rd8009, %rd8010;
	add.s64 	%rd8012, %rd8011, %rd8008;
	add.s64 	%rd8013, %rd8012, %rd8005;
	add.s64 	%rd8014, %rd8013, %rd7917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4886,%dummy}, %rd7998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4887}, %rd7998;
	}
	shf.r.wrap.b32 	%r4888, %r4887, %r4886, 28;
	shf.r.wrap.b32 	%r4889, %r4886, %r4887, 28;
	mov.b64 	%rd8015, {%r4889, %r4888};
	shf.l.wrap.b32 	%r4890, %r4886, %r4887, 30;
	shf.l.wrap.b32 	%r4891, %r4887, %r4886, 30;
	mov.b64 	%rd8016, {%r4891, %r4890};
	xor.b64  	%rd8017, %rd8016, %rd8015;
	shf.l.wrap.b32 	%r4892, %r4886, %r4887, 25;
	shf.l.wrap.b32 	%r4893, %r4887, %r4886, 25;
	mov.b64 	%rd8018, {%r4893, %r4892};
	xor.b64  	%rd8019, %rd8017, %rd8018;
	xor.b64  	%rd8020, %rd7998, %rd7944;
	xor.b64  	%rd8021, %rd7998, %rd7971;
	and.b64  	%rd8022, %rd8021, %rd8020;
	xor.b64  	%rd8023, %rd8022, %rd7998;
	add.s64 	%rd8024, %rd8013, %rd8023;
	add.s64 	%rd8025, %rd8024, %rd8019;
	add.s32 	%r4894, %r14354, 7;
	mul.wide.s32 	%rd8026, %r4894, 8;
	add.s64 	%rd8027, %rd6761, %rd8026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4895,%dummy}, %rd8014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4896}, %rd8014;
	}
	shf.r.wrap.b32 	%r4897, %r4896, %r4895, 14;
	shf.r.wrap.b32 	%r4898, %r4895, %r4896, 14;
	mov.b64 	%rd8028, {%r4898, %r4897};
	shf.r.wrap.b32 	%r4899, %r4896, %r4895, 18;
	shf.r.wrap.b32 	%r4900, %r4895, %r4896, 18;
	mov.b64 	%rd8029, {%r4900, %r4899};
	xor.b64  	%rd8030, %rd8029, %rd8028;
	shf.l.wrap.b32 	%r4901, %r4895, %r4896, 23;
	shf.l.wrap.b32 	%r4902, %r4896, %r4895, 23;
	mov.b64 	%rd8031, {%r4902, %r4901};
	xor.b64  	%rd8032, %rd8030, %rd8031;
	xor.b64  	%rd8033, %rd7987, %rd7960;
	and.b64  	%rd8034, %rd8014, %rd8033;
	xor.b64  	%rd8035, %rd8034, %rd7960;
	add.s64 	%rd8036, %rd7933, %rd21525;
	ld.const.u64 	%rd8037, [%rd8027];
	add.s64 	%rd8038, %rd8036, %rd8037;
	add.s64 	%rd8039, %rd8038, %rd8035;
	add.s64 	%rd8040, %rd8039, %rd8032;
	add.s64 	%rd8041, %rd8040, %rd7944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4903,%dummy}, %rd8025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4904}, %rd8025;
	}
	shf.r.wrap.b32 	%r4905, %r4904, %r4903, 28;
	shf.r.wrap.b32 	%r4906, %r4903, %r4904, 28;
	mov.b64 	%rd8042, {%r4906, %r4905};
	shf.l.wrap.b32 	%r4907, %r4903, %r4904, 30;
	shf.l.wrap.b32 	%r4908, %r4904, %r4903, 30;
	mov.b64 	%rd8043, {%r4908, %r4907};
	xor.b64  	%rd8044, %rd8043, %rd8042;
	shf.l.wrap.b32 	%r4909, %r4903, %r4904, 25;
	shf.l.wrap.b32 	%r4910, %r4904, %r4903, 25;
	mov.b64 	%rd8045, {%r4910, %r4909};
	xor.b64  	%rd8046, %rd8044, %rd8045;
	xor.b64  	%rd8047, %rd8025, %rd7971;
	xor.b64  	%rd8048, %rd8025, %rd7998;
	and.b64  	%rd8049, %rd8048, %rd8047;
	xor.b64  	%rd8050, %rd8049, %rd8025;
	add.s64 	%rd8051, %rd8040, %rd8050;
	add.s64 	%rd8052, %rd8051, %rd8046;
	add.s32 	%r4911, %r14354, 8;
	mul.wide.s32 	%rd8053, %r4911, 8;
	add.s64 	%rd8054, %rd6761, %rd8053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4912,%dummy}, %rd8041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4913}, %rd8041;
	}
	shf.r.wrap.b32 	%r4914, %r4913, %r4912, 14;
	shf.r.wrap.b32 	%r4915, %r4912, %r4913, 14;
	mov.b64 	%rd8055, {%r4915, %r4914};
	shf.r.wrap.b32 	%r4916, %r4913, %r4912, 18;
	shf.r.wrap.b32 	%r4917, %r4912, %r4913, 18;
	mov.b64 	%rd8056, {%r4917, %r4916};
	xor.b64  	%rd8057, %rd8056, %rd8055;
	shf.l.wrap.b32 	%r4918, %r4912, %r4913, 23;
	shf.l.wrap.b32 	%r4919, %r4913, %r4912, 23;
	mov.b64 	%rd8058, {%r4919, %r4918};
	xor.b64  	%rd8059, %rd8057, %rd8058;
	xor.b64  	%rd8060, %rd8014, %rd7987;
	and.b64  	%rd8061, %rd8041, %rd8060;
	xor.b64  	%rd8062, %rd8061, %rd7987;
	add.s64 	%rd8063, %rd7960, %rd21509;
	ld.const.u64 	%rd8064, [%rd8054];
	add.s64 	%rd8065, %rd8063, %rd8064;
	add.s64 	%rd8066, %rd8065, %rd8062;
	add.s64 	%rd8067, %rd8066, %rd8059;
	add.s64 	%rd8068, %rd8067, %rd7971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4920,%dummy}, %rd8052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4921}, %rd8052;
	}
	shf.r.wrap.b32 	%r4922, %r4921, %r4920, 28;
	shf.r.wrap.b32 	%r4923, %r4920, %r4921, 28;
	mov.b64 	%rd8069, {%r4923, %r4922};
	shf.l.wrap.b32 	%r4924, %r4920, %r4921, 30;
	shf.l.wrap.b32 	%r4925, %r4921, %r4920, 30;
	mov.b64 	%rd8070, {%r4925, %r4924};
	xor.b64  	%rd8071, %rd8070, %rd8069;
	shf.l.wrap.b32 	%r4926, %r4920, %r4921, 25;
	shf.l.wrap.b32 	%r4927, %r4921, %r4920, 25;
	mov.b64 	%rd8072, {%r4927, %r4926};
	xor.b64  	%rd8073, %rd8071, %rd8072;
	xor.b64  	%rd8074, %rd8052, %rd7998;
	xor.b64  	%rd8075, %rd8052, %rd8025;
	and.b64  	%rd8076, %rd8075, %rd8074;
	xor.b64  	%rd8077, %rd8076, %rd8052;
	add.s64 	%rd8078, %rd8067, %rd8077;
	add.s64 	%rd8079, %rd8078, %rd8073;
	add.s32 	%r4928, %r14354, 9;
	mul.wide.s32 	%rd8080, %r4928, 8;
	add.s64 	%rd8081, %rd6761, %rd8080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4929,%dummy}, %rd8068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4930}, %rd8068;
	}
	shf.r.wrap.b32 	%r4931, %r4930, %r4929, 14;
	shf.r.wrap.b32 	%r4932, %r4929, %r4930, 14;
	mov.b64 	%rd8082, {%r4932, %r4931};
	shf.r.wrap.b32 	%r4933, %r4930, %r4929, 18;
	shf.r.wrap.b32 	%r4934, %r4929, %r4930, 18;
	mov.b64 	%rd8083, {%r4934, %r4933};
	xor.b64  	%rd8084, %rd8083, %rd8082;
	shf.l.wrap.b32 	%r4935, %r4929, %r4930, 23;
	shf.l.wrap.b32 	%r4936, %r4930, %r4929, 23;
	mov.b64 	%rd8085, {%r4936, %r4935};
	xor.b64  	%rd8086, %rd8084, %rd8085;
	xor.b64  	%rd8087, %rd8041, %rd8014;
	and.b64  	%rd8088, %rd8068, %rd8087;
	xor.b64  	%rd8089, %rd8088, %rd8014;
	add.s64 	%rd8090, %rd7987, %rd21508;
	ld.const.u64 	%rd8091, [%rd8081];
	add.s64 	%rd8092, %rd8090, %rd8091;
	add.s64 	%rd8093, %rd8092, %rd8089;
	add.s64 	%rd8094, %rd8093, %rd8086;
	add.s64 	%rd8095, %rd8094, %rd7998;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4937,%dummy}, %rd8079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4938}, %rd8079;
	}
	shf.r.wrap.b32 	%r4939, %r4938, %r4937, 28;
	shf.r.wrap.b32 	%r4940, %r4937, %r4938, 28;
	mov.b64 	%rd8096, {%r4940, %r4939};
	shf.l.wrap.b32 	%r4941, %r4937, %r4938, 30;
	shf.l.wrap.b32 	%r4942, %r4938, %r4937, 30;
	mov.b64 	%rd8097, {%r4942, %r4941};
	xor.b64  	%rd8098, %rd8097, %rd8096;
	shf.l.wrap.b32 	%r4943, %r4937, %r4938, 25;
	shf.l.wrap.b32 	%r4944, %r4938, %r4937, 25;
	mov.b64 	%rd8099, {%r4944, %r4943};
	xor.b64  	%rd8100, %rd8098, %rd8099;
	xor.b64  	%rd8101, %rd8079, %rd8025;
	xor.b64  	%rd8102, %rd8079, %rd8052;
	and.b64  	%rd8103, %rd8102, %rd8101;
	xor.b64  	%rd8104, %rd8103, %rd8079;
	add.s64 	%rd8105, %rd8094, %rd8104;
	add.s64 	%rd8106, %rd8105, %rd8100;
	add.s32 	%r4945, %r14354, 10;
	mul.wide.s32 	%rd8107, %r4945, 8;
	add.s64 	%rd8108, %rd6761, %rd8107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4946,%dummy}, %rd8095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4947}, %rd8095;
	}
	shf.r.wrap.b32 	%r4948, %r4947, %r4946, 14;
	shf.r.wrap.b32 	%r4949, %r4946, %r4947, 14;
	mov.b64 	%rd8109, {%r4949, %r4948};
	shf.r.wrap.b32 	%r4950, %r4947, %r4946, 18;
	shf.r.wrap.b32 	%r4951, %r4946, %r4947, 18;
	mov.b64 	%rd8110, {%r4951, %r4950};
	xor.b64  	%rd8111, %rd8110, %rd8109;
	shf.l.wrap.b32 	%r4952, %r4946, %r4947, 23;
	shf.l.wrap.b32 	%r4953, %r4947, %r4946, 23;
	mov.b64 	%rd8112, {%r4953, %r4952};
	xor.b64  	%rd8113, %rd8111, %rd8112;
	xor.b64  	%rd8114, %rd8068, %rd8041;
	and.b64  	%rd8115, %rd8095, %rd8114;
	xor.b64  	%rd8116, %rd8115, %rd8041;
	add.s64 	%rd8117, %rd8014, %rd21507;
	ld.const.u64 	%rd8118, [%rd8108];
	add.s64 	%rd8119, %rd8117, %rd8118;
	add.s64 	%rd8120, %rd8119, %rd8116;
	add.s64 	%rd8121, %rd8120, %rd8113;
	add.s64 	%rd8122, %rd8121, %rd8025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4954,%dummy}, %rd8106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4955}, %rd8106;
	}
	shf.r.wrap.b32 	%r4956, %r4955, %r4954, 28;
	shf.r.wrap.b32 	%r4957, %r4954, %r4955, 28;
	mov.b64 	%rd8123, {%r4957, %r4956};
	shf.l.wrap.b32 	%r4958, %r4954, %r4955, 30;
	shf.l.wrap.b32 	%r4959, %r4955, %r4954, 30;
	mov.b64 	%rd8124, {%r4959, %r4958};
	xor.b64  	%rd8125, %rd8124, %rd8123;
	shf.l.wrap.b32 	%r4960, %r4954, %r4955, 25;
	shf.l.wrap.b32 	%r4961, %r4955, %r4954, 25;
	mov.b64 	%rd8126, {%r4961, %r4960};
	xor.b64  	%rd8127, %rd8125, %rd8126;
	xor.b64  	%rd8128, %rd8106, %rd8052;
	xor.b64  	%rd8129, %rd8106, %rd8079;
	and.b64  	%rd8130, %rd8129, %rd8128;
	xor.b64  	%rd8131, %rd8130, %rd8106;
	add.s64 	%rd8132, %rd8121, %rd8131;
	add.s64 	%rd8133, %rd8132, %rd8127;
	add.s32 	%r4962, %r14354, 11;
	mul.wide.s32 	%rd8134, %r4962, 8;
	add.s64 	%rd8135, %rd6761, %rd8134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4963,%dummy}, %rd8122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4964}, %rd8122;
	}
	shf.r.wrap.b32 	%r4965, %r4964, %r4963, 14;
	shf.r.wrap.b32 	%r4966, %r4963, %r4964, 14;
	mov.b64 	%rd8136, {%r4966, %r4965};
	shf.r.wrap.b32 	%r4967, %r4964, %r4963, 18;
	shf.r.wrap.b32 	%r4968, %r4963, %r4964, 18;
	mov.b64 	%rd8137, {%r4968, %r4967};
	xor.b64  	%rd8138, %rd8137, %rd8136;
	shf.l.wrap.b32 	%r4969, %r4963, %r4964, 23;
	shf.l.wrap.b32 	%r4970, %r4964, %r4963, 23;
	mov.b64 	%rd8139, {%r4970, %r4969};
	xor.b64  	%rd8140, %rd8138, %rd8139;
	xor.b64  	%rd8141, %rd8095, %rd8068;
	and.b64  	%rd8142, %rd8122, %rd8141;
	xor.b64  	%rd8143, %rd8142, %rd8068;
	add.s64 	%rd8144, %rd8041, %rd21506;
	ld.const.u64 	%rd8145, [%rd8135];
	add.s64 	%rd8146, %rd8144, %rd8145;
	add.s64 	%rd8147, %rd8146, %rd8143;
	add.s64 	%rd8148, %rd8147, %rd8140;
	add.s64 	%rd8149, %rd8148, %rd8052;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4971,%dummy}, %rd8133;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4972}, %rd8133;
	}
	shf.r.wrap.b32 	%r4973, %r4972, %r4971, 28;
	shf.r.wrap.b32 	%r4974, %r4971, %r4972, 28;
	mov.b64 	%rd8150, {%r4974, %r4973};
	shf.l.wrap.b32 	%r4975, %r4971, %r4972, 30;
	shf.l.wrap.b32 	%r4976, %r4972, %r4971, 30;
	mov.b64 	%rd8151, {%r4976, %r4975};
	xor.b64  	%rd8152, %rd8151, %rd8150;
	shf.l.wrap.b32 	%r4977, %r4971, %r4972, 25;
	shf.l.wrap.b32 	%r4978, %r4972, %r4971, 25;
	mov.b64 	%rd8153, {%r4978, %r4977};
	xor.b64  	%rd8154, %rd8152, %rd8153;
	xor.b64  	%rd8155, %rd8133, %rd8079;
	xor.b64  	%rd8156, %rd8133, %rd8106;
	and.b64  	%rd8157, %rd8156, %rd8155;
	xor.b64  	%rd8158, %rd8157, %rd8133;
	add.s64 	%rd8159, %rd8148, %rd8158;
	add.s64 	%rd8160, %rd8159, %rd8154;
	add.s32 	%r4979, %r14354, 12;
	mul.wide.s32 	%rd8161, %r4979, 8;
	add.s64 	%rd8162, %rd6761, %rd8161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4980,%dummy}, %rd8149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4981}, %rd8149;
	}
	shf.r.wrap.b32 	%r4982, %r4981, %r4980, 14;
	shf.r.wrap.b32 	%r4983, %r4980, %r4981, 14;
	mov.b64 	%rd8163, {%r4983, %r4982};
	shf.r.wrap.b32 	%r4984, %r4981, %r4980, 18;
	shf.r.wrap.b32 	%r4985, %r4980, %r4981, 18;
	mov.b64 	%rd8164, {%r4985, %r4984};
	xor.b64  	%rd8165, %rd8164, %rd8163;
	shf.l.wrap.b32 	%r4986, %r4980, %r4981, 23;
	shf.l.wrap.b32 	%r4987, %r4981, %r4980, 23;
	mov.b64 	%rd8166, {%r4987, %r4986};
	xor.b64  	%rd8167, %rd8165, %rd8166;
	xor.b64  	%rd8168, %rd8122, %rd8095;
	and.b64  	%rd8169, %rd8149, %rd8168;
	xor.b64  	%rd8170, %rd8169, %rd8095;
	add.s64 	%rd8171, %rd8068, %rd21505;
	ld.const.u64 	%rd8172, [%rd8162];
	add.s64 	%rd8173, %rd8171, %rd8172;
	add.s64 	%rd8174, %rd8173, %rd8170;
	add.s64 	%rd8175, %rd8174, %rd8167;
	add.s64 	%rd21517, %rd8175, %rd8079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4988,%dummy}, %rd8160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4989}, %rd8160;
	}
	shf.r.wrap.b32 	%r4990, %r4989, %r4988, 28;
	shf.r.wrap.b32 	%r4991, %r4988, %r4989, 28;
	mov.b64 	%rd8176, {%r4991, %r4990};
	shf.l.wrap.b32 	%r4992, %r4988, %r4989, 30;
	shf.l.wrap.b32 	%r4993, %r4989, %r4988, 30;
	mov.b64 	%rd8177, {%r4993, %r4992};
	xor.b64  	%rd8178, %rd8177, %rd8176;
	shf.l.wrap.b32 	%r4994, %r4988, %r4989, 25;
	shf.l.wrap.b32 	%r4995, %r4989, %r4988, 25;
	mov.b64 	%rd8179, {%r4995, %r4994};
	xor.b64  	%rd8180, %rd8178, %rd8179;
	xor.b64  	%rd8181, %rd8160, %rd8106;
	xor.b64  	%rd8182, %rd8160, %rd8133;
	and.b64  	%rd8183, %rd8182, %rd8181;
	xor.b64  	%rd8184, %rd8183, %rd8160;
	add.s64 	%rd8185, %rd8175, %rd8184;
	add.s64 	%rd21513, %rd8185, %rd8180;
	add.s32 	%r4996, %r14354, 13;
	mul.wide.s32 	%rd8186, %r4996, 8;
	add.s64 	%rd8187, %rd6761, %rd8186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4997,%dummy}, %rd21517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4998}, %rd21517;
	}
	shf.r.wrap.b32 	%r4999, %r4998, %r4997, 14;
	shf.r.wrap.b32 	%r5000, %r4997, %r4998, 14;
	mov.b64 	%rd8188, {%r5000, %r4999};
	shf.r.wrap.b32 	%r5001, %r4998, %r4997, 18;
	shf.r.wrap.b32 	%r5002, %r4997, %r4998, 18;
	mov.b64 	%rd8189, {%r5002, %r5001};
	xor.b64  	%rd8190, %rd8189, %rd8188;
	shf.l.wrap.b32 	%r5003, %r4997, %r4998, 23;
	shf.l.wrap.b32 	%r5004, %r4998, %r4997, 23;
	mov.b64 	%rd8191, {%r5004, %r5003};
	xor.b64  	%rd8192, %rd8190, %rd8191;
	xor.b64  	%rd8193, %rd8149, %rd8122;
	and.b64  	%rd8194, %rd21517, %rd8193;
	xor.b64  	%rd8195, %rd8194, %rd8122;
	add.s64 	%rd8196, %rd8095, %rd21504;
	ld.const.u64 	%rd8197, [%rd8187];
	add.s64 	%rd8198, %rd8196, %rd8197;
	add.s64 	%rd8199, %rd8198, %rd8195;
	add.s64 	%rd8200, %rd8199, %rd8192;
	add.s64 	%rd21516, %rd8200, %rd8106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5005,%dummy}, %rd21513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5006}, %rd21513;
	}
	shf.r.wrap.b32 	%r5007, %r5006, %r5005, 28;
	shf.r.wrap.b32 	%r5008, %r5005, %r5006, 28;
	mov.b64 	%rd8201, {%r5008, %r5007};
	shf.l.wrap.b32 	%r5009, %r5005, %r5006, 30;
	shf.l.wrap.b32 	%r5010, %r5006, %r5005, 30;
	mov.b64 	%rd8202, {%r5010, %r5009};
	xor.b64  	%rd8203, %rd8202, %rd8201;
	shf.l.wrap.b32 	%r5011, %r5005, %r5006, 25;
	shf.l.wrap.b32 	%r5012, %r5006, %r5005, 25;
	mov.b64 	%rd8204, {%r5012, %r5011};
	xor.b64  	%rd8205, %rd8203, %rd8204;
	xor.b64  	%rd8206, %rd21513, %rd8133;
	xor.b64  	%rd8207, %rd21513, %rd8160;
	and.b64  	%rd8208, %rd8207, %rd8206;
	xor.b64  	%rd8209, %rd8208, %rd21513;
	add.s64 	%rd8210, %rd8200, %rd8209;
	add.s64 	%rd21512, %rd8210, %rd8205;
	add.s32 	%r5013, %r14354, 14;
	mul.wide.s32 	%rd8211, %r5013, 8;
	add.s64 	%rd8212, %rd6761, %rd8211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5014,%dummy}, %rd21516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5015}, %rd21516;
	}
	shf.r.wrap.b32 	%r5016, %r5015, %r5014, 14;
	shf.r.wrap.b32 	%r5017, %r5014, %r5015, 14;
	mov.b64 	%rd8213, {%r5017, %r5016};
	shf.r.wrap.b32 	%r5018, %r5015, %r5014, 18;
	shf.r.wrap.b32 	%r5019, %r5014, %r5015, 18;
	mov.b64 	%rd8214, {%r5019, %r5018};
	xor.b64  	%rd8215, %rd8214, %rd8213;
	shf.l.wrap.b32 	%r5020, %r5014, %r5015, 23;
	shf.l.wrap.b32 	%r5021, %r5015, %r5014, 23;
	mov.b64 	%rd8216, {%r5021, %r5020};
	xor.b64  	%rd8217, %rd8215, %rd8216;
	xor.b64  	%rd8218, %rd21517, %rd8149;
	and.b64  	%rd8219, %rd21516, %rd8218;
	xor.b64  	%rd8220, %rd8219, %rd8149;
	add.s64 	%rd8221, %rd8122, %rd21503;
	ld.const.u64 	%rd8222, [%rd8212];
	add.s64 	%rd8223, %rd8221, %rd8222;
	add.s64 	%rd8224, %rd8223, %rd8220;
	add.s64 	%rd8225, %rd8224, %rd8217;
	add.s64 	%rd21515, %rd8225, %rd8133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5022,%dummy}, %rd21512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5023}, %rd21512;
	}
	shf.r.wrap.b32 	%r5024, %r5023, %r5022, 28;
	shf.r.wrap.b32 	%r5025, %r5022, %r5023, 28;
	mov.b64 	%rd8226, {%r5025, %r5024};
	shf.l.wrap.b32 	%r5026, %r5022, %r5023, 30;
	shf.l.wrap.b32 	%r5027, %r5023, %r5022, 30;
	mov.b64 	%rd8227, {%r5027, %r5026};
	xor.b64  	%rd8228, %rd8227, %rd8226;
	shf.l.wrap.b32 	%r5028, %r5022, %r5023, 25;
	shf.l.wrap.b32 	%r5029, %r5023, %r5022, 25;
	mov.b64 	%rd8229, {%r5029, %r5028};
	xor.b64  	%rd8230, %rd8228, %rd8229;
	xor.b64  	%rd8231, %rd21512, %rd8160;
	xor.b64  	%rd8232, %rd21512, %rd21513;
	and.b64  	%rd8233, %rd8232, %rd8231;
	xor.b64  	%rd8234, %rd8233, %rd21512;
	add.s64 	%rd8235, %rd8225, %rd8234;
	add.s64 	%rd21511, %rd8235, %rd8230;
	add.s32 	%r5030, %r14354, 15;
	mul.wide.s32 	%rd8236, %r5030, 8;
	add.s64 	%rd8237, %rd6761, %rd8236;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5031,%dummy}, %rd21515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5032}, %rd21515;
	}
	shf.r.wrap.b32 	%r5033, %r5032, %r5031, 14;
	shf.r.wrap.b32 	%r5034, %r5031, %r5032, 14;
	mov.b64 	%rd8238, {%r5034, %r5033};
	shf.r.wrap.b32 	%r5035, %r5032, %r5031, 18;
	shf.r.wrap.b32 	%r5036, %r5031, %r5032, 18;
	mov.b64 	%rd8239, {%r5036, %r5035};
	xor.b64  	%rd8240, %rd8239, %rd8238;
	shf.l.wrap.b32 	%r5037, %r5031, %r5032, 23;
	shf.l.wrap.b32 	%r5038, %r5032, %r5031, 23;
	mov.b64 	%rd8241, {%r5038, %r5037};
	xor.b64  	%rd8242, %rd8240, %rd8241;
	xor.b64  	%rd8243, %rd21516, %rd21517;
	and.b64  	%rd8244, %rd21515, %rd8243;
	xor.b64  	%rd8245, %rd8244, %rd21517;
	add.s64 	%rd8246, %rd8149, %rd21502;
	ld.const.u64 	%rd8247, [%rd8237];
	add.s64 	%rd8248, %rd8246, %rd8247;
	add.s64 	%rd8249, %rd8248, %rd8245;
	add.s64 	%rd8250, %rd8249, %rd8242;
	add.s64 	%rd21514, %rd8250, %rd8160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5039,%dummy}, %rd21511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5040}, %rd21511;
	}
	shf.r.wrap.b32 	%r5041, %r5040, %r5039, 28;
	shf.r.wrap.b32 	%r5042, %r5039, %r5040, 28;
	mov.b64 	%rd8251, {%r5042, %r5041};
	shf.l.wrap.b32 	%r5043, %r5039, %r5040, 30;
	shf.l.wrap.b32 	%r5044, %r5040, %r5039, 30;
	mov.b64 	%rd8252, {%r5044, %r5043};
	xor.b64  	%rd8253, %rd8252, %rd8251;
	shf.l.wrap.b32 	%r5045, %r5039, %r5040, 25;
	shf.l.wrap.b32 	%r5046, %r5040, %r5039, 25;
	mov.b64 	%rd8254, {%r5046, %r5045};
	xor.b64  	%rd8255, %rd8253, %rd8254;
	xor.b64  	%rd8256, %rd21511, %rd21513;
	xor.b64  	%rd8257, %rd21511, %rd21512;
	and.b64  	%rd8258, %rd8257, %rd8256;
	xor.b64  	%rd8259, %rd8258, %rd21511;
	add.s64 	%rd8260, %rd8250, %rd8259;
	add.s64 	%rd21510, %rd8260, %rd8255;
	add.s32 	%r14354, %r14354, 16;
	setp.lt.s32	%p65, %r14354, 80;
	@%p65 bra 	BB1_102;

	add.s64 	%rd8261, %rd555, %rd21510;
	st.local.u64 	[%rd1], %rd8261;
	add.s64 	%rd8262, %rd557, %rd21511;
	st.local.u64 	[%rd1+8], %rd8262;
	add.s64 	%rd8263, %rd556, %rd21512;
	st.local.u64 	[%rd1+16], %rd8263;
	add.s64 	%rd8264, %rd554, %rd21513;
	st.local.u64 	[%rd1+24], %rd8264;
	add.s64 	%rd8265, %rd550, %rd21514;
	st.local.u64 	[%rd1+32], %rd8265;
	add.s64 	%rd8266, %rd552, %rd21515;
	st.local.u64 	[%rd1+40], %rd8266;
	add.s64 	%rd8267, %rd551, %rd21516;
	st.local.u64 	[%rd1+48], %rd8267;
	add.s64 	%rd8268, %rd553, %rd21517;
	st.local.u64 	[%rd1+56], %rd8268;
	add.s32 	%r141, %r2, -128;
	setp.lt.s32	%p66, %r141, 1;
	@%p66 bra 	BB1_120;

	and.b32  	%r142, %r141, 3;
	setp.eq.s32	%p67, %r142, 0;
	mov.u32 	%r14357, 0;
	@%p67 bra 	BB1_108;

	setp.eq.s32	%p68, %r142, 1;
	mov.u32 	%r14355, 0;
	@%p68 bra 	BB1_107;

	setp.ne.s32	%p69, %r142, 2;
	selp.u64	%rd8269, 1, 0, %p69;
	selp.b64	%rd8270, 134, 135, %p69;
	add.s64 	%rd8271, %rd529, %rd8270;
	ld.local.u8 	%rs101, [%rd8271];
	xor.b64  	%rd8272, %rd8269, 7;
	add.s64 	%rd8273, %rd179, %rd8272;
	st.local.u8 	[%rd8273], %rs101;
	selp.b32	%r14355, 2, 1, %p69;

BB1_107:
	add.s32 	%r5049, %r14355, 128;
	xor.b32  	%r5050, %r5049, 7;
	cvt.u64.u32	%rd8274, %r5050;
	add.s64 	%rd8275, %rd529, %rd8274;
	ld.local.u8 	%rs102, [%rd8275];
	xor.b32  	%r5051, %r14355, 7;
	cvt.s64.s32	%rd8276, %r5051;
	add.s64 	%rd8277, %rd179, %rd8276;
	st.local.u8 	[%rd8277], %rs102;
	add.s32 	%r14357, %r14355, 1;

BB1_108:
	setp.lt.u32	%p70, %r141, 4;
	@%p70 bra 	BB1_120;

BB1_109:
	add.s32 	%r5052, %r14357, 128;
	xor.b32  	%r5053, %r5052, 7;
	cvt.s64.s32	%rd8278, %r5053;
	add.s64 	%rd8279, %rd529, %rd8278;
	ld.local.u8 	%rs103, [%rd8279];
	xor.b32  	%r5054, %r14357, 7;
	cvt.s64.s32	%rd8280, %r5054;
	add.s64 	%rd8281, %rd179, %rd8280;
	st.local.u8 	[%rd8281], %rs103;
	add.s32 	%r5055, %r14357, 129;
	xor.b32  	%r5056, %r5055, 7;
	cvt.s64.s32	%rd8282, %r5056;
	add.s64 	%rd8283, %rd529, %rd8282;
	ld.local.u8 	%rs104, [%rd8283];
	add.s32 	%r5057, %r14357, 1;
	xor.b32  	%r5058, %r5057, 7;
	cvt.s64.s32	%rd8284, %r5058;
	add.s64 	%rd8285, %rd179, %rd8284;
	st.local.u8 	[%rd8285], %rs104;
	add.s32 	%r5059, %r14357, 130;
	xor.b32  	%r5060, %r5059, 7;
	cvt.s64.s32	%rd8286, %r5060;
	add.s64 	%rd8287, %rd529, %rd8286;
	ld.local.u8 	%rs105, [%rd8287];
	add.s32 	%r5061, %r14357, 2;
	xor.b32  	%r5062, %r5061, 7;
	cvt.s64.s32	%rd8288, %r5062;
	add.s64 	%rd8289, %rd179, %rd8288;
	st.local.u8 	[%rd8289], %rs105;
	add.s32 	%r5063, %r14357, 131;
	xor.b32  	%r5064, %r5063, 7;
	cvt.s64.s32	%rd8290, %r5064;
	add.s64 	%rd8291, %rd529, %rd8290;
	ld.local.u8 	%rs106, [%rd8291];
	add.s32 	%r5065, %r14357, 3;
	xor.b32  	%r5066, %r5065, 7;
	cvt.s64.s32	%rd8292, %r5066;
	add.s64 	%rd8293, %rd179, %rd8292;
	st.local.u8 	[%rd8293], %rs106;
	add.s32 	%r14357, %r14357, 4;
	setp.lt.s32	%p71, %r14357, %r141;
	@%p71 bra 	BB1_109;

BB1_120:
	ld.local.u32 	%r5088, [%rd1+192];
	and.b32  	%r161, %r5088, 127;
	add.s32 	%r5089, %r5088, %r3;
	st.local.u32 	[%rd1+192], %r5089;
	add.s32 	%r162, %r161, %r3;
	setp.lt.s32	%p78, %r162, 128;
	@%p78 bra 	BB1_141;
	bra.uni 	BB1_121;

BB1_141:
	setp.lt.s32	%p91, %r3, 1;
	@%p91 bra 	BB1_150;

	and.b32  	%r5858, %r3, 3;
	mov.u32 	%r14377, 0;
	setp.eq.s32	%p92, %r5858, 0;
	@%p92 bra 	BB1_148;

	setp.eq.s32	%p93, %r5858, 1;
	@%p93 bra 	BB1_147;

	setp.eq.s32	%p94, %r5858, 2;
	@%p94 bra 	BB1_146;

	ld.local.u8 	%rs128, [%rd1808+7];
	xor.b32  	%r5860, %r161, 7;
	cvt.u64.u32	%rd9404, %r5860;
	add.s64 	%rd9405, %rd179, %rd9404;
	st.local.u8 	[%rd9405], %rs128;
	add.s32 	%r161, %r161, 1;
	mov.u32 	%r14377, 1;

BB1_146:
	xor.b32  	%r5861, %r14377, 7;
	cvt.u64.u32	%rd9406, %r5861;
	add.s64 	%rd9407, %rd1808, %rd9406;
	ld.local.u8 	%rs129, [%rd9407];
	xor.b32  	%r5862, %r161, 7;
	cvt.s64.s32	%rd9408, %r5862;
	add.s64 	%rd9409, %rd179, %rd9408;
	st.local.u8 	[%rd9409], %rs129;
	add.s32 	%r161, %r161, 1;
	add.s32 	%r14377, %r14377, 1;

BB1_147:
	xor.b32  	%r5863, %r14377, 7;
	cvt.s64.s32	%rd9410, %r5863;
	add.s64 	%rd9411, %rd1808, %rd9410;
	ld.local.u8 	%rs130, [%rd9411];
	xor.b32  	%r5864, %r161, 7;
	cvt.s64.s32	%rd9412, %r5864;
	add.s64 	%rd9413, %rd179, %rd9412;
	st.local.u8 	[%rd9413], %rs130;
	add.s32 	%r161, %r161, 1;
	add.s32 	%r14377, %r14377, 1;

BB1_148:
	setp.lt.u32	%p95, %r3, 4;
	@%p95 bra 	BB1_150;

BB1_149:
	xor.b32  	%r5865, %r14377, 7;
	cvt.s64.s32	%rd9414, %r5865;
	add.s64 	%rd9415, %rd1808, %rd9414;
	ld.local.u8 	%rs131, [%rd9415];
	xor.b32  	%r5866, %r161, 7;
	cvt.s64.s32	%rd9416, %r5866;
	add.s64 	%rd9417, %rd179, %rd9416;
	st.local.u8 	[%rd9417], %rs131;
	add.s32 	%r5867, %r14377, 1;
	xor.b32  	%r5868, %r5867, 7;
	cvt.s64.s32	%rd9418, %r5868;
	add.s64 	%rd9419, %rd1808, %rd9418;
	ld.local.u8 	%rs132, [%rd9419];
	add.s32 	%r5869, %r161, 1;
	xor.b32  	%r5870, %r5869, 7;
	cvt.s64.s32	%rd9420, %r5870;
	add.s64 	%rd9421, %rd179, %rd9420;
	st.local.u8 	[%rd9421], %rs132;
	add.s32 	%r5871, %r14377, 2;
	xor.b32  	%r5872, %r5871, 7;
	cvt.s64.s32	%rd9422, %r5872;
	add.s64 	%rd9423, %rd1808, %rd9422;
	ld.local.u8 	%rs133, [%rd9423];
	add.s32 	%r5873, %r161, 2;
	xor.b32  	%r5874, %r5873, 7;
	cvt.s64.s32	%rd9424, %r5874;
	add.s64 	%rd9425, %rd179, %rd9424;
	st.local.u8 	[%rd9425], %rs133;
	add.s32 	%r5875, %r14377, 3;
	xor.b32  	%r5876, %r5875, 7;
	cvt.s64.s32	%rd9426, %r5876;
	add.s64 	%rd9427, %rd1808, %rd9426;
	ld.local.u8 	%rs134, [%rd9427];
	add.s32 	%r5877, %r161, 3;
	xor.b32  	%r5878, %r5877, 7;
	cvt.s64.s32	%rd9428, %r5878;
	add.s64 	%rd9429, %rd179, %rd9428;
	st.local.u8 	[%rd9429], %rs134;
	add.s32 	%r14377, %r14377, 4;
	setp.lt.s32	%p96, %r14377, %r3;
	add.s32 	%r161, %r161, 4;
	@%p96 bra 	BB1_149;
	bra.uni 	BB1_150;

BB1_121:
	sub.s32 	%r163, %r2861, %r161;
	mov.u32 	%r5092, 1;
	max.u32 	%r164, %r163, %r5092;
	and.b32  	%r165, %r164, 3;
	setp.eq.s32	%p79, %r165, 0;
	mov.u32 	%r14369, 0;
	@%p79 bra 	BB1_128;

	setp.eq.s32	%p80, %r165, 1;
	mov.u32 	%r14365, 0;
	@%p80 bra 	BB1_127;

	setp.eq.s32	%p81, %r165, 2;
	mov.u32 	%r5094, 0;
	@%p81 bra 	BB1_124;
	bra.uni 	BB1_125;

BB1_124:
	mov.u32 	%r5092, %r5094;
	bra.uni 	BB1_126;

BB1_125:
	ld.local.u8 	%rs114, [%rd1808+7];
	xor.b32  	%r5096, %r161, 7;
	cvt.u64.u32	%rd8318, %r5096;
	add.s64 	%rd8319, %rd179, %rd8318;
	st.local.u8 	[%rd8319], %rs114;
	add.s32 	%r161, %r161, 1;

BB1_126:
	xor.b32  	%r5097, %r5092, 7;
	cvt.u64.u32	%rd8320, %r5097;
	add.s64 	%rd8321, %rd1808, %rd8320;
	ld.local.u8 	%rs115, [%rd8321];
	xor.b32  	%r5098, %r161, 7;
	cvt.s64.s32	%rd8322, %r5098;
	add.s64 	%rd8323, %rd179, %rd8322;
	st.local.u8 	[%rd8323], %rs115;
	add.s32 	%r161, %r161, 1;
	add.s32 	%r14365, %r5092, 1;

BB1_127:
	xor.b32  	%r5099, %r14365, 7;
	cvt.s64.s32	%rd8324, %r5099;
	add.s64 	%rd8325, %rd1808, %rd8324;
	ld.local.u8 	%rs116, [%rd8325];
	xor.b32  	%r5100, %r161, 7;
	cvt.s64.s32	%rd8326, %r5100;
	add.s64 	%rd8327, %rd179, %rd8326;
	st.local.u8 	[%rd8327], %rs116;
	add.s32 	%r161, %r161, 1;
	add.s32 	%r14369, %r14365, 1;

BB1_128:
	setp.lt.u32	%p82, %r164, 4;
	@%p82 bra 	BB1_130;

BB1_129:
	xor.b32  	%r5101, %r14369, 7;
	cvt.s64.s32	%rd8328, %r5101;
	add.s64 	%rd8329, %rd1808, %rd8328;
	ld.local.u8 	%rs117, [%rd8329];
	xor.b32  	%r5102, %r161, 7;
	cvt.s64.s32	%rd8330, %r5102;
	add.s64 	%rd8331, %rd179, %rd8330;
	st.local.u8 	[%rd8331], %rs117;
	add.s32 	%r5103, %r14369, 1;
	xor.b32  	%r5104, %r5103, 7;
	cvt.s64.s32	%rd8332, %r5104;
	add.s64 	%rd8333, %rd1808, %rd8332;
	ld.local.u8 	%rs118, [%rd8333];
	add.s32 	%r5105, %r161, 1;
	xor.b32  	%r5106, %r5105, 7;
	cvt.s64.s32	%rd8334, %r5106;
	add.s64 	%rd8335, %rd179, %rd8334;
	st.local.u8 	[%rd8335], %rs118;
	add.s32 	%r5107, %r14369, 2;
	xor.b32  	%r5108, %r5107, 7;
	cvt.s64.s32	%rd8336, %r5108;
	add.s64 	%rd8337, %rd1808, %rd8336;
	ld.local.u8 	%rs119, [%rd8337];
	add.s32 	%r5109, %r161, 2;
	xor.b32  	%r5110, %r5109, 7;
	cvt.s64.s32	%rd8338, %r5110;
	add.s64 	%rd8339, %rd179, %rd8338;
	st.local.u8 	[%rd8339], %rs119;
	add.s32 	%r5111, %r14369, 3;
	xor.b32  	%r5112, %r5111, 7;
	cvt.s64.s32	%rd8340, %r5112;
	add.s64 	%rd8341, %rd1808, %rd8340;
	ld.local.u8 	%rs120, [%rd8341];
	add.s32 	%r5113, %r161, 3;
	xor.b32  	%r5114, %r5113, 7;
	cvt.s64.s32	%rd8342, %r5114;
	add.s64 	%rd8343, %rd179, %rd8342;
	st.local.u8 	[%rd8343], %rs120;
	add.s32 	%r14369, %r14369, 4;
	setp.lt.s32	%p83, %r14369, %r163;
	add.s32 	%r161, %r161, 4;
	@%p83 bra 	BB1_129;

BB1_130:
	ld.local.u64 	%rd8344, [%rd179];
	shr.u64 	%rd8345, %rd8344, 32;
	ld.local.u64 	%rd8346, [%rd265];
	shr.u64 	%rd8347, %rd8346, 32;
	ld.local.u64 	%rd8348, [%rd265+8];
	shr.u64 	%rd8349, %rd8348, 32;
	ld.local.u64 	%rd8350, [%rd265+16];
	shr.u64 	%rd8351, %rd8350, 32;
	ld.local.u64 	%rd8352, [%rd265+24];
	shr.u64 	%rd8353, %rd8352, 32;
	ld.local.u64 	%rd8354, [%rd265+32];
	shr.u64 	%rd8355, %rd8354, 32;
	ld.local.u64 	%rd8356, [%rd265+40];
	shr.u64 	%rd8357, %rd8356, 32;
	ld.local.u64 	%rd8358, [%rd265+48];
	shr.u64 	%rd8359, %rd8358, 32;
	ld.local.u64 	%rd8360, [%rd265+56];
	shr.u64 	%rd8361, %rd8360, 32;
	ld.local.u64 	%rd8362, [%rd265+64];
	shr.u64 	%rd8363, %rd8362, 32;
	ld.local.u64 	%rd8364, [%rd265+72];
	shr.u64 	%rd8365, %rd8364, 32;
	ld.local.u64 	%rd8366, [%rd265+80];
	shr.u64 	%rd8367, %rd8366, 32;
	ld.local.u64 	%rd8368, [%rd265+88];
	shr.u64 	%rd8369, %rd8368, 32;
	ld.local.u64 	%rd8370, [%rd265+96];
	shr.u64 	%rd8371, %rd8370, 32;
	ld.local.u64 	%rd8372, [%rd265+104];
	shr.u64 	%rd8373, %rd8372, 32;
	ld.local.u64 	%rd8374, [%rd265+112];
	shr.u64 	%rd8375, %rd8374, 32;
	bfi.b64 	%rd21542, %rd8345, %rd8344, 32, 32;
	bfi.b64 	%rd21543, %rd8347, %rd8346, 32, 32;
	bfi.b64 	%rd21544, %rd8349, %rd8348, 32, 32;
	bfi.b64 	%rd21545, %rd8351, %rd8350, 32, 32;
	bfi.b64 	%rd21546, %rd8353, %rd8352, 32, 32;
	bfi.b64 	%rd21547, %rd8355, %rd8354, 32, 32;
	bfi.b64 	%rd21548, %rd8357, %rd8356, 32, 32;
	bfi.b64 	%rd21549, %rd8359, %rd8358, 32, 32;
	bfi.b64 	%rd21533, %rd8361, %rd8360, 32, 32;
	bfi.b64 	%rd21532, %rd8363, %rd8362, 32, 32;
	bfi.b64 	%rd21531, %rd8365, %rd8364, 32, 32;
	bfi.b64 	%rd21530, %rd8367, %rd8366, 32, 32;
	bfi.b64 	%rd21529, %rd8369, %rd8368, 32, 32;
	bfi.b64 	%rd21528, %rd8371, %rd8370, 32, 32;
	bfi.b64 	%rd21527, %rd8373, %rd8372, 32, 32;
	bfi.b64 	%rd21526, %rd8375, %rd8374, 32, 32;
	ld.local.u64 	%rd632, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5116,%dummy}, %rd632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5117}, %rd632;
	}
	shf.r.wrap.b32 	%r5118, %r5117, %r5116, 14;
	shf.r.wrap.b32 	%r5119, %r5116, %r5117, 14;
	mov.b64 	%rd8376, {%r5119, %r5118};
	shf.r.wrap.b32 	%r5120, %r5117, %r5116, 18;
	shf.r.wrap.b32 	%r5121, %r5116, %r5117, 18;
	mov.b64 	%rd8377, {%r5121, %r5120};
	xor.b64  	%rd8378, %rd8377, %rd8376;
	shf.l.wrap.b32 	%r5122, %r5116, %r5117, 23;
	shf.l.wrap.b32 	%r5123, %r5117, %r5116, 23;
	mov.b64 	%rd8379, {%r5123, %r5122};
	xor.b64  	%rd8380, %rd8378, %rd8379;
	ld.local.u64 	%rd633, [%rd1+48];
	ld.local.u64 	%rd634, [%rd1+40];
	xor.b64  	%rd8381, %rd633, %rd634;
	and.b64  	%rd8382, %rd8381, %rd632;
	xor.b64  	%rd8383, %rd8382, %rd633;
	ld.local.u64 	%rd635, [%rd1+56];
	add.s64 	%rd8384, %rd635, %rd21542;
	add.s64 	%rd8385, %rd8384, %rd21452;
	add.s64 	%rd8386, %rd8385, %rd8383;
	add.s64 	%rd8387, %rd8386, %rd8380;
	ld.local.u64 	%rd636, [%rd1+24];
	add.s64 	%rd8388, %rd8387, %rd636;
	ld.local.u64 	%rd637, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5124,%dummy}, %rd637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5125}, %rd637;
	}
	shf.r.wrap.b32 	%r5126, %r5125, %r5124, 28;
	shf.r.wrap.b32 	%r5127, %r5124, %r5125, 28;
	mov.b64 	%rd8389, {%r5127, %r5126};
	shf.l.wrap.b32 	%r5128, %r5124, %r5125, 30;
	shf.l.wrap.b32 	%r5129, %r5125, %r5124, 30;
	mov.b64 	%rd8390, {%r5129, %r5128};
	xor.b64  	%rd8391, %rd8390, %rd8389;
	shf.l.wrap.b32 	%r5130, %r5124, %r5125, 25;
	shf.l.wrap.b32 	%r5131, %r5125, %r5124, 25;
	mov.b64 	%rd8392, {%r5131, %r5130};
	xor.b64  	%rd8393, %rd8391, %rd8392;
	ld.local.u64 	%rd638, [%rd1+16];
	xor.b64  	%rd8394, %rd638, %rd637;
	ld.local.u64 	%rd639, [%rd1+8];
	xor.b64  	%rd8395, %rd639, %rd637;
	and.b64  	%rd8396, %rd8394, %rd8395;
	xor.b64  	%rd8397, %rd8396, %rd637;
	add.s64 	%rd8398, %rd8387, %rd8397;
	add.s64 	%rd8399, %rd8398, %rd8393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5132,%dummy}, %rd8388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5133}, %rd8388;
	}
	shf.r.wrap.b32 	%r5134, %r5133, %r5132, 14;
	shf.r.wrap.b32 	%r5135, %r5132, %r5133, 14;
	mov.b64 	%rd8400, {%r5135, %r5134};
	shf.r.wrap.b32 	%r5136, %r5133, %r5132, 18;
	shf.r.wrap.b32 	%r5137, %r5132, %r5133, 18;
	mov.b64 	%rd8401, {%r5137, %r5136};
	xor.b64  	%rd8402, %rd8401, %rd8400;
	shf.l.wrap.b32 	%r5138, %r5132, %r5133, 23;
	shf.l.wrap.b32 	%r5139, %r5133, %r5132, 23;
	mov.b64 	%rd8403, {%r5139, %r5138};
	xor.b64  	%rd8404, %rd8402, %rd8403;
	xor.b64  	%rd8405, %rd634, %rd632;
	and.b64  	%rd8406, %rd8388, %rd8405;
	xor.b64  	%rd8407, %rd8406, %rd634;
	add.s64 	%rd8408, %rd633, %rd21543;
	add.s64 	%rd8409, %rd8408, %rd21451;
	add.s64 	%rd8410, %rd8409, %rd8407;
	add.s64 	%rd8411, %rd8410, %rd8404;
	add.s64 	%rd8412, %rd8411, %rd638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5140,%dummy}, %rd8399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5141}, %rd8399;
	}
	shf.r.wrap.b32 	%r5142, %r5141, %r5140, 28;
	shf.r.wrap.b32 	%r5143, %r5140, %r5141, 28;
	mov.b64 	%rd8413, {%r5143, %r5142};
	shf.l.wrap.b32 	%r5144, %r5140, %r5141, 30;
	shf.l.wrap.b32 	%r5145, %r5141, %r5140, 30;
	mov.b64 	%rd8414, {%r5145, %r5144};
	xor.b64  	%rd8415, %rd8414, %rd8413;
	shf.l.wrap.b32 	%r5146, %r5140, %r5141, 25;
	shf.l.wrap.b32 	%r5147, %r5141, %r5140, 25;
	mov.b64 	%rd8416, {%r5147, %r5146};
	xor.b64  	%rd8417, %rd8415, %rd8416;
	xor.b64  	%rd8418, %rd8399, %rd639;
	xor.b64  	%rd8419, %rd8399, %rd637;
	and.b64  	%rd8420, %rd8419, %rd8418;
	xor.b64  	%rd8421, %rd8420, %rd8399;
	add.s64 	%rd8422, %rd8411, %rd8421;
	add.s64 	%rd8423, %rd8422, %rd8417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5148,%dummy}, %rd8412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5149}, %rd8412;
	}
	shf.r.wrap.b32 	%r5150, %r5149, %r5148, 14;
	shf.r.wrap.b32 	%r5151, %r5148, %r5149, 14;
	mov.b64 	%rd8424, {%r5151, %r5150};
	shf.r.wrap.b32 	%r5152, %r5149, %r5148, 18;
	shf.r.wrap.b32 	%r5153, %r5148, %r5149, 18;
	mov.b64 	%rd8425, {%r5153, %r5152};
	xor.b64  	%rd8426, %rd8425, %rd8424;
	shf.l.wrap.b32 	%r5154, %r5148, %r5149, 23;
	shf.l.wrap.b32 	%r5155, %r5149, %r5148, 23;
	mov.b64 	%rd8427, {%r5155, %r5154};
	xor.b64  	%rd8428, %rd8426, %rd8427;
	xor.b64  	%rd8429, %rd8388, %rd632;
	and.b64  	%rd8430, %rd8412, %rd8429;
	xor.b64  	%rd8431, %rd8430, %rd632;
	add.s64 	%rd8432, %rd634, %rd21544;
	add.s64 	%rd8433, %rd8432, %rd21450;
	add.s64 	%rd8434, %rd8433, %rd8431;
	add.s64 	%rd8435, %rd8434, %rd8428;
	add.s64 	%rd8436, %rd8435, %rd639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5156,%dummy}, %rd8423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5157}, %rd8423;
	}
	shf.r.wrap.b32 	%r5158, %r5157, %r5156, 28;
	shf.r.wrap.b32 	%r5159, %r5156, %r5157, 28;
	mov.b64 	%rd8437, {%r5159, %r5158};
	shf.l.wrap.b32 	%r5160, %r5156, %r5157, 30;
	shf.l.wrap.b32 	%r5161, %r5157, %r5156, 30;
	mov.b64 	%rd8438, {%r5161, %r5160};
	xor.b64  	%rd8439, %rd8438, %rd8437;
	shf.l.wrap.b32 	%r5162, %r5156, %r5157, 25;
	shf.l.wrap.b32 	%r5163, %r5157, %r5156, 25;
	mov.b64 	%rd8440, {%r5163, %r5162};
	xor.b64  	%rd8441, %rd8439, %rd8440;
	xor.b64  	%rd8442, %rd8423, %rd637;
	xor.b64  	%rd8443, %rd8423, %rd8399;
	and.b64  	%rd8444, %rd8443, %rd8442;
	xor.b64  	%rd8445, %rd8444, %rd8423;
	add.s64 	%rd8446, %rd8435, %rd8445;
	add.s64 	%rd8447, %rd8446, %rd8441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5164,%dummy}, %rd8436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5165}, %rd8436;
	}
	shf.r.wrap.b32 	%r5166, %r5165, %r5164, 14;
	shf.r.wrap.b32 	%r5167, %r5164, %r5165, 14;
	mov.b64 	%rd8448, {%r5167, %r5166};
	shf.r.wrap.b32 	%r5168, %r5165, %r5164, 18;
	shf.r.wrap.b32 	%r5169, %r5164, %r5165, 18;
	mov.b64 	%rd8449, {%r5169, %r5168};
	xor.b64  	%rd8450, %rd8449, %rd8448;
	shf.l.wrap.b32 	%r5170, %r5164, %r5165, 23;
	shf.l.wrap.b32 	%r5171, %r5165, %r5164, 23;
	mov.b64 	%rd8451, {%r5171, %r5170};
	xor.b64  	%rd8452, %rd8450, %rd8451;
	xor.b64  	%rd8453, %rd8412, %rd8388;
	and.b64  	%rd8454, %rd8436, %rd8453;
	xor.b64  	%rd8455, %rd8454, %rd8388;
	add.s64 	%rd8456, %rd632, %rd21545;
	add.s64 	%rd8457, %rd8456, %rd21449;
	add.s64 	%rd8458, %rd8457, %rd8455;
	add.s64 	%rd8459, %rd8458, %rd8452;
	add.s64 	%rd8460, %rd8459, %rd637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5172,%dummy}, %rd8447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5173}, %rd8447;
	}
	shf.r.wrap.b32 	%r5174, %r5173, %r5172, 28;
	shf.r.wrap.b32 	%r5175, %r5172, %r5173, 28;
	mov.b64 	%rd8461, {%r5175, %r5174};
	shf.l.wrap.b32 	%r5176, %r5172, %r5173, 30;
	shf.l.wrap.b32 	%r5177, %r5173, %r5172, 30;
	mov.b64 	%rd8462, {%r5177, %r5176};
	xor.b64  	%rd8463, %rd8462, %rd8461;
	shf.l.wrap.b32 	%r5178, %r5172, %r5173, 25;
	shf.l.wrap.b32 	%r5179, %r5173, %r5172, 25;
	mov.b64 	%rd8464, {%r5179, %r5178};
	xor.b64  	%rd8465, %rd8463, %rd8464;
	xor.b64  	%rd8466, %rd8447, %rd8399;
	xor.b64  	%rd8467, %rd8447, %rd8423;
	and.b64  	%rd8468, %rd8467, %rd8466;
	xor.b64  	%rd8469, %rd8468, %rd8447;
	add.s64 	%rd8470, %rd8459, %rd8469;
	add.s64 	%rd8471, %rd8470, %rd8465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5180,%dummy}, %rd8460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5181}, %rd8460;
	}
	shf.r.wrap.b32 	%r5182, %r5181, %r5180, 14;
	shf.r.wrap.b32 	%r5183, %r5180, %r5181, 14;
	mov.b64 	%rd8472, {%r5183, %r5182};
	shf.r.wrap.b32 	%r5184, %r5181, %r5180, 18;
	shf.r.wrap.b32 	%r5185, %r5180, %r5181, 18;
	mov.b64 	%rd8473, {%r5185, %r5184};
	xor.b64  	%rd8474, %rd8473, %rd8472;
	shf.l.wrap.b32 	%r5186, %r5180, %r5181, 23;
	shf.l.wrap.b32 	%r5187, %r5181, %r5180, 23;
	mov.b64 	%rd8475, {%r5187, %r5186};
	xor.b64  	%rd8476, %rd8474, %rd8475;
	xor.b64  	%rd8477, %rd8436, %rd8412;
	and.b64  	%rd8478, %rd8460, %rd8477;
	xor.b64  	%rd8479, %rd8478, %rd8412;
	add.s64 	%rd8480, %rd8388, %rd21546;
	add.s64 	%rd8481, %rd8480, %rd21448;
	add.s64 	%rd8482, %rd8481, %rd8479;
	add.s64 	%rd8483, %rd8482, %rd8476;
	add.s64 	%rd8484, %rd8483, %rd8399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5188,%dummy}, %rd8471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5189}, %rd8471;
	}
	shf.r.wrap.b32 	%r5190, %r5189, %r5188, 28;
	shf.r.wrap.b32 	%r5191, %r5188, %r5189, 28;
	mov.b64 	%rd8485, {%r5191, %r5190};
	shf.l.wrap.b32 	%r5192, %r5188, %r5189, 30;
	shf.l.wrap.b32 	%r5193, %r5189, %r5188, 30;
	mov.b64 	%rd8486, {%r5193, %r5192};
	xor.b64  	%rd8487, %rd8486, %rd8485;
	shf.l.wrap.b32 	%r5194, %r5188, %r5189, 25;
	shf.l.wrap.b32 	%r5195, %r5189, %r5188, 25;
	mov.b64 	%rd8488, {%r5195, %r5194};
	xor.b64  	%rd8489, %rd8487, %rd8488;
	xor.b64  	%rd8490, %rd8471, %rd8423;
	xor.b64  	%rd8491, %rd8471, %rd8447;
	and.b64  	%rd8492, %rd8491, %rd8490;
	xor.b64  	%rd8493, %rd8492, %rd8471;
	add.s64 	%rd8494, %rd8483, %rd8493;
	add.s64 	%rd8495, %rd8494, %rd8489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5196,%dummy}, %rd8484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5197}, %rd8484;
	}
	shf.r.wrap.b32 	%r5198, %r5197, %r5196, 14;
	shf.r.wrap.b32 	%r5199, %r5196, %r5197, 14;
	mov.b64 	%rd8496, {%r5199, %r5198};
	shf.r.wrap.b32 	%r5200, %r5197, %r5196, 18;
	shf.r.wrap.b32 	%r5201, %r5196, %r5197, 18;
	mov.b64 	%rd8497, {%r5201, %r5200};
	xor.b64  	%rd8498, %rd8497, %rd8496;
	shf.l.wrap.b32 	%r5202, %r5196, %r5197, 23;
	shf.l.wrap.b32 	%r5203, %r5197, %r5196, 23;
	mov.b64 	%rd8499, {%r5203, %r5202};
	xor.b64  	%rd8500, %rd8498, %rd8499;
	xor.b64  	%rd8501, %rd8460, %rd8436;
	and.b64  	%rd8502, %rd8484, %rd8501;
	xor.b64  	%rd8503, %rd8502, %rd8436;
	add.s64 	%rd8504, %rd8412, %rd21547;
	add.s64 	%rd8505, %rd8504, %rd21447;
	add.s64 	%rd8506, %rd8505, %rd8503;
	add.s64 	%rd8507, %rd8506, %rd8500;
	add.s64 	%rd8508, %rd8507, %rd8423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5204,%dummy}, %rd8495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5205}, %rd8495;
	}
	shf.r.wrap.b32 	%r5206, %r5205, %r5204, 28;
	shf.r.wrap.b32 	%r5207, %r5204, %r5205, 28;
	mov.b64 	%rd8509, {%r5207, %r5206};
	shf.l.wrap.b32 	%r5208, %r5204, %r5205, 30;
	shf.l.wrap.b32 	%r5209, %r5205, %r5204, 30;
	mov.b64 	%rd8510, {%r5209, %r5208};
	xor.b64  	%rd8511, %rd8510, %rd8509;
	shf.l.wrap.b32 	%r5210, %r5204, %r5205, 25;
	shf.l.wrap.b32 	%r5211, %r5205, %r5204, 25;
	mov.b64 	%rd8512, {%r5211, %r5210};
	xor.b64  	%rd8513, %rd8511, %rd8512;
	xor.b64  	%rd8514, %rd8495, %rd8447;
	xor.b64  	%rd8515, %rd8495, %rd8471;
	and.b64  	%rd8516, %rd8515, %rd8514;
	xor.b64  	%rd8517, %rd8516, %rd8495;
	add.s64 	%rd8518, %rd8507, %rd8517;
	add.s64 	%rd8519, %rd8518, %rd8513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5212,%dummy}, %rd8508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5213}, %rd8508;
	}
	shf.r.wrap.b32 	%r5214, %r5213, %r5212, 14;
	shf.r.wrap.b32 	%r5215, %r5212, %r5213, 14;
	mov.b64 	%rd8520, {%r5215, %r5214};
	shf.r.wrap.b32 	%r5216, %r5213, %r5212, 18;
	shf.r.wrap.b32 	%r5217, %r5212, %r5213, 18;
	mov.b64 	%rd8521, {%r5217, %r5216};
	xor.b64  	%rd8522, %rd8521, %rd8520;
	shf.l.wrap.b32 	%r5218, %r5212, %r5213, 23;
	shf.l.wrap.b32 	%r5219, %r5213, %r5212, 23;
	mov.b64 	%rd8523, {%r5219, %r5218};
	xor.b64  	%rd8524, %rd8522, %rd8523;
	xor.b64  	%rd8525, %rd8484, %rd8460;
	and.b64  	%rd8526, %rd8508, %rd8525;
	xor.b64  	%rd8527, %rd8526, %rd8460;
	add.s64 	%rd8528, %rd8436, %rd21548;
	add.s64 	%rd8529, %rd8528, %rd21446;
	add.s64 	%rd8530, %rd8529, %rd8527;
	add.s64 	%rd8531, %rd8530, %rd8524;
	add.s64 	%rd8532, %rd8531, %rd8447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5220,%dummy}, %rd8519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5221}, %rd8519;
	}
	shf.r.wrap.b32 	%r5222, %r5221, %r5220, 28;
	shf.r.wrap.b32 	%r5223, %r5220, %r5221, 28;
	mov.b64 	%rd8533, {%r5223, %r5222};
	shf.l.wrap.b32 	%r5224, %r5220, %r5221, 30;
	shf.l.wrap.b32 	%r5225, %r5221, %r5220, 30;
	mov.b64 	%rd8534, {%r5225, %r5224};
	xor.b64  	%rd8535, %rd8534, %rd8533;
	shf.l.wrap.b32 	%r5226, %r5220, %r5221, 25;
	shf.l.wrap.b32 	%r5227, %r5221, %r5220, 25;
	mov.b64 	%rd8536, {%r5227, %r5226};
	xor.b64  	%rd8537, %rd8535, %rd8536;
	xor.b64  	%rd8538, %rd8519, %rd8471;
	xor.b64  	%rd8539, %rd8519, %rd8495;
	and.b64  	%rd8540, %rd8539, %rd8538;
	xor.b64  	%rd8541, %rd8540, %rd8519;
	add.s64 	%rd8542, %rd8531, %rd8541;
	add.s64 	%rd8543, %rd8542, %rd8537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5228,%dummy}, %rd8532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5229}, %rd8532;
	}
	shf.r.wrap.b32 	%r5230, %r5229, %r5228, 14;
	shf.r.wrap.b32 	%r5231, %r5228, %r5229, 14;
	mov.b64 	%rd8544, {%r5231, %r5230};
	shf.r.wrap.b32 	%r5232, %r5229, %r5228, 18;
	shf.r.wrap.b32 	%r5233, %r5228, %r5229, 18;
	mov.b64 	%rd8545, {%r5233, %r5232};
	xor.b64  	%rd8546, %rd8545, %rd8544;
	shf.l.wrap.b32 	%r5234, %r5228, %r5229, 23;
	shf.l.wrap.b32 	%r5235, %r5229, %r5228, 23;
	mov.b64 	%rd8547, {%r5235, %r5234};
	xor.b64  	%rd8548, %rd8546, %rd8547;
	xor.b64  	%rd8549, %rd8508, %rd8484;
	and.b64  	%rd8550, %rd8532, %rd8549;
	xor.b64  	%rd8551, %rd8550, %rd8484;
	add.s64 	%rd8552, %rd8460, %rd21549;
	add.s64 	%rd8553, %rd8552, %rd21445;
	add.s64 	%rd8554, %rd8553, %rd8551;
	add.s64 	%rd8555, %rd8554, %rd8548;
	add.s64 	%rd8556, %rd8555, %rd8471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5236,%dummy}, %rd8543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5237}, %rd8543;
	}
	shf.r.wrap.b32 	%r5238, %r5237, %r5236, 28;
	shf.r.wrap.b32 	%r5239, %r5236, %r5237, 28;
	mov.b64 	%rd8557, {%r5239, %r5238};
	shf.l.wrap.b32 	%r5240, %r5236, %r5237, 30;
	shf.l.wrap.b32 	%r5241, %r5237, %r5236, 30;
	mov.b64 	%rd8558, {%r5241, %r5240};
	xor.b64  	%rd8559, %rd8558, %rd8557;
	shf.l.wrap.b32 	%r5242, %r5236, %r5237, 25;
	shf.l.wrap.b32 	%r5243, %r5237, %r5236, 25;
	mov.b64 	%rd8560, {%r5243, %r5242};
	xor.b64  	%rd8561, %rd8559, %rd8560;
	xor.b64  	%rd8562, %rd8543, %rd8495;
	xor.b64  	%rd8563, %rd8543, %rd8519;
	and.b64  	%rd8564, %rd8563, %rd8562;
	xor.b64  	%rd8565, %rd8564, %rd8543;
	add.s64 	%rd8566, %rd8555, %rd8565;
	add.s64 	%rd8567, %rd8566, %rd8561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5244,%dummy}, %rd8556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5245}, %rd8556;
	}
	shf.r.wrap.b32 	%r5246, %r5245, %r5244, 14;
	shf.r.wrap.b32 	%r5247, %r5244, %r5245, 14;
	mov.b64 	%rd8568, {%r5247, %r5246};
	shf.r.wrap.b32 	%r5248, %r5245, %r5244, 18;
	shf.r.wrap.b32 	%r5249, %r5244, %r5245, 18;
	mov.b64 	%rd8569, {%r5249, %r5248};
	xor.b64  	%rd8570, %rd8569, %rd8568;
	shf.l.wrap.b32 	%r5250, %r5244, %r5245, 23;
	shf.l.wrap.b32 	%r5251, %r5245, %r5244, 23;
	mov.b64 	%rd8571, {%r5251, %r5250};
	xor.b64  	%rd8572, %rd8570, %rd8571;
	xor.b64  	%rd8573, %rd8532, %rd8508;
	and.b64  	%rd8574, %rd8556, %rd8573;
	xor.b64  	%rd8575, %rd8574, %rd8508;
	add.s64 	%rd8576, %rd8484, %rd21533;
	add.s64 	%rd8577, %rd8576, %rd21444;
	add.s64 	%rd8578, %rd8577, %rd8575;
	add.s64 	%rd8579, %rd8578, %rd8572;
	add.s64 	%rd8580, %rd8579, %rd8495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5252,%dummy}, %rd8567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5253}, %rd8567;
	}
	shf.r.wrap.b32 	%r5254, %r5253, %r5252, 28;
	shf.r.wrap.b32 	%r5255, %r5252, %r5253, 28;
	mov.b64 	%rd8581, {%r5255, %r5254};
	shf.l.wrap.b32 	%r5256, %r5252, %r5253, 30;
	shf.l.wrap.b32 	%r5257, %r5253, %r5252, 30;
	mov.b64 	%rd8582, {%r5257, %r5256};
	xor.b64  	%rd8583, %rd8582, %rd8581;
	shf.l.wrap.b32 	%r5258, %r5252, %r5253, 25;
	shf.l.wrap.b32 	%r5259, %r5253, %r5252, 25;
	mov.b64 	%rd8584, {%r5259, %r5258};
	xor.b64  	%rd8585, %rd8583, %rd8584;
	xor.b64  	%rd8586, %rd8567, %rd8519;
	xor.b64  	%rd8587, %rd8567, %rd8543;
	and.b64  	%rd8588, %rd8587, %rd8586;
	xor.b64  	%rd8589, %rd8588, %rd8567;
	add.s64 	%rd8590, %rd8579, %rd8589;
	add.s64 	%rd8591, %rd8590, %rd8585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5260,%dummy}, %rd8580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5261}, %rd8580;
	}
	shf.r.wrap.b32 	%r5262, %r5261, %r5260, 14;
	shf.r.wrap.b32 	%r5263, %r5260, %r5261, 14;
	mov.b64 	%rd8592, {%r5263, %r5262};
	shf.r.wrap.b32 	%r5264, %r5261, %r5260, 18;
	shf.r.wrap.b32 	%r5265, %r5260, %r5261, 18;
	mov.b64 	%rd8593, {%r5265, %r5264};
	xor.b64  	%rd8594, %rd8593, %rd8592;
	shf.l.wrap.b32 	%r5266, %r5260, %r5261, 23;
	shf.l.wrap.b32 	%r5267, %r5261, %r5260, 23;
	mov.b64 	%rd8595, {%r5267, %r5266};
	xor.b64  	%rd8596, %rd8594, %rd8595;
	xor.b64  	%rd8597, %rd8556, %rd8532;
	and.b64  	%rd8598, %rd8580, %rd8597;
	xor.b64  	%rd8599, %rd8598, %rd8532;
	add.s64 	%rd8600, %rd8508, %rd21532;
	add.s64 	%rd8601, %rd8600, %rd21443;
	add.s64 	%rd8602, %rd8601, %rd8599;
	add.s64 	%rd8603, %rd8602, %rd8596;
	add.s64 	%rd8604, %rd8603, %rd8519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5268,%dummy}, %rd8591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5269}, %rd8591;
	}
	shf.r.wrap.b32 	%r5270, %r5269, %r5268, 28;
	shf.r.wrap.b32 	%r5271, %r5268, %r5269, 28;
	mov.b64 	%rd8605, {%r5271, %r5270};
	shf.l.wrap.b32 	%r5272, %r5268, %r5269, 30;
	shf.l.wrap.b32 	%r5273, %r5269, %r5268, 30;
	mov.b64 	%rd8606, {%r5273, %r5272};
	xor.b64  	%rd8607, %rd8606, %rd8605;
	shf.l.wrap.b32 	%r5274, %r5268, %r5269, 25;
	shf.l.wrap.b32 	%r5275, %r5269, %r5268, 25;
	mov.b64 	%rd8608, {%r5275, %r5274};
	xor.b64  	%rd8609, %rd8607, %rd8608;
	xor.b64  	%rd8610, %rd8591, %rd8543;
	xor.b64  	%rd8611, %rd8591, %rd8567;
	and.b64  	%rd8612, %rd8611, %rd8610;
	xor.b64  	%rd8613, %rd8612, %rd8591;
	add.s64 	%rd8614, %rd8603, %rd8613;
	add.s64 	%rd8615, %rd8614, %rd8609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5276,%dummy}, %rd8604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5277}, %rd8604;
	}
	shf.r.wrap.b32 	%r5278, %r5277, %r5276, 14;
	shf.r.wrap.b32 	%r5279, %r5276, %r5277, 14;
	mov.b64 	%rd8616, {%r5279, %r5278};
	shf.r.wrap.b32 	%r5280, %r5277, %r5276, 18;
	shf.r.wrap.b32 	%r5281, %r5276, %r5277, 18;
	mov.b64 	%rd8617, {%r5281, %r5280};
	xor.b64  	%rd8618, %rd8617, %rd8616;
	shf.l.wrap.b32 	%r5282, %r5276, %r5277, 23;
	shf.l.wrap.b32 	%r5283, %r5277, %r5276, 23;
	mov.b64 	%rd8619, {%r5283, %r5282};
	xor.b64  	%rd8620, %rd8618, %rd8619;
	xor.b64  	%rd8621, %rd8580, %rd8556;
	and.b64  	%rd8622, %rd8604, %rd8621;
	xor.b64  	%rd8623, %rd8622, %rd8556;
	add.s64 	%rd8624, %rd8532, %rd21531;
	add.s64 	%rd8625, %rd8624, %rd21442;
	add.s64 	%rd8626, %rd8625, %rd8623;
	add.s64 	%rd8627, %rd8626, %rd8620;
	add.s64 	%rd8628, %rd8627, %rd8543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5284,%dummy}, %rd8615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5285}, %rd8615;
	}
	shf.r.wrap.b32 	%r5286, %r5285, %r5284, 28;
	shf.r.wrap.b32 	%r5287, %r5284, %r5285, 28;
	mov.b64 	%rd8629, {%r5287, %r5286};
	shf.l.wrap.b32 	%r5288, %r5284, %r5285, 30;
	shf.l.wrap.b32 	%r5289, %r5285, %r5284, 30;
	mov.b64 	%rd8630, {%r5289, %r5288};
	xor.b64  	%rd8631, %rd8630, %rd8629;
	shf.l.wrap.b32 	%r5290, %r5284, %r5285, 25;
	shf.l.wrap.b32 	%r5291, %r5285, %r5284, 25;
	mov.b64 	%rd8632, {%r5291, %r5290};
	xor.b64  	%rd8633, %rd8631, %rd8632;
	xor.b64  	%rd8634, %rd8615, %rd8567;
	xor.b64  	%rd8635, %rd8615, %rd8591;
	and.b64  	%rd8636, %rd8635, %rd8634;
	xor.b64  	%rd8637, %rd8636, %rd8615;
	add.s64 	%rd8638, %rd8627, %rd8637;
	add.s64 	%rd8639, %rd8638, %rd8633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5292,%dummy}, %rd8628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5293}, %rd8628;
	}
	shf.r.wrap.b32 	%r5294, %r5293, %r5292, 14;
	shf.r.wrap.b32 	%r5295, %r5292, %r5293, 14;
	mov.b64 	%rd8640, {%r5295, %r5294};
	shf.r.wrap.b32 	%r5296, %r5293, %r5292, 18;
	shf.r.wrap.b32 	%r5297, %r5292, %r5293, 18;
	mov.b64 	%rd8641, {%r5297, %r5296};
	xor.b64  	%rd8642, %rd8641, %rd8640;
	shf.l.wrap.b32 	%r5298, %r5292, %r5293, 23;
	shf.l.wrap.b32 	%r5299, %r5293, %r5292, 23;
	mov.b64 	%rd8643, {%r5299, %r5298};
	xor.b64  	%rd8644, %rd8642, %rd8643;
	xor.b64  	%rd8645, %rd8604, %rd8580;
	and.b64  	%rd8646, %rd8628, %rd8645;
	xor.b64  	%rd8647, %rd8646, %rd8580;
	add.s64 	%rd8648, %rd8556, %rd21530;
	add.s64 	%rd8649, %rd8648, %rd21441;
	add.s64 	%rd8650, %rd8649, %rd8647;
	add.s64 	%rd8651, %rd8650, %rd8644;
	add.s64 	%rd8652, %rd8651, %rd8567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5300,%dummy}, %rd8639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5301}, %rd8639;
	}
	shf.r.wrap.b32 	%r5302, %r5301, %r5300, 28;
	shf.r.wrap.b32 	%r5303, %r5300, %r5301, 28;
	mov.b64 	%rd8653, {%r5303, %r5302};
	shf.l.wrap.b32 	%r5304, %r5300, %r5301, 30;
	shf.l.wrap.b32 	%r5305, %r5301, %r5300, 30;
	mov.b64 	%rd8654, {%r5305, %r5304};
	xor.b64  	%rd8655, %rd8654, %rd8653;
	shf.l.wrap.b32 	%r5306, %r5300, %r5301, 25;
	shf.l.wrap.b32 	%r5307, %r5301, %r5300, 25;
	mov.b64 	%rd8656, {%r5307, %r5306};
	xor.b64  	%rd8657, %rd8655, %rd8656;
	xor.b64  	%rd8658, %rd8639, %rd8591;
	xor.b64  	%rd8659, %rd8639, %rd8615;
	and.b64  	%rd8660, %rd8659, %rd8658;
	xor.b64  	%rd8661, %rd8660, %rd8639;
	add.s64 	%rd8662, %rd8651, %rd8661;
	add.s64 	%rd8663, %rd8662, %rd8657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5308,%dummy}, %rd8652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5309}, %rd8652;
	}
	shf.r.wrap.b32 	%r5310, %r5309, %r5308, 14;
	shf.r.wrap.b32 	%r5311, %r5308, %r5309, 14;
	mov.b64 	%rd8664, {%r5311, %r5310};
	shf.r.wrap.b32 	%r5312, %r5309, %r5308, 18;
	shf.r.wrap.b32 	%r5313, %r5308, %r5309, 18;
	mov.b64 	%rd8665, {%r5313, %r5312};
	xor.b64  	%rd8666, %rd8665, %rd8664;
	shf.l.wrap.b32 	%r5314, %r5308, %r5309, 23;
	shf.l.wrap.b32 	%r5315, %r5309, %r5308, 23;
	mov.b64 	%rd8667, {%r5315, %r5314};
	xor.b64  	%rd8668, %rd8666, %rd8667;
	xor.b64  	%rd8669, %rd8628, %rd8604;
	and.b64  	%rd8670, %rd8652, %rd8669;
	xor.b64  	%rd8671, %rd8670, %rd8604;
	add.s64 	%rd8672, %rd8580, %rd21529;
	add.s64 	%rd8673, %rd8672, %rd21440;
	add.s64 	%rd8674, %rd8673, %rd8671;
	add.s64 	%rd8675, %rd8674, %rd8668;
	add.s64 	%rd21541, %rd8675, %rd8591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5316,%dummy}, %rd8663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5317}, %rd8663;
	}
	shf.r.wrap.b32 	%r5318, %r5317, %r5316, 28;
	shf.r.wrap.b32 	%r5319, %r5316, %r5317, 28;
	mov.b64 	%rd8676, {%r5319, %r5318};
	shf.l.wrap.b32 	%r5320, %r5316, %r5317, 30;
	shf.l.wrap.b32 	%r5321, %r5317, %r5316, 30;
	mov.b64 	%rd8677, {%r5321, %r5320};
	xor.b64  	%rd8678, %rd8677, %rd8676;
	shf.l.wrap.b32 	%r5322, %r5316, %r5317, 25;
	shf.l.wrap.b32 	%r5323, %r5317, %r5316, 25;
	mov.b64 	%rd8679, {%r5323, %r5322};
	xor.b64  	%rd8680, %rd8678, %rd8679;
	xor.b64  	%rd8681, %rd8663, %rd8615;
	xor.b64  	%rd8682, %rd8663, %rd8639;
	and.b64  	%rd8683, %rd8682, %rd8681;
	xor.b64  	%rd8684, %rd8683, %rd8663;
	add.s64 	%rd8685, %rd8675, %rd8684;
	add.s64 	%rd21537, %rd8685, %rd8680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5324,%dummy}, %rd21541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5325}, %rd21541;
	}
	shf.r.wrap.b32 	%r5326, %r5325, %r5324, 14;
	shf.r.wrap.b32 	%r5327, %r5324, %r5325, 14;
	mov.b64 	%rd8686, {%r5327, %r5326};
	shf.r.wrap.b32 	%r5328, %r5325, %r5324, 18;
	shf.r.wrap.b32 	%r5329, %r5324, %r5325, 18;
	mov.b64 	%rd8687, {%r5329, %r5328};
	xor.b64  	%rd8688, %rd8687, %rd8686;
	shf.l.wrap.b32 	%r5330, %r5324, %r5325, 23;
	shf.l.wrap.b32 	%r5331, %r5325, %r5324, 23;
	mov.b64 	%rd8689, {%r5331, %r5330};
	xor.b64  	%rd8690, %rd8688, %rd8689;
	xor.b64  	%rd8691, %rd8652, %rd8628;
	and.b64  	%rd8692, %rd21541, %rd8691;
	xor.b64  	%rd8693, %rd8692, %rd8628;
	add.s64 	%rd8694, %rd8604, %rd21528;
	add.s64 	%rd8695, %rd8694, %rd21439;
	add.s64 	%rd8696, %rd8695, %rd8693;
	add.s64 	%rd8697, %rd8696, %rd8690;
	add.s64 	%rd21540, %rd8697, %rd8615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5332,%dummy}, %rd21537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5333}, %rd21537;
	}
	shf.r.wrap.b32 	%r5334, %r5333, %r5332, 28;
	shf.r.wrap.b32 	%r5335, %r5332, %r5333, 28;
	mov.b64 	%rd8698, {%r5335, %r5334};
	shf.l.wrap.b32 	%r5336, %r5332, %r5333, 30;
	shf.l.wrap.b32 	%r5337, %r5333, %r5332, 30;
	mov.b64 	%rd8699, {%r5337, %r5336};
	xor.b64  	%rd8700, %rd8699, %rd8698;
	shf.l.wrap.b32 	%r5338, %r5332, %r5333, 25;
	shf.l.wrap.b32 	%r5339, %r5333, %r5332, 25;
	mov.b64 	%rd8701, {%r5339, %r5338};
	xor.b64  	%rd8702, %rd8700, %rd8701;
	xor.b64  	%rd8703, %rd21537, %rd8639;
	xor.b64  	%rd8704, %rd21537, %rd8663;
	and.b64  	%rd8705, %rd8704, %rd8703;
	xor.b64  	%rd8706, %rd8705, %rd21537;
	add.s64 	%rd8707, %rd8697, %rd8706;
	add.s64 	%rd21536, %rd8707, %rd8702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5340,%dummy}, %rd21540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5341}, %rd21540;
	}
	shf.r.wrap.b32 	%r5342, %r5341, %r5340, 14;
	shf.r.wrap.b32 	%r5343, %r5340, %r5341, 14;
	mov.b64 	%rd8708, {%r5343, %r5342};
	shf.r.wrap.b32 	%r5344, %r5341, %r5340, 18;
	shf.r.wrap.b32 	%r5345, %r5340, %r5341, 18;
	mov.b64 	%rd8709, {%r5345, %r5344};
	xor.b64  	%rd8710, %rd8709, %rd8708;
	shf.l.wrap.b32 	%r5346, %r5340, %r5341, 23;
	shf.l.wrap.b32 	%r5347, %r5341, %r5340, 23;
	mov.b64 	%rd8711, {%r5347, %r5346};
	xor.b64  	%rd8712, %rd8710, %rd8711;
	xor.b64  	%rd8713, %rd21541, %rd8652;
	and.b64  	%rd8714, %rd21540, %rd8713;
	xor.b64  	%rd8715, %rd8714, %rd8652;
	add.s64 	%rd8716, %rd8628, %rd21527;
	add.s64 	%rd8717, %rd8716, %rd21438;
	add.s64 	%rd8718, %rd8717, %rd8715;
	add.s64 	%rd8719, %rd8718, %rd8712;
	add.s64 	%rd21539, %rd8719, %rd8639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5348,%dummy}, %rd21536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5349}, %rd21536;
	}
	shf.r.wrap.b32 	%r5350, %r5349, %r5348, 28;
	shf.r.wrap.b32 	%r5351, %r5348, %r5349, 28;
	mov.b64 	%rd8720, {%r5351, %r5350};
	shf.l.wrap.b32 	%r5352, %r5348, %r5349, 30;
	shf.l.wrap.b32 	%r5353, %r5349, %r5348, 30;
	mov.b64 	%rd8721, {%r5353, %r5352};
	xor.b64  	%rd8722, %rd8721, %rd8720;
	shf.l.wrap.b32 	%r5354, %r5348, %r5349, 25;
	shf.l.wrap.b32 	%r5355, %r5349, %r5348, 25;
	mov.b64 	%rd8723, {%r5355, %r5354};
	xor.b64  	%rd8724, %rd8722, %rd8723;
	xor.b64  	%rd8725, %rd21536, %rd8663;
	xor.b64  	%rd8726, %rd21536, %rd21537;
	and.b64  	%rd8727, %rd8726, %rd8725;
	xor.b64  	%rd8728, %rd8727, %rd21536;
	add.s64 	%rd8729, %rd8719, %rd8728;
	add.s64 	%rd21535, %rd8729, %rd8724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5356,%dummy}, %rd21539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5357}, %rd21539;
	}
	shf.r.wrap.b32 	%r5358, %r5357, %r5356, 14;
	shf.r.wrap.b32 	%r5359, %r5356, %r5357, 14;
	mov.b64 	%rd8730, {%r5359, %r5358};
	shf.r.wrap.b32 	%r5360, %r5357, %r5356, 18;
	shf.r.wrap.b32 	%r5361, %r5356, %r5357, 18;
	mov.b64 	%rd8731, {%r5361, %r5360};
	xor.b64  	%rd8732, %rd8731, %rd8730;
	shf.l.wrap.b32 	%r5362, %r5356, %r5357, 23;
	shf.l.wrap.b32 	%r5363, %r5357, %r5356, 23;
	mov.b64 	%rd8733, {%r5363, %r5362};
	xor.b64  	%rd8734, %rd8732, %rd8733;
	xor.b64  	%rd8735, %rd21540, %rd21541;
	and.b64  	%rd8736, %rd21539, %rd8735;
	xor.b64  	%rd8737, %rd8736, %rd21541;
	add.s64 	%rd8738, %rd8652, %rd21526;
	add.s64 	%rd8739, %rd8738, %rd21437;
	add.s64 	%rd8740, %rd8739, %rd8737;
	add.s64 	%rd8741, %rd8740, %rd8734;
	add.s64 	%rd21538, %rd8741, %rd8663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5364,%dummy}, %rd21535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5365}, %rd21535;
	}
	shf.r.wrap.b32 	%r5366, %r5365, %r5364, 28;
	shf.r.wrap.b32 	%r5367, %r5364, %r5365, 28;
	mov.b64 	%rd8742, {%r5367, %r5366};
	shf.l.wrap.b32 	%r5368, %r5364, %r5365, 30;
	shf.l.wrap.b32 	%r5369, %r5365, %r5364, 30;
	mov.b64 	%rd8743, {%r5369, %r5368};
	xor.b64  	%rd8744, %rd8743, %rd8742;
	shf.l.wrap.b32 	%r5370, %r5364, %r5365, 25;
	shf.l.wrap.b32 	%r5371, %r5365, %r5364, 25;
	mov.b64 	%rd8745, {%r5371, %r5370};
	xor.b64  	%rd8746, %rd8744, %rd8745;
	xor.b64  	%rd8747, %rd21535, %rd21537;
	xor.b64  	%rd8748, %rd21535, %rd21536;
	and.b64  	%rd8749, %rd8748, %rd8747;
	xor.b64  	%rd8750, %rd8749, %rd21535;
	add.s64 	%rd8751, %rd8741, %rd8750;
	add.s64 	%rd21534, %rd8751, %rd8746;
	mov.u32 	%r14371, 16;

BB1_131:
	shr.u64 	%rd8752, %rd21527, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5372,%dummy}, %rd21527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5373}, %rd21527;
	}
	shf.r.wrap.b32 	%r5374, %r5373, %r5372, 19;
	shf.r.wrap.b32 	%r5375, %r5372, %r5373, 19;
	mov.b64 	%rd8753, {%r5375, %r5374};
	xor.b64  	%rd8754, %rd8753, %rd8752;
	shf.l.wrap.b32 	%r5376, %r5372, %r5373, 3;
	shf.l.wrap.b32 	%r5377, %r5373, %r5372, 3;
	mov.b64 	%rd8755, {%r5377, %r5376};
	xor.b64  	%rd8756, %rd8754, %rd8755;
	shr.u64 	%rd8757, %rd21543, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5378,%dummy}, %rd21543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5379}, %rd21543;
	}
	shf.r.wrap.b32 	%r5380, %r5379, %r5378, 1;
	shf.r.wrap.b32 	%r5381, %r5378, %r5379, 1;
	mov.b64 	%rd8758, {%r5381, %r5380};
	xor.b64  	%rd8759, %rd8758, %rd8757;
	shf.r.wrap.b32 	%r5382, %r5379, %r5378, 8;
	shf.r.wrap.b32 	%r5383, %r5378, %r5379, 8;
	mov.b64 	%rd8760, {%r5383, %r5382};
	xor.b64  	%rd8761, %rd8759, %rd8760;
	add.s64 	%rd8762, %rd21532, %rd21542;
	add.s64 	%rd8763, %rd8762, %rd8756;
	add.s64 	%rd21542, %rd8763, %rd8761;
	shr.u64 	%rd8764, %rd21526, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5384,%dummy}, %rd21526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5385}, %rd21526;
	}
	shf.r.wrap.b32 	%r5386, %r5385, %r5384, 19;
	shf.r.wrap.b32 	%r5387, %r5384, %r5385, 19;
	mov.b64 	%rd8765, {%r5387, %r5386};
	xor.b64  	%rd8766, %rd8765, %rd8764;
	shf.l.wrap.b32 	%r5388, %r5384, %r5385, 3;
	shf.l.wrap.b32 	%r5389, %r5385, %r5384, 3;
	mov.b64 	%rd8767, {%r5389, %r5388};
	xor.b64  	%rd8768, %rd8766, %rd8767;
	shr.u64 	%rd8769, %rd21544, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5390,%dummy}, %rd21544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5391}, %rd21544;
	}
	shf.r.wrap.b32 	%r5392, %r5391, %r5390, 1;
	shf.r.wrap.b32 	%r5393, %r5390, %r5391, 1;
	mov.b64 	%rd8770, {%r5393, %r5392};
	xor.b64  	%rd8771, %rd8770, %rd8769;
	shf.r.wrap.b32 	%r5394, %r5391, %r5390, 8;
	shf.r.wrap.b32 	%r5395, %r5390, %r5391, 8;
	mov.b64 	%rd8772, {%r5395, %r5394};
	xor.b64  	%rd8773, %rd8771, %rd8772;
	add.s64 	%rd8774, %rd21531, %rd21543;
	add.s64 	%rd8775, %rd8774, %rd8768;
	add.s64 	%rd21543, %rd8775, %rd8773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5396,%dummy}, %rd21542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5397}, %rd21542;
	}
	shf.r.wrap.b32 	%r5398, %r5397, %r5396, 19;
	shf.r.wrap.b32 	%r5399, %r5396, %r5397, 19;
	mov.b64 	%rd8776, {%r5399, %r5398};
	shf.l.wrap.b32 	%r5400, %r5396, %r5397, 3;
	shf.l.wrap.b32 	%r5401, %r5397, %r5396, 3;
	mov.b64 	%rd8777, {%r5401, %r5400};
	shr.u64 	%rd8778, %rd21542, 6;
	xor.b64  	%rd8779, %rd8776, %rd8778;
	xor.b64  	%rd8780, %rd8779, %rd8777;
	shr.u64 	%rd8781, %rd21545, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5402,%dummy}, %rd21545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5403}, %rd21545;
	}
	shf.r.wrap.b32 	%r5404, %r5403, %r5402, 1;
	shf.r.wrap.b32 	%r5405, %r5402, %r5403, 1;
	mov.b64 	%rd8782, {%r5405, %r5404};
	xor.b64  	%rd8783, %rd8782, %rd8781;
	shf.r.wrap.b32 	%r5406, %r5403, %r5402, 8;
	shf.r.wrap.b32 	%r5407, %r5402, %r5403, 8;
	mov.b64 	%rd8784, {%r5407, %r5406};
	xor.b64  	%rd8785, %rd8783, %rd8784;
	add.s64 	%rd8786, %rd21530, %rd21544;
	add.s64 	%rd8787, %rd8786, %rd8780;
	add.s64 	%rd21544, %rd8787, %rd8785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5408,%dummy}, %rd21543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5409}, %rd21543;
	}
	shf.r.wrap.b32 	%r5410, %r5409, %r5408, 19;
	shf.r.wrap.b32 	%r5411, %r5408, %r5409, 19;
	mov.b64 	%rd8788, {%r5411, %r5410};
	shf.l.wrap.b32 	%r5412, %r5408, %r5409, 3;
	shf.l.wrap.b32 	%r5413, %r5409, %r5408, 3;
	mov.b64 	%rd8789, {%r5413, %r5412};
	shr.u64 	%rd8790, %rd21543, 6;
	xor.b64  	%rd8791, %rd8788, %rd8790;
	xor.b64  	%rd8792, %rd8791, %rd8789;
	shr.u64 	%rd8793, %rd21546, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5414,%dummy}, %rd21546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5415}, %rd21546;
	}
	shf.r.wrap.b32 	%r5416, %r5415, %r5414, 1;
	shf.r.wrap.b32 	%r5417, %r5414, %r5415, 1;
	mov.b64 	%rd8794, {%r5417, %r5416};
	xor.b64  	%rd8795, %rd8794, %rd8793;
	shf.r.wrap.b32 	%r5418, %r5415, %r5414, 8;
	shf.r.wrap.b32 	%r5419, %r5414, %r5415, 8;
	mov.b64 	%rd8796, {%r5419, %r5418};
	xor.b64  	%rd8797, %rd8795, %rd8796;
	add.s64 	%rd8798, %rd21529, %rd21545;
	add.s64 	%rd8799, %rd8798, %rd8792;
	add.s64 	%rd21545, %rd8799, %rd8797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5420,%dummy}, %rd21544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5421}, %rd21544;
	}
	shf.r.wrap.b32 	%r5422, %r5421, %r5420, 19;
	shf.r.wrap.b32 	%r5423, %r5420, %r5421, 19;
	mov.b64 	%rd8800, {%r5423, %r5422};
	shf.l.wrap.b32 	%r5424, %r5420, %r5421, 3;
	shf.l.wrap.b32 	%r5425, %r5421, %r5420, 3;
	mov.b64 	%rd8801, {%r5425, %r5424};
	shr.u64 	%rd8802, %rd21544, 6;
	xor.b64  	%rd8803, %rd8800, %rd8802;
	xor.b64  	%rd8804, %rd8803, %rd8801;
	shr.u64 	%rd8805, %rd21547, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5426,%dummy}, %rd21547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5427}, %rd21547;
	}
	shf.r.wrap.b32 	%r5428, %r5427, %r5426, 1;
	shf.r.wrap.b32 	%r5429, %r5426, %r5427, 1;
	mov.b64 	%rd8806, {%r5429, %r5428};
	xor.b64  	%rd8807, %rd8806, %rd8805;
	shf.r.wrap.b32 	%r5430, %r5427, %r5426, 8;
	shf.r.wrap.b32 	%r5431, %r5426, %r5427, 8;
	mov.b64 	%rd8808, {%r5431, %r5430};
	xor.b64  	%rd8809, %rd8807, %rd8808;
	add.s64 	%rd8810, %rd21528, %rd21546;
	add.s64 	%rd8811, %rd8810, %rd8804;
	add.s64 	%rd21546, %rd8811, %rd8809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5432,%dummy}, %rd21545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5433}, %rd21545;
	}
	shf.r.wrap.b32 	%r5434, %r5433, %r5432, 19;
	shf.r.wrap.b32 	%r5435, %r5432, %r5433, 19;
	mov.b64 	%rd8812, {%r5435, %r5434};
	shf.l.wrap.b32 	%r5436, %r5432, %r5433, 3;
	shf.l.wrap.b32 	%r5437, %r5433, %r5432, 3;
	mov.b64 	%rd8813, {%r5437, %r5436};
	shr.u64 	%rd8814, %rd21545, 6;
	xor.b64  	%rd8815, %rd8812, %rd8814;
	xor.b64  	%rd8816, %rd8815, %rd8813;
	shr.u64 	%rd8817, %rd21548, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5438,%dummy}, %rd21548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5439}, %rd21548;
	}
	shf.r.wrap.b32 	%r5440, %r5439, %r5438, 1;
	shf.r.wrap.b32 	%r5441, %r5438, %r5439, 1;
	mov.b64 	%rd8818, {%r5441, %r5440};
	xor.b64  	%rd8819, %rd8818, %rd8817;
	shf.r.wrap.b32 	%r5442, %r5439, %r5438, 8;
	shf.r.wrap.b32 	%r5443, %r5438, %r5439, 8;
	mov.b64 	%rd8820, {%r5443, %r5442};
	xor.b64  	%rd8821, %rd8819, %rd8820;
	add.s64 	%rd8822, %rd21527, %rd21547;
	add.s64 	%rd8823, %rd8822, %rd8816;
	add.s64 	%rd21547, %rd8823, %rd8821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5444,%dummy}, %rd21546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5445}, %rd21546;
	}
	shf.r.wrap.b32 	%r5446, %r5445, %r5444, 19;
	shf.r.wrap.b32 	%r5447, %r5444, %r5445, 19;
	mov.b64 	%rd8824, {%r5447, %r5446};
	shf.l.wrap.b32 	%r5448, %r5444, %r5445, 3;
	shf.l.wrap.b32 	%r5449, %r5445, %r5444, 3;
	mov.b64 	%rd8825, {%r5449, %r5448};
	shr.u64 	%rd8826, %rd21546, 6;
	xor.b64  	%rd8827, %rd8824, %rd8826;
	xor.b64  	%rd8828, %rd8827, %rd8825;
	shr.u64 	%rd8829, %rd21549, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5450,%dummy}, %rd21549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5451}, %rd21549;
	}
	shf.r.wrap.b32 	%r5452, %r5451, %r5450, 1;
	shf.r.wrap.b32 	%r5453, %r5450, %r5451, 1;
	mov.b64 	%rd8830, {%r5453, %r5452};
	xor.b64  	%rd8831, %rd8830, %rd8829;
	shf.r.wrap.b32 	%r5454, %r5451, %r5450, 8;
	shf.r.wrap.b32 	%r5455, %r5450, %r5451, 8;
	mov.b64 	%rd8832, {%r5455, %r5454};
	xor.b64  	%rd8833, %rd8831, %rd8832;
	add.s64 	%rd8834, %rd21526, %rd21548;
	add.s64 	%rd8835, %rd8834, %rd8828;
	add.s64 	%rd21548, %rd8835, %rd8833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5456,%dummy}, %rd21547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5457}, %rd21547;
	}
	shf.r.wrap.b32 	%r5458, %r5457, %r5456, 19;
	shf.r.wrap.b32 	%r5459, %r5456, %r5457, 19;
	mov.b64 	%rd8836, {%r5459, %r5458};
	shf.l.wrap.b32 	%r5460, %r5456, %r5457, 3;
	shf.l.wrap.b32 	%r5461, %r5457, %r5456, 3;
	mov.b64 	%rd8837, {%r5461, %r5460};
	shr.u64 	%rd8838, %rd21547, 6;
	xor.b64  	%rd8839, %rd8836, %rd8838;
	xor.b64  	%rd8840, %rd8839, %rd8837;
	shr.u64 	%rd8841, %rd21533, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5462,%dummy}, %rd21533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5463}, %rd21533;
	}
	shf.r.wrap.b32 	%r5464, %r5463, %r5462, 1;
	shf.r.wrap.b32 	%r5465, %r5462, %r5463, 1;
	mov.b64 	%rd8842, {%r5465, %r5464};
	xor.b64  	%rd8843, %rd8842, %rd8841;
	shf.r.wrap.b32 	%r5466, %r5463, %r5462, 8;
	shf.r.wrap.b32 	%r5467, %r5462, %r5463, 8;
	mov.b64 	%rd8844, {%r5467, %r5466};
	xor.b64  	%rd8845, %rd8843, %rd8844;
	add.s64 	%rd8846, %rd21542, %rd21549;
	add.s64 	%rd8847, %rd8846, %rd8840;
	add.s64 	%rd21549, %rd8847, %rd8845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5468,%dummy}, %rd21548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5469}, %rd21548;
	}
	shf.r.wrap.b32 	%r5470, %r5469, %r5468, 19;
	shf.r.wrap.b32 	%r5471, %r5468, %r5469, 19;
	mov.b64 	%rd8848, {%r5471, %r5470};
	shf.l.wrap.b32 	%r5472, %r5468, %r5469, 3;
	shf.l.wrap.b32 	%r5473, %r5469, %r5468, 3;
	mov.b64 	%rd8849, {%r5473, %r5472};
	shr.u64 	%rd8850, %rd21548, 6;
	xor.b64  	%rd8851, %rd8848, %rd8850;
	xor.b64  	%rd8852, %rd8851, %rd8849;
	shr.u64 	%rd8853, %rd21532, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5474,%dummy}, %rd21532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5475}, %rd21532;
	}
	shf.r.wrap.b32 	%r5476, %r5475, %r5474, 1;
	shf.r.wrap.b32 	%r5477, %r5474, %r5475, 1;
	mov.b64 	%rd8854, {%r5477, %r5476};
	xor.b64  	%rd8855, %rd8854, %rd8853;
	shf.r.wrap.b32 	%r5478, %r5475, %r5474, 8;
	shf.r.wrap.b32 	%r5479, %r5474, %r5475, 8;
	mov.b64 	%rd8856, {%r5479, %r5478};
	xor.b64  	%rd8857, %rd8855, %rd8856;
	add.s64 	%rd8858, %rd21543, %rd21533;
	add.s64 	%rd8859, %rd8858, %rd8852;
	add.s64 	%rd21533, %rd8859, %rd8857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5480,%dummy}, %rd21549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5481}, %rd21549;
	}
	shf.r.wrap.b32 	%r5482, %r5481, %r5480, 19;
	shf.r.wrap.b32 	%r5483, %r5480, %r5481, 19;
	mov.b64 	%rd8860, {%r5483, %r5482};
	shf.l.wrap.b32 	%r5484, %r5480, %r5481, 3;
	shf.l.wrap.b32 	%r5485, %r5481, %r5480, 3;
	mov.b64 	%rd8861, {%r5485, %r5484};
	shr.u64 	%rd8862, %rd21549, 6;
	xor.b64  	%rd8863, %rd8860, %rd8862;
	xor.b64  	%rd8864, %rd8863, %rd8861;
	shr.u64 	%rd8865, %rd21531, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5486,%dummy}, %rd21531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5487}, %rd21531;
	}
	shf.r.wrap.b32 	%r5488, %r5487, %r5486, 1;
	shf.r.wrap.b32 	%r5489, %r5486, %r5487, 1;
	mov.b64 	%rd8866, {%r5489, %r5488};
	xor.b64  	%rd8867, %rd8866, %rd8865;
	shf.r.wrap.b32 	%r5490, %r5487, %r5486, 8;
	shf.r.wrap.b32 	%r5491, %r5486, %r5487, 8;
	mov.b64 	%rd8868, {%r5491, %r5490};
	xor.b64  	%rd8869, %rd8867, %rd8868;
	add.s64 	%rd8870, %rd21544, %rd21532;
	add.s64 	%rd8871, %rd8870, %rd8864;
	add.s64 	%rd21532, %rd8871, %rd8869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5492,%dummy}, %rd21533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5493}, %rd21533;
	}
	shf.r.wrap.b32 	%r5494, %r5493, %r5492, 19;
	shf.r.wrap.b32 	%r5495, %r5492, %r5493, 19;
	mov.b64 	%rd8872, {%r5495, %r5494};
	shf.l.wrap.b32 	%r5496, %r5492, %r5493, 3;
	shf.l.wrap.b32 	%r5497, %r5493, %r5492, 3;
	mov.b64 	%rd8873, {%r5497, %r5496};
	shr.u64 	%rd8874, %rd21533, 6;
	xor.b64  	%rd8875, %rd8872, %rd8874;
	xor.b64  	%rd8876, %rd8875, %rd8873;
	shr.u64 	%rd8877, %rd21530, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5498,%dummy}, %rd21530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5499}, %rd21530;
	}
	shf.r.wrap.b32 	%r5500, %r5499, %r5498, 1;
	shf.r.wrap.b32 	%r5501, %r5498, %r5499, 1;
	mov.b64 	%rd8878, {%r5501, %r5500};
	xor.b64  	%rd8879, %rd8878, %rd8877;
	shf.r.wrap.b32 	%r5502, %r5499, %r5498, 8;
	shf.r.wrap.b32 	%r5503, %r5498, %r5499, 8;
	mov.b64 	%rd8880, {%r5503, %r5502};
	xor.b64  	%rd8881, %rd8879, %rd8880;
	add.s64 	%rd8882, %rd21545, %rd21531;
	add.s64 	%rd8883, %rd8882, %rd8876;
	add.s64 	%rd21531, %rd8883, %rd8881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5504,%dummy}, %rd21532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5505}, %rd21532;
	}
	shf.r.wrap.b32 	%r5506, %r5505, %r5504, 19;
	shf.r.wrap.b32 	%r5507, %r5504, %r5505, 19;
	mov.b64 	%rd8884, {%r5507, %r5506};
	shf.l.wrap.b32 	%r5508, %r5504, %r5505, 3;
	shf.l.wrap.b32 	%r5509, %r5505, %r5504, 3;
	mov.b64 	%rd8885, {%r5509, %r5508};
	shr.u64 	%rd8886, %rd21532, 6;
	xor.b64  	%rd8887, %rd8884, %rd8886;
	xor.b64  	%rd8888, %rd8887, %rd8885;
	shr.u64 	%rd8889, %rd21529, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5510,%dummy}, %rd21529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5511}, %rd21529;
	}
	shf.r.wrap.b32 	%r5512, %r5511, %r5510, 1;
	shf.r.wrap.b32 	%r5513, %r5510, %r5511, 1;
	mov.b64 	%rd8890, {%r5513, %r5512};
	xor.b64  	%rd8891, %rd8890, %rd8889;
	shf.r.wrap.b32 	%r5514, %r5511, %r5510, 8;
	shf.r.wrap.b32 	%r5515, %r5510, %r5511, 8;
	mov.b64 	%rd8892, {%r5515, %r5514};
	xor.b64  	%rd8893, %rd8891, %rd8892;
	add.s64 	%rd8894, %rd21546, %rd21530;
	add.s64 	%rd8895, %rd8894, %rd8888;
	add.s64 	%rd21530, %rd8895, %rd8893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5516,%dummy}, %rd21531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5517}, %rd21531;
	}
	shf.r.wrap.b32 	%r5518, %r5517, %r5516, 19;
	shf.r.wrap.b32 	%r5519, %r5516, %r5517, 19;
	mov.b64 	%rd8896, {%r5519, %r5518};
	shf.l.wrap.b32 	%r5520, %r5516, %r5517, 3;
	shf.l.wrap.b32 	%r5521, %r5517, %r5516, 3;
	mov.b64 	%rd8897, {%r5521, %r5520};
	shr.u64 	%rd8898, %rd21531, 6;
	xor.b64  	%rd8899, %rd8896, %rd8898;
	xor.b64  	%rd8900, %rd8899, %rd8897;
	shr.u64 	%rd8901, %rd21528, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5522,%dummy}, %rd21528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5523}, %rd21528;
	}
	shf.r.wrap.b32 	%r5524, %r5523, %r5522, 1;
	shf.r.wrap.b32 	%r5525, %r5522, %r5523, 1;
	mov.b64 	%rd8902, {%r5525, %r5524};
	xor.b64  	%rd8903, %rd8902, %rd8901;
	shf.r.wrap.b32 	%r5526, %r5523, %r5522, 8;
	shf.r.wrap.b32 	%r5527, %r5522, %r5523, 8;
	mov.b64 	%rd8904, {%r5527, %r5526};
	xor.b64  	%rd8905, %rd8903, %rd8904;
	add.s64 	%rd8906, %rd21547, %rd21529;
	add.s64 	%rd8907, %rd8906, %rd8900;
	add.s64 	%rd21529, %rd8907, %rd8905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5528,%dummy}, %rd21530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5529}, %rd21530;
	}
	shf.r.wrap.b32 	%r5530, %r5529, %r5528, 19;
	shf.r.wrap.b32 	%r5531, %r5528, %r5529, 19;
	mov.b64 	%rd8908, {%r5531, %r5530};
	shf.l.wrap.b32 	%r5532, %r5528, %r5529, 3;
	shf.l.wrap.b32 	%r5533, %r5529, %r5528, 3;
	mov.b64 	%rd8909, {%r5533, %r5532};
	shr.u64 	%rd8910, %rd21530, 6;
	xor.b64  	%rd8911, %rd8908, %rd8910;
	xor.b64  	%rd8912, %rd8911, %rd8909;
	shr.u64 	%rd8913, %rd21527, 7;
	shf.r.wrap.b32 	%r5534, %r5373, %r5372, 1;
	shf.r.wrap.b32 	%r5535, %r5372, %r5373, 1;
	mov.b64 	%rd8914, {%r5535, %r5534};
	xor.b64  	%rd8915, %rd8914, %rd8913;
	shf.r.wrap.b32 	%r5536, %r5373, %r5372, 8;
	shf.r.wrap.b32 	%r5537, %r5372, %r5373, 8;
	mov.b64 	%rd8916, {%r5537, %r5536};
	xor.b64  	%rd8917, %rd8915, %rd8916;
	add.s64 	%rd8918, %rd21548, %rd21528;
	add.s64 	%rd8919, %rd8918, %rd8912;
	add.s64 	%rd21528, %rd8919, %rd8917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5538,%dummy}, %rd21529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5539}, %rd21529;
	}
	shf.r.wrap.b32 	%r5540, %r5539, %r5538, 19;
	shf.r.wrap.b32 	%r5541, %r5538, %r5539, 19;
	mov.b64 	%rd8920, {%r5541, %r5540};
	shf.l.wrap.b32 	%r5542, %r5538, %r5539, 3;
	shf.l.wrap.b32 	%r5543, %r5539, %r5538, 3;
	mov.b64 	%rd8921, {%r5543, %r5542};
	shr.u64 	%rd8922, %rd21529, 6;
	xor.b64  	%rd8923, %rd8920, %rd8922;
	xor.b64  	%rd8924, %rd8923, %rd8921;
	shr.u64 	%rd8925, %rd21526, 7;
	shf.r.wrap.b32 	%r5544, %r5385, %r5384, 1;
	shf.r.wrap.b32 	%r5545, %r5384, %r5385, 1;
	mov.b64 	%rd8926, {%r5545, %r5544};
	xor.b64  	%rd8927, %rd8926, %rd8925;
	shf.r.wrap.b32 	%r5546, %r5385, %r5384, 8;
	shf.r.wrap.b32 	%r5547, %r5384, %r5385, 8;
	mov.b64 	%rd8928, {%r5547, %r5546};
	xor.b64  	%rd8929, %rd8927, %rd8928;
	add.s64 	%rd8930, %rd21549, %rd21527;
	add.s64 	%rd8931, %rd8930, %rd8924;
	add.s64 	%rd21527, %rd8931, %rd8929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5548,%dummy}, %rd21528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5549}, %rd21528;
	}
	shf.r.wrap.b32 	%r5550, %r5549, %r5548, 19;
	shf.r.wrap.b32 	%r5551, %r5548, %r5549, 19;
	mov.b64 	%rd8932, {%r5551, %r5550};
	shf.l.wrap.b32 	%r5552, %r5548, %r5549, 3;
	shf.l.wrap.b32 	%r5553, %r5549, %r5548, 3;
	mov.b64 	%rd8933, {%r5553, %r5552};
	shr.u64 	%rd8934, %rd21528, 6;
	xor.b64  	%rd8935, %rd8932, %rd8934;
	xor.b64  	%rd8936, %rd8935, %rd8933;
	shf.r.wrap.b32 	%r5554, %r5397, %r5396, 1;
	shf.r.wrap.b32 	%r5555, %r5396, %r5397, 1;
	mov.b64 	%rd8937, {%r5555, %r5554};
	shf.r.wrap.b32 	%r5556, %r5397, %r5396, 8;
	shf.r.wrap.b32 	%r5557, %r5396, %r5397, 8;
	mov.b64 	%rd8938, {%r5557, %r5556};
	shr.u64 	%rd8939, %rd21542, 7;
	xor.b64  	%rd8940, %rd8937, %rd8939;
	xor.b64  	%rd8941, %rd8940, %rd8938;
	add.s64 	%rd8942, %rd21533, %rd21526;
	add.s64 	%rd8943, %rd8942, %rd8936;
	add.s64 	%rd21526, %rd8943, %rd8941;
	mul.wide.s32 	%rd8944, %r14371, 8;
	add.s64 	%rd8946, %rd6761, %rd8944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5558,%dummy}, %rd21538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5559}, %rd21538;
	}
	shf.r.wrap.b32 	%r5560, %r5559, %r5558, 18;
	shf.r.wrap.b32 	%r5561, %r5558, %r5559, 18;
	mov.b64 	%rd8947, {%r5561, %r5560};
	shf.r.wrap.b32 	%r5562, %r5559, %r5558, 14;
	shf.r.wrap.b32 	%r5563, %r5558, %r5559, 14;
	mov.b64 	%rd8948, {%r5563, %r5562};
	xor.b64  	%rd8949, %rd8947, %rd8948;
	shf.l.wrap.b32 	%r5564, %r5558, %r5559, 23;
	shf.l.wrap.b32 	%r5565, %r5559, %r5558, 23;
	mov.b64 	%rd8950, {%r5565, %r5564};
	xor.b64  	%rd8951, %rd8949, %rd8950;
	xor.b64  	%rd8952, %rd21539, %rd21540;
	and.b64  	%rd8953, %rd8952, %rd21538;
	xor.b64  	%rd8954, %rd8953, %rd21540;
	add.s64 	%rd8955, %rd8954, %rd21541;
	add.s64 	%rd8956, %rd8955, %rd21542;
	ld.const.u64 	%rd8957, [%rd8946];
	add.s64 	%rd8958, %rd8956, %rd8957;
	add.s64 	%rd8959, %rd8958, %rd8951;
	add.s64 	%rd8960, %rd8959, %rd21537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5566}, %rd21534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5567,%dummy}, %rd21534;
	}
	shf.l.wrap.b32 	%r5568, %r5567, %r5566, 30;
	shf.l.wrap.b32 	%r5569, %r5566, %r5567, 30;
	mov.b64 	%rd8961, {%r5569, %r5568};
	shf.r.wrap.b32 	%r5570, %r5566, %r5567, 28;
	shf.r.wrap.b32 	%r5571, %r5567, %r5566, 28;
	mov.b64 	%rd8962, {%r5571, %r5570};
	xor.b64  	%rd8963, %rd8961, %rd8962;
	shf.l.wrap.b32 	%r5572, %r5567, %r5566, 25;
	shf.l.wrap.b32 	%r5573, %r5566, %r5567, 25;
	mov.b64 	%rd8964, {%r5573, %r5572};
	xor.b64  	%rd8965, %rd8963, %rd8964;
	xor.b64  	%rd8966, %rd21534, %rd21535;
	xor.b64  	%rd8967, %rd21534, %rd21536;
	and.b64  	%rd8968, %rd8966, %rd8967;
	xor.b64  	%rd8969, %rd8968, %rd21534;
	add.s64 	%rd8970, %rd8959, %rd8969;
	add.s64 	%rd8971, %rd8970, %rd8965;
	add.s32 	%r5574, %r14371, 1;
	mul.wide.s32 	%rd8972, %r5574, 8;
	add.s64 	%rd8973, %rd6761, %rd8972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5575,%dummy}, %rd8960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5576}, %rd8960;
	}
	shf.r.wrap.b32 	%r5577, %r5576, %r5575, 14;
	shf.r.wrap.b32 	%r5578, %r5575, %r5576, 14;
	mov.b64 	%rd8974, {%r5578, %r5577};
	shf.r.wrap.b32 	%r5579, %r5576, %r5575, 18;
	shf.r.wrap.b32 	%r5580, %r5575, %r5576, 18;
	mov.b64 	%rd8975, {%r5580, %r5579};
	xor.b64  	%rd8976, %rd8975, %rd8974;
	shf.l.wrap.b32 	%r5581, %r5575, %r5576, 23;
	shf.l.wrap.b32 	%r5582, %r5576, %r5575, 23;
	mov.b64 	%rd8977, {%r5582, %r5581};
	xor.b64  	%rd8978, %rd8976, %rd8977;
	xor.b64  	%rd8979, %rd21538, %rd21539;
	and.b64  	%rd8980, %rd8960, %rd8979;
	xor.b64  	%rd8981, %rd8980, %rd21539;
	add.s64 	%rd8982, %rd21543, %rd21540;
	ld.const.u64 	%rd8983, [%rd8973];
	add.s64 	%rd8984, %rd8982, %rd8983;
	add.s64 	%rd8985, %rd8984, %rd8981;
	add.s64 	%rd8986, %rd8985, %rd8978;
	add.s64 	%rd8987, %rd8986, %rd21536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5583,%dummy}, %rd8971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5584}, %rd8971;
	}
	shf.r.wrap.b32 	%r5585, %r5584, %r5583, 28;
	shf.r.wrap.b32 	%r5586, %r5583, %r5584, 28;
	mov.b64 	%rd8988, {%r5586, %r5585};
	shf.l.wrap.b32 	%r5587, %r5583, %r5584, 30;
	shf.l.wrap.b32 	%r5588, %r5584, %r5583, 30;
	mov.b64 	%rd8989, {%r5588, %r5587};
	xor.b64  	%rd8990, %rd8989, %rd8988;
	shf.l.wrap.b32 	%r5589, %r5583, %r5584, 25;
	shf.l.wrap.b32 	%r5590, %r5584, %r5583, 25;
	mov.b64 	%rd8991, {%r5590, %r5589};
	xor.b64  	%rd8992, %rd8990, %rd8991;
	xor.b64  	%rd8993, %rd8971, %rd21535;
	xor.b64  	%rd8994, %rd8971, %rd21534;
	and.b64  	%rd8995, %rd8994, %rd8993;
	xor.b64  	%rd8996, %rd8995, %rd8971;
	add.s64 	%rd8997, %rd8986, %rd8996;
	add.s64 	%rd8998, %rd8997, %rd8992;
	add.s32 	%r5591, %r14371, 2;
	mul.wide.s32 	%rd8999, %r5591, 8;
	add.s64 	%rd9000, %rd6761, %rd8999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5592,%dummy}, %rd8987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5593}, %rd8987;
	}
	shf.r.wrap.b32 	%r5594, %r5593, %r5592, 14;
	shf.r.wrap.b32 	%r5595, %r5592, %r5593, 14;
	mov.b64 	%rd9001, {%r5595, %r5594};
	shf.r.wrap.b32 	%r5596, %r5593, %r5592, 18;
	shf.r.wrap.b32 	%r5597, %r5592, %r5593, 18;
	mov.b64 	%rd9002, {%r5597, %r5596};
	xor.b64  	%rd9003, %rd9002, %rd9001;
	shf.l.wrap.b32 	%r5598, %r5592, %r5593, 23;
	shf.l.wrap.b32 	%r5599, %r5593, %r5592, 23;
	mov.b64 	%rd9004, {%r5599, %r5598};
	xor.b64  	%rd9005, %rd9003, %rd9004;
	xor.b64  	%rd9006, %rd8960, %rd21538;
	and.b64  	%rd9007, %rd8987, %rd9006;
	xor.b64  	%rd9008, %rd9007, %rd21538;
	add.s64 	%rd9009, %rd21544, %rd21539;
	ld.const.u64 	%rd9010, [%rd9000];
	add.s64 	%rd9011, %rd9009, %rd9010;
	add.s64 	%rd9012, %rd9011, %rd9008;
	add.s64 	%rd9013, %rd9012, %rd9005;
	add.s64 	%rd9014, %rd9013, %rd21535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5600,%dummy}, %rd8998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5601}, %rd8998;
	}
	shf.r.wrap.b32 	%r5602, %r5601, %r5600, 28;
	shf.r.wrap.b32 	%r5603, %r5600, %r5601, 28;
	mov.b64 	%rd9015, {%r5603, %r5602};
	shf.l.wrap.b32 	%r5604, %r5600, %r5601, 30;
	shf.l.wrap.b32 	%r5605, %r5601, %r5600, 30;
	mov.b64 	%rd9016, {%r5605, %r5604};
	xor.b64  	%rd9017, %rd9016, %rd9015;
	shf.l.wrap.b32 	%r5606, %r5600, %r5601, 25;
	shf.l.wrap.b32 	%r5607, %r5601, %r5600, 25;
	mov.b64 	%rd9018, {%r5607, %r5606};
	xor.b64  	%rd9019, %rd9017, %rd9018;
	xor.b64  	%rd9020, %rd8998, %rd21534;
	xor.b64  	%rd9021, %rd8998, %rd8971;
	and.b64  	%rd9022, %rd9021, %rd9020;
	xor.b64  	%rd9023, %rd9022, %rd8998;
	add.s64 	%rd9024, %rd9013, %rd9023;
	add.s64 	%rd9025, %rd9024, %rd9019;
	add.s32 	%r5608, %r14371, 3;
	mul.wide.s32 	%rd9026, %r5608, 8;
	add.s64 	%rd9027, %rd6761, %rd9026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5609,%dummy}, %rd9014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5610}, %rd9014;
	}
	shf.r.wrap.b32 	%r5611, %r5610, %r5609, 14;
	shf.r.wrap.b32 	%r5612, %r5609, %r5610, 14;
	mov.b64 	%rd9028, {%r5612, %r5611};
	shf.r.wrap.b32 	%r5613, %r5610, %r5609, 18;
	shf.r.wrap.b32 	%r5614, %r5609, %r5610, 18;
	mov.b64 	%rd9029, {%r5614, %r5613};
	xor.b64  	%rd9030, %rd9029, %rd9028;
	shf.l.wrap.b32 	%r5615, %r5609, %r5610, 23;
	shf.l.wrap.b32 	%r5616, %r5610, %r5609, 23;
	mov.b64 	%rd9031, {%r5616, %r5615};
	xor.b64  	%rd9032, %rd9030, %rd9031;
	xor.b64  	%rd9033, %rd8987, %rd8960;
	and.b64  	%rd9034, %rd9014, %rd9033;
	xor.b64  	%rd9035, %rd9034, %rd8960;
	add.s64 	%rd9036, %rd21545, %rd21538;
	ld.const.u64 	%rd9037, [%rd9027];
	add.s64 	%rd9038, %rd9036, %rd9037;
	add.s64 	%rd9039, %rd9038, %rd9035;
	add.s64 	%rd9040, %rd9039, %rd9032;
	add.s64 	%rd9041, %rd9040, %rd21534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5617,%dummy}, %rd9025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5618}, %rd9025;
	}
	shf.r.wrap.b32 	%r5619, %r5618, %r5617, 28;
	shf.r.wrap.b32 	%r5620, %r5617, %r5618, 28;
	mov.b64 	%rd9042, {%r5620, %r5619};
	shf.l.wrap.b32 	%r5621, %r5617, %r5618, 30;
	shf.l.wrap.b32 	%r5622, %r5618, %r5617, 30;
	mov.b64 	%rd9043, {%r5622, %r5621};
	xor.b64  	%rd9044, %rd9043, %rd9042;
	shf.l.wrap.b32 	%r5623, %r5617, %r5618, 25;
	shf.l.wrap.b32 	%r5624, %r5618, %r5617, 25;
	mov.b64 	%rd9045, {%r5624, %r5623};
	xor.b64  	%rd9046, %rd9044, %rd9045;
	xor.b64  	%rd9047, %rd9025, %rd8971;
	xor.b64  	%rd9048, %rd9025, %rd8998;
	and.b64  	%rd9049, %rd9048, %rd9047;
	xor.b64  	%rd9050, %rd9049, %rd9025;
	add.s64 	%rd9051, %rd9040, %rd9050;
	add.s64 	%rd9052, %rd9051, %rd9046;
	add.s32 	%r5625, %r14371, 4;
	mul.wide.s32 	%rd9053, %r5625, 8;
	add.s64 	%rd9054, %rd6761, %rd9053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5626,%dummy}, %rd9041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5627}, %rd9041;
	}
	shf.r.wrap.b32 	%r5628, %r5627, %r5626, 14;
	shf.r.wrap.b32 	%r5629, %r5626, %r5627, 14;
	mov.b64 	%rd9055, {%r5629, %r5628};
	shf.r.wrap.b32 	%r5630, %r5627, %r5626, 18;
	shf.r.wrap.b32 	%r5631, %r5626, %r5627, 18;
	mov.b64 	%rd9056, {%r5631, %r5630};
	xor.b64  	%rd9057, %rd9056, %rd9055;
	shf.l.wrap.b32 	%r5632, %r5626, %r5627, 23;
	shf.l.wrap.b32 	%r5633, %r5627, %r5626, 23;
	mov.b64 	%rd9058, {%r5633, %r5632};
	xor.b64  	%rd9059, %rd9057, %rd9058;
	xor.b64  	%rd9060, %rd9014, %rd8987;
	and.b64  	%rd9061, %rd9041, %rd9060;
	xor.b64  	%rd9062, %rd9061, %rd8987;
	add.s64 	%rd9063, %rd8960, %rd21546;
	ld.const.u64 	%rd9064, [%rd9054];
	add.s64 	%rd9065, %rd9063, %rd9064;
	add.s64 	%rd9066, %rd9065, %rd9062;
	add.s64 	%rd9067, %rd9066, %rd9059;
	add.s64 	%rd9068, %rd9067, %rd8971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5634,%dummy}, %rd9052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5635}, %rd9052;
	}
	shf.r.wrap.b32 	%r5636, %r5635, %r5634, 28;
	shf.r.wrap.b32 	%r5637, %r5634, %r5635, 28;
	mov.b64 	%rd9069, {%r5637, %r5636};
	shf.l.wrap.b32 	%r5638, %r5634, %r5635, 30;
	shf.l.wrap.b32 	%r5639, %r5635, %r5634, 30;
	mov.b64 	%rd9070, {%r5639, %r5638};
	xor.b64  	%rd9071, %rd9070, %rd9069;
	shf.l.wrap.b32 	%r5640, %r5634, %r5635, 25;
	shf.l.wrap.b32 	%r5641, %r5635, %r5634, 25;
	mov.b64 	%rd9072, {%r5641, %r5640};
	xor.b64  	%rd9073, %rd9071, %rd9072;
	xor.b64  	%rd9074, %rd9052, %rd8998;
	xor.b64  	%rd9075, %rd9052, %rd9025;
	and.b64  	%rd9076, %rd9075, %rd9074;
	xor.b64  	%rd9077, %rd9076, %rd9052;
	add.s64 	%rd9078, %rd9067, %rd9077;
	add.s64 	%rd9079, %rd9078, %rd9073;
	add.s32 	%r5642, %r14371, 5;
	mul.wide.s32 	%rd9080, %r5642, 8;
	add.s64 	%rd9081, %rd6761, %rd9080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5643,%dummy}, %rd9068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5644}, %rd9068;
	}
	shf.r.wrap.b32 	%r5645, %r5644, %r5643, 14;
	shf.r.wrap.b32 	%r5646, %r5643, %r5644, 14;
	mov.b64 	%rd9082, {%r5646, %r5645};
	shf.r.wrap.b32 	%r5647, %r5644, %r5643, 18;
	shf.r.wrap.b32 	%r5648, %r5643, %r5644, 18;
	mov.b64 	%rd9083, {%r5648, %r5647};
	xor.b64  	%rd9084, %rd9083, %rd9082;
	shf.l.wrap.b32 	%r5649, %r5643, %r5644, 23;
	shf.l.wrap.b32 	%r5650, %r5644, %r5643, 23;
	mov.b64 	%rd9085, {%r5650, %r5649};
	xor.b64  	%rd9086, %rd9084, %rd9085;
	xor.b64  	%rd9087, %rd9041, %rd9014;
	and.b64  	%rd9088, %rd9068, %rd9087;
	xor.b64  	%rd9089, %rd9088, %rd9014;
	add.s64 	%rd9090, %rd8987, %rd21547;
	ld.const.u64 	%rd9091, [%rd9081];
	add.s64 	%rd9092, %rd9090, %rd9091;
	add.s64 	%rd9093, %rd9092, %rd9089;
	add.s64 	%rd9094, %rd9093, %rd9086;
	add.s64 	%rd9095, %rd9094, %rd8998;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5651,%dummy}, %rd9079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5652}, %rd9079;
	}
	shf.r.wrap.b32 	%r5653, %r5652, %r5651, 28;
	shf.r.wrap.b32 	%r5654, %r5651, %r5652, 28;
	mov.b64 	%rd9096, {%r5654, %r5653};
	shf.l.wrap.b32 	%r5655, %r5651, %r5652, 30;
	shf.l.wrap.b32 	%r5656, %r5652, %r5651, 30;
	mov.b64 	%rd9097, {%r5656, %r5655};
	xor.b64  	%rd9098, %rd9097, %rd9096;
	shf.l.wrap.b32 	%r5657, %r5651, %r5652, 25;
	shf.l.wrap.b32 	%r5658, %r5652, %r5651, 25;
	mov.b64 	%rd9099, {%r5658, %r5657};
	xor.b64  	%rd9100, %rd9098, %rd9099;
	xor.b64  	%rd9101, %rd9079, %rd9025;
	xor.b64  	%rd9102, %rd9079, %rd9052;
	and.b64  	%rd9103, %rd9102, %rd9101;
	xor.b64  	%rd9104, %rd9103, %rd9079;
	add.s64 	%rd9105, %rd9094, %rd9104;
	add.s64 	%rd9106, %rd9105, %rd9100;
	add.s32 	%r5659, %r14371, 6;
	mul.wide.s32 	%rd9107, %r5659, 8;
	add.s64 	%rd9108, %rd6761, %rd9107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5660,%dummy}, %rd9095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5661}, %rd9095;
	}
	shf.r.wrap.b32 	%r5662, %r5661, %r5660, 14;
	shf.r.wrap.b32 	%r5663, %r5660, %r5661, 14;
	mov.b64 	%rd9109, {%r5663, %r5662};
	shf.r.wrap.b32 	%r5664, %r5661, %r5660, 18;
	shf.r.wrap.b32 	%r5665, %r5660, %r5661, 18;
	mov.b64 	%rd9110, {%r5665, %r5664};
	xor.b64  	%rd9111, %rd9110, %rd9109;
	shf.l.wrap.b32 	%r5666, %r5660, %r5661, 23;
	shf.l.wrap.b32 	%r5667, %r5661, %r5660, 23;
	mov.b64 	%rd9112, {%r5667, %r5666};
	xor.b64  	%rd9113, %rd9111, %rd9112;
	xor.b64  	%rd9114, %rd9068, %rd9041;
	and.b64  	%rd9115, %rd9095, %rd9114;
	xor.b64  	%rd9116, %rd9115, %rd9041;
	add.s64 	%rd9117, %rd9014, %rd21548;
	ld.const.u64 	%rd9118, [%rd9108];
	add.s64 	%rd9119, %rd9117, %rd9118;
	add.s64 	%rd9120, %rd9119, %rd9116;
	add.s64 	%rd9121, %rd9120, %rd9113;
	add.s64 	%rd9122, %rd9121, %rd9025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5668,%dummy}, %rd9106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5669}, %rd9106;
	}
	shf.r.wrap.b32 	%r5670, %r5669, %r5668, 28;
	shf.r.wrap.b32 	%r5671, %r5668, %r5669, 28;
	mov.b64 	%rd9123, {%r5671, %r5670};
	shf.l.wrap.b32 	%r5672, %r5668, %r5669, 30;
	shf.l.wrap.b32 	%r5673, %r5669, %r5668, 30;
	mov.b64 	%rd9124, {%r5673, %r5672};
	xor.b64  	%rd9125, %rd9124, %rd9123;
	shf.l.wrap.b32 	%r5674, %r5668, %r5669, 25;
	shf.l.wrap.b32 	%r5675, %r5669, %r5668, 25;
	mov.b64 	%rd9126, {%r5675, %r5674};
	xor.b64  	%rd9127, %rd9125, %rd9126;
	xor.b64  	%rd9128, %rd9106, %rd9052;
	xor.b64  	%rd9129, %rd9106, %rd9079;
	and.b64  	%rd9130, %rd9129, %rd9128;
	xor.b64  	%rd9131, %rd9130, %rd9106;
	add.s64 	%rd9132, %rd9121, %rd9131;
	add.s64 	%rd9133, %rd9132, %rd9127;
	add.s32 	%r5676, %r14371, 7;
	mul.wide.s32 	%rd9134, %r5676, 8;
	add.s64 	%rd9135, %rd6761, %rd9134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5677,%dummy}, %rd9122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5678}, %rd9122;
	}
	shf.r.wrap.b32 	%r5679, %r5678, %r5677, 14;
	shf.r.wrap.b32 	%r5680, %r5677, %r5678, 14;
	mov.b64 	%rd9136, {%r5680, %r5679};
	shf.r.wrap.b32 	%r5681, %r5678, %r5677, 18;
	shf.r.wrap.b32 	%r5682, %r5677, %r5678, 18;
	mov.b64 	%rd9137, {%r5682, %r5681};
	xor.b64  	%rd9138, %rd9137, %rd9136;
	shf.l.wrap.b32 	%r5683, %r5677, %r5678, 23;
	shf.l.wrap.b32 	%r5684, %r5678, %r5677, 23;
	mov.b64 	%rd9139, {%r5684, %r5683};
	xor.b64  	%rd9140, %rd9138, %rd9139;
	xor.b64  	%rd9141, %rd9095, %rd9068;
	and.b64  	%rd9142, %rd9122, %rd9141;
	xor.b64  	%rd9143, %rd9142, %rd9068;
	add.s64 	%rd9144, %rd9041, %rd21549;
	ld.const.u64 	%rd9145, [%rd9135];
	add.s64 	%rd9146, %rd9144, %rd9145;
	add.s64 	%rd9147, %rd9146, %rd9143;
	add.s64 	%rd9148, %rd9147, %rd9140;
	add.s64 	%rd9149, %rd9148, %rd9052;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5685,%dummy}, %rd9133;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5686}, %rd9133;
	}
	shf.r.wrap.b32 	%r5687, %r5686, %r5685, 28;
	shf.r.wrap.b32 	%r5688, %r5685, %r5686, 28;
	mov.b64 	%rd9150, {%r5688, %r5687};
	shf.l.wrap.b32 	%r5689, %r5685, %r5686, 30;
	shf.l.wrap.b32 	%r5690, %r5686, %r5685, 30;
	mov.b64 	%rd9151, {%r5690, %r5689};
	xor.b64  	%rd9152, %rd9151, %rd9150;
	shf.l.wrap.b32 	%r5691, %r5685, %r5686, 25;
	shf.l.wrap.b32 	%r5692, %r5686, %r5685, 25;
	mov.b64 	%rd9153, {%r5692, %r5691};
	xor.b64  	%rd9154, %rd9152, %rd9153;
	xor.b64  	%rd9155, %rd9133, %rd9079;
	xor.b64  	%rd9156, %rd9133, %rd9106;
	and.b64  	%rd9157, %rd9156, %rd9155;
	xor.b64  	%rd9158, %rd9157, %rd9133;
	add.s64 	%rd9159, %rd9148, %rd9158;
	add.s64 	%rd9160, %rd9159, %rd9154;
	add.s32 	%r5693, %r14371, 8;
	mul.wide.s32 	%rd9161, %r5693, 8;
	add.s64 	%rd9162, %rd6761, %rd9161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5694,%dummy}, %rd9149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5695}, %rd9149;
	}
	shf.r.wrap.b32 	%r5696, %r5695, %r5694, 14;
	shf.r.wrap.b32 	%r5697, %r5694, %r5695, 14;
	mov.b64 	%rd9163, {%r5697, %r5696};
	shf.r.wrap.b32 	%r5698, %r5695, %r5694, 18;
	shf.r.wrap.b32 	%r5699, %r5694, %r5695, 18;
	mov.b64 	%rd9164, {%r5699, %r5698};
	xor.b64  	%rd9165, %rd9164, %rd9163;
	shf.l.wrap.b32 	%r5700, %r5694, %r5695, 23;
	shf.l.wrap.b32 	%r5701, %r5695, %r5694, 23;
	mov.b64 	%rd9166, {%r5701, %r5700};
	xor.b64  	%rd9167, %rd9165, %rd9166;
	xor.b64  	%rd9168, %rd9122, %rd9095;
	and.b64  	%rd9169, %rd9149, %rd9168;
	xor.b64  	%rd9170, %rd9169, %rd9095;
	add.s64 	%rd9171, %rd9068, %rd21533;
	ld.const.u64 	%rd9172, [%rd9162];
	add.s64 	%rd9173, %rd9171, %rd9172;
	add.s64 	%rd9174, %rd9173, %rd9170;
	add.s64 	%rd9175, %rd9174, %rd9167;
	add.s64 	%rd9176, %rd9175, %rd9079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5702,%dummy}, %rd9160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5703}, %rd9160;
	}
	shf.r.wrap.b32 	%r5704, %r5703, %r5702, 28;
	shf.r.wrap.b32 	%r5705, %r5702, %r5703, 28;
	mov.b64 	%rd9177, {%r5705, %r5704};
	shf.l.wrap.b32 	%r5706, %r5702, %r5703, 30;
	shf.l.wrap.b32 	%r5707, %r5703, %r5702, 30;
	mov.b64 	%rd9178, {%r5707, %r5706};
	xor.b64  	%rd9179, %rd9178, %rd9177;
	shf.l.wrap.b32 	%r5708, %r5702, %r5703, 25;
	shf.l.wrap.b32 	%r5709, %r5703, %r5702, 25;
	mov.b64 	%rd9180, {%r5709, %r5708};
	xor.b64  	%rd9181, %rd9179, %rd9180;
	xor.b64  	%rd9182, %rd9160, %rd9106;
	xor.b64  	%rd9183, %rd9160, %rd9133;
	and.b64  	%rd9184, %rd9183, %rd9182;
	xor.b64  	%rd9185, %rd9184, %rd9160;
	add.s64 	%rd9186, %rd9175, %rd9185;
	add.s64 	%rd9187, %rd9186, %rd9181;
	add.s32 	%r5710, %r14371, 9;
	mul.wide.s32 	%rd9188, %r5710, 8;
	add.s64 	%rd9189, %rd6761, %rd9188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5711,%dummy}, %rd9176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5712}, %rd9176;
	}
	shf.r.wrap.b32 	%r5713, %r5712, %r5711, 14;
	shf.r.wrap.b32 	%r5714, %r5711, %r5712, 14;
	mov.b64 	%rd9190, {%r5714, %r5713};
	shf.r.wrap.b32 	%r5715, %r5712, %r5711, 18;
	shf.r.wrap.b32 	%r5716, %r5711, %r5712, 18;
	mov.b64 	%rd9191, {%r5716, %r5715};
	xor.b64  	%rd9192, %rd9191, %rd9190;
	shf.l.wrap.b32 	%r5717, %r5711, %r5712, 23;
	shf.l.wrap.b32 	%r5718, %r5712, %r5711, 23;
	mov.b64 	%rd9193, {%r5718, %r5717};
	xor.b64  	%rd9194, %rd9192, %rd9193;
	xor.b64  	%rd9195, %rd9149, %rd9122;
	and.b64  	%rd9196, %rd9176, %rd9195;
	xor.b64  	%rd9197, %rd9196, %rd9122;
	add.s64 	%rd9198, %rd9095, %rd21532;
	ld.const.u64 	%rd9199, [%rd9189];
	add.s64 	%rd9200, %rd9198, %rd9199;
	add.s64 	%rd9201, %rd9200, %rd9197;
	add.s64 	%rd9202, %rd9201, %rd9194;
	add.s64 	%rd9203, %rd9202, %rd9106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5719,%dummy}, %rd9187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5720}, %rd9187;
	}
	shf.r.wrap.b32 	%r5721, %r5720, %r5719, 28;
	shf.r.wrap.b32 	%r5722, %r5719, %r5720, 28;
	mov.b64 	%rd9204, {%r5722, %r5721};
	shf.l.wrap.b32 	%r5723, %r5719, %r5720, 30;
	shf.l.wrap.b32 	%r5724, %r5720, %r5719, 30;
	mov.b64 	%rd9205, {%r5724, %r5723};
	xor.b64  	%rd9206, %rd9205, %rd9204;
	shf.l.wrap.b32 	%r5725, %r5719, %r5720, 25;
	shf.l.wrap.b32 	%r5726, %r5720, %r5719, 25;
	mov.b64 	%rd9207, {%r5726, %r5725};
	xor.b64  	%rd9208, %rd9206, %rd9207;
	xor.b64  	%rd9209, %rd9187, %rd9133;
	xor.b64  	%rd9210, %rd9187, %rd9160;
	and.b64  	%rd9211, %rd9210, %rd9209;
	xor.b64  	%rd9212, %rd9211, %rd9187;
	add.s64 	%rd9213, %rd9202, %rd9212;
	add.s64 	%rd9214, %rd9213, %rd9208;
	add.s32 	%r5727, %r14371, 10;
	mul.wide.s32 	%rd9215, %r5727, 8;
	add.s64 	%rd9216, %rd6761, %rd9215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5728,%dummy}, %rd9203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5729}, %rd9203;
	}
	shf.r.wrap.b32 	%r5730, %r5729, %r5728, 14;
	shf.r.wrap.b32 	%r5731, %r5728, %r5729, 14;
	mov.b64 	%rd9217, {%r5731, %r5730};
	shf.r.wrap.b32 	%r5732, %r5729, %r5728, 18;
	shf.r.wrap.b32 	%r5733, %r5728, %r5729, 18;
	mov.b64 	%rd9218, {%r5733, %r5732};
	xor.b64  	%rd9219, %rd9218, %rd9217;
	shf.l.wrap.b32 	%r5734, %r5728, %r5729, 23;
	shf.l.wrap.b32 	%r5735, %r5729, %r5728, 23;
	mov.b64 	%rd9220, {%r5735, %r5734};
	xor.b64  	%rd9221, %rd9219, %rd9220;
	xor.b64  	%rd9222, %rd9176, %rd9149;
	and.b64  	%rd9223, %rd9203, %rd9222;
	xor.b64  	%rd9224, %rd9223, %rd9149;
	add.s64 	%rd9225, %rd9122, %rd21531;
	ld.const.u64 	%rd9226, [%rd9216];
	add.s64 	%rd9227, %rd9225, %rd9226;
	add.s64 	%rd9228, %rd9227, %rd9224;
	add.s64 	%rd9229, %rd9228, %rd9221;
	add.s64 	%rd9230, %rd9229, %rd9133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5736,%dummy}, %rd9214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5737}, %rd9214;
	}
	shf.r.wrap.b32 	%r5738, %r5737, %r5736, 28;
	shf.r.wrap.b32 	%r5739, %r5736, %r5737, 28;
	mov.b64 	%rd9231, {%r5739, %r5738};
	shf.l.wrap.b32 	%r5740, %r5736, %r5737, 30;
	shf.l.wrap.b32 	%r5741, %r5737, %r5736, 30;
	mov.b64 	%rd9232, {%r5741, %r5740};
	xor.b64  	%rd9233, %rd9232, %rd9231;
	shf.l.wrap.b32 	%r5742, %r5736, %r5737, 25;
	shf.l.wrap.b32 	%r5743, %r5737, %r5736, 25;
	mov.b64 	%rd9234, {%r5743, %r5742};
	xor.b64  	%rd9235, %rd9233, %rd9234;
	xor.b64  	%rd9236, %rd9214, %rd9160;
	xor.b64  	%rd9237, %rd9214, %rd9187;
	and.b64  	%rd9238, %rd9237, %rd9236;
	xor.b64  	%rd9239, %rd9238, %rd9214;
	add.s64 	%rd9240, %rd9229, %rd9239;
	add.s64 	%rd9241, %rd9240, %rd9235;
	add.s32 	%r5744, %r14371, 11;
	mul.wide.s32 	%rd9242, %r5744, 8;
	add.s64 	%rd9243, %rd6761, %rd9242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5745,%dummy}, %rd9230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5746}, %rd9230;
	}
	shf.r.wrap.b32 	%r5747, %r5746, %r5745, 14;
	shf.r.wrap.b32 	%r5748, %r5745, %r5746, 14;
	mov.b64 	%rd9244, {%r5748, %r5747};
	shf.r.wrap.b32 	%r5749, %r5746, %r5745, 18;
	shf.r.wrap.b32 	%r5750, %r5745, %r5746, 18;
	mov.b64 	%rd9245, {%r5750, %r5749};
	xor.b64  	%rd9246, %rd9245, %rd9244;
	shf.l.wrap.b32 	%r5751, %r5745, %r5746, 23;
	shf.l.wrap.b32 	%r5752, %r5746, %r5745, 23;
	mov.b64 	%rd9247, {%r5752, %r5751};
	xor.b64  	%rd9248, %rd9246, %rd9247;
	xor.b64  	%rd9249, %rd9203, %rd9176;
	and.b64  	%rd9250, %rd9230, %rd9249;
	xor.b64  	%rd9251, %rd9250, %rd9176;
	add.s64 	%rd9252, %rd9149, %rd21530;
	ld.const.u64 	%rd9253, [%rd9243];
	add.s64 	%rd9254, %rd9252, %rd9253;
	add.s64 	%rd9255, %rd9254, %rd9251;
	add.s64 	%rd9256, %rd9255, %rd9248;
	add.s64 	%rd9257, %rd9256, %rd9160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5753,%dummy}, %rd9241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5754}, %rd9241;
	}
	shf.r.wrap.b32 	%r5755, %r5754, %r5753, 28;
	shf.r.wrap.b32 	%r5756, %r5753, %r5754, 28;
	mov.b64 	%rd9258, {%r5756, %r5755};
	shf.l.wrap.b32 	%r5757, %r5753, %r5754, 30;
	shf.l.wrap.b32 	%r5758, %r5754, %r5753, 30;
	mov.b64 	%rd9259, {%r5758, %r5757};
	xor.b64  	%rd9260, %rd9259, %rd9258;
	shf.l.wrap.b32 	%r5759, %r5753, %r5754, 25;
	shf.l.wrap.b32 	%r5760, %r5754, %r5753, 25;
	mov.b64 	%rd9261, {%r5760, %r5759};
	xor.b64  	%rd9262, %rd9260, %rd9261;
	xor.b64  	%rd9263, %rd9241, %rd9187;
	xor.b64  	%rd9264, %rd9241, %rd9214;
	and.b64  	%rd9265, %rd9264, %rd9263;
	xor.b64  	%rd9266, %rd9265, %rd9241;
	add.s64 	%rd9267, %rd9256, %rd9266;
	add.s64 	%rd9268, %rd9267, %rd9262;
	add.s32 	%r5761, %r14371, 12;
	mul.wide.s32 	%rd9269, %r5761, 8;
	add.s64 	%rd9270, %rd6761, %rd9269;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5762,%dummy}, %rd9257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5763}, %rd9257;
	}
	shf.r.wrap.b32 	%r5764, %r5763, %r5762, 14;
	shf.r.wrap.b32 	%r5765, %r5762, %r5763, 14;
	mov.b64 	%rd9271, {%r5765, %r5764};
	shf.r.wrap.b32 	%r5766, %r5763, %r5762, 18;
	shf.r.wrap.b32 	%r5767, %r5762, %r5763, 18;
	mov.b64 	%rd9272, {%r5767, %r5766};
	xor.b64  	%rd9273, %rd9272, %rd9271;
	shf.l.wrap.b32 	%r5768, %r5762, %r5763, 23;
	shf.l.wrap.b32 	%r5769, %r5763, %r5762, 23;
	mov.b64 	%rd9274, {%r5769, %r5768};
	xor.b64  	%rd9275, %rd9273, %rd9274;
	xor.b64  	%rd9276, %rd9230, %rd9203;
	and.b64  	%rd9277, %rd9257, %rd9276;
	xor.b64  	%rd9278, %rd9277, %rd9203;
	add.s64 	%rd9279, %rd9176, %rd21529;
	ld.const.u64 	%rd9280, [%rd9270];
	add.s64 	%rd9281, %rd9279, %rd9280;
	add.s64 	%rd9282, %rd9281, %rd9278;
	add.s64 	%rd9283, %rd9282, %rd9275;
	add.s64 	%rd21541, %rd9283, %rd9187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5770,%dummy}, %rd9268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5771}, %rd9268;
	}
	shf.r.wrap.b32 	%r5772, %r5771, %r5770, 28;
	shf.r.wrap.b32 	%r5773, %r5770, %r5771, 28;
	mov.b64 	%rd9284, {%r5773, %r5772};
	shf.l.wrap.b32 	%r5774, %r5770, %r5771, 30;
	shf.l.wrap.b32 	%r5775, %r5771, %r5770, 30;
	mov.b64 	%rd9285, {%r5775, %r5774};
	xor.b64  	%rd9286, %rd9285, %rd9284;
	shf.l.wrap.b32 	%r5776, %r5770, %r5771, 25;
	shf.l.wrap.b32 	%r5777, %r5771, %r5770, 25;
	mov.b64 	%rd9287, {%r5777, %r5776};
	xor.b64  	%rd9288, %rd9286, %rd9287;
	xor.b64  	%rd9289, %rd9268, %rd9214;
	xor.b64  	%rd9290, %rd9268, %rd9241;
	and.b64  	%rd9291, %rd9290, %rd9289;
	xor.b64  	%rd9292, %rd9291, %rd9268;
	add.s64 	%rd9293, %rd9283, %rd9292;
	add.s64 	%rd21537, %rd9293, %rd9288;
	add.s32 	%r5778, %r14371, 13;
	mul.wide.s32 	%rd9294, %r5778, 8;
	add.s64 	%rd9295, %rd6761, %rd9294;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5779,%dummy}, %rd21541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5780}, %rd21541;
	}
	shf.r.wrap.b32 	%r5781, %r5780, %r5779, 14;
	shf.r.wrap.b32 	%r5782, %r5779, %r5780, 14;
	mov.b64 	%rd9296, {%r5782, %r5781};
	shf.r.wrap.b32 	%r5783, %r5780, %r5779, 18;
	shf.r.wrap.b32 	%r5784, %r5779, %r5780, 18;
	mov.b64 	%rd9297, {%r5784, %r5783};
	xor.b64  	%rd9298, %rd9297, %rd9296;
	shf.l.wrap.b32 	%r5785, %r5779, %r5780, 23;
	shf.l.wrap.b32 	%r5786, %r5780, %r5779, 23;
	mov.b64 	%rd9299, {%r5786, %r5785};
	xor.b64  	%rd9300, %rd9298, %rd9299;
	xor.b64  	%rd9301, %rd9257, %rd9230;
	and.b64  	%rd9302, %rd21541, %rd9301;
	xor.b64  	%rd9303, %rd9302, %rd9230;
	add.s64 	%rd9304, %rd9203, %rd21528;
	ld.const.u64 	%rd9305, [%rd9295];
	add.s64 	%rd9306, %rd9304, %rd9305;
	add.s64 	%rd9307, %rd9306, %rd9303;
	add.s64 	%rd9308, %rd9307, %rd9300;
	add.s64 	%rd21540, %rd9308, %rd9214;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5787,%dummy}, %rd21537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5788}, %rd21537;
	}
	shf.r.wrap.b32 	%r5789, %r5788, %r5787, 28;
	shf.r.wrap.b32 	%r5790, %r5787, %r5788, 28;
	mov.b64 	%rd9309, {%r5790, %r5789};
	shf.l.wrap.b32 	%r5791, %r5787, %r5788, 30;
	shf.l.wrap.b32 	%r5792, %r5788, %r5787, 30;
	mov.b64 	%rd9310, {%r5792, %r5791};
	xor.b64  	%rd9311, %rd9310, %rd9309;
	shf.l.wrap.b32 	%r5793, %r5787, %r5788, 25;
	shf.l.wrap.b32 	%r5794, %r5788, %r5787, 25;
	mov.b64 	%rd9312, {%r5794, %r5793};
	xor.b64  	%rd9313, %rd9311, %rd9312;
	xor.b64  	%rd9314, %rd21537, %rd9241;
	xor.b64  	%rd9315, %rd21537, %rd9268;
	and.b64  	%rd9316, %rd9315, %rd9314;
	xor.b64  	%rd9317, %rd9316, %rd21537;
	add.s64 	%rd9318, %rd9308, %rd9317;
	add.s64 	%rd21536, %rd9318, %rd9313;
	add.s32 	%r5795, %r14371, 14;
	mul.wide.s32 	%rd9319, %r5795, 8;
	add.s64 	%rd9320, %rd6761, %rd9319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5796,%dummy}, %rd21540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5797}, %rd21540;
	}
	shf.r.wrap.b32 	%r5798, %r5797, %r5796, 14;
	shf.r.wrap.b32 	%r5799, %r5796, %r5797, 14;
	mov.b64 	%rd9321, {%r5799, %r5798};
	shf.r.wrap.b32 	%r5800, %r5797, %r5796, 18;
	shf.r.wrap.b32 	%r5801, %r5796, %r5797, 18;
	mov.b64 	%rd9322, {%r5801, %r5800};
	xor.b64  	%rd9323, %rd9322, %rd9321;
	shf.l.wrap.b32 	%r5802, %r5796, %r5797, 23;
	shf.l.wrap.b32 	%r5803, %r5797, %r5796, 23;
	mov.b64 	%rd9324, {%r5803, %r5802};
	xor.b64  	%rd9325, %rd9323, %rd9324;
	xor.b64  	%rd9326, %rd21541, %rd9257;
	and.b64  	%rd9327, %rd21540, %rd9326;
	xor.b64  	%rd9328, %rd9327, %rd9257;
	add.s64 	%rd9329, %rd9230, %rd21527;
	ld.const.u64 	%rd9330, [%rd9320];
	add.s64 	%rd9331, %rd9329, %rd9330;
	add.s64 	%rd9332, %rd9331, %rd9328;
	add.s64 	%rd9333, %rd9332, %rd9325;
	add.s64 	%rd21539, %rd9333, %rd9241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5804,%dummy}, %rd21536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5805}, %rd21536;
	}
	shf.r.wrap.b32 	%r5806, %r5805, %r5804, 28;
	shf.r.wrap.b32 	%r5807, %r5804, %r5805, 28;
	mov.b64 	%rd9334, {%r5807, %r5806};
	shf.l.wrap.b32 	%r5808, %r5804, %r5805, 30;
	shf.l.wrap.b32 	%r5809, %r5805, %r5804, 30;
	mov.b64 	%rd9335, {%r5809, %r5808};
	xor.b64  	%rd9336, %rd9335, %rd9334;
	shf.l.wrap.b32 	%r5810, %r5804, %r5805, 25;
	shf.l.wrap.b32 	%r5811, %r5805, %r5804, 25;
	mov.b64 	%rd9337, {%r5811, %r5810};
	xor.b64  	%rd9338, %rd9336, %rd9337;
	xor.b64  	%rd9339, %rd21536, %rd9268;
	xor.b64  	%rd9340, %rd21536, %rd21537;
	and.b64  	%rd9341, %rd9340, %rd9339;
	xor.b64  	%rd9342, %rd9341, %rd21536;
	add.s64 	%rd9343, %rd9333, %rd9342;
	add.s64 	%rd21535, %rd9343, %rd9338;
	add.s32 	%r5812, %r14371, 15;
	mul.wide.s32 	%rd9344, %r5812, 8;
	add.s64 	%rd9345, %rd6761, %rd9344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5813,%dummy}, %rd21539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5814}, %rd21539;
	}
	shf.r.wrap.b32 	%r5815, %r5814, %r5813, 14;
	shf.r.wrap.b32 	%r5816, %r5813, %r5814, 14;
	mov.b64 	%rd9346, {%r5816, %r5815};
	shf.r.wrap.b32 	%r5817, %r5814, %r5813, 18;
	shf.r.wrap.b32 	%r5818, %r5813, %r5814, 18;
	mov.b64 	%rd9347, {%r5818, %r5817};
	xor.b64  	%rd9348, %rd9347, %rd9346;
	shf.l.wrap.b32 	%r5819, %r5813, %r5814, 23;
	shf.l.wrap.b32 	%r5820, %r5814, %r5813, 23;
	mov.b64 	%rd9349, {%r5820, %r5819};
	xor.b64  	%rd9350, %rd9348, %rd9349;
	xor.b64  	%rd9351, %rd21540, %rd21541;
	and.b64  	%rd9352, %rd21539, %rd9351;
	xor.b64  	%rd9353, %rd9352, %rd21541;
	add.s64 	%rd9354, %rd9257, %rd21526;
	ld.const.u64 	%rd9355, [%rd9345];
	add.s64 	%rd9356, %rd9354, %rd9355;
	add.s64 	%rd9357, %rd9356, %rd9353;
	add.s64 	%rd9358, %rd9357, %rd9350;
	add.s64 	%rd21538, %rd9358, %rd9268;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5821,%dummy}, %rd21535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5822}, %rd21535;
	}
	shf.r.wrap.b32 	%r5823, %r5822, %r5821, 28;
	shf.r.wrap.b32 	%r5824, %r5821, %r5822, 28;
	mov.b64 	%rd9359, {%r5824, %r5823};
	shf.l.wrap.b32 	%r5825, %r5821, %r5822, 30;
	shf.l.wrap.b32 	%r5826, %r5822, %r5821, 30;
	mov.b64 	%rd9360, {%r5826, %r5825};
	xor.b64  	%rd9361, %rd9360, %rd9359;
	shf.l.wrap.b32 	%r5827, %r5821, %r5822, 25;
	shf.l.wrap.b32 	%r5828, %r5822, %r5821, 25;
	mov.b64 	%rd9362, {%r5828, %r5827};
	xor.b64  	%rd9363, %rd9361, %rd9362;
	xor.b64  	%rd9364, %rd21535, %rd21537;
	xor.b64  	%rd9365, %rd21535, %rd21536;
	and.b64  	%rd9366, %rd9365, %rd9364;
	xor.b64  	%rd9367, %rd9366, %rd21535;
	add.s64 	%rd9368, %rd9358, %rd9367;
	add.s64 	%rd21534, %rd9368, %rd9363;
	add.s32 	%r14371, %r14371, 16;
	setp.lt.s32	%p84, %r14371, 80;
	@%p84 bra 	BB1_131;

	add.s64 	%rd9369, %rd637, %rd21534;
	st.local.u64 	[%rd1], %rd9369;
	add.s64 	%rd9370, %rd639, %rd21535;
	st.local.u64 	[%rd1+8], %rd9370;
	add.s64 	%rd9371, %rd638, %rd21536;
	st.local.u64 	[%rd1+16], %rd9371;
	add.s64 	%rd9372, %rd636, %rd21537;
	st.local.u64 	[%rd1+24], %rd9372;
	add.s64 	%rd9373, %rd632, %rd21538;
	st.local.u64 	[%rd1+32], %rd9373;
	add.s64 	%rd9374, %rd634, %rd21539;
	st.local.u64 	[%rd1+40], %rd9374;
	add.s64 	%rd9375, %rd633, %rd21540;
	st.local.u64 	[%rd1+48], %rd9375;
	add.s64 	%rd9376, %rd635, %rd21541;
	st.local.u64 	[%rd1+56], %rd9376;
	sub.s32 	%r183, %r3, %r163;
	setp.lt.s32	%p85, %r183, 1;
	@%p85 bra 	BB1_150;

	add.s32 	%r184, %r162, -128;
	and.b32  	%r185, %r184, 3;
	setp.eq.s32	%p86, %r185, 0;
	mov.u32 	%r14375, 0;
	@%p86 bra 	BB1_139;

	setp.eq.s32	%p87, %r185, 1;
	mov.u32 	%r14373, 0;
	@%p87 bra 	BB1_138;

	setp.eq.s32	%p88, %r185, 2;
	mov.u32 	%r14372, 0;
	@%p88 bra 	BB1_137;

	xor.b32  	%r5833, %r163, 7;
	cvt.u64.u32	%rd9377, %r5833;
	add.s64 	%rd9378, %rd1808, %rd9377;
	ld.local.u8 	%rs121, [%rd9378];
	st.local.u8 	[%rd179+7], %rs121;
	mov.u32 	%r14372, 1;

BB1_137:
	add.s32 	%r5834, %r14372, %r163;
	xor.b32  	%r5835, %r5834, 7;
	cvt.s64.s32	%rd9379, %r5835;
	add.s64 	%rd9380, %rd1808, %rd9379;
	ld.local.u8 	%rs122, [%rd9380];
	xor.b32  	%r5836, %r14372, 7;
	cvt.u64.u32	%rd9381, %r5836;
	add.s64 	%rd9382, %rd179, %rd9381;
	st.local.u8 	[%rd9382], %rs122;
	add.s32 	%r14373, %r14372, 1;

BB1_138:
	add.s32 	%r5837, %r14373, %r163;
	xor.b32  	%r5838, %r5837, 7;
	cvt.s64.s32	%rd9383, %r5838;
	add.s64 	%rd9384, %rd1808, %rd9383;
	ld.local.u8 	%rs123, [%rd9384];
	xor.b32  	%r5839, %r14373, 7;
	cvt.s64.s32	%rd9385, %r5839;
	add.s64 	%rd9386, %rd179, %rd9385;
	st.local.u8 	[%rd9386], %rs123;
	add.s32 	%r14375, %r14373, 1;

BB1_139:
	setp.lt.u32	%p89, %r184, 4;
	@%p89 bra 	BB1_150;

BB1_140:
	add.s32 	%r5840, %r14375, %r163;
	xor.b32  	%r5841, %r5840, 7;
	cvt.s64.s32	%rd9387, %r5841;
	add.s64 	%rd9388, %rd1808, %rd9387;
	ld.local.u8 	%rs124, [%rd9388];
	xor.b32  	%r5842, %r14375, 7;
	cvt.s64.s32	%rd9389, %r5842;
	add.s64 	%rd9390, %rd179, %rd9389;
	st.local.u8 	[%rd9390], %rs124;
	add.s32 	%r5843, %r14375, 1;
	add.s32 	%r5844, %r5843, %r163;
	xor.b32  	%r5845, %r5844, 7;
	cvt.s64.s32	%rd9391, %r5845;
	add.s64 	%rd9392, %rd1808, %rd9391;
	ld.local.u8 	%rs125, [%rd9392];
	xor.b32  	%r5846, %r5843, 7;
	cvt.s64.s32	%rd9393, %r5846;
	add.s64 	%rd9394, %rd179, %rd9393;
	st.local.u8 	[%rd9394], %rs125;
	add.s32 	%r5847, %r14375, 2;
	add.s32 	%r5848, %r5847, %r163;
	xor.b32  	%r5849, %r5848, 7;
	cvt.s64.s32	%rd9395, %r5849;
	add.s64 	%rd9396, %rd1808, %rd9395;
	ld.local.u8 	%rs126, [%rd9396];
	xor.b32  	%r5850, %r5847, 7;
	cvt.s64.s32	%rd9397, %r5850;
	add.s64 	%rd9398, %rd179, %rd9397;
	st.local.u8 	[%rd9398], %rs126;
	add.s32 	%r5851, %r14375, 3;
	add.s32 	%r5852, %r5851, %r163;
	xor.b32  	%r5853, %r5852, 7;
	cvt.s64.s32	%rd9399, %r5853;
	add.s64 	%rd9400, %rd1808, %rd9399;
	ld.local.u8 	%rs127, [%rd9400];
	xor.b32  	%r5854, %r5851, 7;
	cvt.s64.s32	%rd9401, %r5854;
	add.s64 	%rd9402, %rd179, %rd9401;
	st.local.u8 	[%rd9402], %rs127;
	add.s32 	%r14375, %r14375, 4;
	setp.lt.s32	%p90, %r14375, %r183;
	@%p90 bra 	BB1_140;

BB1_150:
	ld.local.u32 	%r5879, [%rd1+192];
	and.b32  	%r208, %r5879, 127;
	add.s32 	%r5880, %r5879, %r2;
	st.local.u32 	[%rd1+192], %r5880;
	add.s32 	%r209, %r208, %r2;
	setp.lt.s32	%p97, %r209, 128;
	@%p97 bra 	BB1_171;
	bra.uni 	BB1_151;

BB1_171:
	setp.lt.s32	%p110, %r2, 1;
	@%p110 bra 	BB1_180;

	and.b32  	%r240, %r2, 3;
	setp.eq.s32	%p111, %r240, 0;
	mov.u32 	%r14404, 0;
	@%p111 bra 	BB1_178;

	setp.eq.s32	%p112, %r240, 1;
	mov.u32 	%r14400, 0;
	@%p112 bra 	BB1_177;

	setp.eq.s32	%p113, %r240, 2;
	mov.u32 	%r14398, 0;
	@%p113 bra 	BB1_176;

	ld.local.u8 	%rs149, [%rd448+7];
	xor.b32  	%r6650, %r208, 7;
	cvt.u64.u32	%rd10517, %r6650;
	add.s64 	%rd10518, %rd179, %rd10517;
	st.local.u8 	[%rd10518], %rs149;
	add.s32 	%r208, %r208, 1;
	mov.u32 	%r14398, 1;

BB1_176:
	xor.b32  	%r6651, %r14398, 7;
	cvt.u64.u32	%rd10519, %r6651;
	add.s64 	%rd10520, %rd448, %rd10519;
	ld.local.u8 	%rs150, [%rd10520];
	xor.b32  	%r6652, %r208, 7;
	cvt.s64.s32	%rd10521, %r6652;
	add.s64 	%rd10522, %rd179, %rd10521;
	st.local.u8 	[%rd10522], %rs150;
	add.s32 	%r208, %r208, 1;
	add.s32 	%r14400, %r14398, 1;

BB1_177:
	xor.b32  	%r6653, %r14400, 7;
	cvt.s64.s32	%rd10523, %r6653;
	add.s64 	%rd10524, %rd448, %rd10523;
	ld.local.u8 	%rs151, [%rd10524];
	xor.b32  	%r6654, %r208, 7;
	cvt.s64.s32	%rd10525, %r6654;
	add.s64 	%rd10526, %rd179, %rd10525;
	st.local.u8 	[%rd10526], %rs151;
	add.s32 	%r208, %r208, 1;
	add.s32 	%r14404, %r14400, 1;

BB1_178:
	setp.lt.u32	%p114, %r2, 4;
	@%p114 bra 	BB1_180;

BB1_179:
	xor.b32  	%r6655, %r14404, 7;
	cvt.s64.s32	%rd10527, %r6655;
	add.s64 	%rd10528, %rd448, %rd10527;
	ld.local.u8 	%rs152, [%rd10528];
	xor.b32  	%r6656, %r208, 7;
	cvt.s64.s32	%rd10529, %r6656;
	add.s64 	%rd10530, %rd179, %rd10529;
	st.local.u8 	[%rd10530], %rs152;
	add.s32 	%r6657, %r14404, 1;
	xor.b32  	%r6658, %r6657, 7;
	cvt.s64.s32	%rd10531, %r6658;
	add.s64 	%rd10532, %rd448, %rd10531;
	ld.local.u8 	%rs153, [%rd10532];
	add.s32 	%r6659, %r208, 1;
	xor.b32  	%r6660, %r6659, 7;
	cvt.s64.s32	%rd10533, %r6660;
	add.s64 	%rd10534, %rd179, %rd10533;
	st.local.u8 	[%rd10534], %rs153;
	add.s32 	%r6661, %r14404, 2;
	xor.b32  	%r6662, %r6661, 7;
	cvt.s64.s32	%rd10535, %r6662;
	add.s64 	%rd10536, %rd448, %rd10535;
	ld.local.u8 	%rs154, [%rd10536];
	add.s32 	%r6663, %r208, 2;
	xor.b32  	%r6664, %r6663, 7;
	cvt.s64.s32	%rd10537, %r6664;
	add.s64 	%rd10538, %rd179, %rd10537;
	st.local.u8 	[%rd10538], %rs154;
	add.s32 	%r6665, %r14404, 3;
	xor.b32  	%r6666, %r6665, 7;
	cvt.s64.s32	%rd10539, %r6666;
	add.s64 	%rd10540, %rd448, %rd10539;
	ld.local.u8 	%rs155, [%rd10540];
	add.s32 	%r6667, %r208, 3;
	xor.b32  	%r6668, %r6667, 7;
	cvt.s64.s32	%rd10541, %r6668;
	add.s64 	%rd10542, %rd179, %rd10541;
	st.local.u8 	[%rd10542], %rs155;
	add.s32 	%r14404, %r14404, 4;
	setp.lt.s32	%p115, %r14404, %r2;
	add.s32 	%r208, %r208, 4;
	@%p115 bra 	BB1_179;
	bra.uni 	BB1_180;

BB1_151:
	sub.s32 	%r210, %r2861, %r208;
	mov.u32 	%r5883, 1;
	max.u32 	%r211, %r210, %r5883;
	and.b32  	%r212, %r211, 3;
	setp.eq.s32	%p98, %r212, 0;
	mov.u32 	%r14390, 0;
	@%p98 bra 	BB1_158;

	setp.eq.s32	%p99, %r212, 1;
	mov.u32 	%r14386, 0;
	@%p99 bra 	BB1_157;

	setp.eq.s32	%p100, %r212, 2;
	mov.u32 	%r5885, 0;
	@%p100 bra 	BB1_154;
	bra.uni 	BB1_155;

BB1_154:
	mov.u32 	%r5883, %r5885;
	bra.uni 	BB1_156;

BB1_155:
	ld.local.u8 	%rs135, [%rd448+7];
	xor.b32  	%r5887, %r208, 7;
	cvt.u64.u32	%rd9431, %r5887;
	add.s64 	%rd9432, %rd179, %rd9431;
	st.local.u8 	[%rd9432], %rs135;
	add.s32 	%r208, %r208, 1;

BB1_156:
	xor.b32  	%r5888, %r5883, 7;
	cvt.u64.u32	%rd9433, %r5888;
	add.s64 	%rd9434, %rd448, %rd9433;
	ld.local.u8 	%rs136, [%rd9434];
	xor.b32  	%r5889, %r208, 7;
	cvt.s64.s32	%rd9435, %r5889;
	add.s64 	%rd9436, %rd179, %rd9435;
	st.local.u8 	[%rd9436], %rs136;
	add.s32 	%r208, %r208, 1;
	add.s32 	%r14386, %r5883, 1;

BB1_157:
	xor.b32  	%r5890, %r14386, 7;
	cvt.s64.s32	%rd9437, %r5890;
	add.s64 	%rd9438, %rd448, %rd9437;
	ld.local.u8 	%rs137, [%rd9438];
	xor.b32  	%r5891, %r208, 7;
	cvt.s64.s32	%rd9439, %r5891;
	add.s64 	%rd9440, %rd179, %rd9439;
	st.local.u8 	[%rd9440], %rs137;
	add.s32 	%r208, %r208, 1;
	add.s32 	%r14390, %r14386, 1;

BB1_158:
	setp.lt.u32	%p101, %r211, 4;
	@%p101 bra 	BB1_160;

BB1_159:
	xor.b32  	%r5892, %r14390, 7;
	cvt.s64.s32	%rd9441, %r5892;
	add.s64 	%rd9442, %rd448, %rd9441;
	ld.local.u8 	%rs138, [%rd9442];
	xor.b32  	%r5893, %r208, 7;
	cvt.s64.s32	%rd9443, %r5893;
	add.s64 	%rd9444, %rd179, %rd9443;
	st.local.u8 	[%rd9444], %rs138;
	add.s32 	%r5894, %r14390, 1;
	xor.b32  	%r5895, %r5894, 7;
	cvt.s64.s32	%rd9445, %r5895;
	add.s64 	%rd9446, %rd448, %rd9445;
	ld.local.u8 	%rs139, [%rd9446];
	add.s32 	%r5896, %r208, 1;
	xor.b32  	%r5897, %r5896, 7;
	cvt.s64.s32	%rd9447, %r5897;
	add.s64 	%rd9448, %rd179, %rd9447;
	st.local.u8 	[%rd9448], %rs139;
	add.s32 	%r5898, %r14390, 2;
	xor.b32  	%r5899, %r5898, 7;
	cvt.s64.s32	%rd9449, %r5899;
	add.s64 	%rd9450, %rd448, %rd9449;
	ld.local.u8 	%rs140, [%rd9450];
	add.s32 	%r5900, %r208, 2;
	xor.b32  	%r5901, %r5900, 7;
	cvt.s64.s32	%rd9451, %r5901;
	add.s64 	%rd9452, %rd179, %rd9451;
	st.local.u8 	[%rd9452], %rs140;
	add.s32 	%r5902, %r14390, 3;
	xor.b32  	%r5903, %r5902, 7;
	cvt.s64.s32	%rd9453, %r5903;
	add.s64 	%rd9454, %rd448, %rd9453;
	ld.local.u8 	%rs141, [%rd9454];
	add.s32 	%r5904, %r208, 3;
	xor.b32  	%r5905, %r5904, 7;
	cvt.s64.s32	%rd9455, %r5905;
	add.s64 	%rd9456, %rd179, %rd9455;
	st.local.u8 	[%rd9456], %rs141;
	add.s32 	%r14390, %r14390, 4;
	setp.lt.s32	%p102, %r14390, %r210;
	add.s32 	%r208, %r208, 4;
	@%p102 bra 	BB1_159;

BB1_160:
	ld.local.u64 	%rd9457, [%rd179];
	shr.u64 	%rd9458, %rd9457, 32;
	ld.local.u64 	%rd9459, [%rd265];
	shr.u64 	%rd9460, %rd9459, 32;
	ld.local.u64 	%rd9461, [%rd265+8];
	shr.u64 	%rd9462, %rd9461, 32;
	ld.local.u64 	%rd9463, [%rd265+16];
	shr.u64 	%rd9464, %rd9463, 32;
	ld.local.u64 	%rd9465, [%rd265+24];
	shr.u64 	%rd9466, %rd9465, 32;
	ld.local.u64 	%rd9467, [%rd265+32];
	shr.u64 	%rd9468, %rd9467, 32;
	ld.local.u64 	%rd9469, [%rd265+40];
	shr.u64 	%rd9470, %rd9469, 32;
	ld.local.u64 	%rd9471, [%rd265+48];
	shr.u64 	%rd9472, %rd9471, 32;
	ld.local.u64 	%rd9473, [%rd265+56];
	shr.u64 	%rd9474, %rd9473, 32;
	ld.local.u64 	%rd9475, [%rd265+64];
	shr.u64 	%rd9476, %rd9475, 32;
	ld.local.u64 	%rd9477, [%rd265+72];
	shr.u64 	%rd9478, %rd9477, 32;
	ld.local.u64 	%rd9479, [%rd265+80];
	shr.u64 	%rd9480, %rd9479, 32;
	ld.local.u64 	%rd9481, [%rd265+88];
	shr.u64 	%rd9482, %rd9481, 32;
	ld.local.u64 	%rd9483, [%rd265+96];
	shr.u64 	%rd9484, %rd9483, 32;
	ld.local.u64 	%rd9485, [%rd265+104];
	shr.u64 	%rd9486, %rd9485, 32;
	ld.local.u64 	%rd9487, [%rd265+112];
	shr.u64 	%rd9488, %rd9487, 32;
	bfi.b64 	%rd21566, %rd9458, %rd9457, 32, 32;
	bfi.b64 	%rd21567, %rd9460, %rd9459, 32, 32;
	bfi.b64 	%rd21568, %rd9462, %rd9461, 32, 32;
	bfi.b64 	%rd21569, %rd9464, %rd9463, 32, 32;
	bfi.b64 	%rd21570, %rd9466, %rd9465, 32, 32;
	bfi.b64 	%rd21571, %rd9468, %rd9467, 32, 32;
	bfi.b64 	%rd21572, %rd9470, %rd9469, 32, 32;
	bfi.b64 	%rd21573, %rd9472, %rd9471, 32, 32;
	bfi.b64 	%rd21557, %rd9474, %rd9473, 32, 32;
	bfi.b64 	%rd21556, %rd9476, %rd9475, 32, 32;
	bfi.b64 	%rd21555, %rd9478, %rd9477, 32, 32;
	bfi.b64 	%rd21554, %rd9480, %rd9479, 32, 32;
	bfi.b64 	%rd21553, %rd9482, %rd9481, 32, 32;
	bfi.b64 	%rd21552, %rd9484, %rd9483, 32, 32;
	bfi.b64 	%rd21551, %rd9486, %rd9485, 32, 32;
	bfi.b64 	%rd21550, %rd9488, %rd9487, 32, 32;
	ld.local.u64 	%rd714, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5907,%dummy}, %rd714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5908}, %rd714;
	}
	shf.r.wrap.b32 	%r5909, %r5908, %r5907, 14;
	shf.r.wrap.b32 	%r5910, %r5907, %r5908, 14;
	mov.b64 	%rd9489, {%r5910, %r5909};
	shf.r.wrap.b32 	%r5911, %r5908, %r5907, 18;
	shf.r.wrap.b32 	%r5912, %r5907, %r5908, 18;
	mov.b64 	%rd9490, {%r5912, %r5911};
	xor.b64  	%rd9491, %rd9490, %rd9489;
	shf.l.wrap.b32 	%r5913, %r5907, %r5908, 23;
	shf.l.wrap.b32 	%r5914, %r5908, %r5907, 23;
	mov.b64 	%rd9492, {%r5914, %r5913};
	xor.b64  	%rd9493, %rd9491, %rd9492;
	ld.local.u64 	%rd715, [%rd1+48];
	ld.local.u64 	%rd716, [%rd1+40];
	xor.b64  	%rd9494, %rd715, %rd716;
	and.b64  	%rd9495, %rd9494, %rd714;
	xor.b64  	%rd9496, %rd9495, %rd715;
	ld.local.u64 	%rd717, [%rd1+56];
	add.s64 	%rd9497, %rd717, %rd21566;
	add.s64 	%rd9498, %rd9497, %rd21452;
	add.s64 	%rd9499, %rd9498, %rd9496;
	add.s64 	%rd9500, %rd9499, %rd9493;
	ld.local.u64 	%rd718, [%rd1+24];
	add.s64 	%rd9501, %rd9500, %rd718;
	ld.local.u64 	%rd719, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5915,%dummy}, %rd719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5916}, %rd719;
	}
	shf.r.wrap.b32 	%r5917, %r5916, %r5915, 28;
	shf.r.wrap.b32 	%r5918, %r5915, %r5916, 28;
	mov.b64 	%rd9502, {%r5918, %r5917};
	shf.l.wrap.b32 	%r5919, %r5915, %r5916, 30;
	shf.l.wrap.b32 	%r5920, %r5916, %r5915, 30;
	mov.b64 	%rd9503, {%r5920, %r5919};
	xor.b64  	%rd9504, %rd9503, %rd9502;
	shf.l.wrap.b32 	%r5921, %r5915, %r5916, 25;
	shf.l.wrap.b32 	%r5922, %r5916, %r5915, 25;
	mov.b64 	%rd9505, {%r5922, %r5921};
	xor.b64  	%rd9506, %rd9504, %rd9505;
	ld.local.u64 	%rd720, [%rd1+16];
	xor.b64  	%rd9507, %rd720, %rd719;
	ld.local.u64 	%rd721, [%rd1+8];
	xor.b64  	%rd9508, %rd721, %rd719;
	and.b64  	%rd9509, %rd9507, %rd9508;
	xor.b64  	%rd9510, %rd9509, %rd719;
	add.s64 	%rd9511, %rd9500, %rd9510;
	add.s64 	%rd9512, %rd9511, %rd9506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5923,%dummy}, %rd9501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5924}, %rd9501;
	}
	shf.r.wrap.b32 	%r5925, %r5924, %r5923, 14;
	shf.r.wrap.b32 	%r5926, %r5923, %r5924, 14;
	mov.b64 	%rd9513, {%r5926, %r5925};
	shf.r.wrap.b32 	%r5927, %r5924, %r5923, 18;
	shf.r.wrap.b32 	%r5928, %r5923, %r5924, 18;
	mov.b64 	%rd9514, {%r5928, %r5927};
	xor.b64  	%rd9515, %rd9514, %rd9513;
	shf.l.wrap.b32 	%r5929, %r5923, %r5924, 23;
	shf.l.wrap.b32 	%r5930, %r5924, %r5923, 23;
	mov.b64 	%rd9516, {%r5930, %r5929};
	xor.b64  	%rd9517, %rd9515, %rd9516;
	xor.b64  	%rd9518, %rd716, %rd714;
	and.b64  	%rd9519, %rd9501, %rd9518;
	xor.b64  	%rd9520, %rd9519, %rd716;
	add.s64 	%rd9521, %rd715, %rd21567;
	add.s64 	%rd9522, %rd9521, %rd21451;
	add.s64 	%rd9523, %rd9522, %rd9520;
	add.s64 	%rd9524, %rd9523, %rd9517;
	add.s64 	%rd9525, %rd9524, %rd720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5931,%dummy}, %rd9512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5932}, %rd9512;
	}
	shf.r.wrap.b32 	%r5933, %r5932, %r5931, 28;
	shf.r.wrap.b32 	%r5934, %r5931, %r5932, 28;
	mov.b64 	%rd9526, {%r5934, %r5933};
	shf.l.wrap.b32 	%r5935, %r5931, %r5932, 30;
	shf.l.wrap.b32 	%r5936, %r5932, %r5931, 30;
	mov.b64 	%rd9527, {%r5936, %r5935};
	xor.b64  	%rd9528, %rd9527, %rd9526;
	shf.l.wrap.b32 	%r5937, %r5931, %r5932, 25;
	shf.l.wrap.b32 	%r5938, %r5932, %r5931, 25;
	mov.b64 	%rd9529, {%r5938, %r5937};
	xor.b64  	%rd9530, %rd9528, %rd9529;
	xor.b64  	%rd9531, %rd9512, %rd721;
	xor.b64  	%rd9532, %rd9512, %rd719;
	and.b64  	%rd9533, %rd9532, %rd9531;
	xor.b64  	%rd9534, %rd9533, %rd9512;
	add.s64 	%rd9535, %rd9524, %rd9534;
	add.s64 	%rd9536, %rd9535, %rd9530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5939,%dummy}, %rd9525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5940}, %rd9525;
	}
	shf.r.wrap.b32 	%r5941, %r5940, %r5939, 14;
	shf.r.wrap.b32 	%r5942, %r5939, %r5940, 14;
	mov.b64 	%rd9537, {%r5942, %r5941};
	shf.r.wrap.b32 	%r5943, %r5940, %r5939, 18;
	shf.r.wrap.b32 	%r5944, %r5939, %r5940, 18;
	mov.b64 	%rd9538, {%r5944, %r5943};
	xor.b64  	%rd9539, %rd9538, %rd9537;
	shf.l.wrap.b32 	%r5945, %r5939, %r5940, 23;
	shf.l.wrap.b32 	%r5946, %r5940, %r5939, 23;
	mov.b64 	%rd9540, {%r5946, %r5945};
	xor.b64  	%rd9541, %rd9539, %rd9540;
	xor.b64  	%rd9542, %rd9501, %rd714;
	and.b64  	%rd9543, %rd9525, %rd9542;
	xor.b64  	%rd9544, %rd9543, %rd714;
	add.s64 	%rd9545, %rd716, %rd21568;
	add.s64 	%rd9546, %rd9545, %rd21450;
	add.s64 	%rd9547, %rd9546, %rd9544;
	add.s64 	%rd9548, %rd9547, %rd9541;
	add.s64 	%rd9549, %rd9548, %rd721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5947,%dummy}, %rd9536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5948}, %rd9536;
	}
	shf.r.wrap.b32 	%r5949, %r5948, %r5947, 28;
	shf.r.wrap.b32 	%r5950, %r5947, %r5948, 28;
	mov.b64 	%rd9550, {%r5950, %r5949};
	shf.l.wrap.b32 	%r5951, %r5947, %r5948, 30;
	shf.l.wrap.b32 	%r5952, %r5948, %r5947, 30;
	mov.b64 	%rd9551, {%r5952, %r5951};
	xor.b64  	%rd9552, %rd9551, %rd9550;
	shf.l.wrap.b32 	%r5953, %r5947, %r5948, 25;
	shf.l.wrap.b32 	%r5954, %r5948, %r5947, 25;
	mov.b64 	%rd9553, {%r5954, %r5953};
	xor.b64  	%rd9554, %rd9552, %rd9553;
	xor.b64  	%rd9555, %rd9536, %rd719;
	xor.b64  	%rd9556, %rd9536, %rd9512;
	and.b64  	%rd9557, %rd9556, %rd9555;
	xor.b64  	%rd9558, %rd9557, %rd9536;
	add.s64 	%rd9559, %rd9548, %rd9558;
	add.s64 	%rd9560, %rd9559, %rd9554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5955,%dummy}, %rd9549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5956}, %rd9549;
	}
	shf.r.wrap.b32 	%r5957, %r5956, %r5955, 14;
	shf.r.wrap.b32 	%r5958, %r5955, %r5956, 14;
	mov.b64 	%rd9561, {%r5958, %r5957};
	shf.r.wrap.b32 	%r5959, %r5956, %r5955, 18;
	shf.r.wrap.b32 	%r5960, %r5955, %r5956, 18;
	mov.b64 	%rd9562, {%r5960, %r5959};
	xor.b64  	%rd9563, %rd9562, %rd9561;
	shf.l.wrap.b32 	%r5961, %r5955, %r5956, 23;
	shf.l.wrap.b32 	%r5962, %r5956, %r5955, 23;
	mov.b64 	%rd9564, {%r5962, %r5961};
	xor.b64  	%rd9565, %rd9563, %rd9564;
	xor.b64  	%rd9566, %rd9525, %rd9501;
	and.b64  	%rd9567, %rd9549, %rd9566;
	xor.b64  	%rd9568, %rd9567, %rd9501;
	add.s64 	%rd9569, %rd714, %rd21569;
	add.s64 	%rd9570, %rd9569, %rd21449;
	add.s64 	%rd9571, %rd9570, %rd9568;
	add.s64 	%rd9572, %rd9571, %rd9565;
	add.s64 	%rd9573, %rd9572, %rd719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5963,%dummy}, %rd9560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5964}, %rd9560;
	}
	shf.r.wrap.b32 	%r5965, %r5964, %r5963, 28;
	shf.r.wrap.b32 	%r5966, %r5963, %r5964, 28;
	mov.b64 	%rd9574, {%r5966, %r5965};
	shf.l.wrap.b32 	%r5967, %r5963, %r5964, 30;
	shf.l.wrap.b32 	%r5968, %r5964, %r5963, 30;
	mov.b64 	%rd9575, {%r5968, %r5967};
	xor.b64  	%rd9576, %rd9575, %rd9574;
	shf.l.wrap.b32 	%r5969, %r5963, %r5964, 25;
	shf.l.wrap.b32 	%r5970, %r5964, %r5963, 25;
	mov.b64 	%rd9577, {%r5970, %r5969};
	xor.b64  	%rd9578, %rd9576, %rd9577;
	xor.b64  	%rd9579, %rd9560, %rd9512;
	xor.b64  	%rd9580, %rd9560, %rd9536;
	and.b64  	%rd9581, %rd9580, %rd9579;
	xor.b64  	%rd9582, %rd9581, %rd9560;
	add.s64 	%rd9583, %rd9572, %rd9582;
	add.s64 	%rd9584, %rd9583, %rd9578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5971,%dummy}, %rd9573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5972}, %rd9573;
	}
	shf.r.wrap.b32 	%r5973, %r5972, %r5971, 14;
	shf.r.wrap.b32 	%r5974, %r5971, %r5972, 14;
	mov.b64 	%rd9585, {%r5974, %r5973};
	shf.r.wrap.b32 	%r5975, %r5972, %r5971, 18;
	shf.r.wrap.b32 	%r5976, %r5971, %r5972, 18;
	mov.b64 	%rd9586, {%r5976, %r5975};
	xor.b64  	%rd9587, %rd9586, %rd9585;
	shf.l.wrap.b32 	%r5977, %r5971, %r5972, 23;
	shf.l.wrap.b32 	%r5978, %r5972, %r5971, 23;
	mov.b64 	%rd9588, {%r5978, %r5977};
	xor.b64  	%rd9589, %rd9587, %rd9588;
	xor.b64  	%rd9590, %rd9549, %rd9525;
	and.b64  	%rd9591, %rd9573, %rd9590;
	xor.b64  	%rd9592, %rd9591, %rd9525;
	add.s64 	%rd9593, %rd9501, %rd21570;
	add.s64 	%rd9594, %rd9593, %rd21448;
	add.s64 	%rd9595, %rd9594, %rd9592;
	add.s64 	%rd9596, %rd9595, %rd9589;
	add.s64 	%rd9597, %rd9596, %rd9512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5979,%dummy}, %rd9584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5980}, %rd9584;
	}
	shf.r.wrap.b32 	%r5981, %r5980, %r5979, 28;
	shf.r.wrap.b32 	%r5982, %r5979, %r5980, 28;
	mov.b64 	%rd9598, {%r5982, %r5981};
	shf.l.wrap.b32 	%r5983, %r5979, %r5980, 30;
	shf.l.wrap.b32 	%r5984, %r5980, %r5979, 30;
	mov.b64 	%rd9599, {%r5984, %r5983};
	xor.b64  	%rd9600, %rd9599, %rd9598;
	shf.l.wrap.b32 	%r5985, %r5979, %r5980, 25;
	shf.l.wrap.b32 	%r5986, %r5980, %r5979, 25;
	mov.b64 	%rd9601, {%r5986, %r5985};
	xor.b64  	%rd9602, %rd9600, %rd9601;
	xor.b64  	%rd9603, %rd9584, %rd9536;
	xor.b64  	%rd9604, %rd9584, %rd9560;
	and.b64  	%rd9605, %rd9604, %rd9603;
	xor.b64  	%rd9606, %rd9605, %rd9584;
	add.s64 	%rd9607, %rd9596, %rd9606;
	add.s64 	%rd9608, %rd9607, %rd9602;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5987,%dummy}, %rd9597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5988}, %rd9597;
	}
	shf.r.wrap.b32 	%r5989, %r5988, %r5987, 14;
	shf.r.wrap.b32 	%r5990, %r5987, %r5988, 14;
	mov.b64 	%rd9609, {%r5990, %r5989};
	shf.r.wrap.b32 	%r5991, %r5988, %r5987, 18;
	shf.r.wrap.b32 	%r5992, %r5987, %r5988, 18;
	mov.b64 	%rd9610, {%r5992, %r5991};
	xor.b64  	%rd9611, %rd9610, %rd9609;
	shf.l.wrap.b32 	%r5993, %r5987, %r5988, 23;
	shf.l.wrap.b32 	%r5994, %r5988, %r5987, 23;
	mov.b64 	%rd9612, {%r5994, %r5993};
	xor.b64  	%rd9613, %rd9611, %rd9612;
	xor.b64  	%rd9614, %rd9573, %rd9549;
	and.b64  	%rd9615, %rd9597, %rd9614;
	xor.b64  	%rd9616, %rd9615, %rd9549;
	add.s64 	%rd9617, %rd9525, %rd21571;
	add.s64 	%rd9618, %rd9617, %rd21447;
	add.s64 	%rd9619, %rd9618, %rd9616;
	add.s64 	%rd9620, %rd9619, %rd9613;
	add.s64 	%rd9621, %rd9620, %rd9536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5995,%dummy}, %rd9608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5996}, %rd9608;
	}
	shf.r.wrap.b32 	%r5997, %r5996, %r5995, 28;
	shf.r.wrap.b32 	%r5998, %r5995, %r5996, 28;
	mov.b64 	%rd9622, {%r5998, %r5997};
	shf.l.wrap.b32 	%r5999, %r5995, %r5996, 30;
	shf.l.wrap.b32 	%r6000, %r5996, %r5995, 30;
	mov.b64 	%rd9623, {%r6000, %r5999};
	xor.b64  	%rd9624, %rd9623, %rd9622;
	shf.l.wrap.b32 	%r6001, %r5995, %r5996, 25;
	shf.l.wrap.b32 	%r6002, %r5996, %r5995, 25;
	mov.b64 	%rd9625, {%r6002, %r6001};
	xor.b64  	%rd9626, %rd9624, %rd9625;
	xor.b64  	%rd9627, %rd9608, %rd9560;
	xor.b64  	%rd9628, %rd9608, %rd9584;
	and.b64  	%rd9629, %rd9628, %rd9627;
	xor.b64  	%rd9630, %rd9629, %rd9608;
	add.s64 	%rd9631, %rd9620, %rd9630;
	add.s64 	%rd9632, %rd9631, %rd9626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6003,%dummy}, %rd9621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6004}, %rd9621;
	}
	shf.r.wrap.b32 	%r6005, %r6004, %r6003, 14;
	shf.r.wrap.b32 	%r6006, %r6003, %r6004, 14;
	mov.b64 	%rd9633, {%r6006, %r6005};
	shf.r.wrap.b32 	%r6007, %r6004, %r6003, 18;
	shf.r.wrap.b32 	%r6008, %r6003, %r6004, 18;
	mov.b64 	%rd9634, {%r6008, %r6007};
	xor.b64  	%rd9635, %rd9634, %rd9633;
	shf.l.wrap.b32 	%r6009, %r6003, %r6004, 23;
	shf.l.wrap.b32 	%r6010, %r6004, %r6003, 23;
	mov.b64 	%rd9636, {%r6010, %r6009};
	xor.b64  	%rd9637, %rd9635, %rd9636;
	xor.b64  	%rd9638, %rd9597, %rd9573;
	and.b64  	%rd9639, %rd9621, %rd9638;
	xor.b64  	%rd9640, %rd9639, %rd9573;
	add.s64 	%rd9641, %rd9549, %rd21572;
	add.s64 	%rd9642, %rd9641, %rd21446;
	add.s64 	%rd9643, %rd9642, %rd9640;
	add.s64 	%rd9644, %rd9643, %rd9637;
	add.s64 	%rd9645, %rd9644, %rd9560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6011,%dummy}, %rd9632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6012}, %rd9632;
	}
	shf.r.wrap.b32 	%r6013, %r6012, %r6011, 28;
	shf.r.wrap.b32 	%r6014, %r6011, %r6012, 28;
	mov.b64 	%rd9646, {%r6014, %r6013};
	shf.l.wrap.b32 	%r6015, %r6011, %r6012, 30;
	shf.l.wrap.b32 	%r6016, %r6012, %r6011, 30;
	mov.b64 	%rd9647, {%r6016, %r6015};
	xor.b64  	%rd9648, %rd9647, %rd9646;
	shf.l.wrap.b32 	%r6017, %r6011, %r6012, 25;
	shf.l.wrap.b32 	%r6018, %r6012, %r6011, 25;
	mov.b64 	%rd9649, {%r6018, %r6017};
	xor.b64  	%rd9650, %rd9648, %rd9649;
	xor.b64  	%rd9651, %rd9632, %rd9584;
	xor.b64  	%rd9652, %rd9632, %rd9608;
	and.b64  	%rd9653, %rd9652, %rd9651;
	xor.b64  	%rd9654, %rd9653, %rd9632;
	add.s64 	%rd9655, %rd9644, %rd9654;
	add.s64 	%rd9656, %rd9655, %rd9650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6019,%dummy}, %rd9645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6020}, %rd9645;
	}
	shf.r.wrap.b32 	%r6021, %r6020, %r6019, 14;
	shf.r.wrap.b32 	%r6022, %r6019, %r6020, 14;
	mov.b64 	%rd9657, {%r6022, %r6021};
	shf.r.wrap.b32 	%r6023, %r6020, %r6019, 18;
	shf.r.wrap.b32 	%r6024, %r6019, %r6020, 18;
	mov.b64 	%rd9658, {%r6024, %r6023};
	xor.b64  	%rd9659, %rd9658, %rd9657;
	shf.l.wrap.b32 	%r6025, %r6019, %r6020, 23;
	shf.l.wrap.b32 	%r6026, %r6020, %r6019, 23;
	mov.b64 	%rd9660, {%r6026, %r6025};
	xor.b64  	%rd9661, %rd9659, %rd9660;
	xor.b64  	%rd9662, %rd9621, %rd9597;
	and.b64  	%rd9663, %rd9645, %rd9662;
	xor.b64  	%rd9664, %rd9663, %rd9597;
	add.s64 	%rd9665, %rd9573, %rd21573;
	add.s64 	%rd9666, %rd9665, %rd21445;
	add.s64 	%rd9667, %rd9666, %rd9664;
	add.s64 	%rd9668, %rd9667, %rd9661;
	add.s64 	%rd9669, %rd9668, %rd9584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6027,%dummy}, %rd9656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6028}, %rd9656;
	}
	shf.r.wrap.b32 	%r6029, %r6028, %r6027, 28;
	shf.r.wrap.b32 	%r6030, %r6027, %r6028, 28;
	mov.b64 	%rd9670, {%r6030, %r6029};
	shf.l.wrap.b32 	%r6031, %r6027, %r6028, 30;
	shf.l.wrap.b32 	%r6032, %r6028, %r6027, 30;
	mov.b64 	%rd9671, {%r6032, %r6031};
	xor.b64  	%rd9672, %rd9671, %rd9670;
	shf.l.wrap.b32 	%r6033, %r6027, %r6028, 25;
	shf.l.wrap.b32 	%r6034, %r6028, %r6027, 25;
	mov.b64 	%rd9673, {%r6034, %r6033};
	xor.b64  	%rd9674, %rd9672, %rd9673;
	xor.b64  	%rd9675, %rd9656, %rd9608;
	xor.b64  	%rd9676, %rd9656, %rd9632;
	and.b64  	%rd9677, %rd9676, %rd9675;
	xor.b64  	%rd9678, %rd9677, %rd9656;
	add.s64 	%rd9679, %rd9668, %rd9678;
	add.s64 	%rd9680, %rd9679, %rd9674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6035,%dummy}, %rd9669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6036}, %rd9669;
	}
	shf.r.wrap.b32 	%r6037, %r6036, %r6035, 14;
	shf.r.wrap.b32 	%r6038, %r6035, %r6036, 14;
	mov.b64 	%rd9681, {%r6038, %r6037};
	shf.r.wrap.b32 	%r6039, %r6036, %r6035, 18;
	shf.r.wrap.b32 	%r6040, %r6035, %r6036, 18;
	mov.b64 	%rd9682, {%r6040, %r6039};
	xor.b64  	%rd9683, %rd9682, %rd9681;
	shf.l.wrap.b32 	%r6041, %r6035, %r6036, 23;
	shf.l.wrap.b32 	%r6042, %r6036, %r6035, 23;
	mov.b64 	%rd9684, {%r6042, %r6041};
	xor.b64  	%rd9685, %rd9683, %rd9684;
	xor.b64  	%rd9686, %rd9645, %rd9621;
	and.b64  	%rd9687, %rd9669, %rd9686;
	xor.b64  	%rd9688, %rd9687, %rd9621;
	add.s64 	%rd9689, %rd9597, %rd21557;
	add.s64 	%rd9690, %rd9689, %rd21444;
	add.s64 	%rd9691, %rd9690, %rd9688;
	add.s64 	%rd9692, %rd9691, %rd9685;
	add.s64 	%rd9693, %rd9692, %rd9608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6043,%dummy}, %rd9680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6044}, %rd9680;
	}
	shf.r.wrap.b32 	%r6045, %r6044, %r6043, 28;
	shf.r.wrap.b32 	%r6046, %r6043, %r6044, 28;
	mov.b64 	%rd9694, {%r6046, %r6045};
	shf.l.wrap.b32 	%r6047, %r6043, %r6044, 30;
	shf.l.wrap.b32 	%r6048, %r6044, %r6043, 30;
	mov.b64 	%rd9695, {%r6048, %r6047};
	xor.b64  	%rd9696, %rd9695, %rd9694;
	shf.l.wrap.b32 	%r6049, %r6043, %r6044, 25;
	shf.l.wrap.b32 	%r6050, %r6044, %r6043, 25;
	mov.b64 	%rd9697, {%r6050, %r6049};
	xor.b64  	%rd9698, %rd9696, %rd9697;
	xor.b64  	%rd9699, %rd9680, %rd9632;
	xor.b64  	%rd9700, %rd9680, %rd9656;
	and.b64  	%rd9701, %rd9700, %rd9699;
	xor.b64  	%rd9702, %rd9701, %rd9680;
	add.s64 	%rd9703, %rd9692, %rd9702;
	add.s64 	%rd9704, %rd9703, %rd9698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6051,%dummy}, %rd9693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6052}, %rd9693;
	}
	shf.r.wrap.b32 	%r6053, %r6052, %r6051, 14;
	shf.r.wrap.b32 	%r6054, %r6051, %r6052, 14;
	mov.b64 	%rd9705, {%r6054, %r6053};
	shf.r.wrap.b32 	%r6055, %r6052, %r6051, 18;
	shf.r.wrap.b32 	%r6056, %r6051, %r6052, 18;
	mov.b64 	%rd9706, {%r6056, %r6055};
	xor.b64  	%rd9707, %rd9706, %rd9705;
	shf.l.wrap.b32 	%r6057, %r6051, %r6052, 23;
	shf.l.wrap.b32 	%r6058, %r6052, %r6051, 23;
	mov.b64 	%rd9708, {%r6058, %r6057};
	xor.b64  	%rd9709, %rd9707, %rd9708;
	xor.b64  	%rd9710, %rd9669, %rd9645;
	and.b64  	%rd9711, %rd9693, %rd9710;
	xor.b64  	%rd9712, %rd9711, %rd9645;
	add.s64 	%rd9713, %rd9621, %rd21556;
	add.s64 	%rd9714, %rd9713, %rd21443;
	add.s64 	%rd9715, %rd9714, %rd9712;
	add.s64 	%rd9716, %rd9715, %rd9709;
	add.s64 	%rd9717, %rd9716, %rd9632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6059,%dummy}, %rd9704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6060}, %rd9704;
	}
	shf.r.wrap.b32 	%r6061, %r6060, %r6059, 28;
	shf.r.wrap.b32 	%r6062, %r6059, %r6060, 28;
	mov.b64 	%rd9718, {%r6062, %r6061};
	shf.l.wrap.b32 	%r6063, %r6059, %r6060, 30;
	shf.l.wrap.b32 	%r6064, %r6060, %r6059, 30;
	mov.b64 	%rd9719, {%r6064, %r6063};
	xor.b64  	%rd9720, %rd9719, %rd9718;
	shf.l.wrap.b32 	%r6065, %r6059, %r6060, 25;
	shf.l.wrap.b32 	%r6066, %r6060, %r6059, 25;
	mov.b64 	%rd9721, {%r6066, %r6065};
	xor.b64  	%rd9722, %rd9720, %rd9721;
	xor.b64  	%rd9723, %rd9704, %rd9656;
	xor.b64  	%rd9724, %rd9704, %rd9680;
	and.b64  	%rd9725, %rd9724, %rd9723;
	xor.b64  	%rd9726, %rd9725, %rd9704;
	add.s64 	%rd9727, %rd9716, %rd9726;
	add.s64 	%rd9728, %rd9727, %rd9722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6067,%dummy}, %rd9717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6068}, %rd9717;
	}
	shf.r.wrap.b32 	%r6069, %r6068, %r6067, 14;
	shf.r.wrap.b32 	%r6070, %r6067, %r6068, 14;
	mov.b64 	%rd9729, {%r6070, %r6069};
	shf.r.wrap.b32 	%r6071, %r6068, %r6067, 18;
	shf.r.wrap.b32 	%r6072, %r6067, %r6068, 18;
	mov.b64 	%rd9730, {%r6072, %r6071};
	xor.b64  	%rd9731, %rd9730, %rd9729;
	shf.l.wrap.b32 	%r6073, %r6067, %r6068, 23;
	shf.l.wrap.b32 	%r6074, %r6068, %r6067, 23;
	mov.b64 	%rd9732, {%r6074, %r6073};
	xor.b64  	%rd9733, %rd9731, %rd9732;
	xor.b64  	%rd9734, %rd9693, %rd9669;
	and.b64  	%rd9735, %rd9717, %rd9734;
	xor.b64  	%rd9736, %rd9735, %rd9669;
	add.s64 	%rd9737, %rd9645, %rd21555;
	add.s64 	%rd9738, %rd9737, %rd21442;
	add.s64 	%rd9739, %rd9738, %rd9736;
	add.s64 	%rd9740, %rd9739, %rd9733;
	add.s64 	%rd9741, %rd9740, %rd9656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6075,%dummy}, %rd9728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6076}, %rd9728;
	}
	shf.r.wrap.b32 	%r6077, %r6076, %r6075, 28;
	shf.r.wrap.b32 	%r6078, %r6075, %r6076, 28;
	mov.b64 	%rd9742, {%r6078, %r6077};
	shf.l.wrap.b32 	%r6079, %r6075, %r6076, 30;
	shf.l.wrap.b32 	%r6080, %r6076, %r6075, 30;
	mov.b64 	%rd9743, {%r6080, %r6079};
	xor.b64  	%rd9744, %rd9743, %rd9742;
	shf.l.wrap.b32 	%r6081, %r6075, %r6076, 25;
	shf.l.wrap.b32 	%r6082, %r6076, %r6075, 25;
	mov.b64 	%rd9745, {%r6082, %r6081};
	xor.b64  	%rd9746, %rd9744, %rd9745;
	xor.b64  	%rd9747, %rd9728, %rd9680;
	xor.b64  	%rd9748, %rd9728, %rd9704;
	and.b64  	%rd9749, %rd9748, %rd9747;
	xor.b64  	%rd9750, %rd9749, %rd9728;
	add.s64 	%rd9751, %rd9740, %rd9750;
	add.s64 	%rd9752, %rd9751, %rd9746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6083,%dummy}, %rd9741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6084}, %rd9741;
	}
	shf.r.wrap.b32 	%r6085, %r6084, %r6083, 14;
	shf.r.wrap.b32 	%r6086, %r6083, %r6084, 14;
	mov.b64 	%rd9753, {%r6086, %r6085};
	shf.r.wrap.b32 	%r6087, %r6084, %r6083, 18;
	shf.r.wrap.b32 	%r6088, %r6083, %r6084, 18;
	mov.b64 	%rd9754, {%r6088, %r6087};
	xor.b64  	%rd9755, %rd9754, %rd9753;
	shf.l.wrap.b32 	%r6089, %r6083, %r6084, 23;
	shf.l.wrap.b32 	%r6090, %r6084, %r6083, 23;
	mov.b64 	%rd9756, {%r6090, %r6089};
	xor.b64  	%rd9757, %rd9755, %rd9756;
	xor.b64  	%rd9758, %rd9717, %rd9693;
	and.b64  	%rd9759, %rd9741, %rd9758;
	xor.b64  	%rd9760, %rd9759, %rd9693;
	add.s64 	%rd9761, %rd9669, %rd21554;
	add.s64 	%rd9762, %rd9761, %rd21441;
	add.s64 	%rd9763, %rd9762, %rd9760;
	add.s64 	%rd9764, %rd9763, %rd9757;
	add.s64 	%rd9765, %rd9764, %rd9680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6091,%dummy}, %rd9752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6092}, %rd9752;
	}
	shf.r.wrap.b32 	%r6093, %r6092, %r6091, 28;
	shf.r.wrap.b32 	%r6094, %r6091, %r6092, 28;
	mov.b64 	%rd9766, {%r6094, %r6093};
	shf.l.wrap.b32 	%r6095, %r6091, %r6092, 30;
	shf.l.wrap.b32 	%r6096, %r6092, %r6091, 30;
	mov.b64 	%rd9767, {%r6096, %r6095};
	xor.b64  	%rd9768, %rd9767, %rd9766;
	shf.l.wrap.b32 	%r6097, %r6091, %r6092, 25;
	shf.l.wrap.b32 	%r6098, %r6092, %r6091, 25;
	mov.b64 	%rd9769, {%r6098, %r6097};
	xor.b64  	%rd9770, %rd9768, %rd9769;
	xor.b64  	%rd9771, %rd9752, %rd9704;
	xor.b64  	%rd9772, %rd9752, %rd9728;
	and.b64  	%rd9773, %rd9772, %rd9771;
	xor.b64  	%rd9774, %rd9773, %rd9752;
	add.s64 	%rd9775, %rd9764, %rd9774;
	add.s64 	%rd9776, %rd9775, %rd9770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6099,%dummy}, %rd9765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6100}, %rd9765;
	}
	shf.r.wrap.b32 	%r6101, %r6100, %r6099, 14;
	shf.r.wrap.b32 	%r6102, %r6099, %r6100, 14;
	mov.b64 	%rd9777, {%r6102, %r6101};
	shf.r.wrap.b32 	%r6103, %r6100, %r6099, 18;
	shf.r.wrap.b32 	%r6104, %r6099, %r6100, 18;
	mov.b64 	%rd9778, {%r6104, %r6103};
	xor.b64  	%rd9779, %rd9778, %rd9777;
	shf.l.wrap.b32 	%r6105, %r6099, %r6100, 23;
	shf.l.wrap.b32 	%r6106, %r6100, %r6099, 23;
	mov.b64 	%rd9780, {%r6106, %r6105};
	xor.b64  	%rd9781, %rd9779, %rd9780;
	xor.b64  	%rd9782, %rd9741, %rd9717;
	and.b64  	%rd9783, %rd9765, %rd9782;
	xor.b64  	%rd9784, %rd9783, %rd9717;
	add.s64 	%rd9785, %rd9693, %rd21553;
	add.s64 	%rd9786, %rd9785, %rd21440;
	add.s64 	%rd9787, %rd9786, %rd9784;
	add.s64 	%rd9788, %rd9787, %rd9781;
	add.s64 	%rd21565, %rd9788, %rd9704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6107,%dummy}, %rd9776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6108}, %rd9776;
	}
	shf.r.wrap.b32 	%r6109, %r6108, %r6107, 28;
	shf.r.wrap.b32 	%r6110, %r6107, %r6108, 28;
	mov.b64 	%rd9789, {%r6110, %r6109};
	shf.l.wrap.b32 	%r6111, %r6107, %r6108, 30;
	shf.l.wrap.b32 	%r6112, %r6108, %r6107, 30;
	mov.b64 	%rd9790, {%r6112, %r6111};
	xor.b64  	%rd9791, %rd9790, %rd9789;
	shf.l.wrap.b32 	%r6113, %r6107, %r6108, 25;
	shf.l.wrap.b32 	%r6114, %r6108, %r6107, 25;
	mov.b64 	%rd9792, {%r6114, %r6113};
	xor.b64  	%rd9793, %rd9791, %rd9792;
	xor.b64  	%rd9794, %rd9776, %rd9728;
	xor.b64  	%rd9795, %rd9776, %rd9752;
	and.b64  	%rd9796, %rd9795, %rd9794;
	xor.b64  	%rd9797, %rd9796, %rd9776;
	add.s64 	%rd9798, %rd9788, %rd9797;
	add.s64 	%rd21561, %rd9798, %rd9793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6115,%dummy}, %rd21565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6116}, %rd21565;
	}
	shf.r.wrap.b32 	%r6117, %r6116, %r6115, 14;
	shf.r.wrap.b32 	%r6118, %r6115, %r6116, 14;
	mov.b64 	%rd9799, {%r6118, %r6117};
	shf.r.wrap.b32 	%r6119, %r6116, %r6115, 18;
	shf.r.wrap.b32 	%r6120, %r6115, %r6116, 18;
	mov.b64 	%rd9800, {%r6120, %r6119};
	xor.b64  	%rd9801, %rd9800, %rd9799;
	shf.l.wrap.b32 	%r6121, %r6115, %r6116, 23;
	shf.l.wrap.b32 	%r6122, %r6116, %r6115, 23;
	mov.b64 	%rd9802, {%r6122, %r6121};
	xor.b64  	%rd9803, %rd9801, %rd9802;
	xor.b64  	%rd9804, %rd9765, %rd9741;
	and.b64  	%rd9805, %rd21565, %rd9804;
	xor.b64  	%rd9806, %rd9805, %rd9741;
	add.s64 	%rd9807, %rd9717, %rd21552;
	add.s64 	%rd9808, %rd9807, %rd21439;
	add.s64 	%rd9809, %rd9808, %rd9806;
	add.s64 	%rd9810, %rd9809, %rd9803;
	add.s64 	%rd21564, %rd9810, %rd9728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6123,%dummy}, %rd21561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6124}, %rd21561;
	}
	shf.r.wrap.b32 	%r6125, %r6124, %r6123, 28;
	shf.r.wrap.b32 	%r6126, %r6123, %r6124, 28;
	mov.b64 	%rd9811, {%r6126, %r6125};
	shf.l.wrap.b32 	%r6127, %r6123, %r6124, 30;
	shf.l.wrap.b32 	%r6128, %r6124, %r6123, 30;
	mov.b64 	%rd9812, {%r6128, %r6127};
	xor.b64  	%rd9813, %rd9812, %rd9811;
	shf.l.wrap.b32 	%r6129, %r6123, %r6124, 25;
	shf.l.wrap.b32 	%r6130, %r6124, %r6123, 25;
	mov.b64 	%rd9814, {%r6130, %r6129};
	xor.b64  	%rd9815, %rd9813, %rd9814;
	xor.b64  	%rd9816, %rd21561, %rd9752;
	xor.b64  	%rd9817, %rd21561, %rd9776;
	and.b64  	%rd9818, %rd9817, %rd9816;
	xor.b64  	%rd9819, %rd9818, %rd21561;
	add.s64 	%rd9820, %rd9810, %rd9819;
	add.s64 	%rd21560, %rd9820, %rd9815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6131,%dummy}, %rd21564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6132}, %rd21564;
	}
	shf.r.wrap.b32 	%r6133, %r6132, %r6131, 14;
	shf.r.wrap.b32 	%r6134, %r6131, %r6132, 14;
	mov.b64 	%rd9821, {%r6134, %r6133};
	shf.r.wrap.b32 	%r6135, %r6132, %r6131, 18;
	shf.r.wrap.b32 	%r6136, %r6131, %r6132, 18;
	mov.b64 	%rd9822, {%r6136, %r6135};
	xor.b64  	%rd9823, %rd9822, %rd9821;
	shf.l.wrap.b32 	%r6137, %r6131, %r6132, 23;
	shf.l.wrap.b32 	%r6138, %r6132, %r6131, 23;
	mov.b64 	%rd9824, {%r6138, %r6137};
	xor.b64  	%rd9825, %rd9823, %rd9824;
	xor.b64  	%rd9826, %rd21565, %rd9765;
	and.b64  	%rd9827, %rd21564, %rd9826;
	xor.b64  	%rd9828, %rd9827, %rd9765;
	add.s64 	%rd9829, %rd9741, %rd21551;
	add.s64 	%rd9830, %rd9829, %rd21438;
	add.s64 	%rd9831, %rd9830, %rd9828;
	add.s64 	%rd9832, %rd9831, %rd9825;
	add.s64 	%rd21563, %rd9832, %rd9752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6139,%dummy}, %rd21560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6140}, %rd21560;
	}
	shf.r.wrap.b32 	%r6141, %r6140, %r6139, 28;
	shf.r.wrap.b32 	%r6142, %r6139, %r6140, 28;
	mov.b64 	%rd9833, {%r6142, %r6141};
	shf.l.wrap.b32 	%r6143, %r6139, %r6140, 30;
	shf.l.wrap.b32 	%r6144, %r6140, %r6139, 30;
	mov.b64 	%rd9834, {%r6144, %r6143};
	xor.b64  	%rd9835, %rd9834, %rd9833;
	shf.l.wrap.b32 	%r6145, %r6139, %r6140, 25;
	shf.l.wrap.b32 	%r6146, %r6140, %r6139, 25;
	mov.b64 	%rd9836, {%r6146, %r6145};
	xor.b64  	%rd9837, %rd9835, %rd9836;
	xor.b64  	%rd9838, %rd21560, %rd9776;
	xor.b64  	%rd9839, %rd21560, %rd21561;
	and.b64  	%rd9840, %rd9839, %rd9838;
	xor.b64  	%rd9841, %rd9840, %rd21560;
	add.s64 	%rd9842, %rd9832, %rd9841;
	add.s64 	%rd21559, %rd9842, %rd9837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6147,%dummy}, %rd21563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6148}, %rd21563;
	}
	shf.r.wrap.b32 	%r6149, %r6148, %r6147, 14;
	shf.r.wrap.b32 	%r6150, %r6147, %r6148, 14;
	mov.b64 	%rd9843, {%r6150, %r6149};
	shf.r.wrap.b32 	%r6151, %r6148, %r6147, 18;
	shf.r.wrap.b32 	%r6152, %r6147, %r6148, 18;
	mov.b64 	%rd9844, {%r6152, %r6151};
	xor.b64  	%rd9845, %rd9844, %rd9843;
	shf.l.wrap.b32 	%r6153, %r6147, %r6148, 23;
	shf.l.wrap.b32 	%r6154, %r6148, %r6147, 23;
	mov.b64 	%rd9846, {%r6154, %r6153};
	xor.b64  	%rd9847, %rd9845, %rd9846;
	xor.b64  	%rd9848, %rd21564, %rd21565;
	and.b64  	%rd9849, %rd21563, %rd9848;
	xor.b64  	%rd9850, %rd9849, %rd21565;
	add.s64 	%rd9851, %rd9765, %rd21550;
	add.s64 	%rd9852, %rd9851, %rd21437;
	add.s64 	%rd9853, %rd9852, %rd9850;
	add.s64 	%rd9854, %rd9853, %rd9847;
	add.s64 	%rd21562, %rd9854, %rd9776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6155,%dummy}, %rd21559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6156}, %rd21559;
	}
	shf.r.wrap.b32 	%r6157, %r6156, %r6155, 28;
	shf.r.wrap.b32 	%r6158, %r6155, %r6156, 28;
	mov.b64 	%rd9855, {%r6158, %r6157};
	shf.l.wrap.b32 	%r6159, %r6155, %r6156, 30;
	shf.l.wrap.b32 	%r6160, %r6156, %r6155, 30;
	mov.b64 	%rd9856, {%r6160, %r6159};
	xor.b64  	%rd9857, %rd9856, %rd9855;
	shf.l.wrap.b32 	%r6161, %r6155, %r6156, 25;
	shf.l.wrap.b32 	%r6162, %r6156, %r6155, 25;
	mov.b64 	%rd9858, {%r6162, %r6161};
	xor.b64  	%rd9859, %rd9857, %rd9858;
	xor.b64  	%rd9860, %rd21559, %rd21561;
	xor.b64  	%rd9861, %rd21559, %rd21560;
	and.b64  	%rd9862, %rd9861, %rd9860;
	xor.b64  	%rd9863, %rd9862, %rd21559;
	add.s64 	%rd9864, %rd9854, %rd9863;
	add.s64 	%rd21558, %rd9864, %rd9859;
	mov.u32 	%r14392, 16;

BB1_161:
	shr.u64 	%rd9865, %rd21551, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6163,%dummy}, %rd21551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6164}, %rd21551;
	}
	shf.r.wrap.b32 	%r6165, %r6164, %r6163, 19;
	shf.r.wrap.b32 	%r6166, %r6163, %r6164, 19;
	mov.b64 	%rd9866, {%r6166, %r6165};
	xor.b64  	%rd9867, %rd9866, %rd9865;
	shf.l.wrap.b32 	%r6167, %r6163, %r6164, 3;
	shf.l.wrap.b32 	%r6168, %r6164, %r6163, 3;
	mov.b64 	%rd9868, {%r6168, %r6167};
	xor.b64  	%rd9869, %rd9867, %rd9868;
	shr.u64 	%rd9870, %rd21567, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6169,%dummy}, %rd21567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6170}, %rd21567;
	}
	shf.r.wrap.b32 	%r6171, %r6170, %r6169, 1;
	shf.r.wrap.b32 	%r6172, %r6169, %r6170, 1;
	mov.b64 	%rd9871, {%r6172, %r6171};
	xor.b64  	%rd9872, %rd9871, %rd9870;
	shf.r.wrap.b32 	%r6173, %r6170, %r6169, 8;
	shf.r.wrap.b32 	%r6174, %r6169, %r6170, 8;
	mov.b64 	%rd9873, {%r6174, %r6173};
	xor.b64  	%rd9874, %rd9872, %rd9873;
	add.s64 	%rd9875, %rd21556, %rd21566;
	add.s64 	%rd9876, %rd9875, %rd9869;
	add.s64 	%rd21566, %rd9876, %rd9874;
	shr.u64 	%rd9877, %rd21550, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6175,%dummy}, %rd21550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6176}, %rd21550;
	}
	shf.r.wrap.b32 	%r6177, %r6176, %r6175, 19;
	shf.r.wrap.b32 	%r6178, %r6175, %r6176, 19;
	mov.b64 	%rd9878, {%r6178, %r6177};
	xor.b64  	%rd9879, %rd9878, %rd9877;
	shf.l.wrap.b32 	%r6179, %r6175, %r6176, 3;
	shf.l.wrap.b32 	%r6180, %r6176, %r6175, 3;
	mov.b64 	%rd9880, {%r6180, %r6179};
	xor.b64  	%rd9881, %rd9879, %rd9880;
	shr.u64 	%rd9882, %rd21568, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6181,%dummy}, %rd21568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6182}, %rd21568;
	}
	shf.r.wrap.b32 	%r6183, %r6182, %r6181, 1;
	shf.r.wrap.b32 	%r6184, %r6181, %r6182, 1;
	mov.b64 	%rd9883, {%r6184, %r6183};
	xor.b64  	%rd9884, %rd9883, %rd9882;
	shf.r.wrap.b32 	%r6185, %r6182, %r6181, 8;
	shf.r.wrap.b32 	%r6186, %r6181, %r6182, 8;
	mov.b64 	%rd9885, {%r6186, %r6185};
	xor.b64  	%rd9886, %rd9884, %rd9885;
	add.s64 	%rd9887, %rd21555, %rd21567;
	add.s64 	%rd9888, %rd9887, %rd9881;
	add.s64 	%rd21567, %rd9888, %rd9886;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6187,%dummy}, %rd21566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6188}, %rd21566;
	}
	shf.r.wrap.b32 	%r6189, %r6188, %r6187, 19;
	shf.r.wrap.b32 	%r6190, %r6187, %r6188, 19;
	mov.b64 	%rd9889, {%r6190, %r6189};
	shf.l.wrap.b32 	%r6191, %r6187, %r6188, 3;
	shf.l.wrap.b32 	%r6192, %r6188, %r6187, 3;
	mov.b64 	%rd9890, {%r6192, %r6191};
	shr.u64 	%rd9891, %rd21566, 6;
	xor.b64  	%rd9892, %rd9889, %rd9891;
	xor.b64  	%rd9893, %rd9892, %rd9890;
	shr.u64 	%rd9894, %rd21569, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6193,%dummy}, %rd21569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6194}, %rd21569;
	}
	shf.r.wrap.b32 	%r6195, %r6194, %r6193, 1;
	shf.r.wrap.b32 	%r6196, %r6193, %r6194, 1;
	mov.b64 	%rd9895, {%r6196, %r6195};
	xor.b64  	%rd9896, %rd9895, %rd9894;
	shf.r.wrap.b32 	%r6197, %r6194, %r6193, 8;
	shf.r.wrap.b32 	%r6198, %r6193, %r6194, 8;
	mov.b64 	%rd9897, {%r6198, %r6197};
	xor.b64  	%rd9898, %rd9896, %rd9897;
	add.s64 	%rd9899, %rd21554, %rd21568;
	add.s64 	%rd9900, %rd9899, %rd9893;
	add.s64 	%rd21568, %rd9900, %rd9898;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6199,%dummy}, %rd21567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6200}, %rd21567;
	}
	shf.r.wrap.b32 	%r6201, %r6200, %r6199, 19;
	shf.r.wrap.b32 	%r6202, %r6199, %r6200, 19;
	mov.b64 	%rd9901, {%r6202, %r6201};
	shf.l.wrap.b32 	%r6203, %r6199, %r6200, 3;
	shf.l.wrap.b32 	%r6204, %r6200, %r6199, 3;
	mov.b64 	%rd9902, {%r6204, %r6203};
	shr.u64 	%rd9903, %rd21567, 6;
	xor.b64  	%rd9904, %rd9901, %rd9903;
	xor.b64  	%rd9905, %rd9904, %rd9902;
	shr.u64 	%rd9906, %rd21570, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6205,%dummy}, %rd21570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6206}, %rd21570;
	}
	shf.r.wrap.b32 	%r6207, %r6206, %r6205, 1;
	shf.r.wrap.b32 	%r6208, %r6205, %r6206, 1;
	mov.b64 	%rd9907, {%r6208, %r6207};
	xor.b64  	%rd9908, %rd9907, %rd9906;
	shf.r.wrap.b32 	%r6209, %r6206, %r6205, 8;
	shf.r.wrap.b32 	%r6210, %r6205, %r6206, 8;
	mov.b64 	%rd9909, {%r6210, %r6209};
	xor.b64  	%rd9910, %rd9908, %rd9909;
	add.s64 	%rd9911, %rd21553, %rd21569;
	add.s64 	%rd9912, %rd9911, %rd9905;
	add.s64 	%rd21569, %rd9912, %rd9910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6211,%dummy}, %rd21568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6212}, %rd21568;
	}
	shf.r.wrap.b32 	%r6213, %r6212, %r6211, 19;
	shf.r.wrap.b32 	%r6214, %r6211, %r6212, 19;
	mov.b64 	%rd9913, {%r6214, %r6213};
	shf.l.wrap.b32 	%r6215, %r6211, %r6212, 3;
	shf.l.wrap.b32 	%r6216, %r6212, %r6211, 3;
	mov.b64 	%rd9914, {%r6216, %r6215};
	shr.u64 	%rd9915, %rd21568, 6;
	xor.b64  	%rd9916, %rd9913, %rd9915;
	xor.b64  	%rd9917, %rd9916, %rd9914;
	shr.u64 	%rd9918, %rd21571, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6217,%dummy}, %rd21571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6218}, %rd21571;
	}
	shf.r.wrap.b32 	%r6219, %r6218, %r6217, 1;
	shf.r.wrap.b32 	%r6220, %r6217, %r6218, 1;
	mov.b64 	%rd9919, {%r6220, %r6219};
	xor.b64  	%rd9920, %rd9919, %rd9918;
	shf.r.wrap.b32 	%r6221, %r6218, %r6217, 8;
	shf.r.wrap.b32 	%r6222, %r6217, %r6218, 8;
	mov.b64 	%rd9921, {%r6222, %r6221};
	xor.b64  	%rd9922, %rd9920, %rd9921;
	add.s64 	%rd9923, %rd21552, %rd21570;
	add.s64 	%rd9924, %rd9923, %rd9917;
	add.s64 	%rd21570, %rd9924, %rd9922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6223,%dummy}, %rd21569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6224}, %rd21569;
	}
	shf.r.wrap.b32 	%r6225, %r6224, %r6223, 19;
	shf.r.wrap.b32 	%r6226, %r6223, %r6224, 19;
	mov.b64 	%rd9925, {%r6226, %r6225};
	shf.l.wrap.b32 	%r6227, %r6223, %r6224, 3;
	shf.l.wrap.b32 	%r6228, %r6224, %r6223, 3;
	mov.b64 	%rd9926, {%r6228, %r6227};
	shr.u64 	%rd9927, %rd21569, 6;
	xor.b64  	%rd9928, %rd9925, %rd9927;
	xor.b64  	%rd9929, %rd9928, %rd9926;
	shr.u64 	%rd9930, %rd21572, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6229,%dummy}, %rd21572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6230}, %rd21572;
	}
	shf.r.wrap.b32 	%r6231, %r6230, %r6229, 1;
	shf.r.wrap.b32 	%r6232, %r6229, %r6230, 1;
	mov.b64 	%rd9931, {%r6232, %r6231};
	xor.b64  	%rd9932, %rd9931, %rd9930;
	shf.r.wrap.b32 	%r6233, %r6230, %r6229, 8;
	shf.r.wrap.b32 	%r6234, %r6229, %r6230, 8;
	mov.b64 	%rd9933, {%r6234, %r6233};
	xor.b64  	%rd9934, %rd9932, %rd9933;
	add.s64 	%rd9935, %rd21551, %rd21571;
	add.s64 	%rd9936, %rd9935, %rd9929;
	add.s64 	%rd21571, %rd9936, %rd9934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6235,%dummy}, %rd21570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6236}, %rd21570;
	}
	shf.r.wrap.b32 	%r6237, %r6236, %r6235, 19;
	shf.r.wrap.b32 	%r6238, %r6235, %r6236, 19;
	mov.b64 	%rd9937, {%r6238, %r6237};
	shf.l.wrap.b32 	%r6239, %r6235, %r6236, 3;
	shf.l.wrap.b32 	%r6240, %r6236, %r6235, 3;
	mov.b64 	%rd9938, {%r6240, %r6239};
	shr.u64 	%rd9939, %rd21570, 6;
	xor.b64  	%rd9940, %rd9937, %rd9939;
	xor.b64  	%rd9941, %rd9940, %rd9938;
	shr.u64 	%rd9942, %rd21573, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6241,%dummy}, %rd21573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6242}, %rd21573;
	}
	shf.r.wrap.b32 	%r6243, %r6242, %r6241, 1;
	shf.r.wrap.b32 	%r6244, %r6241, %r6242, 1;
	mov.b64 	%rd9943, {%r6244, %r6243};
	xor.b64  	%rd9944, %rd9943, %rd9942;
	shf.r.wrap.b32 	%r6245, %r6242, %r6241, 8;
	shf.r.wrap.b32 	%r6246, %r6241, %r6242, 8;
	mov.b64 	%rd9945, {%r6246, %r6245};
	xor.b64  	%rd9946, %rd9944, %rd9945;
	add.s64 	%rd9947, %rd21550, %rd21572;
	add.s64 	%rd9948, %rd9947, %rd9941;
	add.s64 	%rd21572, %rd9948, %rd9946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6247,%dummy}, %rd21571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6248}, %rd21571;
	}
	shf.r.wrap.b32 	%r6249, %r6248, %r6247, 19;
	shf.r.wrap.b32 	%r6250, %r6247, %r6248, 19;
	mov.b64 	%rd9949, {%r6250, %r6249};
	shf.l.wrap.b32 	%r6251, %r6247, %r6248, 3;
	shf.l.wrap.b32 	%r6252, %r6248, %r6247, 3;
	mov.b64 	%rd9950, {%r6252, %r6251};
	shr.u64 	%rd9951, %rd21571, 6;
	xor.b64  	%rd9952, %rd9949, %rd9951;
	xor.b64  	%rd9953, %rd9952, %rd9950;
	shr.u64 	%rd9954, %rd21557, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6253,%dummy}, %rd21557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6254}, %rd21557;
	}
	shf.r.wrap.b32 	%r6255, %r6254, %r6253, 1;
	shf.r.wrap.b32 	%r6256, %r6253, %r6254, 1;
	mov.b64 	%rd9955, {%r6256, %r6255};
	xor.b64  	%rd9956, %rd9955, %rd9954;
	shf.r.wrap.b32 	%r6257, %r6254, %r6253, 8;
	shf.r.wrap.b32 	%r6258, %r6253, %r6254, 8;
	mov.b64 	%rd9957, {%r6258, %r6257};
	xor.b64  	%rd9958, %rd9956, %rd9957;
	add.s64 	%rd9959, %rd21566, %rd21573;
	add.s64 	%rd9960, %rd9959, %rd9953;
	add.s64 	%rd21573, %rd9960, %rd9958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6259,%dummy}, %rd21572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6260}, %rd21572;
	}
	shf.r.wrap.b32 	%r6261, %r6260, %r6259, 19;
	shf.r.wrap.b32 	%r6262, %r6259, %r6260, 19;
	mov.b64 	%rd9961, {%r6262, %r6261};
	shf.l.wrap.b32 	%r6263, %r6259, %r6260, 3;
	shf.l.wrap.b32 	%r6264, %r6260, %r6259, 3;
	mov.b64 	%rd9962, {%r6264, %r6263};
	shr.u64 	%rd9963, %rd21572, 6;
	xor.b64  	%rd9964, %rd9961, %rd9963;
	xor.b64  	%rd9965, %rd9964, %rd9962;
	shr.u64 	%rd9966, %rd21556, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6265,%dummy}, %rd21556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6266}, %rd21556;
	}
	shf.r.wrap.b32 	%r6267, %r6266, %r6265, 1;
	shf.r.wrap.b32 	%r6268, %r6265, %r6266, 1;
	mov.b64 	%rd9967, {%r6268, %r6267};
	xor.b64  	%rd9968, %rd9967, %rd9966;
	shf.r.wrap.b32 	%r6269, %r6266, %r6265, 8;
	shf.r.wrap.b32 	%r6270, %r6265, %r6266, 8;
	mov.b64 	%rd9969, {%r6270, %r6269};
	xor.b64  	%rd9970, %rd9968, %rd9969;
	add.s64 	%rd9971, %rd21567, %rd21557;
	add.s64 	%rd9972, %rd9971, %rd9965;
	add.s64 	%rd21557, %rd9972, %rd9970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6271,%dummy}, %rd21573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6272}, %rd21573;
	}
	shf.r.wrap.b32 	%r6273, %r6272, %r6271, 19;
	shf.r.wrap.b32 	%r6274, %r6271, %r6272, 19;
	mov.b64 	%rd9973, {%r6274, %r6273};
	shf.l.wrap.b32 	%r6275, %r6271, %r6272, 3;
	shf.l.wrap.b32 	%r6276, %r6272, %r6271, 3;
	mov.b64 	%rd9974, {%r6276, %r6275};
	shr.u64 	%rd9975, %rd21573, 6;
	xor.b64  	%rd9976, %rd9973, %rd9975;
	xor.b64  	%rd9977, %rd9976, %rd9974;
	shr.u64 	%rd9978, %rd21555, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6277,%dummy}, %rd21555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6278}, %rd21555;
	}
	shf.r.wrap.b32 	%r6279, %r6278, %r6277, 1;
	shf.r.wrap.b32 	%r6280, %r6277, %r6278, 1;
	mov.b64 	%rd9979, {%r6280, %r6279};
	xor.b64  	%rd9980, %rd9979, %rd9978;
	shf.r.wrap.b32 	%r6281, %r6278, %r6277, 8;
	shf.r.wrap.b32 	%r6282, %r6277, %r6278, 8;
	mov.b64 	%rd9981, {%r6282, %r6281};
	xor.b64  	%rd9982, %rd9980, %rd9981;
	add.s64 	%rd9983, %rd21568, %rd21556;
	add.s64 	%rd9984, %rd9983, %rd9977;
	add.s64 	%rd21556, %rd9984, %rd9982;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6283,%dummy}, %rd21557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6284}, %rd21557;
	}
	shf.r.wrap.b32 	%r6285, %r6284, %r6283, 19;
	shf.r.wrap.b32 	%r6286, %r6283, %r6284, 19;
	mov.b64 	%rd9985, {%r6286, %r6285};
	shf.l.wrap.b32 	%r6287, %r6283, %r6284, 3;
	shf.l.wrap.b32 	%r6288, %r6284, %r6283, 3;
	mov.b64 	%rd9986, {%r6288, %r6287};
	shr.u64 	%rd9987, %rd21557, 6;
	xor.b64  	%rd9988, %rd9985, %rd9987;
	xor.b64  	%rd9989, %rd9988, %rd9986;
	shr.u64 	%rd9990, %rd21554, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6289,%dummy}, %rd21554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6290}, %rd21554;
	}
	shf.r.wrap.b32 	%r6291, %r6290, %r6289, 1;
	shf.r.wrap.b32 	%r6292, %r6289, %r6290, 1;
	mov.b64 	%rd9991, {%r6292, %r6291};
	xor.b64  	%rd9992, %rd9991, %rd9990;
	shf.r.wrap.b32 	%r6293, %r6290, %r6289, 8;
	shf.r.wrap.b32 	%r6294, %r6289, %r6290, 8;
	mov.b64 	%rd9993, {%r6294, %r6293};
	xor.b64  	%rd9994, %rd9992, %rd9993;
	add.s64 	%rd9995, %rd21569, %rd21555;
	add.s64 	%rd9996, %rd9995, %rd9989;
	add.s64 	%rd21555, %rd9996, %rd9994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6295,%dummy}, %rd21556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6296}, %rd21556;
	}
	shf.r.wrap.b32 	%r6297, %r6296, %r6295, 19;
	shf.r.wrap.b32 	%r6298, %r6295, %r6296, 19;
	mov.b64 	%rd9997, {%r6298, %r6297};
	shf.l.wrap.b32 	%r6299, %r6295, %r6296, 3;
	shf.l.wrap.b32 	%r6300, %r6296, %r6295, 3;
	mov.b64 	%rd9998, {%r6300, %r6299};
	shr.u64 	%rd9999, %rd21556, 6;
	xor.b64  	%rd10000, %rd9997, %rd9999;
	xor.b64  	%rd10001, %rd10000, %rd9998;
	shr.u64 	%rd10002, %rd21553, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6301,%dummy}, %rd21553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6302}, %rd21553;
	}
	shf.r.wrap.b32 	%r6303, %r6302, %r6301, 1;
	shf.r.wrap.b32 	%r6304, %r6301, %r6302, 1;
	mov.b64 	%rd10003, {%r6304, %r6303};
	xor.b64  	%rd10004, %rd10003, %rd10002;
	shf.r.wrap.b32 	%r6305, %r6302, %r6301, 8;
	shf.r.wrap.b32 	%r6306, %r6301, %r6302, 8;
	mov.b64 	%rd10005, {%r6306, %r6305};
	xor.b64  	%rd10006, %rd10004, %rd10005;
	add.s64 	%rd10007, %rd21570, %rd21554;
	add.s64 	%rd10008, %rd10007, %rd10001;
	add.s64 	%rd21554, %rd10008, %rd10006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6307,%dummy}, %rd21555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6308}, %rd21555;
	}
	shf.r.wrap.b32 	%r6309, %r6308, %r6307, 19;
	shf.r.wrap.b32 	%r6310, %r6307, %r6308, 19;
	mov.b64 	%rd10009, {%r6310, %r6309};
	shf.l.wrap.b32 	%r6311, %r6307, %r6308, 3;
	shf.l.wrap.b32 	%r6312, %r6308, %r6307, 3;
	mov.b64 	%rd10010, {%r6312, %r6311};
	shr.u64 	%rd10011, %rd21555, 6;
	xor.b64  	%rd10012, %rd10009, %rd10011;
	xor.b64  	%rd10013, %rd10012, %rd10010;
	shr.u64 	%rd10014, %rd21552, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6313,%dummy}, %rd21552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6314}, %rd21552;
	}
	shf.r.wrap.b32 	%r6315, %r6314, %r6313, 1;
	shf.r.wrap.b32 	%r6316, %r6313, %r6314, 1;
	mov.b64 	%rd10015, {%r6316, %r6315};
	xor.b64  	%rd10016, %rd10015, %rd10014;
	shf.r.wrap.b32 	%r6317, %r6314, %r6313, 8;
	shf.r.wrap.b32 	%r6318, %r6313, %r6314, 8;
	mov.b64 	%rd10017, {%r6318, %r6317};
	xor.b64  	%rd10018, %rd10016, %rd10017;
	add.s64 	%rd10019, %rd21571, %rd21553;
	add.s64 	%rd10020, %rd10019, %rd10013;
	add.s64 	%rd21553, %rd10020, %rd10018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6319,%dummy}, %rd21554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6320}, %rd21554;
	}
	shf.r.wrap.b32 	%r6321, %r6320, %r6319, 19;
	shf.r.wrap.b32 	%r6322, %r6319, %r6320, 19;
	mov.b64 	%rd10021, {%r6322, %r6321};
	shf.l.wrap.b32 	%r6323, %r6319, %r6320, 3;
	shf.l.wrap.b32 	%r6324, %r6320, %r6319, 3;
	mov.b64 	%rd10022, {%r6324, %r6323};
	shr.u64 	%rd10023, %rd21554, 6;
	xor.b64  	%rd10024, %rd10021, %rd10023;
	xor.b64  	%rd10025, %rd10024, %rd10022;
	shr.u64 	%rd10026, %rd21551, 7;
	shf.r.wrap.b32 	%r6325, %r6164, %r6163, 1;
	shf.r.wrap.b32 	%r6326, %r6163, %r6164, 1;
	mov.b64 	%rd10027, {%r6326, %r6325};
	xor.b64  	%rd10028, %rd10027, %rd10026;
	shf.r.wrap.b32 	%r6327, %r6164, %r6163, 8;
	shf.r.wrap.b32 	%r6328, %r6163, %r6164, 8;
	mov.b64 	%rd10029, {%r6328, %r6327};
	xor.b64  	%rd10030, %rd10028, %rd10029;
	add.s64 	%rd10031, %rd21572, %rd21552;
	add.s64 	%rd10032, %rd10031, %rd10025;
	add.s64 	%rd21552, %rd10032, %rd10030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6329,%dummy}, %rd21553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6330}, %rd21553;
	}
	shf.r.wrap.b32 	%r6331, %r6330, %r6329, 19;
	shf.r.wrap.b32 	%r6332, %r6329, %r6330, 19;
	mov.b64 	%rd10033, {%r6332, %r6331};
	shf.l.wrap.b32 	%r6333, %r6329, %r6330, 3;
	shf.l.wrap.b32 	%r6334, %r6330, %r6329, 3;
	mov.b64 	%rd10034, {%r6334, %r6333};
	shr.u64 	%rd10035, %rd21553, 6;
	xor.b64  	%rd10036, %rd10033, %rd10035;
	xor.b64  	%rd10037, %rd10036, %rd10034;
	shr.u64 	%rd10038, %rd21550, 7;
	shf.r.wrap.b32 	%r6335, %r6176, %r6175, 1;
	shf.r.wrap.b32 	%r6336, %r6175, %r6176, 1;
	mov.b64 	%rd10039, {%r6336, %r6335};
	xor.b64  	%rd10040, %rd10039, %rd10038;
	shf.r.wrap.b32 	%r6337, %r6176, %r6175, 8;
	shf.r.wrap.b32 	%r6338, %r6175, %r6176, 8;
	mov.b64 	%rd10041, {%r6338, %r6337};
	xor.b64  	%rd10042, %rd10040, %rd10041;
	add.s64 	%rd10043, %rd21573, %rd21551;
	add.s64 	%rd10044, %rd10043, %rd10037;
	add.s64 	%rd21551, %rd10044, %rd10042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6339,%dummy}, %rd21552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6340}, %rd21552;
	}
	shf.r.wrap.b32 	%r6341, %r6340, %r6339, 19;
	shf.r.wrap.b32 	%r6342, %r6339, %r6340, 19;
	mov.b64 	%rd10045, {%r6342, %r6341};
	shf.l.wrap.b32 	%r6343, %r6339, %r6340, 3;
	shf.l.wrap.b32 	%r6344, %r6340, %r6339, 3;
	mov.b64 	%rd10046, {%r6344, %r6343};
	shr.u64 	%rd10047, %rd21552, 6;
	xor.b64  	%rd10048, %rd10045, %rd10047;
	xor.b64  	%rd10049, %rd10048, %rd10046;
	shf.r.wrap.b32 	%r6345, %r6188, %r6187, 1;
	shf.r.wrap.b32 	%r6346, %r6187, %r6188, 1;
	mov.b64 	%rd10050, {%r6346, %r6345};
	shf.r.wrap.b32 	%r6347, %r6188, %r6187, 8;
	shf.r.wrap.b32 	%r6348, %r6187, %r6188, 8;
	mov.b64 	%rd10051, {%r6348, %r6347};
	shr.u64 	%rd10052, %rd21566, 7;
	xor.b64  	%rd10053, %rd10050, %rd10052;
	xor.b64  	%rd10054, %rd10053, %rd10051;
	add.s64 	%rd10055, %rd21557, %rd21550;
	add.s64 	%rd10056, %rd10055, %rd10049;
	add.s64 	%rd21550, %rd10056, %rd10054;
	mul.wide.s32 	%rd10057, %r14392, 8;
	add.s64 	%rd10059, %rd6761, %rd10057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6349,%dummy}, %rd21562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6350}, %rd21562;
	}
	shf.r.wrap.b32 	%r6351, %r6350, %r6349, 18;
	shf.r.wrap.b32 	%r6352, %r6349, %r6350, 18;
	mov.b64 	%rd10060, {%r6352, %r6351};
	shf.r.wrap.b32 	%r6353, %r6350, %r6349, 14;
	shf.r.wrap.b32 	%r6354, %r6349, %r6350, 14;
	mov.b64 	%rd10061, {%r6354, %r6353};
	xor.b64  	%rd10062, %rd10060, %rd10061;
	shf.l.wrap.b32 	%r6355, %r6349, %r6350, 23;
	shf.l.wrap.b32 	%r6356, %r6350, %r6349, 23;
	mov.b64 	%rd10063, {%r6356, %r6355};
	xor.b64  	%rd10064, %rd10062, %rd10063;
	xor.b64  	%rd10065, %rd21563, %rd21564;
	and.b64  	%rd10066, %rd10065, %rd21562;
	xor.b64  	%rd10067, %rd10066, %rd21564;
	add.s64 	%rd10068, %rd10067, %rd21565;
	add.s64 	%rd10069, %rd10068, %rd21566;
	ld.const.u64 	%rd10070, [%rd10059];
	add.s64 	%rd10071, %rd10069, %rd10070;
	add.s64 	%rd10072, %rd10071, %rd10064;
	add.s64 	%rd10073, %rd10072, %rd21561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6357}, %rd21558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6358,%dummy}, %rd21558;
	}
	shf.l.wrap.b32 	%r6359, %r6358, %r6357, 30;
	shf.l.wrap.b32 	%r6360, %r6357, %r6358, 30;
	mov.b64 	%rd10074, {%r6360, %r6359};
	shf.r.wrap.b32 	%r6361, %r6357, %r6358, 28;
	shf.r.wrap.b32 	%r6362, %r6358, %r6357, 28;
	mov.b64 	%rd10075, {%r6362, %r6361};
	xor.b64  	%rd10076, %rd10074, %rd10075;
	shf.l.wrap.b32 	%r6363, %r6358, %r6357, 25;
	shf.l.wrap.b32 	%r6364, %r6357, %r6358, 25;
	mov.b64 	%rd10077, {%r6364, %r6363};
	xor.b64  	%rd10078, %rd10076, %rd10077;
	xor.b64  	%rd10079, %rd21558, %rd21559;
	xor.b64  	%rd10080, %rd21558, %rd21560;
	and.b64  	%rd10081, %rd10079, %rd10080;
	xor.b64  	%rd10082, %rd10081, %rd21558;
	add.s64 	%rd10083, %rd10072, %rd10082;
	add.s64 	%rd10084, %rd10083, %rd10078;
	add.s32 	%r6365, %r14392, 1;
	mul.wide.s32 	%rd10085, %r6365, 8;
	add.s64 	%rd10086, %rd6761, %rd10085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6366,%dummy}, %rd10073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6367}, %rd10073;
	}
	shf.r.wrap.b32 	%r6368, %r6367, %r6366, 14;
	shf.r.wrap.b32 	%r6369, %r6366, %r6367, 14;
	mov.b64 	%rd10087, {%r6369, %r6368};
	shf.r.wrap.b32 	%r6370, %r6367, %r6366, 18;
	shf.r.wrap.b32 	%r6371, %r6366, %r6367, 18;
	mov.b64 	%rd10088, {%r6371, %r6370};
	xor.b64  	%rd10089, %rd10088, %rd10087;
	shf.l.wrap.b32 	%r6372, %r6366, %r6367, 23;
	shf.l.wrap.b32 	%r6373, %r6367, %r6366, 23;
	mov.b64 	%rd10090, {%r6373, %r6372};
	xor.b64  	%rd10091, %rd10089, %rd10090;
	xor.b64  	%rd10092, %rd21562, %rd21563;
	and.b64  	%rd10093, %rd10073, %rd10092;
	xor.b64  	%rd10094, %rd10093, %rd21563;
	add.s64 	%rd10095, %rd21567, %rd21564;
	ld.const.u64 	%rd10096, [%rd10086];
	add.s64 	%rd10097, %rd10095, %rd10096;
	add.s64 	%rd10098, %rd10097, %rd10094;
	add.s64 	%rd10099, %rd10098, %rd10091;
	add.s64 	%rd10100, %rd10099, %rd21560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6374,%dummy}, %rd10084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6375}, %rd10084;
	}
	shf.r.wrap.b32 	%r6376, %r6375, %r6374, 28;
	shf.r.wrap.b32 	%r6377, %r6374, %r6375, 28;
	mov.b64 	%rd10101, {%r6377, %r6376};
	shf.l.wrap.b32 	%r6378, %r6374, %r6375, 30;
	shf.l.wrap.b32 	%r6379, %r6375, %r6374, 30;
	mov.b64 	%rd10102, {%r6379, %r6378};
	xor.b64  	%rd10103, %rd10102, %rd10101;
	shf.l.wrap.b32 	%r6380, %r6374, %r6375, 25;
	shf.l.wrap.b32 	%r6381, %r6375, %r6374, 25;
	mov.b64 	%rd10104, {%r6381, %r6380};
	xor.b64  	%rd10105, %rd10103, %rd10104;
	xor.b64  	%rd10106, %rd10084, %rd21559;
	xor.b64  	%rd10107, %rd10084, %rd21558;
	and.b64  	%rd10108, %rd10107, %rd10106;
	xor.b64  	%rd10109, %rd10108, %rd10084;
	add.s64 	%rd10110, %rd10099, %rd10109;
	add.s64 	%rd10111, %rd10110, %rd10105;
	add.s32 	%r6382, %r14392, 2;
	mul.wide.s32 	%rd10112, %r6382, 8;
	add.s64 	%rd10113, %rd6761, %rd10112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6383,%dummy}, %rd10100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6384}, %rd10100;
	}
	shf.r.wrap.b32 	%r6385, %r6384, %r6383, 14;
	shf.r.wrap.b32 	%r6386, %r6383, %r6384, 14;
	mov.b64 	%rd10114, {%r6386, %r6385};
	shf.r.wrap.b32 	%r6387, %r6384, %r6383, 18;
	shf.r.wrap.b32 	%r6388, %r6383, %r6384, 18;
	mov.b64 	%rd10115, {%r6388, %r6387};
	xor.b64  	%rd10116, %rd10115, %rd10114;
	shf.l.wrap.b32 	%r6389, %r6383, %r6384, 23;
	shf.l.wrap.b32 	%r6390, %r6384, %r6383, 23;
	mov.b64 	%rd10117, {%r6390, %r6389};
	xor.b64  	%rd10118, %rd10116, %rd10117;
	xor.b64  	%rd10119, %rd10073, %rd21562;
	and.b64  	%rd10120, %rd10100, %rd10119;
	xor.b64  	%rd10121, %rd10120, %rd21562;
	add.s64 	%rd10122, %rd21568, %rd21563;
	ld.const.u64 	%rd10123, [%rd10113];
	add.s64 	%rd10124, %rd10122, %rd10123;
	add.s64 	%rd10125, %rd10124, %rd10121;
	add.s64 	%rd10126, %rd10125, %rd10118;
	add.s64 	%rd10127, %rd10126, %rd21559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6391,%dummy}, %rd10111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6392}, %rd10111;
	}
	shf.r.wrap.b32 	%r6393, %r6392, %r6391, 28;
	shf.r.wrap.b32 	%r6394, %r6391, %r6392, 28;
	mov.b64 	%rd10128, {%r6394, %r6393};
	shf.l.wrap.b32 	%r6395, %r6391, %r6392, 30;
	shf.l.wrap.b32 	%r6396, %r6392, %r6391, 30;
	mov.b64 	%rd10129, {%r6396, %r6395};
	xor.b64  	%rd10130, %rd10129, %rd10128;
	shf.l.wrap.b32 	%r6397, %r6391, %r6392, 25;
	shf.l.wrap.b32 	%r6398, %r6392, %r6391, 25;
	mov.b64 	%rd10131, {%r6398, %r6397};
	xor.b64  	%rd10132, %rd10130, %rd10131;
	xor.b64  	%rd10133, %rd10111, %rd21558;
	xor.b64  	%rd10134, %rd10111, %rd10084;
	and.b64  	%rd10135, %rd10134, %rd10133;
	xor.b64  	%rd10136, %rd10135, %rd10111;
	add.s64 	%rd10137, %rd10126, %rd10136;
	add.s64 	%rd10138, %rd10137, %rd10132;
	add.s32 	%r6399, %r14392, 3;
	mul.wide.s32 	%rd10139, %r6399, 8;
	add.s64 	%rd10140, %rd6761, %rd10139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6400,%dummy}, %rd10127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6401}, %rd10127;
	}
	shf.r.wrap.b32 	%r6402, %r6401, %r6400, 14;
	shf.r.wrap.b32 	%r6403, %r6400, %r6401, 14;
	mov.b64 	%rd10141, {%r6403, %r6402};
	shf.r.wrap.b32 	%r6404, %r6401, %r6400, 18;
	shf.r.wrap.b32 	%r6405, %r6400, %r6401, 18;
	mov.b64 	%rd10142, {%r6405, %r6404};
	xor.b64  	%rd10143, %rd10142, %rd10141;
	shf.l.wrap.b32 	%r6406, %r6400, %r6401, 23;
	shf.l.wrap.b32 	%r6407, %r6401, %r6400, 23;
	mov.b64 	%rd10144, {%r6407, %r6406};
	xor.b64  	%rd10145, %rd10143, %rd10144;
	xor.b64  	%rd10146, %rd10100, %rd10073;
	and.b64  	%rd10147, %rd10127, %rd10146;
	xor.b64  	%rd10148, %rd10147, %rd10073;
	add.s64 	%rd10149, %rd21569, %rd21562;
	ld.const.u64 	%rd10150, [%rd10140];
	add.s64 	%rd10151, %rd10149, %rd10150;
	add.s64 	%rd10152, %rd10151, %rd10148;
	add.s64 	%rd10153, %rd10152, %rd10145;
	add.s64 	%rd10154, %rd10153, %rd21558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6408,%dummy}, %rd10138;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6409}, %rd10138;
	}
	shf.r.wrap.b32 	%r6410, %r6409, %r6408, 28;
	shf.r.wrap.b32 	%r6411, %r6408, %r6409, 28;
	mov.b64 	%rd10155, {%r6411, %r6410};
	shf.l.wrap.b32 	%r6412, %r6408, %r6409, 30;
	shf.l.wrap.b32 	%r6413, %r6409, %r6408, 30;
	mov.b64 	%rd10156, {%r6413, %r6412};
	xor.b64  	%rd10157, %rd10156, %rd10155;
	shf.l.wrap.b32 	%r6414, %r6408, %r6409, 25;
	shf.l.wrap.b32 	%r6415, %r6409, %r6408, 25;
	mov.b64 	%rd10158, {%r6415, %r6414};
	xor.b64  	%rd10159, %rd10157, %rd10158;
	xor.b64  	%rd10160, %rd10138, %rd10084;
	xor.b64  	%rd10161, %rd10138, %rd10111;
	and.b64  	%rd10162, %rd10161, %rd10160;
	xor.b64  	%rd10163, %rd10162, %rd10138;
	add.s64 	%rd10164, %rd10153, %rd10163;
	add.s64 	%rd10165, %rd10164, %rd10159;
	add.s32 	%r6416, %r14392, 4;
	mul.wide.s32 	%rd10166, %r6416, 8;
	add.s64 	%rd10167, %rd6761, %rd10166;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6417,%dummy}, %rd10154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6418}, %rd10154;
	}
	shf.r.wrap.b32 	%r6419, %r6418, %r6417, 14;
	shf.r.wrap.b32 	%r6420, %r6417, %r6418, 14;
	mov.b64 	%rd10168, {%r6420, %r6419};
	shf.r.wrap.b32 	%r6421, %r6418, %r6417, 18;
	shf.r.wrap.b32 	%r6422, %r6417, %r6418, 18;
	mov.b64 	%rd10169, {%r6422, %r6421};
	xor.b64  	%rd10170, %rd10169, %rd10168;
	shf.l.wrap.b32 	%r6423, %r6417, %r6418, 23;
	shf.l.wrap.b32 	%r6424, %r6418, %r6417, 23;
	mov.b64 	%rd10171, {%r6424, %r6423};
	xor.b64  	%rd10172, %rd10170, %rd10171;
	xor.b64  	%rd10173, %rd10127, %rd10100;
	and.b64  	%rd10174, %rd10154, %rd10173;
	xor.b64  	%rd10175, %rd10174, %rd10100;
	add.s64 	%rd10176, %rd10073, %rd21570;
	ld.const.u64 	%rd10177, [%rd10167];
	add.s64 	%rd10178, %rd10176, %rd10177;
	add.s64 	%rd10179, %rd10178, %rd10175;
	add.s64 	%rd10180, %rd10179, %rd10172;
	add.s64 	%rd10181, %rd10180, %rd10084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6425,%dummy}, %rd10165;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6426}, %rd10165;
	}
	shf.r.wrap.b32 	%r6427, %r6426, %r6425, 28;
	shf.r.wrap.b32 	%r6428, %r6425, %r6426, 28;
	mov.b64 	%rd10182, {%r6428, %r6427};
	shf.l.wrap.b32 	%r6429, %r6425, %r6426, 30;
	shf.l.wrap.b32 	%r6430, %r6426, %r6425, 30;
	mov.b64 	%rd10183, {%r6430, %r6429};
	xor.b64  	%rd10184, %rd10183, %rd10182;
	shf.l.wrap.b32 	%r6431, %r6425, %r6426, 25;
	shf.l.wrap.b32 	%r6432, %r6426, %r6425, 25;
	mov.b64 	%rd10185, {%r6432, %r6431};
	xor.b64  	%rd10186, %rd10184, %rd10185;
	xor.b64  	%rd10187, %rd10165, %rd10111;
	xor.b64  	%rd10188, %rd10165, %rd10138;
	and.b64  	%rd10189, %rd10188, %rd10187;
	xor.b64  	%rd10190, %rd10189, %rd10165;
	add.s64 	%rd10191, %rd10180, %rd10190;
	add.s64 	%rd10192, %rd10191, %rd10186;
	add.s32 	%r6433, %r14392, 5;
	mul.wide.s32 	%rd10193, %r6433, 8;
	add.s64 	%rd10194, %rd6761, %rd10193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6434,%dummy}, %rd10181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6435}, %rd10181;
	}
	shf.r.wrap.b32 	%r6436, %r6435, %r6434, 14;
	shf.r.wrap.b32 	%r6437, %r6434, %r6435, 14;
	mov.b64 	%rd10195, {%r6437, %r6436};
	shf.r.wrap.b32 	%r6438, %r6435, %r6434, 18;
	shf.r.wrap.b32 	%r6439, %r6434, %r6435, 18;
	mov.b64 	%rd10196, {%r6439, %r6438};
	xor.b64  	%rd10197, %rd10196, %rd10195;
	shf.l.wrap.b32 	%r6440, %r6434, %r6435, 23;
	shf.l.wrap.b32 	%r6441, %r6435, %r6434, 23;
	mov.b64 	%rd10198, {%r6441, %r6440};
	xor.b64  	%rd10199, %rd10197, %rd10198;
	xor.b64  	%rd10200, %rd10154, %rd10127;
	and.b64  	%rd10201, %rd10181, %rd10200;
	xor.b64  	%rd10202, %rd10201, %rd10127;
	add.s64 	%rd10203, %rd10100, %rd21571;
	ld.const.u64 	%rd10204, [%rd10194];
	add.s64 	%rd10205, %rd10203, %rd10204;
	add.s64 	%rd10206, %rd10205, %rd10202;
	add.s64 	%rd10207, %rd10206, %rd10199;
	add.s64 	%rd10208, %rd10207, %rd10111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6442,%dummy}, %rd10192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6443}, %rd10192;
	}
	shf.r.wrap.b32 	%r6444, %r6443, %r6442, 28;
	shf.r.wrap.b32 	%r6445, %r6442, %r6443, 28;
	mov.b64 	%rd10209, {%r6445, %r6444};
	shf.l.wrap.b32 	%r6446, %r6442, %r6443, 30;
	shf.l.wrap.b32 	%r6447, %r6443, %r6442, 30;
	mov.b64 	%rd10210, {%r6447, %r6446};
	xor.b64  	%rd10211, %rd10210, %rd10209;
	shf.l.wrap.b32 	%r6448, %r6442, %r6443, 25;
	shf.l.wrap.b32 	%r6449, %r6443, %r6442, 25;
	mov.b64 	%rd10212, {%r6449, %r6448};
	xor.b64  	%rd10213, %rd10211, %rd10212;
	xor.b64  	%rd10214, %rd10192, %rd10138;
	xor.b64  	%rd10215, %rd10192, %rd10165;
	and.b64  	%rd10216, %rd10215, %rd10214;
	xor.b64  	%rd10217, %rd10216, %rd10192;
	add.s64 	%rd10218, %rd10207, %rd10217;
	add.s64 	%rd10219, %rd10218, %rd10213;
	add.s32 	%r6450, %r14392, 6;
	mul.wide.s32 	%rd10220, %r6450, 8;
	add.s64 	%rd10221, %rd6761, %rd10220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6451,%dummy}, %rd10208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6452}, %rd10208;
	}
	shf.r.wrap.b32 	%r6453, %r6452, %r6451, 14;
	shf.r.wrap.b32 	%r6454, %r6451, %r6452, 14;
	mov.b64 	%rd10222, {%r6454, %r6453};
	shf.r.wrap.b32 	%r6455, %r6452, %r6451, 18;
	shf.r.wrap.b32 	%r6456, %r6451, %r6452, 18;
	mov.b64 	%rd10223, {%r6456, %r6455};
	xor.b64  	%rd10224, %rd10223, %rd10222;
	shf.l.wrap.b32 	%r6457, %r6451, %r6452, 23;
	shf.l.wrap.b32 	%r6458, %r6452, %r6451, 23;
	mov.b64 	%rd10225, {%r6458, %r6457};
	xor.b64  	%rd10226, %rd10224, %rd10225;
	xor.b64  	%rd10227, %rd10181, %rd10154;
	and.b64  	%rd10228, %rd10208, %rd10227;
	xor.b64  	%rd10229, %rd10228, %rd10154;
	add.s64 	%rd10230, %rd10127, %rd21572;
	ld.const.u64 	%rd10231, [%rd10221];
	add.s64 	%rd10232, %rd10230, %rd10231;
	add.s64 	%rd10233, %rd10232, %rd10229;
	add.s64 	%rd10234, %rd10233, %rd10226;
	add.s64 	%rd10235, %rd10234, %rd10138;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6459,%dummy}, %rd10219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6460}, %rd10219;
	}
	shf.r.wrap.b32 	%r6461, %r6460, %r6459, 28;
	shf.r.wrap.b32 	%r6462, %r6459, %r6460, 28;
	mov.b64 	%rd10236, {%r6462, %r6461};
	shf.l.wrap.b32 	%r6463, %r6459, %r6460, 30;
	shf.l.wrap.b32 	%r6464, %r6460, %r6459, 30;
	mov.b64 	%rd10237, {%r6464, %r6463};
	xor.b64  	%rd10238, %rd10237, %rd10236;
	shf.l.wrap.b32 	%r6465, %r6459, %r6460, 25;
	shf.l.wrap.b32 	%r6466, %r6460, %r6459, 25;
	mov.b64 	%rd10239, {%r6466, %r6465};
	xor.b64  	%rd10240, %rd10238, %rd10239;
	xor.b64  	%rd10241, %rd10219, %rd10165;
	xor.b64  	%rd10242, %rd10219, %rd10192;
	and.b64  	%rd10243, %rd10242, %rd10241;
	xor.b64  	%rd10244, %rd10243, %rd10219;
	add.s64 	%rd10245, %rd10234, %rd10244;
	add.s64 	%rd10246, %rd10245, %rd10240;
	add.s32 	%r6467, %r14392, 7;
	mul.wide.s32 	%rd10247, %r6467, 8;
	add.s64 	%rd10248, %rd6761, %rd10247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6468,%dummy}, %rd10235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6469}, %rd10235;
	}
	shf.r.wrap.b32 	%r6470, %r6469, %r6468, 14;
	shf.r.wrap.b32 	%r6471, %r6468, %r6469, 14;
	mov.b64 	%rd10249, {%r6471, %r6470};
	shf.r.wrap.b32 	%r6472, %r6469, %r6468, 18;
	shf.r.wrap.b32 	%r6473, %r6468, %r6469, 18;
	mov.b64 	%rd10250, {%r6473, %r6472};
	xor.b64  	%rd10251, %rd10250, %rd10249;
	shf.l.wrap.b32 	%r6474, %r6468, %r6469, 23;
	shf.l.wrap.b32 	%r6475, %r6469, %r6468, 23;
	mov.b64 	%rd10252, {%r6475, %r6474};
	xor.b64  	%rd10253, %rd10251, %rd10252;
	xor.b64  	%rd10254, %rd10208, %rd10181;
	and.b64  	%rd10255, %rd10235, %rd10254;
	xor.b64  	%rd10256, %rd10255, %rd10181;
	add.s64 	%rd10257, %rd10154, %rd21573;
	ld.const.u64 	%rd10258, [%rd10248];
	add.s64 	%rd10259, %rd10257, %rd10258;
	add.s64 	%rd10260, %rd10259, %rd10256;
	add.s64 	%rd10261, %rd10260, %rd10253;
	add.s64 	%rd10262, %rd10261, %rd10165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6476,%dummy}, %rd10246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6477}, %rd10246;
	}
	shf.r.wrap.b32 	%r6478, %r6477, %r6476, 28;
	shf.r.wrap.b32 	%r6479, %r6476, %r6477, 28;
	mov.b64 	%rd10263, {%r6479, %r6478};
	shf.l.wrap.b32 	%r6480, %r6476, %r6477, 30;
	shf.l.wrap.b32 	%r6481, %r6477, %r6476, 30;
	mov.b64 	%rd10264, {%r6481, %r6480};
	xor.b64  	%rd10265, %rd10264, %rd10263;
	shf.l.wrap.b32 	%r6482, %r6476, %r6477, 25;
	shf.l.wrap.b32 	%r6483, %r6477, %r6476, 25;
	mov.b64 	%rd10266, {%r6483, %r6482};
	xor.b64  	%rd10267, %rd10265, %rd10266;
	xor.b64  	%rd10268, %rd10246, %rd10192;
	xor.b64  	%rd10269, %rd10246, %rd10219;
	and.b64  	%rd10270, %rd10269, %rd10268;
	xor.b64  	%rd10271, %rd10270, %rd10246;
	add.s64 	%rd10272, %rd10261, %rd10271;
	add.s64 	%rd10273, %rd10272, %rd10267;
	add.s32 	%r6484, %r14392, 8;
	mul.wide.s32 	%rd10274, %r6484, 8;
	add.s64 	%rd10275, %rd6761, %rd10274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6485,%dummy}, %rd10262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6486}, %rd10262;
	}
	shf.r.wrap.b32 	%r6487, %r6486, %r6485, 14;
	shf.r.wrap.b32 	%r6488, %r6485, %r6486, 14;
	mov.b64 	%rd10276, {%r6488, %r6487};
	shf.r.wrap.b32 	%r6489, %r6486, %r6485, 18;
	shf.r.wrap.b32 	%r6490, %r6485, %r6486, 18;
	mov.b64 	%rd10277, {%r6490, %r6489};
	xor.b64  	%rd10278, %rd10277, %rd10276;
	shf.l.wrap.b32 	%r6491, %r6485, %r6486, 23;
	shf.l.wrap.b32 	%r6492, %r6486, %r6485, 23;
	mov.b64 	%rd10279, {%r6492, %r6491};
	xor.b64  	%rd10280, %rd10278, %rd10279;
	xor.b64  	%rd10281, %rd10235, %rd10208;
	and.b64  	%rd10282, %rd10262, %rd10281;
	xor.b64  	%rd10283, %rd10282, %rd10208;
	add.s64 	%rd10284, %rd10181, %rd21557;
	ld.const.u64 	%rd10285, [%rd10275];
	add.s64 	%rd10286, %rd10284, %rd10285;
	add.s64 	%rd10287, %rd10286, %rd10283;
	add.s64 	%rd10288, %rd10287, %rd10280;
	add.s64 	%rd10289, %rd10288, %rd10192;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6493,%dummy}, %rd10273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6494}, %rd10273;
	}
	shf.r.wrap.b32 	%r6495, %r6494, %r6493, 28;
	shf.r.wrap.b32 	%r6496, %r6493, %r6494, 28;
	mov.b64 	%rd10290, {%r6496, %r6495};
	shf.l.wrap.b32 	%r6497, %r6493, %r6494, 30;
	shf.l.wrap.b32 	%r6498, %r6494, %r6493, 30;
	mov.b64 	%rd10291, {%r6498, %r6497};
	xor.b64  	%rd10292, %rd10291, %rd10290;
	shf.l.wrap.b32 	%r6499, %r6493, %r6494, 25;
	shf.l.wrap.b32 	%r6500, %r6494, %r6493, 25;
	mov.b64 	%rd10293, {%r6500, %r6499};
	xor.b64  	%rd10294, %rd10292, %rd10293;
	xor.b64  	%rd10295, %rd10273, %rd10219;
	xor.b64  	%rd10296, %rd10273, %rd10246;
	and.b64  	%rd10297, %rd10296, %rd10295;
	xor.b64  	%rd10298, %rd10297, %rd10273;
	add.s64 	%rd10299, %rd10288, %rd10298;
	add.s64 	%rd10300, %rd10299, %rd10294;
	add.s32 	%r6501, %r14392, 9;
	mul.wide.s32 	%rd10301, %r6501, 8;
	add.s64 	%rd10302, %rd6761, %rd10301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6502,%dummy}, %rd10289;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6503}, %rd10289;
	}
	shf.r.wrap.b32 	%r6504, %r6503, %r6502, 14;
	shf.r.wrap.b32 	%r6505, %r6502, %r6503, 14;
	mov.b64 	%rd10303, {%r6505, %r6504};
	shf.r.wrap.b32 	%r6506, %r6503, %r6502, 18;
	shf.r.wrap.b32 	%r6507, %r6502, %r6503, 18;
	mov.b64 	%rd10304, {%r6507, %r6506};
	xor.b64  	%rd10305, %rd10304, %rd10303;
	shf.l.wrap.b32 	%r6508, %r6502, %r6503, 23;
	shf.l.wrap.b32 	%r6509, %r6503, %r6502, 23;
	mov.b64 	%rd10306, {%r6509, %r6508};
	xor.b64  	%rd10307, %rd10305, %rd10306;
	xor.b64  	%rd10308, %rd10262, %rd10235;
	and.b64  	%rd10309, %rd10289, %rd10308;
	xor.b64  	%rd10310, %rd10309, %rd10235;
	add.s64 	%rd10311, %rd10208, %rd21556;
	ld.const.u64 	%rd10312, [%rd10302];
	add.s64 	%rd10313, %rd10311, %rd10312;
	add.s64 	%rd10314, %rd10313, %rd10310;
	add.s64 	%rd10315, %rd10314, %rd10307;
	add.s64 	%rd10316, %rd10315, %rd10219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6510,%dummy}, %rd10300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6511}, %rd10300;
	}
	shf.r.wrap.b32 	%r6512, %r6511, %r6510, 28;
	shf.r.wrap.b32 	%r6513, %r6510, %r6511, 28;
	mov.b64 	%rd10317, {%r6513, %r6512};
	shf.l.wrap.b32 	%r6514, %r6510, %r6511, 30;
	shf.l.wrap.b32 	%r6515, %r6511, %r6510, 30;
	mov.b64 	%rd10318, {%r6515, %r6514};
	xor.b64  	%rd10319, %rd10318, %rd10317;
	shf.l.wrap.b32 	%r6516, %r6510, %r6511, 25;
	shf.l.wrap.b32 	%r6517, %r6511, %r6510, 25;
	mov.b64 	%rd10320, {%r6517, %r6516};
	xor.b64  	%rd10321, %rd10319, %rd10320;
	xor.b64  	%rd10322, %rd10300, %rd10246;
	xor.b64  	%rd10323, %rd10300, %rd10273;
	and.b64  	%rd10324, %rd10323, %rd10322;
	xor.b64  	%rd10325, %rd10324, %rd10300;
	add.s64 	%rd10326, %rd10315, %rd10325;
	add.s64 	%rd10327, %rd10326, %rd10321;
	add.s32 	%r6518, %r14392, 10;
	mul.wide.s32 	%rd10328, %r6518, 8;
	add.s64 	%rd10329, %rd6761, %rd10328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6519,%dummy}, %rd10316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6520}, %rd10316;
	}
	shf.r.wrap.b32 	%r6521, %r6520, %r6519, 14;
	shf.r.wrap.b32 	%r6522, %r6519, %r6520, 14;
	mov.b64 	%rd10330, {%r6522, %r6521};
	shf.r.wrap.b32 	%r6523, %r6520, %r6519, 18;
	shf.r.wrap.b32 	%r6524, %r6519, %r6520, 18;
	mov.b64 	%rd10331, {%r6524, %r6523};
	xor.b64  	%rd10332, %rd10331, %rd10330;
	shf.l.wrap.b32 	%r6525, %r6519, %r6520, 23;
	shf.l.wrap.b32 	%r6526, %r6520, %r6519, 23;
	mov.b64 	%rd10333, {%r6526, %r6525};
	xor.b64  	%rd10334, %rd10332, %rd10333;
	xor.b64  	%rd10335, %rd10289, %rd10262;
	and.b64  	%rd10336, %rd10316, %rd10335;
	xor.b64  	%rd10337, %rd10336, %rd10262;
	add.s64 	%rd10338, %rd10235, %rd21555;
	ld.const.u64 	%rd10339, [%rd10329];
	add.s64 	%rd10340, %rd10338, %rd10339;
	add.s64 	%rd10341, %rd10340, %rd10337;
	add.s64 	%rd10342, %rd10341, %rd10334;
	add.s64 	%rd10343, %rd10342, %rd10246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6527,%dummy}, %rd10327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6528}, %rd10327;
	}
	shf.r.wrap.b32 	%r6529, %r6528, %r6527, 28;
	shf.r.wrap.b32 	%r6530, %r6527, %r6528, 28;
	mov.b64 	%rd10344, {%r6530, %r6529};
	shf.l.wrap.b32 	%r6531, %r6527, %r6528, 30;
	shf.l.wrap.b32 	%r6532, %r6528, %r6527, 30;
	mov.b64 	%rd10345, {%r6532, %r6531};
	xor.b64  	%rd10346, %rd10345, %rd10344;
	shf.l.wrap.b32 	%r6533, %r6527, %r6528, 25;
	shf.l.wrap.b32 	%r6534, %r6528, %r6527, 25;
	mov.b64 	%rd10347, {%r6534, %r6533};
	xor.b64  	%rd10348, %rd10346, %rd10347;
	xor.b64  	%rd10349, %rd10327, %rd10273;
	xor.b64  	%rd10350, %rd10327, %rd10300;
	and.b64  	%rd10351, %rd10350, %rd10349;
	xor.b64  	%rd10352, %rd10351, %rd10327;
	add.s64 	%rd10353, %rd10342, %rd10352;
	add.s64 	%rd10354, %rd10353, %rd10348;
	add.s32 	%r6535, %r14392, 11;
	mul.wide.s32 	%rd10355, %r6535, 8;
	add.s64 	%rd10356, %rd6761, %rd10355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6536,%dummy}, %rd10343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6537}, %rd10343;
	}
	shf.r.wrap.b32 	%r6538, %r6537, %r6536, 14;
	shf.r.wrap.b32 	%r6539, %r6536, %r6537, 14;
	mov.b64 	%rd10357, {%r6539, %r6538};
	shf.r.wrap.b32 	%r6540, %r6537, %r6536, 18;
	shf.r.wrap.b32 	%r6541, %r6536, %r6537, 18;
	mov.b64 	%rd10358, {%r6541, %r6540};
	xor.b64  	%rd10359, %rd10358, %rd10357;
	shf.l.wrap.b32 	%r6542, %r6536, %r6537, 23;
	shf.l.wrap.b32 	%r6543, %r6537, %r6536, 23;
	mov.b64 	%rd10360, {%r6543, %r6542};
	xor.b64  	%rd10361, %rd10359, %rd10360;
	xor.b64  	%rd10362, %rd10316, %rd10289;
	and.b64  	%rd10363, %rd10343, %rd10362;
	xor.b64  	%rd10364, %rd10363, %rd10289;
	add.s64 	%rd10365, %rd10262, %rd21554;
	ld.const.u64 	%rd10366, [%rd10356];
	add.s64 	%rd10367, %rd10365, %rd10366;
	add.s64 	%rd10368, %rd10367, %rd10364;
	add.s64 	%rd10369, %rd10368, %rd10361;
	add.s64 	%rd10370, %rd10369, %rd10273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6544,%dummy}, %rd10354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6545}, %rd10354;
	}
	shf.r.wrap.b32 	%r6546, %r6545, %r6544, 28;
	shf.r.wrap.b32 	%r6547, %r6544, %r6545, 28;
	mov.b64 	%rd10371, {%r6547, %r6546};
	shf.l.wrap.b32 	%r6548, %r6544, %r6545, 30;
	shf.l.wrap.b32 	%r6549, %r6545, %r6544, 30;
	mov.b64 	%rd10372, {%r6549, %r6548};
	xor.b64  	%rd10373, %rd10372, %rd10371;
	shf.l.wrap.b32 	%r6550, %r6544, %r6545, 25;
	shf.l.wrap.b32 	%r6551, %r6545, %r6544, 25;
	mov.b64 	%rd10374, {%r6551, %r6550};
	xor.b64  	%rd10375, %rd10373, %rd10374;
	xor.b64  	%rd10376, %rd10354, %rd10300;
	xor.b64  	%rd10377, %rd10354, %rd10327;
	and.b64  	%rd10378, %rd10377, %rd10376;
	xor.b64  	%rd10379, %rd10378, %rd10354;
	add.s64 	%rd10380, %rd10369, %rd10379;
	add.s64 	%rd10381, %rd10380, %rd10375;
	add.s32 	%r6552, %r14392, 12;
	mul.wide.s32 	%rd10382, %r6552, 8;
	add.s64 	%rd10383, %rd6761, %rd10382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6553,%dummy}, %rd10370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6554}, %rd10370;
	}
	shf.r.wrap.b32 	%r6555, %r6554, %r6553, 14;
	shf.r.wrap.b32 	%r6556, %r6553, %r6554, 14;
	mov.b64 	%rd10384, {%r6556, %r6555};
	shf.r.wrap.b32 	%r6557, %r6554, %r6553, 18;
	shf.r.wrap.b32 	%r6558, %r6553, %r6554, 18;
	mov.b64 	%rd10385, {%r6558, %r6557};
	xor.b64  	%rd10386, %rd10385, %rd10384;
	shf.l.wrap.b32 	%r6559, %r6553, %r6554, 23;
	shf.l.wrap.b32 	%r6560, %r6554, %r6553, 23;
	mov.b64 	%rd10387, {%r6560, %r6559};
	xor.b64  	%rd10388, %rd10386, %rd10387;
	xor.b64  	%rd10389, %rd10343, %rd10316;
	and.b64  	%rd10390, %rd10370, %rd10389;
	xor.b64  	%rd10391, %rd10390, %rd10316;
	add.s64 	%rd10392, %rd10289, %rd21553;
	ld.const.u64 	%rd10393, [%rd10383];
	add.s64 	%rd10394, %rd10392, %rd10393;
	add.s64 	%rd10395, %rd10394, %rd10391;
	add.s64 	%rd10396, %rd10395, %rd10388;
	add.s64 	%rd21565, %rd10396, %rd10300;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6561,%dummy}, %rd10381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6562}, %rd10381;
	}
	shf.r.wrap.b32 	%r6563, %r6562, %r6561, 28;
	shf.r.wrap.b32 	%r6564, %r6561, %r6562, 28;
	mov.b64 	%rd10397, {%r6564, %r6563};
	shf.l.wrap.b32 	%r6565, %r6561, %r6562, 30;
	shf.l.wrap.b32 	%r6566, %r6562, %r6561, 30;
	mov.b64 	%rd10398, {%r6566, %r6565};
	xor.b64  	%rd10399, %rd10398, %rd10397;
	shf.l.wrap.b32 	%r6567, %r6561, %r6562, 25;
	shf.l.wrap.b32 	%r6568, %r6562, %r6561, 25;
	mov.b64 	%rd10400, {%r6568, %r6567};
	xor.b64  	%rd10401, %rd10399, %rd10400;
	xor.b64  	%rd10402, %rd10381, %rd10327;
	xor.b64  	%rd10403, %rd10381, %rd10354;
	and.b64  	%rd10404, %rd10403, %rd10402;
	xor.b64  	%rd10405, %rd10404, %rd10381;
	add.s64 	%rd10406, %rd10396, %rd10405;
	add.s64 	%rd21561, %rd10406, %rd10401;
	add.s32 	%r6569, %r14392, 13;
	mul.wide.s32 	%rd10407, %r6569, 8;
	add.s64 	%rd10408, %rd6761, %rd10407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6570,%dummy}, %rd21565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6571}, %rd21565;
	}
	shf.r.wrap.b32 	%r6572, %r6571, %r6570, 14;
	shf.r.wrap.b32 	%r6573, %r6570, %r6571, 14;
	mov.b64 	%rd10409, {%r6573, %r6572};
	shf.r.wrap.b32 	%r6574, %r6571, %r6570, 18;
	shf.r.wrap.b32 	%r6575, %r6570, %r6571, 18;
	mov.b64 	%rd10410, {%r6575, %r6574};
	xor.b64  	%rd10411, %rd10410, %rd10409;
	shf.l.wrap.b32 	%r6576, %r6570, %r6571, 23;
	shf.l.wrap.b32 	%r6577, %r6571, %r6570, 23;
	mov.b64 	%rd10412, {%r6577, %r6576};
	xor.b64  	%rd10413, %rd10411, %rd10412;
	xor.b64  	%rd10414, %rd10370, %rd10343;
	and.b64  	%rd10415, %rd21565, %rd10414;
	xor.b64  	%rd10416, %rd10415, %rd10343;
	add.s64 	%rd10417, %rd10316, %rd21552;
	ld.const.u64 	%rd10418, [%rd10408];
	add.s64 	%rd10419, %rd10417, %rd10418;
	add.s64 	%rd10420, %rd10419, %rd10416;
	add.s64 	%rd10421, %rd10420, %rd10413;
	add.s64 	%rd21564, %rd10421, %rd10327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6578,%dummy}, %rd21561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6579}, %rd21561;
	}
	shf.r.wrap.b32 	%r6580, %r6579, %r6578, 28;
	shf.r.wrap.b32 	%r6581, %r6578, %r6579, 28;
	mov.b64 	%rd10422, {%r6581, %r6580};
	shf.l.wrap.b32 	%r6582, %r6578, %r6579, 30;
	shf.l.wrap.b32 	%r6583, %r6579, %r6578, 30;
	mov.b64 	%rd10423, {%r6583, %r6582};
	xor.b64  	%rd10424, %rd10423, %rd10422;
	shf.l.wrap.b32 	%r6584, %r6578, %r6579, 25;
	shf.l.wrap.b32 	%r6585, %r6579, %r6578, 25;
	mov.b64 	%rd10425, {%r6585, %r6584};
	xor.b64  	%rd10426, %rd10424, %rd10425;
	xor.b64  	%rd10427, %rd21561, %rd10354;
	xor.b64  	%rd10428, %rd21561, %rd10381;
	and.b64  	%rd10429, %rd10428, %rd10427;
	xor.b64  	%rd10430, %rd10429, %rd21561;
	add.s64 	%rd10431, %rd10421, %rd10430;
	add.s64 	%rd21560, %rd10431, %rd10426;
	add.s32 	%r6586, %r14392, 14;
	mul.wide.s32 	%rd10432, %r6586, 8;
	add.s64 	%rd10433, %rd6761, %rd10432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6587,%dummy}, %rd21564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6588}, %rd21564;
	}
	shf.r.wrap.b32 	%r6589, %r6588, %r6587, 14;
	shf.r.wrap.b32 	%r6590, %r6587, %r6588, 14;
	mov.b64 	%rd10434, {%r6590, %r6589};
	shf.r.wrap.b32 	%r6591, %r6588, %r6587, 18;
	shf.r.wrap.b32 	%r6592, %r6587, %r6588, 18;
	mov.b64 	%rd10435, {%r6592, %r6591};
	xor.b64  	%rd10436, %rd10435, %rd10434;
	shf.l.wrap.b32 	%r6593, %r6587, %r6588, 23;
	shf.l.wrap.b32 	%r6594, %r6588, %r6587, 23;
	mov.b64 	%rd10437, {%r6594, %r6593};
	xor.b64  	%rd10438, %rd10436, %rd10437;
	xor.b64  	%rd10439, %rd21565, %rd10370;
	and.b64  	%rd10440, %rd21564, %rd10439;
	xor.b64  	%rd10441, %rd10440, %rd10370;
	add.s64 	%rd10442, %rd10343, %rd21551;
	ld.const.u64 	%rd10443, [%rd10433];
	add.s64 	%rd10444, %rd10442, %rd10443;
	add.s64 	%rd10445, %rd10444, %rd10441;
	add.s64 	%rd10446, %rd10445, %rd10438;
	add.s64 	%rd21563, %rd10446, %rd10354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6595,%dummy}, %rd21560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6596}, %rd21560;
	}
	shf.r.wrap.b32 	%r6597, %r6596, %r6595, 28;
	shf.r.wrap.b32 	%r6598, %r6595, %r6596, 28;
	mov.b64 	%rd10447, {%r6598, %r6597};
	shf.l.wrap.b32 	%r6599, %r6595, %r6596, 30;
	shf.l.wrap.b32 	%r6600, %r6596, %r6595, 30;
	mov.b64 	%rd10448, {%r6600, %r6599};
	xor.b64  	%rd10449, %rd10448, %rd10447;
	shf.l.wrap.b32 	%r6601, %r6595, %r6596, 25;
	shf.l.wrap.b32 	%r6602, %r6596, %r6595, 25;
	mov.b64 	%rd10450, {%r6602, %r6601};
	xor.b64  	%rd10451, %rd10449, %rd10450;
	xor.b64  	%rd10452, %rd21560, %rd10381;
	xor.b64  	%rd10453, %rd21560, %rd21561;
	and.b64  	%rd10454, %rd10453, %rd10452;
	xor.b64  	%rd10455, %rd10454, %rd21560;
	add.s64 	%rd10456, %rd10446, %rd10455;
	add.s64 	%rd21559, %rd10456, %rd10451;
	add.s32 	%r6603, %r14392, 15;
	mul.wide.s32 	%rd10457, %r6603, 8;
	add.s64 	%rd10458, %rd6761, %rd10457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6604,%dummy}, %rd21563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6605}, %rd21563;
	}
	shf.r.wrap.b32 	%r6606, %r6605, %r6604, 14;
	shf.r.wrap.b32 	%r6607, %r6604, %r6605, 14;
	mov.b64 	%rd10459, {%r6607, %r6606};
	shf.r.wrap.b32 	%r6608, %r6605, %r6604, 18;
	shf.r.wrap.b32 	%r6609, %r6604, %r6605, 18;
	mov.b64 	%rd10460, {%r6609, %r6608};
	xor.b64  	%rd10461, %rd10460, %rd10459;
	shf.l.wrap.b32 	%r6610, %r6604, %r6605, 23;
	shf.l.wrap.b32 	%r6611, %r6605, %r6604, 23;
	mov.b64 	%rd10462, {%r6611, %r6610};
	xor.b64  	%rd10463, %rd10461, %rd10462;
	xor.b64  	%rd10464, %rd21564, %rd21565;
	and.b64  	%rd10465, %rd21563, %rd10464;
	xor.b64  	%rd10466, %rd10465, %rd21565;
	add.s64 	%rd10467, %rd10370, %rd21550;
	ld.const.u64 	%rd10468, [%rd10458];
	add.s64 	%rd10469, %rd10467, %rd10468;
	add.s64 	%rd10470, %rd10469, %rd10466;
	add.s64 	%rd10471, %rd10470, %rd10463;
	add.s64 	%rd21562, %rd10471, %rd10381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6612,%dummy}, %rd21559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6613}, %rd21559;
	}
	shf.r.wrap.b32 	%r6614, %r6613, %r6612, 28;
	shf.r.wrap.b32 	%r6615, %r6612, %r6613, 28;
	mov.b64 	%rd10472, {%r6615, %r6614};
	shf.l.wrap.b32 	%r6616, %r6612, %r6613, 30;
	shf.l.wrap.b32 	%r6617, %r6613, %r6612, 30;
	mov.b64 	%rd10473, {%r6617, %r6616};
	xor.b64  	%rd10474, %rd10473, %rd10472;
	shf.l.wrap.b32 	%r6618, %r6612, %r6613, 25;
	shf.l.wrap.b32 	%r6619, %r6613, %r6612, 25;
	mov.b64 	%rd10475, {%r6619, %r6618};
	xor.b64  	%rd10476, %rd10474, %rd10475;
	xor.b64  	%rd10477, %rd21559, %rd21561;
	xor.b64  	%rd10478, %rd21559, %rd21560;
	and.b64  	%rd10479, %rd10478, %rd10477;
	xor.b64  	%rd10480, %rd10479, %rd21559;
	add.s64 	%rd10481, %rd10471, %rd10480;
	add.s64 	%rd21558, %rd10481, %rd10476;
	add.s32 	%r14392, %r14392, 16;
	setp.lt.s32	%p103, %r14392, 80;
	@%p103 bra 	BB1_161;

	add.s64 	%rd10482, %rd719, %rd21558;
	st.local.u64 	[%rd1], %rd10482;
	add.s64 	%rd10483, %rd721, %rd21559;
	st.local.u64 	[%rd1+8], %rd10483;
	add.s64 	%rd10484, %rd720, %rd21560;
	st.local.u64 	[%rd1+16], %rd10484;
	add.s64 	%rd10485, %rd718, %rd21561;
	st.local.u64 	[%rd1+24], %rd10485;
	add.s64 	%rd10486, %rd714, %rd21562;
	st.local.u64 	[%rd1+32], %rd10486;
	add.s64 	%rd10487, %rd716, %rd21563;
	st.local.u64 	[%rd1+40], %rd10487;
	add.s64 	%rd10488, %rd715, %rd21564;
	st.local.u64 	[%rd1+48], %rd10488;
	add.s64 	%rd10489, %rd717, %rd21565;
	st.local.u64 	[%rd1+56], %rd10489;
	sub.s32 	%r230, %r2, %r210;
	setp.lt.s32	%p104, %r230, 1;
	@%p104 bra 	BB1_180;

	add.s32 	%r231, %r209, -128;
	and.b32  	%r232, %r231, 3;
	setp.eq.s32	%p105, %r232, 0;
	mov.u32 	%r14396, 0;
	@%p105 bra 	BB1_169;

	setp.eq.s32	%p106, %r232, 1;
	mov.u32 	%r14394, 0;
	@%p106 bra 	BB1_168;

	setp.eq.s32	%p107, %r232, 2;
	mov.u32 	%r14393, 0;
	@%p107 bra 	BB1_167;

	xor.b32  	%r6624, %r210, 7;
	cvt.u64.u32	%rd10490, %r6624;
	add.s64 	%rd10491, %rd448, %rd10490;
	ld.local.u8 	%rs142, [%rd10491];
	st.local.u8 	[%rd179+7], %rs142;
	mov.u32 	%r14393, 1;

BB1_167:
	add.s32 	%r6625, %r14393, %r210;
	xor.b32  	%r6626, %r6625, 7;
	cvt.s64.s32	%rd10492, %r6626;
	add.s64 	%rd10493, %rd448, %rd10492;
	ld.local.u8 	%rs143, [%rd10493];
	xor.b32  	%r6627, %r14393, 7;
	cvt.u64.u32	%rd10494, %r6627;
	add.s64 	%rd10495, %rd179, %rd10494;
	st.local.u8 	[%rd10495], %rs143;
	add.s32 	%r14394, %r14393, 1;

BB1_168:
	add.s32 	%r6628, %r14394, %r210;
	xor.b32  	%r6629, %r6628, 7;
	cvt.s64.s32	%rd10496, %r6629;
	add.s64 	%rd10497, %rd448, %rd10496;
	ld.local.u8 	%rs144, [%rd10497];
	xor.b32  	%r6630, %r14394, 7;
	cvt.s64.s32	%rd10498, %r6630;
	add.s64 	%rd10499, %rd179, %rd10498;
	st.local.u8 	[%rd10499], %rs144;
	add.s32 	%r14396, %r14394, 1;

BB1_169:
	setp.lt.u32	%p108, %r231, 4;
	@%p108 bra 	BB1_180;

BB1_170:
	add.s32 	%r6631, %r14396, %r210;
	xor.b32  	%r6632, %r6631, 7;
	cvt.s64.s32	%rd10500, %r6632;
	add.s64 	%rd10501, %rd448, %rd10500;
	ld.local.u8 	%rs145, [%rd10501];
	xor.b32  	%r6633, %r14396, 7;
	cvt.s64.s32	%rd10502, %r6633;
	add.s64 	%rd10503, %rd179, %rd10502;
	st.local.u8 	[%rd10503], %rs145;
	add.s32 	%r6634, %r14396, 1;
	add.s32 	%r6635, %r6634, %r210;
	xor.b32  	%r6636, %r6635, 7;
	cvt.s64.s32	%rd10504, %r6636;
	add.s64 	%rd10505, %rd448, %rd10504;
	ld.local.u8 	%rs146, [%rd10505];
	xor.b32  	%r6637, %r6634, 7;
	cvt.s64.s32	%rd10506, %r6637;
	add.s64 	%rd10507, %rd179, %rd10506;
	st.local.u8 	[%rd10507], %rs146;
	add.s32 	%r6638, %r14396, 2;
	add.s32 	%r6639, %r6638, %r210;
	xor.b32  	%r6640, %r6639, 7;
	cvt.s64.s32	%rd10508, %r6640;
	add.s64 	%rd10509, %rd448, %rd10508;
	ld.local.u8 	%rs147, [%rd10509];
	xor.b32  	%r6641, %r6638, 7;
	cvt.s64.s32	%rd10510, %r6641;
	add.s64 	%rd10511, %rd179, %rd10510;
	st.local.u8 	[%rd10511], %rs147;
	add.s32 	%r6642, %r14396, 3;
	add.s32 	%r6643, %r6642, %r210;
	xor.b32  	%r6644, %r6643, 7;
	cvt.s64.s32	%rd10512, %r6644;
	add.s64 	%rd10513, %rd448, %rd10512;
	ld.local.u8 	%rs148, [%rd10513];
	xor.b32  	%r6645, %r6642, 7;
	cvt.s64.s32	%rd10514, %r6645;
	add.s64 	%rd10515, %rd179, %rd10514;
	st.local.u8 	[%rd10515], %rs148;
	add.s32 	%r14396, %r14396, 4;
	setp.lt.s32	%p109, %r14396, %r230;
	@%p109 bra 	BB1_170;

BB1_180:
	setp.eq.s32	%p116, %r2, 0;
	@%p116 bra 	BB1_235;

	add.s32 	%r256, %r2, -128;
	and.b32  	%r257, %r2, 3;
	cvta.to.local.u64 	%rd779, %rd1805;
	add.s64 	%rd782, %rd779, 7;
	add.s64 	%rd835, %rd179, 7;
	add.s64 	%rd836, %rd448, 7;
	add.s64 	%rd785, %rd448, 1;
	add.s64 	%rd786, %rd448, 15;
	add.s64 	%rd787, %rd448, 14;
	add.s64 	%rd788, %rd448, 13;
	add.s64 	%rd789, %rd448, 12;
	add.s64 	%rd790, %rd448, 11;
	add.s64 	%rd791, %rd448, 10;
	add.s64 	%rd792, %rd448, 9;
	add.s64 	%rd793, %rd448, 23;
	add.s64 	%rd794, %rd448, 22;
	add.s64 	%rd795, %rd448, 21;
	add.s64 	%rd796, %rd448, 20;
	add.s64 	%rd797, %rd448, 19;
	add.s64 	%rd798, %rd448, 18;
	add.s64 	%rd799, %rd448, 17;
	add.s64 	%rd800, %rd448, 31;
	add.s64 	%rd801, %rd448, 30;
	add.s64 	%rd802, %rd448, 29;
	add.s64 	%rd803, %rd448, 28;
	add.s64 	%rd804, %rd448, 27;
	add.s64 	%rd805, %rd448, 26;
	add.s64 	%rd806, %rd448, 25;
	add.s64 	%rd807, %rd448, 39;
	add.s64 	%rd808, %rd448, 38;
	add.s64 	%rd809, %rd448, 37;
	add.s64 	%rd810, %rd448, 36;
	add.s64 	%rd811, %rd448, 35;
	add.s64 	%rd812, %rd448, 34;
	add.s64 	%rd813, %rd448, 33;
	add.s64 	%rd814, %rd448, 47;
	add.s64 	%rd815, %rd448, 46;
	add.s64 	%rd816, %rd448, 45;
	add.s64 	%rd817, %rd448, 44;
	add.s64 	%rd818, %rd448, 43;
	add.s64 	%rd819, %rd448, 42;
	add.s64 	%rd820, %rd448, 41;
	add.s64 	%rd821, %rd448, 55;
	add.s64 	%rd822, %rd448, 54;
	add.s64 	%rd823, %rd448, 53;
	add.s64 	%rd824, %rd448, 52;
	add.s64 	%rd825, %rd448, 51;
	add.s64 	%rd826, %rd448, 50;
	add.s64 	%rd827, %rd448, 49;
	add.s64 	%rd828, %rd448, 63;
	add.s64 	%rd829, %rd448, 62;
	add.s64 	%rd830, %rd448, 61;
	add.s64 	%rd831, %rd448, 60;
	add.s64 	%rd832, %rd448, 59;
	add.s64 	%rd833, %rd448, 58;
	add.s64 	%rd834, %rd448, 57;
	cvt.u16.u64	%rs1, %rd521;
	cvt.u16.u64	%rs2, %rd522;
	cvt.u16.u64	%rs3, %rd523;
	cvt.u16.u64	%rs4, %rd524;
	cvt.u16.u64	%rs5, %rd525;
	cvt.u16.u64	%rs6, %rd526;
	cvt.u16.u64	%rs7, %rd527;
	cvt.u16.u64	%rs8, %rd528;
	mov.u32 	%r14405, %r2;

BB1_182:
	and.b32  	%r6669, %r14405, 1;
	setp.eq.b32	%p117, %r6669, 1;
	ld.local.u32 	%r259, [%rd1+192];
	and.b32  	%r260, %r259, 127;
	@!%p117 bra 	BB1_205;
	bra.uni 	BB1_183;

BB1_205:
	add.s32 	%r7566, %r259, %r2;
	st.local.u32 	[%rd1+192], %r7566;
	add.s32 	%r7567, %r260, %r2;
	setp.lt.s32	%p131, %r7567, 128;
	@%p131 bra 	BB1_225;
	bra.uni 	BB1_206;

BB1_225:
	setp.lt.s32	%p144, %r2, 1;
	@%p144 bra 	BB1_234;

	setp.eq.s32	%p145, %r257, 0;
	mov.u32 	%r14439, 0;
	@%p145 bra 	BB1_232;

	setp.eq.s32	%p146, %r257, 1;
	mov.u32 	%r14435, 0;
	@%p146 bra 	BB1_231;

	setp.eq.s32	%p147, %r257, 2;
	mov.u32 	%r14433, 0;
	@%p147 bra 	BB1_230;

	ld.local.u8 	%rs246, [%rd782];
	xor.b32  	%r8339, %r260, 7;
	cvt.u64.u32	%rd12843, %r8339;
	add.s64 	%rd12844, %rd179, %rd12843;
	st.local.u8 	[%rd12844], %rs246;
	add.s32 	%r260, %r260, 1;
	mov.u32 	%r14433, 1;

BB1_230:
	xor.b32  	%r8340, %r14433, 7;
	cvt.u64.u32	%rd12845, %r8340;
	add.s64 	%rd12846, %rd779, %rd12845;
	ld.local.u8 	%rs247, [%rd12846];
	xor.b32  	%r8341, %r260, 7;
	cvt.s64.s32	%rd12847, %r8341;
	add.s64 	%rd12848, %rd179, %rd12847;
	st.local.u8 	[%rd12848], %rs247;
	add.s32 	%r260, %r260, 1;
	add.s32 	%r14435, %r14433, 1;

BB1_231:
	xor.b32  	%r8342, %r14435, 7;
	cvt.s64.s32	%rd12849, %r8342;
	add.s64 	%rd12850, %rd779, %rd12849;
	ld.local.u8 	%rs248, [%rd12850];
	xor.b32  	%r8343, %r260, 7;
	cvt.s64.s32	%rd12851, %r8343;
	add.s64 	%rd12852, %rd179, %rd12851;
	st.local.u8 	[%rd12852], %rs248;
	add.s32 	%r260, %r260, 1;
	add.s32 	%r14439, %r14435, 1;

BB1_232:
	setp.lt.u32	%p148, %r2, 4;
	@%p148 bra 	BB1_234;

BB1_233:
	xor.b32  	%r8344, %r14439, 7;
	cvt.s64.s32	%rd12853, %r8344;
	add.s64 	%rd12854, %rd779, %rd12853;
	ld.local.u8 	%rs249, [%rd12854];
	xor.b32  	%r8345, %r260, 7;
	cvt.s64.s32	%rd12855, %r8345;
	add.s64 	%rd12856, %rd179, %rd12855;
	st.local.u8 	[%rd12856], %rs249;
	add.s32 	%r8346, %r14439, 1;
	xor.b32  	%r8347, %r8346, 7;
	cvt.s64.s32	%rd12857, %r8347;
	add.s64 	%rd12858, %rd779, %rd12857;
	ld.local.u8 	%rs250, [%rd12858];
	add.s32 	%r8348, %r260, 1;
	xor.b32  	%r8349, %r8348, 7;
	cvt.s64.s32	%rd12859, %r8349;
	add.s64 	%rd12860, %rd179, %rd12859;
	st.local.u8 	[%rd12860], %rs250;
	add.s32 	%r8350, %r14439, 2;
	xor.b32  	%r8351, %r8350, 7;
	cvt.s64.s32	%rd12861, %r8351;
	add.s64 	%rd12862, %rd779, %rd12861;
	ld.local.u8 	%rs251, [%rd12862];
	add.s32 	%r8352, %r260, 2;
	xor.b32  	%r8353, %r8352, 7;
	cvt.s64.s32	%rd12863, %r8353;
	add.s64 	%rd12864, %rd179, %rd12863;
	st.local.u8 	[%rd12864], %rs251;
	add.s32 	%r8354, %r14439, 3;
	xor.b32  	%r8355, %r8354, 7;
	cvt.s64.s32	%rd12865, %r8355;
	add.s64 	%rd12866, %rd779, %rd12865;
	ld.local.u8 	%rs252, [%rd12866];
	add.s32 	%r8356, %r260, 3;
	xor.b32  	%r8357, %r8356, 7;
	cvt.s64.s32	%rd12867, %r8357;
	add.s64 	%rd12868, %rd179, %rd12867;
	st.local.u8 	[%rd12868], %rs252;
	add.s32 	%r260, %r260, 4;
	add.s32 	%r14439, %r14439, 4;
	setp.lt.s32	%p149, %r14439, %r2;
	@%p149 bra 	BB1_233;
	bra.uni 	BB1_234;

BB1_183:
	add.s32 	%r6670, %r259, 64;
	st.local.u32 	[%rd1+192], %r6670;
	add.s32 	%r6671, %r260, 64;
	setp.lt.u32	%p118, %r6671, 128;
	@%p118 bra 	BB1_204;
	bra.uni 	BB1_184;

BB1_204:
	ld.local.u8 	%rs170, [%rd836];
	xor.b32  	%r7439, %r260, 7;
	cvt.u64.u32	%rd11630, %r7439;
	add.s64 	%rd11631, %rd179, %rd11630;
	st.local.u8 	[%rd11631], %rs170;
	ld.local.v4.u8 	{%rs171, %rs172, %rs173, %rs174}, [%rd448+4];
	add.s32 	%r7440, %r260, 1;
	xor.b32  	%r7441, %r7440, 7;
	cvt.u64.u32	%rd11632, %r7441;
	add.s64 	%rd11633, %rd179, %rd11632;
	ld.local.v2.u8 	{%rs178, %rs179}, [%rd448+2];
	st.local.u8 	[%rd11633], %rs173;
	add.s32 	%r7442, %r260, 2;
	xor.b32  	%r7443, %r7442, 7;
	cvt.u64.u32	%rd11634, %r7443;
	add.s64 	%rd11635, %rd179, %rd11634;
	st.local.u8 	[%rd11635], %rs172;
	add.s32 	%r7444, %r260, 3;
	xor.b32  	%r7445, %r7444, 7;
	cvt.u64.u32	%rd11636, %r7445;
	add.s64 	%rd11637, %rd179, %rd11636;
	st.local.u8 	[%rd11637], %rs171;
	add.s32 	%r7446, %r260, 4;
	xor.b32  	%r7447, %r7446, 7;
	cvt.u64.u32	%rd11638, %r7447;
	add.s64 	%rd11639, %rd179, %rd11638;
	st.local.u8 	[%rd11639], %rs179;
	add.s32 	%r7448, %r260, 5;
	xor.b32  	%r7449, %r7448, 7;
	cvt.u64.u32	%rd11640, %r7449;
	add.s64 	%rd11641, %rd179, %rd11640;
	st.local.u8 	[%rd11641], %rs178;
	ld.local.u8 	%rs182, [%rd785];
	add.s32 	%r7450, %r260, 6;
	xor.b32  	%r7451, %r7450, 7;
	cvt.u64.u32	%rd11642, %r7451;
	add.s64 	%rd11643, %rd179, %rd11642;
	st.local.u8 	[%rd11643], %rs182;
	add.s32 	%r7452, %r260, 7;
	xor.b32  	%r7453, %r7452, 7;
	cvt.u64.u32	%rd11644, %r7453;
	add.s64 	%rd11645, %rd179, %rd11644;
	st.local.u8 	[%rd11645], %rs1;
	ld.local.u8 	%rs183, [%rd786];
	add.s32 	%r7454, %r260, 8;
	xor.b32  	%r7455, %r7454, 7;
	cvt.u64.u32	%rd11646, %r7455;
	add.s64 	%rd11647, %rd179, %rd11646;
	st.local.u8 	[%rd11647], %rs183;
	ld.local.u8 	%rs184, [%rd787];
	add.s32 	%r7456, %r260, 9;
	xor.b32  	%r7457, %r7456, 7;
	cvt.u64.u32	%rd11648, %r7457;
	add.s64 	%rd11649, %rd179, %rd11648;
	st.local.u8 	[%rd11649], %rs184;
	ld.local.u8 	%rs185, [%rd788];
	add.s32 	%r7458, %r260, 10;
	xor.b32  	%r7459, %r7458, 7;
	cvt.u64.u32	%rd11650, %r7459;
	add.s64 	%rd11651, %rd179, %rd11650;
	st.local.u8 	[%rd11651], %rs185;
	ld.local.u8 	%rs186, [%rd789];
	add.s32 	%r7460, %r260, 11;
	xor.b32  	%r7461, %r7460, 7;
	cvt.u64.u32	%rd11652, %r7461;
	add.s64 	%rd11653, %rd179, %rd11652;
	st.local.u8 	[%rd11653], %rs186;
	ld.local.u8 	%rs187, [%rd790];
	add.s32 	%r7462, %r260, 12;
	xor.b32  	%r7463, %r7462, 7;
	cvt.u64.u32	%rd11654, %r7463;
	add.s64 	%rd11655, %rd179, %rd11654;
	st.local.u8 	[%rd11655], %rs187;
	ld.local.u8 	%rs188, [%rd791];
	add.s32 	%r7464, %r260, 13;
	xor.b32  	%r7465, %r7464, 7;
	cvt.u64.u32	%rd11656, %r7465;
	add.s64 	%rd11657, %rd179, %rd11656;
	st.local.u8 	[%rd11657], %rs188;
	ld.local.u8 	%rs189, [%rd792];
	add.s32 	%r7466, %r260, 14;
	xor.b32  	%r7467, %r7466, 7;
	cvt.u64.u32	%rd11658, %r7467;
	add.s64 	%rd11659, %rd179, %rd11658;
	st.local.u8 	[%rd11659], %rs189;
	add.s32 	%r7468, %r260, 15;
	xor.b32  	%r7469, %r7468, 7;
	cvt.u64.u32	%rd11660, %r7469;
	add.s64 	%rd11661, %rd179, %rd11660;
	st.local.u8 	[%rd11661], %rs2;
	ld.local.u8 	%rs190, [%rd793];
	add.s32 	%r7470, %r260, 16;
	xor.b32  	%r7471, %r7470, 7;
	cvt.u64.u32	%rd11662, %r7471;
	add.s64 	%rd11663, %rd179, %rd11662;
	st.local.u8 	[%rd11663], %rs190;
	ld.local.u8 	%rs191, [%rd794];
	add.s32 	%r7472, %r260, 17;
	xor.b32  	%r7473, %r7472, 7;
	cvt.u64.u32	%rd11664, %r7473;
	add.s64 	%rd11665, %rd179, %rd11664;
	st.local.u8 	[%rd11665], %rs191;
	ld.local.u8 	%rs192, [%rd795];
	add.s32 	%r7474, %r260, 18;
	xor.b32  	%r7475, %r7474, 7;
	cvt.u64.u32	%rd11666, %r7475;
	add.s64 	%rd11667, %rd179, %rd11666;
	st.local.u8 	[%rd11667], %rs192;
	ld.local.u8 	%rs193, [%rd796];
	add.s32 	%r7476, %r260, 19;
	xor.b32  	%r7477, %r7476, 7;
	cvt.u64.u32	%rd11668, %r7477;
	add.s64 	%rd11669, %rd179, %rd11668;
	st.local.u8 	[%rd11669], %rs193;
	ld.local.u8 	%rs194, [%rd797];
	add.s32 	%r7478, %r260, 20;
	xor.b32  	%r7479, %r7478, 7;
	cvt.u64.u32	%rd11670, %r7479;
	add.s64 	%rd11671, %rd179, %rd11670;
	st.local.u8 	[%rd11671], %rs194;
	ld.local.u8 	%rs195, [%rd798];
	add.s32 	%r7480, %r260, 21;
	xor.b32  	%r7481, %r7480, 7;
	cvt.u64.u32	%rd11672, %r7481;
	add.s64 	%rd11673, %rd179, %rd11672;
	st.local.u8 	[%rd11673], %rs195;
	ld.local.u8 	%rs196, [%rd799];
	add.s32 	%r7482, %r260, 22;
	xor.b32  	%r7483, %r7482, 7;
	cvt.u64.u32	%rd11674, %r7483;
	add.s64 	%rd11675, %rd179, %rd11674;
	st.local.u8 	[%rd11675], %rs196;
	add.s32 	%r7484, %r260, 23;
	xor.b32  	%r7485, %r7484, 7;
	cvt.u64.u32	%rd11676, %r7485;
	add.s64 	%rd11677, %rd179, %rd11676;
	st.local.u8 	[%rd11677], %rs3;
	ld.local.u8 	%rs197, [%rd800];
	add.s32 	%r7486, %r260, 24;
	xor.b32  	%r7487, %r7486, 7;
	cvt.u64.u32	%rd11678, %r7487;
	add.s64 	%rd11679, %rd179, %rd11678;
	st.local.u8 	[%rd11679], %rs197;
	ld.local.u8 	%rs198, [%rd801];
	add.s32 	%r7488, %r260, 25;
	xor.b32  	%r7489, %r7488, 7;
	cvt.u64.u32	%rd11680, %r7489;
	add.s64 	%rd11681, %rd179, %rd11680;
	st.local.u8 	[%rd11681], %rs198;
	ld.local.u8 	%rs199, [%rd802];
	add.s32 	%r7490, %r260, 26;
	xor.b32  	%r7491, %r7490, 7;
	cvt.u64.u32	%rd11682, %r7491;
	add.s64 	%rd11683, %rd179, %rd11682;
	st.local.u8 	[%rd11683], %rs199;
	ld.local.u8 	%rs200, [%rd803];
	add.s32 	%r7492, %r260, 27;
	xor.b32  	%r7493, %r7492, 7;
	cvt.u64.u32	%rd11684, %r7493;
	add.s64 	%rd11685, %rd179, %rd11684;
	st.local.u8 	[%rd11685], %rs200;
	ld.local.u8 	%rs201, [%rd804];
	add.s32 	%r7494, %r260, 28;
	xor.b32  	%r7495, %r7494, 7;
	cvt.u64.u32	%rd11686, %r7495;
	add.s64 	%rd11687, %rd179, %rd11686;
	st.local.u8 	[%rd11687], %rs201;
	ld.local.u8 	%rs202, [%rd805];
	add.s32 	%r7496, %r260, 29;
	xor.b32  	%r7497, %r7496, 7;
	cvt.u64.u32	%rd11688, %r7497;
	add.s64 	%rd11689, %rd179, %rd11688;
	st.local.u8 	[%rd11689], %rs202;
	ld.local.u8 	%rs203, [%rd806];
	add.s32 	%r7498, %r260, 30;
	xor.b32  	%r7499, %r7498, 7;
	cvt.u64.u32	%rd11690, %r7499;
	add.s64 	%rd11691, %rd179, %rd11690;
	st.local.u8 	[%rd11691], %rs203;
	add.s32 	%r7500, %r260, 31;
	xor.b32  	%r7501, %r7500, 7;
	cvt.u64.u32	%rd11692, %r7501;
	add.s64 	%rd11693, %rd179, %rd11692;
	st.local.u8 	[%rd11693], %rs4;
	ld.local.u8 	%rs204, [%rd807];
	add.s32 	%r7502, %r260, 32;
	xor.b32  	%r7503, %r7502, 7;
	cvt.u64.u32	%rd11694, %r7503;
	add.s64 	%rd11695, %rd179, %rd11694;
	st.local.u8 	[%rd11695], %rs204;
	ld.local.u8 	%rs205, [%rd808];
	add.s32 	%r7504, %r260, 33;
	xor.b32  	%r7505, %r7504, 7;
	cvt.u64.u32	%rd11696, %r7505;
	add.s64 	%rd11697, %rd179, %rd11696;
	st.local.u8 	[%rd11697], %rs205;
	ld.local.u8 	%rs206, [%rd809];
	add.s32 	%r7506, %r260, 34;
	xor.b32  	%r7507, %r7506, 7;
	cvt.u64.u32	%rd11698, %r7507;
	add.s64 	%rd11699, %rd179, %rd11698;
	st.local.u8 	[%rd11699], %rs206;
	ld.local.u8 	%rs207, [%rd810];
	add.s32 	%r7508, %r260, 35;
	xor.b32  	%r7509, %r7508, 7;
	cvt.u64.u32	%rd11700, %r7509;
	add.s64 	%rd11701, %rd179, %rd11700;
	st.local.u8 	[%rd11701], %rs207;
	ld.local.u8 	%rs208, [%rd811];
	add.s32 	%r7510, %r260, 36;
	xor.b32  	%r7511, %r7510, 7;
	cvt.u64.u32	%rd11702, %r7511;
	add.s64 	%rd11703, %rd179, %rd11702;
	st.local.u8 	[%rd11703], %rs208;
	ld.local.u8 	%rs209, [%rd812];
	add.s32 	%r7512, %r260, 37;
	xor.b32  	%r7513, %r7512, 7;
	cvt.u64.u32	%rd11704, %r7513;
	add.s64 	%rd11705, %rd179, %rd11704;
	st.local.u8 	[%rd11705], %rs209;
	ld.local.u8 	%rs210, [%rd813];
	add.s32 	%r7514, %r260, 38;
	xor.b32  	%r7515, %r7514, 7;
	cvt.u64.u32	%rd11706, %r7515;
	add.s64 	%rd11707, %rd179, %rd11706;
	st.local.u8 	[%rd11707], %rs210;
	add.s32 	%r7516, %r260, 39;
	xor.b32  	%r7517, %r7516, 7;
	cvt.u64.u32	%rd11708, %r7517;
	add.s64 	%rd11709, %rd179, %rd11708;
	st.local.u8 	[%rd11709], %rs5;
	ld.local.u8 	%rs211, [%rd814];
	add.s32 	%r7518, %r260, 40;
	xor.b32  	%r7519, %r7518, 7;
	cvt.u64.u32	%rd11710, %r7519;
	add.s64 	%rd11711, %rd179, %rd11710;
	st.local.u8 	[%rd11711], %rs211;
	ld.local.u8 	%rs212, [%rd815];
	add.s32 	%r7520, %r260, 41;
	xor.b32  	%r7521, %r7520, 7;
	cvt.u64.u32	%rd11712, %r7521;
	add.s64 	%rd11713, %rd179, %rd11712;
	st.local.u8 	[%rd11713], %rs212;
	ld.local.u8 	%rs213, [%rd816];
	add.s32 	%r7522, %r260, 42;
	xor.b32  	%r7523, %r7522, 7;
	cvt.u64.u32	%rd11714, %r7523;
	add.s64 	%rd11715, %rd179, %rd11714;
	st.local.u8 	[%rd11715], %rs213;
	ld.local.u8 	%rs214, [%rd817];
	add.s32 	%r7524, %r260, 43;
	xor.b32  	%r7525, %r7524, 7;
	cvt.u64.u32	%rd11716, %r7525;
	add.s64 	%rd11717, %rd179, %rd11716;
	st.local.u8 	[%rd11717], %rs214;
	ld.local.u8 	%rs215, [%rd818];
	add.s32 	%r7526, %r260, 44;
	xor.b32  	%r7527, %r7526, 7;
	cvt.u64.u32	%rd11718, %r7527;
	add.s64 	%rd11719, %rd179, %rd11718;
	st.local.u8 	[%rd11719], %rs215;
	ld.local.u8 	%rs216, [%rd819];
	add.s32 	%r7528, %r260, 45;
	xor.b32  	%r7529, %r7528, 7;
	cvt.u64.u32	%rd11720, %r7529;
	add.s64 	%rd11721, %rd179, %rd11720;
	st.local.u8 	[%rd11721], %rs216;
	ld.local.u8 	%rs217, [%rd820];
	add.s32 	%r7530, %r260, 46;
	xor.b32  	%r7531, %r7530, 7;
	cvt.u64.u32	%rd11722, %r7531;
	add.s64 	%rd11723, %rd179, %rd11722;
	st.local.u8 	[%rd11723], %rs217;
	add.s32 	%r7532, %r260, 47;
	xor.b32  	%r7533, %r7532, 7;
	cvt.u64.u32	%rd11724, %r7533;
	add.s64 	%rd11725, %rd179, %rd11724;
	st.local.u8 	[%rd11725], %rs6;
	ld.local.u8 	%rs218, [%rd821];
	add.s32 	%r7534, %r260, 48;
	xor.b32  	%r7535, %r7534, 7;
	cvt.u64.u32	%rd11726, %r7535;
	add.s64 	%rd11727, %rd179, %rd11726;
	st.local.u8 	[%rd11727], %rs218;
	ld.local.u8 	%rs219, [%rd822];
	add.s32 	%r7536, %r260, 49;
	xor.b32  	%r7537, %r7536, 7;
	cvt.u64.u32	%rd11728, %r7537;
	add.s64 	%rd11729, %rd179, %rd11728;
	st.local.u8 	[%rd11729], %rs219;
	ld.local.u8 	%rs220, [%rd823];
	add.s32 	%r7538, %r260, 50;
	xor.b32  	%r7539, %r7538, 7;
	cvt.u64.u32	%rd11730, %r7539;
	add.s64 	%rd11731, %rd179, %rd11730;
	st.local.u8 	[%rd11731], %rs220;
	ld.local.u8 	%rs221, [%rd824];
	add.s32 	%r7540, %r260, 51;
	xor.b32  	%r7541, %r7540, 7;
	cvt.u64.u32	%rd11732, %r7541;
	add.s64 	%rd11733, %rd179, %rd11732;
	st.local.u8 	[%rd11733], %rs221;
	ld.local.u8 	%rs222, [%rd825];
	add.s32 	%r7542, %r260, 52;
	xor.b32  	%r7543, %r7542, 7;
	cvt.u64.u32	%rd11734, %r7543;
	add.s64 	%rd11735, %rd179, %rd11734;
	st.local.u8 	[%rd11735], %rs222;
	ld.local.u8 	%rs223, [%rd826];
	add.s32 	%r7544, %r260, 53;
	xor.b32  	%r7545, %r7544, 7;
	cvt.u64.u32	%rd11736, %r7545;
	add.s64 	%rd11737, %rd179, %rd11736;
	st.local.u8 	[%rd11737], %rs223;
	ld.local.u8 	%rs224, [%rd827];
	add.s32 	%r7546, %r260, 54;
	xor.b32  	%r7547, %r7546, 7;
	cvt.u64.u32	%rd11738, %r7547;
	add.s64 	%rd11739, %rd179, %rd11738;
	st.local.u8 	[%rd11739], %rs224;
	add.s32 	%r7548, %r260, 55;
	xor.b32  	%r7549, %r7548, 7;
	cvt.u64.u32	%rd11740, %r7549;
	add.s64 	%rd11741, %rd179, %rd11740;
	st.local.u8 	[%rd11741], %rs7;
	ld.local.u8 	%rs225, [%rd828];
	add.s32 	%r7550, %r260, 56;
	xor.b32  	%r7551, %r7550, 7;
	cvt.u64.u32	%rd11742, %r7551;
	add.s64 	%rd11743, %rd179, %rd11742;
	st.local.u8 	[%rd11743], %rs225;
	ld.local.u8 	%rs226, [%rd829];
	add.s32 	%r7552, %r260, 57;
	xor.b32  	%r7553, %r7552, 7;
	cvt.u64.u32	%rd11744, %r7553;
	add.s64 	%rd11745, %rd179, %rd11744;
	st.local.u8 	[%rd11745], %rs226;
	ld.local.u8 	%rs227, [%rd830];
	add.s32 	%r7554, %r260, 58;
	xor.b32  	%r7555, %r7554, 7;
	cvt.u64.u32	%rd11746, %r7555;
	add.s64 	%rd11747, %rd179, %rd11746;
	st.local.u8 	[%rd11747], %rs227;
	ld.local.u8 	%rs228, [%rd831];
	add.s32 	%r7556, %r260, 59;
	xor.b32  	%r7557, %r7556, 7;
	cvt.u64.u32	%rd11748, %r7557;
	add.s64 	%rd11749, %rd179, %rd11748;
	st.local.u8 	[%rd11749], %rs228;
	ld.local.u8 	%rs229, [%rd832];
	add.s32 	%r7558, %r260, 60;
	xor.b32  	%r7559, %r7558, 7;
	cvt.u64.u32	%rd11750, %r7559;
	add.s64 	%rd11751, %rd179, %rd11750;
	st.local.u8 	[%rd11751], %rs229;
	ld.local.u8 	%rs230, [%rd833];
	add.s32 	%r7560, %r260, 61;
	xor.b32  	%r7561, %r7560, 7;
	cvt.u64.u32	%rd11752, %r7561;
	add.s64 	%rd11753, %rd179, %rd11752;
	st.local.u8 	[%rd11753], %rs230;
	ld.local.u8 	%rs231, [%rd834];
	add.s32 	%r7562, %r260, 62;
	xor.b32  	%r7563, %r7562, 7;
	cvt.u64.u32	%rd11754, %r7563;
	add.s64 	%rd11755, %rd179, %rd11754;
	st.local.u8 	[%rd11755], %rs231;
	add.s32 	%r7564, %r260, 63;
	xor.b32  	%r7565, %r7564, 7;
	cvt.u64.u32	%rd11756, %r7565;
	add.s64 	%rd11757, %rd179, %rd11756;
	st.local.u8 	[%rd11757], %rs8;
	bra.uni 	BB1_234;

BB1_206:
	sub.s32 	%r290, %r2861, %r260;
	mov.u32 	%r7570, 1;
	max.u32 	%r291, %r290, %r7570;
	and.b32  	%r292, %r291, 3;
	setp.eq.s32	%p132, %r292, 0;
	mov.u32 	%r14425, 0;
	mov.u32 	%r14426, %r260;
	@%p132 bra 	BB1_212;

	setp.eq.s32	%p133, %r292, 1;
	mov.u32 	%r14421, 0;
	mov.u32 	%r14422, %r260;
	@%p133 bra 	BB1_211;

	setp.eq.s32	%p134, %r292, 2;
	mov.u32 	%r14419, 0;
	mov.u32 	%r14420, %r260;
	@%p134 bra 	BB1_210;

	ld.local.u8 	%rs232, [%rd782];
	xor.b32  	%r7574, %r260, 7;
	cvt.u64.u32	%rd11758, %r7574;
	add.s64 	%rd11759, %rd179, %rd11758;
	st.local.u8 	[%rd11759], %rs232;
	add.s32 	%r14420, %r260, 1;
	mov.u32 	%r14419, %r7570;

BB1_210:
	xor.b32  	%r7575, %r14419, 7;
	cvt.u64.u32	%rd11760, %r7575;
	add.s64 	%rd11761, %rd779, %rd11760;
	ld.local.u8 	%rs233, [%rd11761];
	xor.b32  	%r7576, %r14420, 7;
	cvt.s64.s32	%rd11762, %r7576;
	add.s64 	%rd11763, %rd179, %rd11762;
	st.local.u8 	[%rd11763], %rs233;
	add.s32 	%r14422, %r14420, 1;
	add.s32 	%r14421, %r14419, 1;

BB1_211:
	xor.b32  	%r7577, %r14421, 7;
	cvt.s64.s32	%rd11764, %r7577;
	add.s64 	%rd11765, %rd779, %rd11764;
	ld.local.u8 	%rs234, [%rd11765];
	xor.b32  	%r7578, %r14422, 7;
	cvt.s64.s32	%rd11766, %r7578;
	add.s64 	%rd11767, %rd179, %rd11766;
	st.local.u8 	[%rd11767], %rs234;
	add.s32 	%r14426, %r14422, 1;
	add.s32 	%r14425, %r14421, 1;

BB1_212:
	setp.lt.u32	%p135, %r291, 4;
	@%p135 bra 	BB1_214;

BB1_213:
	xor.b32  	%r7579, %r14425, 7;
	cvt.s64.s32	%rd11768, %r7579;
	add.s64 	%rd11769, %rd779, %rd11768;
	ld.local.u8 	%rs235, [%rd11769];
	xor.b32  	%r7580, %r14426, 7;
	cvt.s64.s32	%rd11770, %r7580;
	add.s64 	%rd11771, %rd179, %rd11770;
	st.local.u8 	[%rd11771], %rs235;
	add.s32 	%r7581, %r14425, 1;
	xor.b32  	%r7582, %r7581, 7;
	cvt.s64.s32	%rd11772, %r7582;
	add.s64 	%rd11773, %rd779, %rd11772;
	ld.local.u8 	%rs236, [%rd11773];
	add.s32 	%r7583, %r14426, 1;
	xor.b32  	%r7584, %r7583, 7;
	cvt.s64.s32	%rd11774, %r7584;
	add.s64 	%rd11775, %rd179, %rd11774;
	st.local.u8 	[%rd11775], %rs236;
	add.s32 	%r7585, %r14425, 2;
	xor.b32  	%r7586, %r7585, 7;
	cvt.s64.s32	%rd11776, %r7586;
	add.s64 	%rd11777, %rd779, %rd11776;
	ld.local.u8 	%rs237, [%rd11777];
	add.s32 	%r7587, %r14426, 2;
	xor.b32  	%r7588, %r7587, 7;
	cvt.s64.s32	%rd11778, %r7588;
	add.s64 	%rd11779, %rd179, %rd11778;
	st.local.u8 	[%rd11779], %rs237;
	add.s32 	%r7589, %r14425, 3;
	xor.b32  	%r7590, %r7589, 7;
	cvt.s64.s32	%rd11780, %r7590;
	add.s64 	%rd11781, %rd779, %rd11780;
	ld.local.u8 	%rs238, [%rd11781];
	add.s32 	%r7591, %r14426, 3;
	xor.b32  	%r7592, %r7591, 7;
	cvt.s64.s32	%rd11782, %r7592;
	add.s64 	%rd11783, %rd179, %rd11782;
	st.local.u8 	[%rd11783], %rs238;
	add.s32 	%r14426, %r14426, 4;
	add.s32 	%r14425, %r14425, 4;
	setp.lt.s32	%p136, %r14425, %r290;
	@%p136 bra 	BB1_213;

BB1_214:
	ld.local.u64 	%rd11784, [%rd179];
	shr.u64 	%rd11785, %rd11784, 32;
	ld.local.u64 	%rd11786, [%rd265];
	shr.u64 	%rd11787, %rd11786, 32;
	ld.local.u64 	%rd11788, [%rd265+8];
	shr.u64 	%rd11789, %rd11788, 32;
	ld.local.u64 	%rd11790, [%rd265+16];
	shr.u64 	%rd11791, %rd11790, 32;
	ld.local.u64 	%rd11792, [%rd265+24];
	shr.u64 	%rd11793, %rd11792, 32;
	ld.local.u64 	%rd11794, [%rd265+32];
	shr.u64 	%rd11795, %rd11794, 32;
	ld.local.u64 	%rd11796, [%rd265+40];
	shr.u64 	%rd11797, %rd11796, 32;
	ld.local.u64 	%rd11798, [%rd265+48];
	shr.u64 	%rd11799, %rd11798, 32;
	ld.local.u64 	%rd11800, [%rd265+56];
	shr.u64 	%rd11801, %rd11800, 32;
	ld.local.u64 	%rd11802, [%rd265+64];
	shr.u64 	%rd11803, %rd11802, 32;
	ld.local.u64 	%rd11804, [%rd265+72];
	shr.u64 	%rd11805, %rd11804, 32;
	ld.local.u64 	%rd11806, [%rd265+80];
	shr.u64 	%rd11807, %rd11806, 32;
	ld.local.u64 	%rd11808, [%rd265+88];
	shr.u64 	%rd11809, %rd11808, 32;
	ld.local.u64 	%rd11810, [%rd265+96];
	shr.u64 	%rd11811, %rd11810, 32;
	ld.local.u64 	%rd11812, [%rd265+104];
	shr.u64 	%rd11813, %rd11812, 32;
	ld.local.u64 	%rd11814, [%rd265+112];
	shr.u64 	%rd11815, %rd11814, 32;
	bfi.b64 	%rd21614, %rd11785, %rd11784, 32, 32;
	bfi.b64 	%rd21615, %rd11787, %rd11786, 32, 32;
	bfi.b64 	%rd21616, %rd11789, %rd11788, 32, 32;
	bfi.b64 	%rd21617, %rd11791, %rd11790, 32, 32;
	bfi.b64 	%rd21618, %rd11793, %rd11792, 32, 32;
	bfi.b64 	%rd21619, %rd11795, %rd11794, 32, 32;
	bfi.b64 	%rd21620, %rd11797, %rd11796, 32, 32;
	bfi.b64 	%rd21621, %rd11799, %rd11798, 32, 32;
	bfi.b64 	%rd21605, %rd11801, %rd11800, 32, 32;
	bfi.b64 	%rd21604, %rd11803, %rd11802, 32, 32;
	bfi.b64 	%rd21603, %rd11805, %rd11804, 32, 32;
	bfi.b64 	%rd21602, %rd11807, %rd11806, 32, 32;
	bfi.b64 	%rd21601, %rd11809, %rd11808, 32, 32;
	bfi.b64 	%rd21600, %rd11811, %rd11810, 32, 32;
	bfi.b64 	%rd21599, %rd11813, %rd11812, 32, 32;
	bfi.b64 	%rd21598, %rd11815, %rd11814, 32, 32;
	ld.local.u64 	%rd933, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7594,%dummy}, %rd933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7595}, %rd933;
	}
	shf.r.wrap.b32 	%r7596, %r7595, %r7594, 14;
	shf.r.wrap.b32 	%r7597, %r7594, %r7595, 14;
	mov.b64 	%rd11816, {%r7597, %r7596};
	shf.r.wrap.b32 	%r7598, %r7595, %r7594, 18;
	shf.r.wrap.b32 	%r7599, %r7594, %r7595, 18;
	mov.b64 	%rd11817, {%r7599, %r7598};
	xor.b64  	%rd11818, %rd11817, %rd11816;
	shf.l.wrap.b32 	%r7600, %r7594, %r7595, 23;
	shf.l.wrap.b32 	%r7601, %r7595, %r7594, 23;
	mov.b64 	%rd11819, {%r7601, %r7600};
	xor.b64  	%rd11820, %rd11818, %rd11819;
	ld.local.u64 	%rd934, [%rd1+48];
	ld.local.u64 	%rd935, [%rd1+40];
	xor.b64  	%rd11821, %rd934, %rd935;
	and.b64  	%rd11822, %rd11821, %rd933;
	xor.b64  	%rd11823, %rd11822, %rd934;
	ld.local.u64 	%rd936, [%rd1+56];
	add.s64 	%rd11824, %rd936, %rd21614;
	add.s64 	%rd11825, %rd11824, %rd21452;
	add.s64 	%rd11826, %rd11825, %rd11823;
	add.s64 	%rd11827, %rd11826, %rd11820;
	ld.local.u64 	%rd937, [%rd1+24];
	add.s64 	%rd11828, %rd11827, %rd937;
	ld.local.u64 	%rd938, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7602,%dummy}, %rd938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7603}, %rd938;
	}
	shf.r.wrap.b32 	%r7604, %r7603, %r7602, 28;
	shf.r.wrap.b32 	%r7605, %r7602, %r7603, 28;
	mov.b64 	%rd11829, {%r7605, %r7604};
	shf.l.wrap.b32 	%r7606, %r7602, %r7603, 30;
	shf.l.wrap.b32 	%r7607, %r7603, %r7602, 30;
	mov.b64 	%rd11830, {%r7607, %r7606};
	xor.b64  	%rd11831, %rd11830, %rd11829;
	shf.l.wrap.b32 	%r7608, %r7602, %r7603, 25;
	shf.l.wrap.b32 	%r7609, %r7603, %r7602, 25;
	mov.b64 	%rd11832, {%r7609, %r7608};
	xor.b64  	%rd11833, %rd11831, %rd11832;
	ld.local.u64 	%rd939, [%rd1+16];
	xor.b64  	%rd11834, %rd939, %rd938;
	ld.local.u64 	%rd940, [%rd1+8];
	xor.b64  	%rd11835, %rd940, %rd938;
	and.b64  	%rd11836, %rd11834, %rd11835;
	xor.b64  	%rd11837, %rd11836, %rd938;
	add.s64 	%rd11838, %rd11827, %rd11837;
	add.s64 	%rd11839, %rd11838, %rd11833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7610,%dummy}, %rd11828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7611}, %rd11828;
	}
	shf.r.wrap.b32 	%r7612, %r7611, %r7610, 14;
	shf.r.wrap.b32 	%r7613, %r7610, %r7611, 14;
	mov.b64 	%rd11840, {%r7613, %r7612};
	shf.r.wrap.b32 	%r7614, %r7611, %r7610, 18;
	shf.r.wrap.b32 	%r7615, %r7610, %r7611, 18;
	mov.b64 	%rd11841, {%r7615, %r7614};
	xor.b64  	%rd11842, %rd11841, %rd11840;
	shf.l.wrap.b32 	%r7616, %r7610, %r7611, 23;
	shf.l.wrap.b32 	%r7617, %r7611, %r7610, 23;
	mov.b64 	%rd11843, {%r7617, %r7616};
	xor.b64  	%rd11844, %rd11842, %rd11843;
	xor.b64  	%rd11845, %rd935, %rd933;
	and.b64  	%rd11846, %rd11828, %rd11845;
	xor.b64  	%rd11847, %rd11846, %rd935;
	add.s64 	%rd11848, %rd934, %rd21615;
	add.s64 	%rd11849, %rd11848, %rd21451;
	add.s64 	%rd11850, %rd11849, %rd11847;
	add.s64 	%rd11851, %rd11850, %rd11844;
	add.s64 	%rd11852, %rd11851, %rd939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7618,%dummy}, %rd11839;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7619}, %rd11839;
	}
	shf.r.wrap.b32 	%r7620, %r7619, %r7618, 28;
	shf.r.wrap.b32 	%r7621, %r7618, %r7619, 28;
	mov.b64 	%rd11853, {%r7621, %r7620};
	shf.l.wrap.b32 	%r7622, %r7618, %r7619, 30;
	shf.l.wrap.b32 	%r7623, %r7619, %r7618, 30;
	mov.b64 	%rd11854, {%r7623, %r7622};
	xor.b64  	%rd11855, %rd11854, %rd11853;
	shf.l.wrap.b32 	%r7624, %r7618, %r7619, 25;
	shf.l.wrap.b32 	%r7625, %r7619, %r7618, 25;
	mov.b64 	%rd11856, {%r7625, %r7624};
	xor.b64  	%rd11857, %rd11855, %rd11856;
	xor.b64  	%rd11858, %rd11839, %rd940;
	xor.b64  	%rd11859, %rd11839, %rd938;
	and.b64  	%rd11860, %rd11859, %rd11858;
	xor.b64  	%rd11861, %rd11860, %rd11839;
	add.s64 	%rd11862, %rd11851, %rd11861;
	add.s64 	%rd11863, %rd11862, %rd11857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7626,%dummy}, %rd11852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7627}, %rd11852;
	}
	shf.r.wrap.b32 	%r7628, %r7627, %r7626, 14;
	shf.r.wrap.b32 	%r7629, %r7626, %r7627, 14;
	mov.b64 	%rd11864, {%r7629, %r7628};
	shf.r.wrap.b32 	%r7630, %r7627, %r7626, 18;
	shf.r.wrap.b32 	%r7631, %r7626, %r7627, 18;
	mov.b64 	%rd11865, {%r7631, %r7630};
	xor.b64  	%rd11866, %rd11865, %rd11864;
	shf.l.wrap.b32 	%r7632, %r7626, %r7627, 23;
	shf.l.wrap.b32 	%r7633, %r7627, %r7626, 23;
	mov.b64 	%rd11867, {%r7633, %r7632};
	xor.b64  	%rd11868, %rd11866, %rd11867;
	xor.b64  	%rd11869, %rd11828, %rd933;
	and.b64  	%rd11870, %rd11852, %rd11869;
	xor.b64  	%rd11871, %rd11870, %rd933;
	add.s64 	%rd11872, %rd935, %rd21616;
	add.s64 	%rd11873, %rd11872, %rd21450;
	add.s64 	%rd11874, %rd11873, %rd11871;
	add.s64 	%rd11875, %rd11874, %rd11868;
	add.s64 	%rd11876, %rd11875, %rd940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7634,%dummy}, %rd11863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7635}, %rd11863;
	}
	shf.r.wrap.b32 	%r7636, %r7635, %r7634, 28;
	shf.r.wrap.b32 	%r7637, %r7634, %r7635, 28;
	mov.b64 	%rd11877, {%r7637, %r7636};
	shf.l.wrap.b32 	%r7638, %r7634, %r7635, 30;
	shf.l.wrap.b32 	%r7639, %r7635, %r7634, 30;
	mov.b64 	%rd11878, {%r7639, %r7638};
	xor.b64  	%rd11879, %rd11878, %rd11877;
	shf.l.wrap.b32 	%r7640, %r7634, %r7635, 25;
	shf.l.wrap.b32 	%r7641, %r7635, %r7634, 25;
	mov.b64 	%rd11880, {%r7641, %r7640};
	xor.b64  	%rd11881, %rd11879, %rd11880;
	xor.b64  	%rd11882, %rd11863, %rd938;
	xor.b64  	%rd11883, %rd11863, %rd11839;
	and.b64  	%rd11884, %rd11883, %rd11882;
	xor.b64  	%rd11885, %rd11884, %rd11863;
	add.s64 	%rd11886, %rd11875, %rd11885;
	add.s64 	%rd11887, %rd11886, %rd11881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7642,%dummy}, %rd11876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7643}, %rd11876;
	}
	shf.r.wrap.b32 	%r7644, %r7643, %r7642, 14;
	shf.r.wrap.b32 	%r7645, %r7642, %r7643, 14;
	mov.b64 	%rd11888, {%r7645, %r7644};
	shf.r.wrap.b32 	%r7646, %r7643, %r7642, 18;
	shf.r.wrap.b32 	%r7647, %r7642, %r7643, 18;
	mov.b64 	%rd11889, {%r7647, %r7646};
	xor.b64  	%rd11890, %rd11889, %rd11888;
	shf.l.wrap.b32 	%r7648, %r7642, %r7643, 23;
	shf.l.wrap.b32 	%r7649, %r7643, %r7642, 23;
	mov.b64 	%rd11891, {%r7649, %r7648};
	xor.b64  	%rd11892, %rd11890, %rd11891;
	xor.b64  	%rd11893, %rd11852, %rd11828;
	and.b64  	%rd11894, %rd11876, %rd11893;
	xor.b64  	%rd11895, %rd11894, %rd11828;
	add.s64 	%rd11896, %rd933, %rd21617;
	add.s64 	%rd11897, %rd11896, %rd21449;
	add.s64 	%rd11898, %rd11897, %rd11895;
	add.s64 	%rd11899, %rd11898, %rd11892;
	add.s64 	%rd11900, %rd11899, %rd938;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7650,%dummy}, %rd11887;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7651}, %rd11887;
	}
	shf.r.wrap.b32 	%r7652, %r7651, %r7650, 28;
	shf.r.wrap.b32 	%r7653, %r7650, %r7651, 28;
	mov.b64 	%rd11901, {%r7653, %r7652};
	shf.l.wrap.b32 	%r7654, %r7650, %r7651, 30;
	shf.l.wrap.b32 	%r7655, %r7651, %r7650, 30;
	mov.b64 	%rd11902, {%r7655, %r7654};
	xor.b64  	%rd11903, %rd11902, %rd11901;
	shf.l.wrap.b32 	%r7656, %r7650, %r7651, 25;
	shf.l.wrap.b32 	%r7657, %r7651, %r7650, 25;
	mov.b64 	%rd11904, {%r7657, %r7656};
	xor.b64  	%rd11905, %rd11903, %rd11904;
	xor.b64  	%rd11906, %rd11887, %rd11839;
	xor.b64  	%rd11907, %rd11887, %rd11863;
	and.b64  	%rd11908, %rd11907, %rd11906;
	xor.b64  	%rd11909, %rd11908, %rd11887;
	add.s64 	%rd11910, %rd11899, %rd11909;
	add.s64 	%rd11911, %rd11910, %rd11905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7658,%dummy}, %rd11900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7659}, %rd11900;
	}
	shf.r.wrap.b32 	%r7660, %r7659, %r7658, 14;
	shf.r.wrap.b32 	%r7661, %r7658, %r7659, 14;
	mov.b64 	%rd11912, {%r7661, %r7660};
	shf.r.wrap.b32 	%r7662, %r7659, %r7658, 18;
	shf.r.wrap.b32 	%r7663, %r7658, %r7659, 18;
	mov.b64 	%rd11913, {%r7663, %r7662};
	xor.b64  	%rd11914, %rd11913, %rd11912;
	shf.l.wrap.b32 	%r7664, %r7658, %r7659, 23;
	shf.l.wrap.b32 	%r7665, %r7659, %r7658, 23;
	mov.b64 	%rd11915, {%r7665, %r7664};
	xor.b64  	%rd11916, %rd11914, %rd11915;
	xor.b64  	%rd11917, %rd11876, %rd11852;
	and.b64  	%rd11918, %rd11900, %rd11917;
	xor.b64  	%rd11919, %rd11918, %rd11852;
	add.s64 	%rd11920, %rd11828, %rd21618;
	add.s64 	%rd11921, %rd11920, %rd21448;
	add.s64 	%rd11922, %rd11921, %rd11919;
	add.s64 	%rd11923, %rd11922, %rd11916;
	add.s64 	%rd11924, %rd11923, %rd11839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7666,%dummy}, %rd11911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7667}, %rd11911;
	}
	shf.r.wrap.b32 	%r7668, %r7667, %r7666, 28;
	shf.r.wrap.b32 	%r7669, %r7666, %r7667, 28;
	mov.b64 	%rd11925, {%r7669, %r7668};
	shf.l.wrap.b32 	%r7670, %r7666, %r7667, 30;
	shf.l.wrap.b32 	%r7671, %r7667, %r7666, 30;
	mov.b64 	%rd11926, {%r7671, %r7670};
	xor.b64  	%rd11927, %rd11926, %rd11925;
	shf.l.wrap.b32 	%r7672, %r7666, %r7667, 25;
	shf.l.wrap.b32 	%r7673, %r7667, %r7666, 25;
	mov.b64 	%rd11928, {%r7673, %r7672};
	xor.b64  	%rd11929, %rd11927, %rd11928;
	xor.b64  	%rd11930, %rd11911, %rd11863;
	xor.b64  	%rd11931, %rd11911, %rd11887;
	and.b64  	%rd11932, %rd11931, %rd11930;
	xor.b64  	%rd11933, %rd11932, %rd11911;
	add.s64 	%rd11934, %rd11923, %rd11933;
	add.s64 	%rd11935, %rd11934, %rd11929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7674,%dummy}, %rd11924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7675}, %rd11924;
	}
	shf.r.wrap.b32 	%r7676, %r7675, %r7674, 14;
	shf.r.wrap.b32 	%r7677, %r7674, %r7675, 14;
	mov.b64 	%rd11936, {%r7677, %r7676};
	shf.r.wrap.b32 	%r7678, %r7675, %r7674, 18;
	shf.r.wrap.b32 	%r7679, %r7674, %r7675, 18;
	mov.b64 	%rd11937, {%r7679, %r7678};
	xor.b64  	%rd11938, %rd11937, %rd11936;
	shf.l.wrap.b32 	%r7680, %r7674, %r7675, 23;
	shf.l.wrap.b32 	%r7681, %r7675, %r7674, 23;
	mov.b64 	%rd11939, {%r7681, %r7680};
	xor.b64  	%rd11940, %rd11938, %rd11939;
	xor.b64  	%rd11941, %rd11900, %rd11876;
	and.b64  	%rd11942, %rd11924, %rd11941;
	xor.b64  	%rd11943, %rd11942, %rd11876;
	add.s64 	%rd11944, %rd11852, %rd21619;
	add.s64 	%rd11945, %rd11944, %rd21447;
	add.s64 	%rd11946, %rd11945, %rd11943;
	add.s64 	%rd11947, %rd11946, %rd11940;
	add.s64 	%rd11948, %rd11947, %rd11863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7682,%dummy}, %rd11935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7683}, %rd11935;
	}
	shf.r.wrap.b32 	%r7684, %r7683, %r7682, 28;
	shf.r.wrap.b32 	%r7685, %r7682, %r7683, 28;
	mov.b64 	%rd11949, {%r7685, %r7684};
	shf.l.wrap.b32 	%r7686, %r7682, %r7683, 30;
	shf.l.wrap.b32 	%r7687, %r7683, %r7682, 30;
	mov.b64 	%rd11950, {%r7687, %r7686};
	xor.b64  	%rd11951, %rd11950, %rd11949;
	shf.l.wrap.b32 	%r7688, %r7682, %r7683, 25;
	shf.l.wrap.b32 	%r7689, %r7683, %r7682, 25;
	mov.b64 	%rd11952, {%r7689, %r7688};
	xor.b64  	%rd11953, %rd11951, %rd11952;
	xor.b64  	%rd11954, %rd11935, %rd11887;
	xor.b64  	%rd11955, %rd11935, %rd11911;
	and.b64  	%rd11956, %rd11955, %rd11954;
	xor.b64  	%rd11957, %rd11956, %rd11935;
	add.s64 	%rd11958, %rd11947, %rd11957;
	add.s64 	%rd11959, %rd11958, %rd11953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7690,%dummy}, %rd11948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7691}, %rd11948;
	}
	shf.r.wrap.b32 	%r7692, %r7691, %r7690, 14;
	shf.r.wrap.b32 	%r7693, %r7690, %r7691, 14;
	mov.b64 	%rd11960, {%r7693, %r7692};
	shf.r.wrap.b32 	%r7694, %r7691, %r7690, 18;
	shf.r.wrap.b32 	%r7695, %r7690, %r7691, 18;
	mov.b64 	%rd11961, {%r7695, %r7694};
	xor.b64  	%rd11962, %rd11961, %rd11960;
	shf.l.wrap.b32 	%r7696, %r7690, %r7691, 23;
	shf.l.wrap.b32 	%r7697, %r7691, %r7690, 23;
	mov.b64 	%rd11963, {%r7697, %r7696};
	xor.b64  	%rd11964, %rd11962, %rd11963;
	xor.b64  	%rd11965, %rd11924, %rd11900;
	and.b64  	%rd11966, %rd11948, %rd11965;
	xor.b64  	%rd11967, %rd11966, %rd11900;
	add.s64 	%rd11968, %rd11876, %rd21620;
	add.s64 	%rd11969, %rd11968, %rd21446;
	add.s64 	%rd11970, %rd11969, %rd11967;
	add.s64 	%rd11971, %rd11970, %rd11964;
	add.s64 	%rd11972, %rd11971, %rd11887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7698,%dummy}, %rd11959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7699}, %rd11959;
	}
	shf.r.wrap.b32 	%r7700, %r7699, %r7698, 28;
	shf.r.wrap.b32 	%r7701, %r7698, %r7699, 28;
	mov.b64 	%rd11973, {%r7701, %r7700};
	shf.l.wrap.b32 	%r7702, %r7698, %r7699, 30;
	shf.l.wrap.b32 	%r7703, %r7699, %r7698, 30;
	mov.b64 	%rd11974, {%r7703, %r7702};
	xor.b64  	%rd11975, %rd11974, %rd11973;
	shf.l.wrap.b32 	%r7704, %r7698, %r7699, 25;
	shf.l.wrap.b32 	%r7705, %r7699, %r7698, 25;
	mov.b64 	%rd11976, {%r7705, %r7704};
	xor.b64  	%rd11977, %rd11975, %rd11976;
	xor.b64  	%rd11978, %rd11959, %rd11911;
	xor.b64  	%rd11979, %rd11959, %rd11935;
	and.b64  	%rd11980, %rd11979, %rd11978;
	xor.b64  	%rd11981, %rd11980, %rd11959;
	add.s64 	%rd11982, %rd11971, %rd11981;
	add.s64 	%rd11983, %rd11982, %rd11977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7706,%dummy}, %rd11972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7707}, %rd11972;
	}
	shf.r.wrap.b32 	%r7708, %r7707, %r7706, 14;
	shf.r.wrap.b32 	%r7709, %r7706, %r7707, 14;
	mov.b64 	%rd11984, {%r7709, %r7708};
	shf.r.wrap.b32 	%r7710, %r7707, %r7706, 18;
	shf.r.wrap.b32 	%r7711, %r7706, %r7707, 18;
	mov.b64 	%rd11985, {%r7711, %r7710};
	xor.b64  	%rd11986, %rd11985, %rd11984;
	shf.l.wrap.b32 	%r7712, %r7706, %r7707, 23;
	shf.l.wrap.b32 	%r7713, %r7707, %r7706, 23;
	mov.b64 	%rd11987, {%r7713, %r7712};
	xor.b64  	%rd11988, %rd11986, %rd11987;
	xor.b64  	%rd11989, %rd11948, %rd11924;
	and.b64  	%rd11990, %rd11972, %rd11989;
	xor.b64  	%rd11991, %rd11990, %rd11924;
	add.s64 	%rd11992, %rd11900, %rd21621;
	add.s64 	%rd11993, %rd11992, %rd21445;
	add.s64 	%rd11994, %rd11993, %rd11991;
	add.s64 	%rd11995, %rd11994, %rd11988;
	add.s64 	%rd11996, %rd11995, %rd11911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7714,%dummy}, %rd11983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7715}, %rd11983;
	}
	shf.r.wrap.b32 	%r7716, %r7715, %r7714, 28;
	shf.r.wrap.b32 	%r7717, %r7714, %r7715, 28;
	mov.b64 	%rd11997, {%r7717, %r7716};
	shf.l.wrap.b32 	%r7718, %r7714, %r7715, 30;
	shf.l.wrap.b32 	%r7719, %r7715, %r7714, 30;
	mov.b64 	%rd11998, {%r7719, %r7718};
	xor.b64  	%rd11999, %rd11998, %rd11997;
	shf.l.wrap.b32 	%r7720, %r7714, %r7715, 25;
	shf.l.wrap.b32 	%r7721, %r7715, %r7714, 25;
	mov.b64 	%rd12000, {%r7721, %r7720};
	xor.b64  	%rd12001, %rd11999, %rd12000;
	xor.b64  	%rd12002, %rd11983, %rd11935;
	xor.b64  	%rd12003, %rd11983, %rd11959;
	and.b64  	%rd12004, %rd12003, %rd12002;
	xor.b64  	%rd12005, %rd12004, %rd11983;
	add.s64 	%rd12006, %rd11995, %rd12005;
	add.s64 	%rd12007, %rd12006, %rd12001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7722,%dummy}, %rd11996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7723}, %rd11996;
	}
	shf.r.wrap.b32 	%r7724, %r7723, %r7722, 14;
	shf.r.wrap.b32 	%r7725, %r7722, %r7723, 14;
	mov.b64 	%rd12008, {%r7725, %r7724};
	shf.r.wrap.b32 	%r7726, %r7723, %r7722, 18;
	shf.r.wrap.b32 	%r7727, %r7722, %r7723, 18;
	mov.b64 	%rd12009, {%r7727, %r7726};
	xor.b64  	%rd12010, %rd12009, %rd12008;
	shf.l.wrap.b32 	%r7728, %r7722, %r7723, 23;
	shf.l.wrap.b32 	%r7729, %r7723, %r7722, 23;
	mov.b64 	%rd12011, {%r7729, %r7728};
	xor.b64  	%rd12012, %rd12010, %rd12011;
	xor.b64  	%rd12013, %rd11972, %rd11948;
	and.b64  	%rd12014, %rd11996, %rd12013;
	xor.b64  	%rd12015, %rd12014, %rd11948;
	add.s64 	%rd12016, %rd11924, %rd21605;
	add.s64 	%rd12017, %rd12016, %rd21444;
	add.s64 	%rd12018, %rd12017, %rd12015;
	add.s64 	%rd12019, %rd12018, %rd12012;
	add.s64 	%rd12020, %rd12019, %rd11935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7730,%dummy}, %rd12007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7731}, %rd12007;
	}
	shf.r.wrap.b32 	%r7732, %r7731, %r7730, 28;
	shf.r.wrap.b32 	%r7733, %r7730, %r7731, 28;
	mov.b64 	%rd12021, {%r7733, %r7732};
	shf.l.wrap.b32 	%r7734, %r7730, %r7731, 30;
	shf.l.wrap.b32 	%r7735, %r7731, %r7730, 30;
	mov.b64 	%rd12022, {%r7735, %r7734};
	xor.b64  	%rd12023, %rd12022, %rd12021;
	shf.l.wrap.b32 	%r7736, %r7730, %r7731, 25;
	shf.l.wrap.b32 	%r7737, %r7731, %r7730, 25;
	mov.b64 	%rd12024, {%r7737, %r7736};
	xor.b64  	%rd12025, %rd12023, %rd12024;
	xor.b64  	%rd12026, %rd12007, %rd11959;
	xor.b64  	%rd12027, %rd12007, %rd11983;
	and.b64  	%rd12028, %rd12027, %rd12026;
	xor.b64  	%rd12029, %rd12028, %rd12007;
	add.s64 	%rd12030, %rd12019, %rd12029;
	add.s64 	%rd12031, %rd12030, %rd12025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7738,%dummy}, %rd12020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7739}, %rd12020;
	}
	shf.r.wrap.b32 	%r7740, %r7739, %r7738, 14;
	shf.r.wrap.b32 	%r7741, %r7738, %r7739, 14;
	mov.b64 	%rd12032, {%r7741, %r7740};
	shf.r.wrap.b32 	%r7742, %r7739, %r7738, 18;
	shf.r.wrap.b32 	%r7743, %r7738, %r7739, 18;
	mov.b64 	%rd12033, {%r7743, %r7742};
	xor.b64  	%rd12034, %rd12033, %rd12032;
	shf.l.wrap.b32 	%r7744, %r7738, %r7739, 23;
	shf.l.wrap.b32 	%r7745, %r7739, %r7738, 23;
	mov.b64 	%rd12035, {%r7745, %r7744};
	xor.b64  	%rd12036, %rd12034, %rd12035;
	xor.b64  	%rd12037, %rd11996, %rd11972;
	and.b64  	%rd12038, %rd12020, %rd12037;
	xor.b64  	%rd12039, %rd12038, %rd11972;
	add.s64 	%rd12040, %rd11948, %rd21604;
	add.s64 	%rd12041, %rd12040, %rd21443;
	add.s64 	%rd12042, %rd12041, %rd12039;
	add.s64 	%rd12043, %rd12042, %rd12036;
	add.s64 	%rd12044, %rd12043, %rd11959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7746,%dummy}, %rd12031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7747}, %rd12031;
	}
	shf.r.wrap.b32 	%r7748, %r7747, %r7746, 28;
	shf.r.wrap.b32 	%r7749, %r7746, %r7747, 28;
	mov.b64 	%rd12045, {%r7749, %r7748};
	shf.l.wrap.b32 	%r7750, %r7746, %r7747, 30;
	shf.l.wrap.b32 	%r7751, %r7747, %r7746, 30;
	mov.b64 	%rd12046, {%r7751, %r7750};
	xor.b64  	%rd12047, %rd12046, %rd12045;
	shf.l.wrap.b32 	%r7752, %r7746, %r7747, 25;
	shf.l.wrap.b32 	%r7753, %r7747, %r7746, 25;
	mov.b64 	%rd12048, {%r7753, %r7752};
	xor.b64  	%rd12049, %rd12047, %rd12048;
	xor.b64  	%rd12050, %rd12031, %rd11983;
	xor.b64  	%rd12051, %rd12031, %rd12007;
	and.b64  	%rd12052, %rd12051, %rd12050;
	xor.b64  	%rd12053, %rd12052, %rd12031;
	add.s64 	%rd12054, %rd12043, %rd12053;
	add.s64 	%rd12055, %rd12054, %rd12049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7754,%dummy}, %rd12044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7755}, %rd12044;
	}
	shf.r.wrap.b32 	%r7756, %r7755, %r7754, 14;
	shf.r.wrap.b32 	%r7757, %r7754, %r7755, 14;
	mov.b64 	%rd12056, {%r7757, %r7756};
	shf.r.wrap.b32 	%r7758, %r7755, %r7754, 18;
	shf.r.wrap.b32 	%r7759, %r7754, %r7755, 18;
	mov.b64 	%rd12057, {%r7759, %r7758};
	xor.b64  	%rd12058, %rd12057, %rd12056;
	shf.l.wrap.b32 	%r7760, %r7754, %r7755, 23;
	shf.l.wrap.b32 	%r7761, %r7755, %r7754, 23;
	mov.b64 	%rd12059, {%r7761, %r7760};
	xor.b64  	%rd12060, %rd12058, %rd12059;
	xor.b64  	%rd12061, %rd12020, %rd11996;
	and.b64  	%rd12062, %rd12044, %rd12061;
	xor.b64  	%rd12063, %rd12062, %rd11996;
	add.s64 	%rd12064, %rd11972, %rd21603;
	add.s64 	%rd12065, %rd12064, %rd21442;
	add.s64 	%rd12066, %rd12065, %rd12063;
	add.s64 	%rd12067, %rd12066, %rd12060;
	add.s64 	%rd12068, %rd12067, %rd11983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7762,%dummy}, %rd12055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7763}, %rd12055;
	}
	shf.r.wrap.b32 	%r7764, %r7763, %r7762, 28;
	shf.r.wrap.b32 	%r7765, %r7762, %r7763, 28;
	mov.b64 	%rd12069, {%r7765, %r7764};
	shf.l.wrap.b32 	%r7766, %r7762, %r7763, 30;
	shf.l.wrap.b32 	%r7767, %r7763, %r7762, 30;
	mov.b64 	%rd12070, {%r7767, %r7766};
	xor.b64  	%rd12071, %rd12070, %rd12069;
	shf.l.wrap.b32 	%r7768, %r7762, %r7763, 25;
	shf.l.wrap.b32 	%r7769, %r7763, %r7762, 25;
	mov.b64 	%rd12072, {%r7769, %r7768};
	xor.b64  	%rd12073, %rd12071, %rd12072;
	xor.b64  	%rd12074, %rd12055, %rd12007;
	xor.b64  	%rd12075, %rd12055, %rd12031;
	and.b64  	%rd12076, %rd12075, %rd12074;
	xor.b64  	%rd12077, %rd12076, %rd12055;
	add.s64 	%rd12078, %rd12067, %rd12077;
	add.s64 	%rd12079, %rd12078, %rd12073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7770,%dummy}, %rd12068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7771}, %rd12068;
	}
	shf.r.wrap.b32 	%r7772, %r7771, %r7770, 14;
	shf.r.wrap.b32 	%r7773, %r7770, %r7771, 14;
	mov.b64 	%rd12080, {%r7773, %r7772};
	shf.r.wrap.b32 	%r7774, %r7771, %r7770, 18;
	shf.r.wrap.b32 	%r7775, %r7770, %r7771, 18;
	mov.b64 	%rd12081, {%r7775, %r7774};
	xor.b64  	%rd12082, %rd12081, %rd12080;
	shf.l.wrap.b32 	%r7776, %r7770, %r7771, 23;
	shf.l.wrap.b32 	%r7777, %r7771, %r7770, 23;
	mov.b64 	%rd12083, {%r7777, %r7776};
	xor.b64  	%rd12084, %rd12082, %rd12083;
	xor.b64  	%rd12085, %rd12044, %rd12020;
	and.b64  	%rd12086, %rd12068, %rd12085;
	xor.b64  	%rd12087, %rd12086, %rd12020;
	add.s64 	%rd12088, %rd11996, %rd21602;
	add.s64 	%rd12089, %rd12088, %rd21441;
	add.s64 	%rd12090, %rd12089, %rd12087;
	add.s64 	%rd12091, %rd12090, %rd12084;
	add.s64 	%rd12092, %rd12091, %rd12007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7778,%dummy}, %rd12079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7779}, %rd12079;
	}
	shf.r.wrap.b32 	%r7780, %r7779, %r7778, 28;
	shf.r.wrap.b32 	%r7781, %r7778, %r7779, 28;
	mov.b64 	%rd12093, {%r7781, %r7780};
	shf.l.wrap.b32 	%r7782, %r7778, %r7779, 30;
	shf.l.wrap.b32 	%r7783, %r7779, %r7778, 30;
	mov.b64 	%rd12094, {%r7783, %r7782};
	xor.b64  	%rd12095, %rd12094, %rd12093;
	shf.l.wrap.b32 	%r7784, %r7778, %r7779, 25;
	shf.l.wrap.b32 	%r7785, %r7779, %r7778, 25;
	mov.b64 	%rd12096, {%r7785, %r7784};
	xor.b64  	%rd12097, %rd12095, %rd12096;
	xor.b64  	%rd12098, %rd12079, %rd12031;
	xor.b64  	%rd12099, %rd12079, %rd12055;
	and.b64  	%rd12100, %rd12099, %rd12098;
	xor.b64  	%rd12101, %rd12100, %rd12079;
	add.s64 	%rd12102, %rd12091, %rd12101;
	add.s64 	%rd12103, %rd12102, %rd12097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7786,%dummy}, %rd12092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7787}, %rd12092;
	}
	shf.r.wrap.b32 	%r7788, %r7787, %r7786, 14;
	shf.r.wrap.b32 	%r7789, %r7786, %r7787, 14;
	mov.b64 	%rd12104, {%r7789, %r7788};
	shf.r.wrap.b32 	%r7790, %r7787, %r7786, 18;
	shf.r.wrap.b32 	%r7791, %r7786, %r7787, 18;
	mov.b64 	%rd12105, {%r7791, %r7790};
	xor.b64  	%rd12106, %rd12105, %rd12104;
	shf.l.wrap.b32 	%r7792, %r7786, %r7787, 23;
	shf.l.wrap.b32 	%r7793, %r7787, %r7786, 23;
	mov.b64 	%rd12107, {%r7793, %r7792};
	xor.b64  	%rd12108, %rd12106, %rd12107;
	xor.b64  	%rd12109, %rd12068, %rd12044;
	and.b64  	%rd12110, %rd12092, %rd12109;
	xor.b64  	%rd12111, %rd12110, %rd12044;
	add.s64 	%rd12112, %rd12020, %rd21601;
	add.s64 	%rd12113, %rd12112, %rd21440;
	add.s64 	%rd12114, %rd12113, %rd12111;
	add.s64 	%rd12115, %rd12114, %rd12108;
	add.s64 	%rd21613, %rd12115, %rd12031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7794,%dummy}, %rd12103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7795}, %rd12103;
	}
	shf.r.wrap.b32 	%r7796, %r7795, %r7794, 28;
	shf.r.wrap.b32 	%r7797, %r7794, %r7795, 28;
	mov.b64 	%rd12116, {%r7797, %r7796};
	shf.l.wrap.b32 	%r7798, %r7794, %r7795, 30;
	shf.l.wrap.b32 	%r7799, %r7795, %r7794, 30;
	mov.b64 	%rd12117, {%r7799, %r7798};
	xor.b64  	%rd12118, %rd12117, %rd12116;
	shf.l.wrap.b32 	%r7800, %r7794, %r7795, 25;
	shf.l.wrap.b32 	%r7801, %r7795, %r7794, 25;
	mov.b64 	%rd12119, {%r7801, %r7800};
	xor.b64  	%rd12120, %rd12118, %rd12119;
	xor.b64  	%rd12121, %rd12103, %rd12055;
	xor.b64  	%rd12122, %rd12103, %rd12079;
	and.b64  	%rd12123, %rd12122, %rd12121;
	xor.b64  	%rd12124, %rd12123, %rd12103;
	add.s64 	%rd12125, %rd12115, %rd12124;
	add.s64 	%rd21609, %rd12125, %rd12120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7802,%dummy}, %rd21613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7803}, %rd21613;
	}
	shf.r.wrap.b32 	%r7804, %r7803, %r7802, 14;
	shf.r.wrap.b32 	%r7805, %r7802, %r7803, 14;
	mov.b64 	%rd12126, {%r7805, %r7804};
	shf.r.wrap.b32 	%r7806, %r7803, %r7802, 18;
	shf.r.wrap.b32 	%r7807, %r7802, %r7803, 18;
	mov.b64 	%rd12127, {%r7807, %r7806};
	xor.b64  	%rd12128, %rd12127, %rd12126;
	shf.l.wrap.b32 	%r7808, %r7802, %r7803, 23;
	shf.l.wrap.b32 	%r7809, %r7803, %r7802, 23;
	mov.b64 	%rd12129, {%r7809, %r7808};
	xor.b64  	%rd12130, %rd12128, %rd12129;
	xor.b64  	%rd12131, %rd12092, %rd12068;
	and.b64  	%rd12132, %rd21613, %rd12131;
	xor.b64  	%rd12133, %rd12132, %rd12068;
	add.s64 	%rd12134, %rd12044, %rd21600;
	add.s64 	%rd12135, %rd12134, %rd21439;
	add.s64 	%rd12136, %rd12135, %rd12133;
	add.s64 	%rd12137, %rd12136, %rd12130;
	add.s64 	%rd21612, %rd12137, %rd12055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7810,%dummy}, %rd21609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7811}, %rd21609;
	}
	shf.r.wrap.b32 	%r7812, %r7811, %r7810, 28;
	shf.r.wrap.b32 	%r7813, %r7810, %r7811, 28;
	mov.b64 	%rd12138, {%r7813, %r7812};
	shf.l.wrap.b32 	%r7814, %r7810, %r7811, 30;
	shf.l.wrap.b32 	%r7815, %r7811, %r7810, 30;
	mov.b64 	%rd12139, {%r7815, %r7814};
	xor.b64  	%rd12140, %rd12139, %rd12138;
	shf.l.wrap.b32 	%r7816, %r7810, %r7811, 25;
	shf.l.wrap.b32 	%r7817, %r7811, %r7810, 25;
	mov.b64 	%rd12141, {%r7817, %r7816};
	xor.b64  	%rd12142, %rd12140, %rd12141;
	xor.b64  	%rd12143, %rd21609, %rd12079;
	xor.b64  	%rd12144, %rd21609, %rd12103;
	and.b64  	%rd12145, %rd12144, %rd12143;
	xor.b64  	%rd12146, %rd12145, %rd21609;
	add.s64 	%rd12147, %rd12137, %rd12146;
	add.s64 	%rd21608, %rd12147, %rd12142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7818,%dummy}, %rd21612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7819}, %rd21612;
	}
	shf.r.wrap.b32 	%r7820, %r7819, %r7818, 14;
	shf.r.wrap.b32 	%r7821, %r7818, %r7819, 14;
	mov.b64 	%rd12148, {%r7821, %r7820};
	shf.r.wrap.b32 	%r7822, %r7819, %r7818, 18;
	shf.r.wrap.b32 	%r7823, %r7818, %r7819, 18;
	mov.b64 	%rd12149, {%r7823, %r7822};
	xor.b64  	%rd12150, %rd12149, %rd12148;
	shf.l.wrap.b32 	%r7824, %r7818, %r7819, 23;
	shf.l.wrap.b32 	%r7825, %r7819, %r7818, 23;
	mov.b64 	%rd12151, {%r7825, %r7824};
	xor.b64  	%rd12152, %rd12150, %rd12151;
	xor.b64  	%rd12153, %rd21613, %rd12092;
	and.b64  	%rd12154, %rd21612, %rd12153;
	xor.b64  	%rd12155, %rd12154, %rd12092;
	add.s64 	%rd12156, %rd12068, %rd21599;
	add.s64 	%rd12157, %rd12156, %rd21438;
	add.s64 	%rd12158, %rd12157, %rd12155;
	add.s64 	%rd12159, %rd12158, %rd12152;
	add.s64 	%rd21611, %rd12159, %rd12079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7826,%dummy}, %rd21608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7827}, %rd21608;
	}
	shf.r.wrap.b32 	%r7828, %r7827, %r7826, 28;
	shf.r.wrap.b32 	%r7829, %r7826, %r7827, 28;
	mov.b64 	%rd12160, {%r7829, %r7828};
	shf.l.wrap.b32 	%r7830, %r7826, %r7827, 30;
	shf.l.wrap.b32 	%r7831, %r7827, %r7826, 30;
	mov.b64 	%rd12161, {%r7831, %r7830};
	xor.b64  	%rd12162, %rd12161, %rd12160;
	shf.l.wrap.b32 	%r7832, %r7826, %r7827, 25;
	shf.l.wrap.b32 	%r7833, %r7827, %r7826, 25;
	mov.b64 	%rd12163, {%r7833, %r7832};
	xor.b64  	%rd12164, %rd12162, %rd12163;
	xor.b64  	%rd12165, %rd21608, %rd12103;
	xor.b64  	%rd12166, %rd21608, %rd21609;
	and.b64  	%rd12167, %rd12166, %rd12165;
	xor.b64  	%rd12168, %rd12167, %rd21608;
	add.s64 	%rd12169, %rd12159, %rd12168;
	add.s64 	%rd21607, %rd12169, %rd12164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7834,%dummy}, %rd21611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7835}, %rd21611;
	}
	shf.r.wrap.b32 	%r7836, %r7835, %r7834, 14;
	shf.r.wrap.b32 	%r7837, %r7834, %r7835, 14;
	mov.b64 	%rd12170, {%r7837, %r7836};
	shf.r.wrap.b32 	%r7838, %r7835, %r7834, 18;
	shf.r.wrap.b32 	%r7839, %r7834, %r7835, 18;
	mov.b64 	%rd12171, {%r7839, %r7838};
	xor.b64  	%rd12172, %rd12171, %rd12170;
	shf.l.wrap.b32 	%r7840, %r7834, %r7835, 23;
	shf.l.wrap.b32 	%r7841, %r7835, %r7834, 23;
	mov.b64 	%rd12173, {%r7841, %r7840};
	xor.b64  	%rd12174, %rd12172, %rd12173;
	xor.b64  	%rd12175, %rd21612, %rd21613;
	and.b64  	%rd12176, %rd21611, %rd12175;
	xor.b64  	%rd12177, %rd12176, %rd21613;
	add.s64 	%rd12178, %rd12092, %rd21598;
	add.s64 	%rd12179, %rd12178, %rd21437;
	add.s64 	%rd12180, %rd12179, %rd12177;
	add.s64 	%rd12181, %rd12180, %rd12174;
	add.s64 	%rd21610, %rd12181, %rd12103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7842,%dummy}, %rd21607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7843}, %rd21607;
	}
	shf.r.wrap.b32 	%r7844, %r7843, %r7842, 28;
	shf.r.wrap.b32 	%r7845, %r7842, %r7843, 28;
	mov.b64 	%rd12182, {%r7845, %r7844};
	shf.l.wrap.b32 	%r7846, %r7842, %r7843, 30;
	shf.l.wrap.b32 	%r7847, %r7843, %r7842, 30;
	mov.b64 	%rd12183, {%r7847, %r7846};
	xor.b64  	%rd12184, %rd12183, %rd12182;
	shf.l.wrap.b32 	%r7848, %r7842, %r7843, 25;
	shf.l.wrap.b32 	%r7849, %r7843, %r7842, 25;
	mov.b64 	%rd12185, {%r7849, %r7848};
	xor.b64  	%rd12186, %rd12184, %rd12185;
	xor.b64  	%rd12187, %rd21607, %rd21609;
	xor.b64  	%rd12188, %rd21607, %rd21608;
	and.b64  	%rd12189, %rd12188, %rd12187;
	xor.b64  	%rd12190, %rd12189, %rd21607;
	add.s64 	%rd12191, %rd12181, %rd12190;
	add.s64 	%rd21606, %rd12191, %rd12186;
	mov.u32 	%r14427, 16;

BB1_215:
	mov.u64 	%rd21331, k_sha512;
	shr.u64 	%rd12192, %rd21599, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7850,%dummy}, %rd21599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7851}, %rd21599;
	}
	shf.r.wrap.b32 	%r7852, %r7851, %r7850, 19;
	shf.r.wrap.b32 	%r7853, %r7850, %r7851, 19;
	mov.b64 	%rd12193, {%r7853, %r7852};
	xor.b64  	%rd12194, %rd12193, %rd12192;
	shf.l.wrap.b32 	%r7854, %r7850, %r7851, 3;
	shf.l.wrap.b32 	%r7855, %r7851, %r7850, 3;
	mov.b64 	%rd12195, {%r7855, %r7854};
	xor.b64  	%rd12196, %rd12194, %rd12195;
	shr.u64 	%rd12197, %rd21615, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7856,%dummy}, %rd21615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7857}, %rd21615;
	}
	shf.r.wrap.b32 	%r7858, %r7857, %r7856, 1;
	shf.r.wrap.b32 	%r7859, %r7856, %r7857, 1;
	mov.b64 	%rd12198, {%r7859, %r7858};
	xor.b64  	%rd12199, %rd12198, %rd12197;
	shf.r.wrap.b32 	%r7860, %r7857, %r7856, 8;
	shf.r.wrap.b32 	%r7861, %r7856, %r7857, 8;
	mov.b64 	%rd12200, {%r7861, %r7860};
	xor.b64  	%rd12201, %rd12199, %rd12200;
	add.s64 	%rd12202, %rd21604, %rd21614;
	add.s64 	%rd12203, %rd12202, %rd12196;
	add.s64 	%rd21614, %rd12203, %rd12201;
	shr.u64 	%rd12204, %rd21598, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7862,%dummy}, %rd21598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7863}, %rd21598;
	}
	shf.r.wrap.b32 	%r7864, %r7863, %r7862, 19;
	shf.r.wrap.b32 	%r7865, %r7862, %r7863, 19;
	mov.b64 	%rd12205, {%r7865, %r7864};
	xor.b64  	%rd12206, %rd12205, %rd12204;
	shf.l.wrap.b32 	%r7866, %r7862, %r7863, 3;
	shf.l.wrap.b32 	%r7867, %r7863, %r7862, 3;
	mov.b64 	%rd12207, {%r7867, %r7866};
	xor.b64  	%rd12208, %rd12206, %rd12207;
	shr.u64 	%rd12209, %rd21616, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7868,%dummy}, %rd21616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7869}, %rd21616;
	}
	shf.r.wrap.b32 	%r7870, %r7869, %r7868, 1;
	shf.r.wrap.b32 	%r7871, %r7868, %r7869, 1;
	mov.b64 	%rd12210, {%r7871, %r7870};
	xor.b64  	%rd12211, %rd12210, %rd12209;
	shf.r.wrap.b32 	%r7872, %r7869, %r7868, 8;
	shf.r.wrap.b32 	%r7873, %r7868, %r7869, 8;
	mov.b64 	%rd12212, {%r7873, %r7872};
	xor.b64  	%rd12213, %rd12211, %rd12212;
	add.s64 	%rd12214, %rd21603, %rd21615;
	add.s64 	%rd12215, %rd12214, %rd12208;
	add.s64 	%rd21615, %rd12215, %rd12213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7874,%dummy}, %rd21614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7875}, %rd21614;
	}
	shf.r.wrap.b32 	%r7876, %r7875, %r7874, 19;
	shf.r.wrap.b32 	%r7877, %r7874, %r7875, 19;
	mov.b64 	%rd12216, {%r7877, %r7876};
	shf.l.wrap.b32 	%r7878, %r7874, %r7875, 3;
	shf.l.wrap.b32 	%r7879, %r7875, %r7874, 3;
	mov.b64 	%rd12217, {%r7879, %r7878};
	shr.u64 	%rd12218, %rd21614, 6;
	xor.b64  	%rd12219, %rd12216, %rd12218;
	xor.b64  	%rd12220, %rd12219, %rd12217;
	shr.u64 	%rd12221, %rd21617, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7880,%dummy}, %rd21617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7881}, %rd21617;
	}
	shf.r.wrap.b32 	%r7882, %r7881, %r7880, 1;
	shf.r.wrap.b32 	%r7883, %r7880, %r7881, 1;
	mov.b64 	%rd12222, {%r7883, %r7882};
	xor.b64  	%rd12223, %rd12222, %rd12221;
	shf.r.wrap.b32 	%r7884, %r7881, %r7880, 8;
	shf.r.wrap.b32 	%r7885, %r7880, %r7881, 8;
	mov.b64 	%rd12224, {%r7885, %r7884};
	xor.b64  	%rd12225, %rd12223, %rd12224;
	add.s64 	%rd12226, %rd21602, %rd21616;
	add.s64 	%rd12227, %rd12226, %rd12220;
	add.s64 	%rd21616, %rd12227, %rd12225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7886,%dummy}, %rd21615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7887}, %rd21615;
	}
	shf.r.wrap.b32 	%r7888, %r7887, %r7886, 19;
	shf.r.wrap.b32 	%r7889, %r7886, %r7887, 19;
	mov.b64 	%rd12228, {%r7889, %r7888};
	shf.l.wrap.b32 	%r7890, %r7886, %r7887, 3;
	shf.l.wrap.b32 	%r7891, %r7887, %r7886, 3;
	mov.b64 	%rd12229, {%r7891, %r7890};
	shr.u64 	%rd12230, %rd21615, 6;
	xor.b64  	%rd12231, %rd12228, %rd12230;
	xor.b64  	%rd12232, %rd12231, %rd12229;
	shr.u64 	%rd12233, %rd21618, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7892,%dummy}, %rd21618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7893}, %rd21618;
	}
	shf.r.wrap.b32 	%r7894, %r7893, %r7892, 1;
	shf.r.wrap.b32 	%r7895, %r7892, %r7893, 1;
	mov.b64 	%rd12234, {%r7895, %r7894};
	xor.b64  	%rd12235, %rd12234, %rd12233;
	shf.r.wrap.b32 	%r7896, %r7893, %r7892, 8;
	shf.r.wrap.b32 	%r7897, %r7892, %r7893, 8;
	mov.b64 	%rd12236, {%r7897, %r7896};
	xor.b64  	%rd12237, %rd12235, %rd12236;
	add.s64 	%rd12238, %rd21601, %rd21617;
	add.s64 	%rd12239, %rd12238, %rd12232;
	add.s64 	%rd21617, %rd12239, %rd12237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7898,%dummy}, %rd21616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7899}, %rd21616;
	}
	shf.r.wrap.b32 	%r7900, %r7899, %r7898, 19;
	shf.r.wrap.b32 	%r7901, %r7898, %r7899, 19;
	mov.b64 	%rd12240, {%r7901, %r7900};
	shf.l.wrap.b32 	%r7902, %r7898, %r7899, 3;
	shf.l.wrap.b32 	%r7903, %r7899, %r7898, 3;
	mov.b64 	%rd12241, {%r7903, %r7902};
	shr.u64 	%rd12242, %rd21616, 6;
	xor.b64  	%rd12243, %rd12240, %rd12242;
	xor.b64  	%rd12244, %rd12243, %rd12241;
	shr.u64 	%rd12245, %rd21619, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7904,%dummy}, %rd21619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7905}, %rd21619;
	}
	shf.r.wrap.b32 	%r7906, %r7905, %r7904, 1;
	shf.r.wrap.b32 	%r7907, %r7904, %r7905, 1;
	mov.b64 	%rd12246, {%r7907, %r7906};
	xor.b64  	%rd12247, %rd12246, %rd12245;
	shf.r.wrap.b32 	%r7908, %r7905, %r7904, 8;
	shf.r.wrap.b32 	%r7909, %r7904, %r7905, 8;
	mov.b64 	%rd12248, {%r7909, %r7908};
	xor.b64  	%rd12249, %rd12247, %rd12248;
	add.s64 	%rd12250, %rd21600, %rd21618;
	add.s64 	%rd12251, %rd12250, %rd12244;
	add.s64 	%rd21618, %rd12251, %rd12249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7910,%dummy}, %rd21617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7911}, %rd21617;
	}
	shf.r.wrap.b32 	%r7912, %r7911, %r7910, 19;
	shf.r.wrap.b32 	%r7913, %r7910, %r7911, 19;
	mov.b64 	%rd12252, {%r7913, %r7912};
	shf.l.wrap.b32 	%r7914, %r7910, %r7911, 3;
	shf.l.wrap.b32 	%r7915, %r7911, %r7910, 3;
	mov.b64 	%rd12253, {%r7915, %r7914};
	shr.u64 	%rd12254, %rd21617, 6;
	xor.b64  	%rd12255, %rd12252, %rd12254;
	xor.b64  	%rd12256, %rd12255, %rd12253;
	shr.u64 	%rd12257, %rd21620, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7916,%dummy}, %rd21620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7917}, %rd21620;
	}
	shf.r.wrap.b32 	%r7918, %r7917, %r7916, 1;
	shf.r.wrap.b32 	%r7919, %r7916, %r7917, 1;
	mov.b64 	%rd12258, {%r7919, %r7918};
	xor.b64  	%rd12259, %rd12258, %rd12257;
	shf.r.wrap.b32 	%r7920, %r7917, %r7916, 8;
	shf.r.wrap.b32 	%r7921, %r7916, %r7917, 8;
	mov.b64 	%rd12260, {%r7921, %r7920};
	xor.b64  	%rd12261, %rd12259, %rd12260;
	add.s64 	%rd12262, %rd21599, %rd21619;
	add.s64 	%rd12263, %rd12262, %rd12256;
	add.s64 	%rd21619, %rd12263, %rd12261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7922,%dummy}, %rd21618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7923}, %rd21618;
	}
	shf.r.wrap.b32 	%r7924, %r7923, %r7922, 19;
	shf.r.wrap.b32 	%r7925, %r7922, %r7923, 19;
	mov.b64 	%rd12264, {%r7925, %r7924};
	shf.l.wrap.b32 	%r7926, %r7922, %r7923, 3;
	shf.l.wrap.b32 	%r7927, %r7923, %r7922, 3;
	mov.b64 	%rd12265, {%r7927, %r7926};
	shr.u64 	%rd12266, %rd21618, 6;
	xor.b64  	%rd12267, %rd12264, %rd12266;
	xor.b64  	%rd12268, %rd12267, %rd12265;
	shr.u64 	%rd12269, %rd21621, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7928,%dummy}, %rd21621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7929}, %rd21621;
	}
	shf.r.wrap.b32 	%r7930, %r7929, %r7928, 1;
	shf.r.wrap.b32 	%r7931, %r7928, %r7929, 1;
	mov.b64 	%rd12270, {%r7931, %r7930};
	xor.b64  	%rd12271, %rd12270, %rd12269;
	shf.r.wrap.b32 	%r7932, %r7929, %r7928, 8;
	shf.r.wrap.b32 	%r7933, %r7928, %r7929, 8;
	mov.b64 	%rd12272, {%r7933, %r7932};
	xor.b64  	%rd12273, %rd12271, %rd12272;
	add.s64 	%rd12274, %rd21598, %rd21620;
	add.s64 	%rd12275, %rd12274, %rd12268;
	add.s64 	%rd21620, %rd12275, %rd12273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7934,%dummy}, %rd21619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7935}, %rd21619;
	}
	shf.r.wrap.b32 	%r7936, %r7935, %r7934, 19;
	shf.r.wrap.b32 	%r7937, %r7934, %r7935, 19;
	mov.b64 	%rd12276, {%r7937, %r7936};
	shf.l.wrap.b32 	%r7938, %r7934, %r7935, 3;
	shf.l.wrap.b32 	%r7939, %r7935, %r7934, 3;
	mov.b64 	%rd12277, {%r7939, %r7938};
	shr.u64 	%rd12278, %rd21619, 6;
	xor.b64  	%rd12279, %rd12276, %rd12278;
	xor.b64  	%rd12280, %rd12279, %rd12277;
	shr.u64 	%rd12281, %rd21605, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7940,%dummy}, %rd21605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7941}, %rd21605;
	}
	shf.r.wrap.b32 	%r7942, %r7941, %r7940, 1;
	shf.r.wrap.b32 	%r7943, %r7940, %r7941, 1;
	mov.b64 	%rd12282, {%r7943, %r7942};
	xor.b64  	%rd12283, %rd12282, %rd12281;
	shf.r.wrap.b32 	%r7944, %r7941, %r7940, 8;
	shf.r.wrap.b32 	%r7945, %r7940, %r7941, 8;
	mov.b64 	%rd12284, {%r7945, %r7944};
	xor.b64  	%rd12285, %rd12283, %rd12284;
	add.s64 	%rd12286, %rd21614, %rd21621;
	add.s64 	%rd12287, %rd12286, %rd12280;
	add.s64 	%rd21621, %rd12287, %rd12285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7946,%dummy}, %rd21620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7947}, %rd21620;
	}
	shf.r.wrap.b32 	%r7948, %r7947, %r7946, 19;
	shf.r.wrap.b32 	%r7949, %r7946, %r7947, 19;
	mov.b64 	%rd12288, {%r7949, %r7948};
	shf.l.wrap.b32 	%r7950, %r7946, %r7947, 3;
	shf.l.wrap.b32 	%r7951, %r7947, %r7946, 3;
	mov.b64 	%rd12289, {%r7951, %r7950};
	shr.u64 	%rd12290, %rd21620, 6;
	xor.b64  	%rd12291, %rd12288, %rd12290;
	xor.b64  	%rd12292, %rd12291, %rd12289;
	shr.u64 	%rd12293, %rd21604, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7952,%dummy}, %rd21604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7953}, %rd21604;
	}
	shf.r.wrap.b32 	%r7954, %r7953, %r7952, 1;
	shf.r.wrap.b32 	%r7955, %r7952, %r7953, 1;
	mov.b64 	%rd12294, {%r7955, %r7954};
	xor.b64  	%rd12295, %rd12294, %rd12293;
	shf.r.wrap.b32 	%r7956, %r7953, %r7952, 8;
	shf.r.wrap.b32 	%r7957, %r7952, %r7953, 8;
	mov.b64 	%rd12296, {%r7957, %r7956};
	xor.b64  	%rd12297, %rd12295, %rd12296;
	add.s64 	%rd12298, %rd21615, %rd21605;
	add.s64 	%rd12299, %rd12298, %rd12292;
	add.s64 	%rd21605, %rd12299, %rd12297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7958,%dummy}, %rd21621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7959}, %rd21621;
	}
	shf.r.wrap.b32 	%r7960, %r7959, %r7958, 19;
	shf.r.wrap.b32 	%r7961, %r7958, %r7959, 19;
	mov.b64 	%rd12300, {%r7961, %r7960};
	shf.l.wrap.b32 	%r7962, %r7958, %r7959, 3;
	shf.l.wrap.b32 	%r7963, %r7959, %r7958, 3;
	mov.b64 	%rd12301, {%r7963, %r7962};
	shr.u64 	%rd12302, %rd21621, 6;
	xor.b64  	%rd12303, %rd12300, %rd12302;
	xor.b64  	%rd12304, %rd12303, %rd12301;
	shr.u64 	%rd12305, %rd21603, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7964,%dummy}, %rd21603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7965}, %rd21603;
	}
	shf.r.wrap.b32 	%r7966, %r7965, %r7964, 1;
	shf.r.wrap.b32 	%r7967, %r7964, %r7965, 1;
	mov.b64 	%rd12306, {%r7967, %r7966};
	xor.b64  	%rd12307, %rd12306, %rd12305;
	shf.r.wrap.b32 	%r7968, %r7965, %r7964, 8;
	shf.r.wrap.b32 	%r7969, %r7964, %r7965, 8;
	mov.b64 	%rd12308, {%r7969, %r7968};
	xor.b64  	%rd12309, %rd12307, %rd12308;
	add.s64 	%rd12310, %rd21616, %rd21604;
	add.s64 	%rd12311, %rd12310, %rd12304;
	add.s64 	%rd21604, %rd12311, %rd12309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7970,%dummy}, %rd21605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7971}, %rd21605;
	}
	shf.r.wrap.b32 	%r7972, %r7971, %r7970, 19;
	shf.r.wrap.b32 	%r7973, %r7970, %r7971, 19;
	mov.b64 	%rd12312, {%r7973, %r7972};
	shf.l.wrap.b32 	%r7974, %r7970, %r7971, 3;
	shf.l.wrap.b32 	%r7975, %r7971, %r7970, 3;
	mov.b64 	%rd12313, {%r7975, %r7974};
	shr.u64 	%rd12314, %rd21605, 6;
	xor.b64  	%rd12315, %rd12312, %rd12314;
	xor.b64  	%rd12316, %rd12315, %rd12313;
	shr.u64 	%rd12317, %rd21602, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7976,%dummy}, %rd21602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7977}, %rd21602;
	}
	shf.r.wrap.b32 	%r7978, %r7977, %r7976, 1;
	shf.r.wrap.b32 	%r7979, %r7976, %r7977, 1;
	mov.b64 	%rd12318, {%r7979, %r7978};
	xor.b64  	%rd12319, %rd12318, %rd12317;
	shf.r.wrap.b32 	%r7980, %r7977, %r7976, 8;
	shf.r.wrap.b32 	%r7981, %r7976, %r7977, 8;
	mov.b64 	%rd12320, {%r7981, %r7980};
	xor.b64  	%rd12321, %rd12319, %rd12320;
	add.s64 	%rd12322, %rd21617, %rd21603;
	add.s64 	%rd12323, %rd12322, %rd12316;
	add.s64 	%rd21603, %rd12323, %rd12321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7982,%dummy}, %rd21604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7983}, %rd21604;
	}
	shf.r.wrap.b32 	%r7984, %r7983, %r7982, 19;
	shf.r.wrap.b32 	%r7985, %r7982, %r7983, 19;
	mov.b64 	%rd12324, {%r7985, %r7984};
	shf.l.wrap.b32 	%r7986, %r7982, %r7983, 3;
	shf.l.wrap.b32 	%r7987, %r7983, %r7982, 3;
	mov.b64 	%rd12325, {%r7987, %r7986};
	shr.u64 	%rd12326, %rd21604, 6;
	xor.b64  	%rd12327, %rd12324, %rd12326;
	xor.b64  	%rd12328, %rd12327, %rd12325;
	shr.u64 	%rd12329, %rd21601, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7988,%dummy}, %rd21601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7989}, %rd21601;
	}
	shf.r.wrap.b32 	%r7990, %r7989, %r7988, 1;
	shf.r.wrap.b32 	%r7991, %r7988, %r7989, 1;
	mov.b64 	%rd12330, {%r7991, %r7990};
	xor.b64  	%rd12331, %rd12330, %rd12329;
	shf.r.wrap.b32 	%r7992, %r7989, %r7988, 8;
	shf.r.wrap.b32 	%r7993, %r7988, %r7989, 8;
	mov.b64 	%rd12332, {%r7993, %r7992};
	xor.b64  	%rd12333, %rd12331, %rd12332;
	add.s64 	%rd12334, %rd21618, %rd21602;
	add.s64 	%rd12335, %rd12334, %rd12328;
	add.s64 	%rd21602, %rd12335, %rd12333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7994,%dummy}, %rd21603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7995}, %rd21603;
	}
	shf.r.wrap.b32 	%r7996, %r7995, %r7994, 19;
	shf.r.wrap.b32 	%r7997, %r7994, %r7995, 19;
	mov.b64 	%rd12336, {%r7997, %r7996};
	shf.l.wrap.b32 	%r7998, %r7994, %r7995, 3;
	shf.l.wrap.b32 	%r7999, %r7995, %r7994, 3;
	mov.b64 	%rd12337, {%r7999, %r7998};
	shr.u64 	%rd12338, %rd21603, 6;
	xor.b64  	%rd12339, %rd12336, %rd12338;
	xor.b64  	%rd12340, %rd12339, %rd12337;
	shr.u64 	%rd12341, %rd21600, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8000,%dummy}, %rd21600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8001}, %rd21600;
	}
	shf.r.wrap.b32 	%r8002, %r8001, %r8000, 1;
	shf.r.wrap.b32 	%r8003, %r8000, %r8001, 1;
	mov.b64 	%rd12342, {%r8003, %r8002};
	xor.b64  	%rd12343, %rd12342, %rd12341;
	shf.r.wrap.b32 	%r8004, %r8001, %r8000, 8;
	shf.r.wrap.b32 	%r8005, %r8000, %r8001, 8;
	mov.b64 	%rd12344, {%r8005, %r8004};
	xor.b64  	%rd12345, %rd12343, %rd12344;
	add.s64 	%rd12346, %rd21619, %rd21601;
	add.s64 	%rd12347, %rd12346, %rd12340;
	add.s64 	%rd21601, %rd12347, %rd12345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8006,%dummy}, %rd21602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8007}, %rd21602;
	}
	shf.r.wrap.b32 	%r8008, %r8007, %r8006, 19;
	shf.r.wrap.b32 	%r8009, %r8006, %r8007, 19;
	mov.b64 	%rd12348, {%r8009, %r8008};
	shf.l.wrap.b32 	%r8010, %r8006, %r8007, 3;
	shf.l.wrap.b32 	%r8011, %r8007, %r8006, 3;
	mov.b64 	%rd12349, {%r8011, %r8010};
	shr.u64 	%rd12350, %rd21602, 6;
	xor.b64  	%rd12351, %rd12348, %rd12350;
	xor.b64  	%rd12352, %rd12351, %rd12349;
	shr.u64 	%rd12353, %rd21599, 7;
	shf.r.wrap.b32 	%r8012, %r7851, %r7850, 1;
	shf.r.wrap.b32 	%r8013, %r7850, %r7851, 1;
	mov.b64 	%rd12354, {%r8013, %r8012};
	xor.b64  	%rd12355, %rd12354, %rd12353;
	shf.r.wrap.b32 	%r8014, %r7851, %r7850, 8;
	shf.r.wrap.b32 	%r8015, %r7850, %r7851, 8;
	mov.b64 	%rd12356, {%r8015, %r8014};
	xor.b64  	%rd12357, %rd12355, %rd12356;
	add.s64 	%rd12358, %rd21620, %rd21600;
	add.s64 	%rd12359, %rd12358, %rd12352;
	add.s64 	%rd21600, %rd12359, %rd12357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8016,%dummy}, %rd21601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8017}, %rd21601;
	}
	shf.r.wrap.b32 	%r8018, %r8017, %r8016, 19;
	shf.r.wrap.b32 	%r8019, %r8016, %r8017, 19;
	mov.b64 	%rd12360, {%r8019, %r8018};
	shf.l.wrap.b32 	%r8020, %r8016, %r8017, 3;
	shf.l.wrap.b32 	%r8021, %r8017, %r8016, 3;
	mov.b64 	%rd12361, {%r8021, %r8020};
	shr.u64 	%rd12362, %rd21601, 6;
	xor.b64  	%rd12363, %rd12360, %rd12362;
	xor.b64  	%rd12364, %rd12363, %rd12361;
	shr.u64 	%rd12365, %rd21598, 7;
	shf.r.wrap.b32 	%r8022, %r7863, %r7862, 1;
	shf.r.wrap.b32 	%r8023, %r7862, %r7863, 1;
	mov.b64 	%rd12366, {%r8023, %r8022};
	xor.b64  	%rd12367, %rd12366, %rd12365;
	shf.r.wrap.b32 	%r8024, %r7863, %r7862, 8;
	shf.r.wrap.b32 	%r8025, %r7862, %r7863, 8;
	mov.b64 	%rd12368, {%r8025, %r8024};
	xor.b64  	%rd12369, %rd12367, %rd12368;
	add.s64 	%rd12370, %rd21621, %rd21599;
	add.s64 	%rd12371, %rd12370, %rd12364;
	add.s64 	%rd21599, %rd12371, %rd12369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8026,%dummy}, %rd21600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8027}, %rd21600;
	}
	shf.r.wrap.b32 	%r8028, %r8027, %r8026, 19;
	shf.r.wrap.b32 	%r8029, %r8026, %r8027, 19;
	mov.b64 	%rd12372, {%r8029, %r8028};
	shf.l.wrap.b32 	%r8030, %r8026, %r8027, 3;
	shf.l.wrap.b32 	%r8031, %r8027, %r8026, 3;
	mov.b64 	%rd12373, {%r8031, %r8030};
	shr.u64 	%rd12374, %rd21600, 6;
	xor.b64  	%rd12375, %rd12372, %rd12374;
	xor.b64  	%rd12376, %rd12375, %rd12373;
	shf.r.wrap.b32 	%r8032, %r7875, %r7874, 1;
	shf.r.wrap.b32 	%r8033, %r7874, %r7875, 1;
	mov.b64 	%rd12377, {%r8033, %r8032};
	shf.r.wrap.b32 	%r8034, %r7875, %r7874, 8;
	shf.r.wrap.b32 	%r8035, %r7874, %r7875, 8;
	mov.b64 	%rd12378, {%r8035, %r8034};
	shr.u64 	%rd12379, %rd21614, 7;
	xor.b64  	%rd12380, %rd12377, %rd12379;
	xor.b64  	%rd12381, %rd12380, %rd12378;
	add.s64 	%rd12382, %rd21605, %rd21598;
	add.s64 	%rd12383, %rd12382, %rd12376;
	add.s64 	%rd21598, %rd12383, %rd12381;
	mul.wide.s32 	%rd12384, %r14427, 8;
	add.s64 	%rd12386, %rd21331, %rd12384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8036,%dummy}, %rd21610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8037}, %rd21610;
	}
	shf.r.wrap.b32 	%r8038, %r8037, %r8036, 18;
	shf.r.wrap.b32 	%r8039, %r8036, %r8037, 18;
	mov.b64 	%rd12387, {%r8039, %r8038};
	shf.r.wrap.b32 	%r8040, %r8037, %r8036, 14;
	shf.r.wrap.b32 	%r8041, %r8036, %r8037, 14;
	mov.b64 	%rd12388, {%r8041, %r8040};
	xor.b64  	%rd12389, %rd12387, %rd12388;
	shf.l.wrap.b32 	%r8042, %r8036, %r8037, 23;
	shf.l.wrap.b32 	%r8043, %r8037, %r8036, 23;
	mov.b64 	%rd12390, {%r8043, %r8042};
	xor.b64  	%rd12391, %rd12389, %rd12390;
	xor.b64  	%rd12392, %rd21611, %rd21612;
	and.b64  	%rd12393, %rd12392, %rd21610;
	xor.b64  	%rd12394, %rd12393, %rd21612;
	add.s64 	%rd12395, %rd12394, %rd21613;
	add.s64 	%rd12396, %rd12395, %rd21614;
	ld.const.u64 	%rd12397, [%rd12386];
	add.s64 	%rd12398, %rd12396, %rd12397;
	add.s64 	%rd12399, %rd12398, %rd12391;
	add.s64 	%rd12400, %rd12399, %rd21609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8044}, %rd21606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8045,%dummy}, %rd21606;
	}
	shf.l.wrap.b32 	%r8046, %r8045, %r8044, 30;
	shf.l.wrap.b32 	%r8047, %r8044, %r8045, 30;
	mov.b64 	%rd12401, {%r8047, %r8046};
	shf.r.wrap.b32 	%r8048, %r8044, %r8045, 28;
	shf.r.wrap.b32 	%r8049, %r8045, %r8044, 28;
	mov.b64 	%rd12402, {%r8049, %r8048};
	xor.b64  	%rd12403, %rd12401, %rd12402;
	shf.l.wrap.b32 	%r8050, %r8045, %r8044, 25;
	shf.l.wrap.b32 	%r8051, %r8044, %r8045, 25;
	mov.b64 	%rd12404, {%r8051, %r8050};
	xor.b64  	%rd12405, %rd12403, %rd12404;
	xor.b64  	%rd12406, %rd21606, %rd21607;
	xor.b64  	%rd12407, %rd21606, %rd21608;
	and.b64  	%rd12408, %rd12406, %rd12407;
	xor.b64  	%rd12409, %rd12408, %rd21606;
	add.s64 	%rd12410, %rd12399, %rd12409;
	add.s64 	%rd12411, %rd12410, %rd12405;
	add.s32 	%r8052, %r14427, 1;
	mul.wide.s32 	%rd12412, %r8052, 8;
	add.s64 	%rd12413, %rd21331, %rd12412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8053,%dummy}, %rd12400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8054}, %rd12400;
	}
	shf.r.wrap.b32 	%r8055, %r8054, %r8053, 14;
	shf.r.wrap.b32 	%r8056, %r8053, %r8054, 14;
	mov.b64 	%rd12414, {%r8056, %r8055};
	shf.r.wrap.b32 	%r8057, %r8054, %r8053, 18;
	shf.r.wrap.b32 	%r8058, %r8053, %r8054, 18;
	mov.b64 	%rd12415, {%r8058, %r8057};
	xor.b64  	%rd12416, %rd12415, %rd12414;
	shf.l.wrap.b32 	%r8059, %r8053, %r8054, 23;
	shf.l.wrap.b32 	%r8060, %r8054, %r8053, 23;
	mov.b64 	%rd12417, {%r8060, %r8059};
	xor.b64  	%rd12418, %rd12416, %rd12417;
	xor.b64  	%rd12419, %rd21610, %rd21611;
	and.b64  	%rd12420, %rd12400, %rd12419;
	xor.b64  	%rd12421, %rd12420, %rd21611;
	add.s64 	%rd12422, %rd21615, %rd21612;
	ld.const.u64 	%rd12423, [%rd12413];
	add.s64 	%rd12424, %rd12422, %rd12423;
	add.s64 	%rd12425, %rd12424, %rd12421;
	add.s64 	%rd12426, %rd12425, %rd12418;
	add.s64 	%rd12427, %rd12426, %rd21608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8061,%dummy}, %rd12411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8062}, %rd12411;
	}
	shf.r.wrap.b32 	%r8063, %r8062, %r8061, 28;
	shf.r.wrap.b32 	%r8064, %r8061, %r8062, 28;
	mov.b64 	%rd12428, {%r8064, %r8063};
	shf.l.wrap.b32 	%r8065, %r8061, %r8062, 30;
	shf.l.wrap.b32 	%r8066, %r8062, %r8061, 30;
	mov.b64 	%rd12429, {%r8066, %r8065};
	xor.b64  	%rd12430, %rd12429, %rd12428;
	shf.l.wrap.b32 	%r8067, %r8061, %r8062, 25;
	shf.l.wrap.b32 	%r8068, %r8062, %r8061, 25;
	mov.b64 	%rd12431, {%r8068, %r8067};
	xor.b64  	%rd12432, %rd12430, %rd12431;
	xor.b64  	%rd12433, %rd12411, %rd21607;
	xor.b64  	%rd12434, %rd12411, %rd21606;
	and.b64  	%rd12435, %rd12434, %rd12433;
	xor.b64  	%rd12436, %rd12435, %rd12411;
	add.s64 	%rd12437, %rd12426, %rd12436;
	add.s64 	%rd12438, %rd12437, %rd12432;
	add.s32 	%r8069, %r14427, 2;
	mul.wide.s32 	%rd12439, %r8069, 8;
	add.s64 	%rd12440, %rd21331, %rd12439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8070,%dummy}, %rd12427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8071}, %rd12427;
	}
	shf.r.wrap.b32 	%r8072, %r8071, %r8070, 14;
	shf.r.wrap.b32 	%r8073, %r8070, %r8071, 14;
	mov.b64 	%rd12441, {%r8073, %r8072};
	shf.r.wrap.b32 	%r8074, %r8071, %r8070, 18;
	shf.r.wrap.b32 	%r8075, %r8070, %r8071, 18;
	mov.b64 	%rd12442, {%r8075, %r8074};
	xor.b64  	%rd12443, %rd12442, %rd12441;
	shf.l.wrap.b32 	%r8076, %r8070, %r8071, 23;
	shf.l.wrap.b32 	%r8077, %r8071, %r8070, 23;
	mov.b64 	%rd12444, {%r8077, %r8076};
	xor.b64  	%rd12445, %rd12443, %rd12444;
	xor.b64  	%rd12446, %rd12400, %rd21610;
	and.b64  	%rd12447, %rd12427, %rd12446;
	xor.b64  	%rd12448, %rd12447, %rd21610;
	add.s64 	%rd12449, %rd21616, %rd21611;
	ld.const.u64 	%rd12450, [%rd12440];
	add.s64 	%rd12451, %rd12449, %rd12450;
	add.s64 	%rd12452, %rd12451, %rd12448;
	add.s64 	%rd12453, %rd12452, %rd12445;
	add.s64 	%rd12454, %rd12453, %rd21607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8078,%dummy}, %rd12438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8079}, %rd12438;
	}
	shf.r.wrap.b32 	%r8080, %r8079, %r8078, 28;
	shf.r.wrap.b32 	%r8081, %r8078, %r8079, 28;
	mov.b64 	%rd12455, {%r8081, %r8080};
	shf.l.wrap.b32 	%r8082, %r8078, %r8079, 30;
	shf.l.wrap.b32 	%r8083, %r8079, %r8078, 30;
	mov.b64 	%rd12456, {%r8083, %r8082};
	xor.b64  	%rd12457, %rd12456, %rd12455;
	shf.l.wrap.b32 	%r8084, %r8078, %r8079, 25;
	shf.l.wrap.b32 	%r8085, %r8079, %r8078, 25;
	mov.b64 	%rd12458, {%r8085, %r8084};
	xor.b64  	%rd12459, %rd12457, %rd12458;
	xor.b64  	%rd12460, %rd12438, %rd21606;
	xor.b64  	%rd12461, %rd12438, %rd12411;
	and.b64  	%rd12462, %rd12461, %rd12460;
	xor.b64  	%rd12463, %rd12462, %rd12438;
	add.s64 	%rd12464, %rd12453, %rd12463;
	add.s64 	%rd12465, %rd12464, %rd12459;
	add.s32 	%r8086, %r14427, 3;
	mul.wide.s32 	%rd12466, %r8086, 8;
	add.s64 	%rd12467, %rd21331, %rd12466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8087,%dummy}, %rd12454;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8088}, %rd12454;
	}
	shf.r.wrap.b32 	%r8089, %r8088, %r8087, 14;
	shf.r.wrap.b32 	%r8090, %r8087, %r8088, 14;
	mov.b64 	%rd12468, {%r8090, %r8089};
	shf.r.wrap.b32 	%r8091, %r8088, %r8087, 18;
	shf.r.wrap.b32 	%r8092, %r8087, %r8088, 18;
	mov.b64 	%rd12469, {%r8092, %r8091};
	xor.b64  	%rd12470, %rd12469, %rd12468;
	shf.l.wrap.b32 	%r8093, %r8087, %r8088, 23;
	shf.l.wrap.b32 	%r8094, %r8088, %r8087, 23;
	mov.b64 	%rd12471, {%r8094, %r8093};
	xor.b64  	%rd12472, %rd12470, %rd12471;
	xor.b64  	%rd12473, %rd12427, %rd12400;
	and.b64  	%rd12474, %rd12454, %rd12473;
	xor.b64  	%rd12475, %rd12474, %rd12400;
	add.s64 	%rd12476, %rd21617, %rd21610;
	ld.const.u64 	%rd12477, [%rd12467];
	add.s64 	%rd12478, %rd12476, %rd12477;
	add.s64 	%rd12479, %rd12478, %rd12475;
	add.s64 	%rd12480, %rd12479, %rd12472;
	add.s64 	%rd12481, %rd12480, %rd21606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8095,%dummy}, %rd12465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8096}, %rd12465;
	}
	shf.r.wrap.b32 	%r8097, %r8096, %r8095, 28;
	shf.r.wrap.b32 	%r8098, %r8095, %r8096, 28;
	mov.b64 	%rd12482, {%r8098, %r8097};
	shf.l.wrap.b32 	%r8099, %r8095, %r8096, 30;
	shf.l.wrap.b32 	%r8100, %r8096, %r8095, 30;
	mov.b64 	%rd12483, {%r8100, %r8099};
	xor.b64  	%rd12484, %rd12483, %rd12482;
	shf.l.wrap.b32 	%r8101, %r8095, %r8096, 25;
	shf.l.wrap.b32 	%r8102, %r8096, %r8095, 25;
	mov.b64 	%rd12485, {%r8102, %r8101};
	xor.b64  	%rd12486, %rd12484, %rd12485;
	xor.b64  	%rd12487, %rd12465, %rd12411;
	xor.b64  	%rd12488, %rd12465, %rd12438;
	and.b64  	%rd12489, %rd12488, %rd12487;
	xor.b64  	%rd12490, %rd12489, %rd12465;
	add.s64 	%rd12491, %rd12480, %rd12490;
	add.s64 	%rd12492, %rd12491, %rd12486;
	add.s32 	%r8103, %r14427, 4;
	mul.wide.s32 	%rd12493, %r8103, 8;
	add.s64 	%rd12494, %rd21331, %rd12493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8104,%dummy}, %rd12481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8105}, %rd12481;
	}
	shf.r.wrap.b32 	%r8106, %r8105, %r8104, 14;
	shf.r.wrap.b32 	%r8107, %r8104, %r8105, 14;
	mov.b64 	%rd12495, {%r8107, %r8106};
	shf.r.wrap.b32 	%r8108, %r8105, %r8104, 18;
	shf.r.wrap.b32 	%r8109, %r8104, %r8105, 18;
	mov.b64 	%rd12496, {%r8109, %r8108};
	xor.b64  	%rd12497, %rd12496, %rd12495;
	shf.l.wrap.b32 	%r8110, %r8104, %r8105, 23;
	shf.l.wrap.b32 	%r8111, %r8105, %r8104, 23;
	mov.b64 	%rd12498, {%r8111, %r8110};
	xor.b64  	%rd12499, %rd12497, %rd12498;
	xor.b64  	%rd12500, %rd12454, %rd12427;
	and.b64  	%rd12501, %rd12481, %rd12500;
	xor.b64  	%rd12502, %rd12501, %rd12427;
	add.s64 	%rd12503, %rd12400, %rd21618;
	ld.const.u64 	%rd12504, [%rd12494];
	add.s64 	%rd12505, %rd12503, %rd12504;
	add.s64 	%rd12506, %rd12505, %rd12502;
	add.s64 	%rd12507, %rd12506, %rd12499;
	add.s64 	%rd12508, %rd12507, %rd12411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8112,%dummy}, %rd12492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8113}, %rd12492;
	}
	shf.r.wrap.b32 	%r8114, %r8113, %r8112, 28;
	shf.r.wrap.b32 	%r8115, %r8112, %r8113, 28;
	mov.b64 	%rd12509, {%r8115, %r8114};
	shf.l.wrap.b32 	%r8116, %r8112, %r8113, 30;
	shf.l.wrap.b32 	%r8117, %r8113, %r8112, 30;
	mov.b64 	%rd12510, {%r8117, %r8116};
	xor.b64  	%rd12511, %rd12510, %rd12509;
	shf.l.wrap.b32 	%r8118, %r8112, %r8113, 25;
	shf.l.wrap.b32 	%r8119, %r8113, %r8112, 25;
	mov.b64 	%rd12512, {%r8119, %r8118};
	xor.b64  	%rd12513, %rd12511, %rd12512;
	xor.b64  	%rd12514, %rd12492, %rd12438;
	xor.b64  	%rd12515, %rd12492, %rd12465;
	and.b64  	%rd12516, %rd12515, %rd12514;
	xor.b64  	%rd12517, %rd12516, %rd12492;
	add.s64 	%rd12518, %rd12507, %rd12517;
	add.s64 	%rd12519, %rd12518, %rd12513;
	add.s32 	%r8120, %r14427, 5;
	mul.wide.s32 	%rd12520, %r8120, 8;
	add.s64 	%rd12521, %rd21331, %rd12520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8121,%dummy}, %rd12508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8122}, %rd12508;
	}
	shf.r.wrap.b32 	%r8123, %r8122, %r8121, 14;
	shf.r.wrap.b32 	%r8124, %r8121, %r8122, 14;
	mov.b64 	%rd12522, {%r8124, %r8123};
	shf.r.wrap.b32 	%r8125, %r8122, %r8121, 18;
	shf.r.wrap.b32 	%r8126, %r8121, %r8122, 18;
	mov.b64 	%rd12523, {%r8126, %r8125};
	xor.b64  	%rd12524, %rd12523, %rd12522;
	shf.l.wrap.b32 	%r8127, %r8121, %r8122, 23;
	shf.l.wrap.b32 	%r8128, %r8122, %r8121, 23;
	mov.b64 	%rd12525, {%r8128, %r8127};
	xor.b64  	%rd12526, %rd12524, %rd12525;
	xor.b64  	%rd12527, %rd12481, %rd12454;
	and.b64  	%rd12528, %rd12508, %rd12527;
	xor.b64  	%rd12529, %rd12528, %rd12454;
	add.s64 	%rd12530, %rd12427, %rd21619;
	ld.const.u64 	%rd12531, [%rd12521];
	add.s64 	%rd12532, %rd12530, %rd12531;
	add.s64 	%rd12533, %rd12532, %rd12529;
	add.s64 	%rd12534, %rd12533, %rd12526;
	add.s64 	%rd12535, %rd12534, %rd12438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8129,%dummy}, %rd12519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8130}, %rd12519;
	}
	shf.r.wrap.b32 	%r8131, %r8130, %r8129, 28;
	shf.r.wrap.b32 	%r8132, %r8129, %r8130, 28;
	mov.b64 	%rd12536, {%r8132, %r8131};
	shf.l.wrap.b32 	%r8133, %r8129, %r8130, 30;
	shf.l.wrap.b32 	%r8134, %r8130, %r8129, 30;
	mov.b64 	%rd12537, {%r8134, %r8133};
	xor.b64  	%rd12538, %rd12537, %rd12536;
	shf.l.wrap.b32 	%r8135, %r8129, %r8130, 25;
	shf.l.wrap.b32 	%r8136, %r8130, %r8129, 25;
	mov.b64 	%rd12539, {%r8136, %r8135};
	xor.b64  	%rd12540, %rd12538, %rd12539;
	xor.b64  	%rd12541, %rd12519, %rd12465;
	xor.b64  	%rd12542, %rd12519, %rd12492;
	and.b64  	%rd12543, %rd12542, %rd12541;
	xor.b64  	%rd12544, %rd12543, %rd12519;
	add.s64 	%rd12545, %rd12534, %rd12544;
	add.s64 	%rd12546, %rd12545, %rd12540;
	add.s32 	%r8137, %r14427, 6;
	mul.wide.s32 	%rd12547, %r8137, 8;
	add.s64 	%rd12548, %rd21331, %rd12547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8138,%dummy}, %rd12535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8139}, %rd12535;
	}
	shf.r.wrap.b32 	%r8140, %r8139, %r8138, 14;
	shf.r.wrap.b32 	%r8141, %r8138, %r8139, 14;
	mov.b64 	%rd12549, {%r8141, %r8140};
	shf.r.wrap.b32 	%r8142, %r8139, %r8138, 18;
	shf.r.wrap.b32 	%r8143, %r8138, %r8139, 18;
	mov.b64 	%rd12550, {%r8143, %r8142};
	xor.b64  	%rd12551, %rd12550, %rd12549;
	shf.l.wrap.b32 	%r8144, %r8138, %r8139, 23;
	shf.l.wrap.b32 	%r8145, %r8139, %r8138, 23;
	mov.b64 	%rd12552, {%r8145, %r8144};
	xor.b64  	%rd12553, %rd12551, %rd12552;
	xor.b64  	%rd12554, %rd12508, %rd12481;
	and.b64  	%rd12555, %rd12535, %rd12554;
	xor.b64  	%rd12556, %rd12555, %rd12481;
	add.s64 	%rd12557, %rd12454, %rd21620;
	ld.const.u64 	%rd12558, [%rd12548];
	add.s64 	%rd12559, %rd12557, %rd12558;
	add.s64 	%rd12560, %rd12559, %rd12556;
	add.s64 	%rd12561, %rd12560, %rd12553;
	add.s64 	%rd12562, %rd12561, %rd12465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8146,%dummy}, %rd12546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8147}, %rd12546;
	}
	shf.r.wrap.b32 	%r8148, %r8147, %r8146, 28;
	shf.r.wrap.b32 	%r8149, %r8146, %r8147, 28;
	mov.b64 	%rd12563, {%r8149, %r8148};
	shf.l.wrap.b32 	%r8150, %r8146, %r8147, 30;
	shf.l.wrap.b32 	%r8151, %r8147, %r8146, 30;
	mov.b64 	%rd12564, {%r8151, %r8150};
	xor.b64  	%rd12565, %rd12564, %rd12563;
	shf.l.wrap.b32 	%r8152, %r8146, %r8147, 25;
	shf.l.wrap.b32 	%r8153, %r8147, %r8146, 25;
	mov.b64 	%rd12566, {%r8153, %r8152};
	xor.b64  	%rd12567, %rd12565, %rd12566;
	xor.b64  	%rd12568, %rd12546, %rd12492;
	xor.b64  	%rd12569, %rd12546, %rd12519;
	and.b64  	%rd12570, %rd12569, %rd12568;
	xor.b64  	%rd12571, %rd12570, %rd12546;
	add.s64 	%rd12572, %rd12561, %rd12571;
	add.s64 	%rd12573, %rd12572, %rd12567;
	add.s32 	%r8154, %r14427, 7;
	mul.wide.s32 	%rd12574, %r8154, 8;
	add.s64 	%rd12575, %rd21331, %rd12574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8155,%dummy}, %rd12562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8156}, %rd12562;
	}
	shf.r.wrap.b32 	%r8157, %r8156, %r8155, 14;
	shf.r.wrap.b32 	%r8158, %r8155, %r8156, 14;
	mov.b64 	%rd12576, {%r8158, %r8157};
	shf.r.wrap.b32 	%r8159, %r8156, %r8155, 18;
	shf.r.wrap.b32 	%r8160, %r8155, %r8156, 18;
	mov.b64 	%rd12577, {%r8160, %r8159};
	xor.b64  	%rd12578, %rd12577, %rd12576;
	shf.l.wrap.b32 	%r8161, %r8155, %r8156, 23;
	shf.l.wrap.b32 	%r8162, %r8156, %r8155, 23;
	mov.b64 	%rd12579, {%r8162, %r8161};
	xor.b64  	%rd12580, %rd12578, %rd12579;
	xor.b64  	%rd12581, %rd12535, %rd12508;
	and.b64  	%rd12582, %rd12562, %rd12581;
	xor.b64  	%rd12583, %rd12582, %rd12508;
	add.s64 	%rd12584, %rd12481, %rd21621;
	ld.const.u64 	%rd12585, [%rd12575];
	add.s64 	%rd12586, %rd12584, %rd12585;
	add.s64 	%rd12587, %rd12586, %rd12583;
	add.s64 	%rd12588, %rd12587, %rd12580;
	add.s64 	%rd12589, %rd12588, %rd12492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8163,%dummy}, %rd12573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8164}, %rd12573;
	}
	shf.r.wrap.b32 	%r8165, %r8164, %r8163, 28;
	shf.r.wrap.b32 	%r8166, %r8163, %r8164, 28;
	mov.b64 	%rd12590, {%r8166, %r8165};
	shf.l.wrap.b32 	%r8167, %r8163, %r8164, 30;
	shf.l.wrap.b32 	%r8168, %r8164, %r8163, 30;
	mov.b64 	%rd12591, {%r8168, %r8167};
	xor.b64  	%rd12592, %rd12591, %rd12590;
	shf.l.wrap.b32 	%r8169, %r8163, %r8164, 25;
	shf.l.wrap.b32 	%r8170, %r8164, %r8163, 25;
	mov.b64 	%rd12593, {%r8170, %r8169};
	xor.b64  	%rd12594, %rd12592, %rd12593;
	xor.b64  	%rd12595, %rd12573, %rd12519;
	xor.b64  	%rd12596, %rd12573, %rd12546;
	and.b64  	%rd12597, %rd12596, %rd12595;
	xor.b64  	%rd12598, %rd12597, %rd12573;
	add.s64 	%rd12599, %rd12588, %rd12598;
	add.s64 	%rd12600, %rd12599, %rd12594;
	add.s32 	%r8171, %r14427, 8;
	mul.wide.s32 	%rd12601, %r8171, 8;
	add.s64 	%rd12602, %rd21331, %rd12601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8172,%dummy}, %rd12589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8173}, %rd12589;
	}
	shf.r.wrap.b32 	%r8174, %r8173, %r8172, 14;
	shf.r.wrap.b32 	%r8175, %r8172, %r8173, 14;
	mov.b64 	%rd12603, {%r8175, %r8174};
	shf.r.wrap.b32 	%r8176, %r8173, %r8172, 18;
	shf.r.wrap.b32 	%r8177, %r8172, %r8173, 18;
	mov.b64 	%rd12604, {%r8177, %r8176};
	xor.b64  	%rd12605, %rd12604, %rd12603;
	shf.l.wrap.b32 	%r8178, %r8172, %r8173, 23;
	shf.l.wrap.b32 	%r8179, %r8173, %r8172, 23;
	mov.b64 	%rd12606, {%r8179, %r8178};
	xor.b64  	%rd12607, %rd12605, %rd12606;
	xor.b64  	%rd12608, %rd12562, %rd12535;
	and.b64  	%rd12609, %rd12589, %rd12608;
	xor.b64  	%rd12610, %rd12609, %rd12535;
	add.s64 	%rd12611, %rd12508, %rd21605;
	ld.const.u64 	%rd12612, [%rd12602];
	add.s64 	%rd12613, %rd12611, %rd12612;
	add.s64 	%rd12614, %rd12613, %rd12610;
	add.s64 	%rd12615, %rd12614, %rd12607;
	add.s64 	%rd12616, %rd12615, %rd12519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8180,%dummy}, %rd12600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8181}, %rd12600;
	}
	shf.r.wrap.b32 	%r8182, %r8181, %r8180, 28;
	shf.r.wrap.b32 	%r8183, %r8180, %r8181, 28;
	mov.b64 	%rd12617, {%r8183, %r8182};
	shf.l.wrap.b32 	%r8184, %r8180, %r8181, 30;
	shf.l.wrap.b32 	%r8185, %r8181, %r8180, 30;
	mov.b64 	%rd12618, {%r8185, %r8184};
	xor.b64  	%rd12619, %rd12618, %rd12617;
	shf.l.wrap.b32 	%r8186, %r8180, %r8181, 25;
	shf.l.wrap.b32 	%r8187, %r8181, %r8180, 25;
	mov.b64 	%rd12620, {%r8187, %r8186};
	xor.b64  	%rd12621, %rd12619, %rd12620;
	xor.b64  	%rd12622, %rd12600, %rd12546;
	xor.b64  	%rd12623, %rd12600, %rd12573;
	and.b64  	%rd12624, %rd12623, %rd12622;
	xor.b64  	%rd12625, %rd12624, %rd12600;
	add.s64 	%rd12626, %rd12615, %rd12625;
	add.s64 	%rd12627, %rd12626, %rd12621;
	add.s32 	%r8188, %r14427, 9;
	mul.wide.s32 	%rd12628, %r8188, 8;
	add.s64 	%rd12629, %rd21331, %rd12628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8189,%dummy}, %rd12616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8190}, %rd12616;
	}
	shf.r.wrap.b32 	%r8191, %r8190, %r8189, 14;
	shf.r.wrap.b32 	%r8192, %r8189, %r8190, 14;
	mov.b64 	%rd12630, {%r8192, %r8191};
	shf.r.wrap.b32 	%r8193, %r8190, %r8189, 18;
	shf.r.wrap.b32 	%r8194, %r8189, %r8190, 18;
	mov.b64 	%rd12631, {%r8194, %r8193};
	xor.b64  	%rd12632, %rd12631, %rd12630;
	shf.l.wrap.b32 	%r8195, %r8189, %r8190, 23;
	shf.l.wrap.b32 	%r8196, %r8190, %r8189, 23;
	mov.b64 	%rd12633, {%r8196, %r8195};
	xor.b64  	%rd12634, %rd12632, %rd12633;
	xor.b64  	%rd12635, %rd12589, %rd12562;
	and.b64  	%rd12636, %rd12616, %rd12635;
	xor.b64  	%rd12637, %rd12636, %rd12562;
	add.s64 	%rd12638, %rd12535, %rd21604;
	ld.const.u64 	%rd12639, [%rd12629];
	add.s64 	%rd12640, %rd12638, %rd12639;
	add.s64 	%rd12641, %rd12640, %rd12637;
	add.s64 	%rd12642, %rd12641, %rd12634;
	add.s64 	%rd12643, %rd12642, %rd12546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8197,%dummy}, %rd12627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8198}, %rd12627;
	}
	shf.r.wrap.b32 	%r8199, %r8198, %r8197, 28;
	shf.r.wrap.b32 	%r8200, %r8197, %r8198, 28;
	mov.b64 	%rd12644, {%r8200, %r8199};
	shf.l.wrap.b32 	%r8201, %r8197, %r8198, 30;
	shf.l.wrap.b32 	%r8202, %r8198, %r8197, 30;
	mov.b64 	%rd12645, {%r8202, %r8201};
	xor.b64  	%rd12646, %rd12645, %rd12644;
	shf.l.wrap.b32 	%r8203, %r8197, %r8198, 25;
	shf.l.wrap.b32 	%r8204, %r8198, %r8197, 25;
	mov.b64 	%rd12647, {%r8204, %r8203};
	xor.b64  	%rd12648, %rd12646, %rd12647;
	xor.b64  	%rd12649, %rd12627, %rd12573;
	xor.b64  	%rd12650, %rd12627, %rd12600;
	and.b64  	%rd12651, %rd12650, %rd12649;
	xor.b64  	%rd12652, %rd12651, %rd12627;
	add.s64 	%rd12653, %rd12642, %rd12652;
	add.s64 	%rd12654, %rd12653, %rd12648;
	add.s32 	%r8205, %r14427, 10;
	mul.wide.s32 	%rd12655, %r8205, 8;
	add.s64 	%rd12656, %rd21331, %rd12655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8206,%dummy}, %rd12643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8207}, %rd12643;
	}
	shf.r.wrap.b32 	%r8208, %r8207, %r8206, 14;
	shf.r.wrap.b32 	%r8209, %r8206, %r8207, 14;
	mov.b64 	%rd12657, {%r8209, %r8208};
	shf.r.wrap.b32 	%r8210, %r8207, %r8206, 18;
	shf.r.wrap.b32 	%r8211, %r8206, %r8207, 18;
	mov.b64 	%rd12658, {%r8211, %r8210};
	xor.b64  	%rd12659, %rd12658, %rd12657;
	shf.l.wrap.b32 	%r8212, %r8206, %r8207, 23;
	shf.l.wrap.b32 	%r8213, %r8207, %r8206, 23;
	mov.b64 	%rd12660, {%r8213, %r8212};
	xor.b64  	%rd12661, %rd12659, %rd12660;
	xor.b64  	%rd12662, %rd12616, %rd12589;
	and.b64  	%rd12663, %rd12643, %rd12662;
	xor.b64  	%rd12664, %rd12663, %rd12589;
	add.s64 	%rd12665, %rd12562, %rd21603;
	ld.const.u64 	%rd12666, [%rd12656];
	add.s64 	%rd12667, %rd12665, %rd12666;
	add.s64 	%rd12668, %rd12667, %rd12664;
	add.s64 	%rd12669, %rd12668, %rd12661;
	add.s64 	%rd12670, %rd12669, %rd12573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8214,%dummy}, %rd12654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8215}, %rd12654;
	}
	shf.r.wrap.b32 	%r8216, %r8215, %r8214, 28;
	shf.r.wrap.b32 	%r8217, %r8214, %r8215, 28;
	mov.b64 	%rd12671, {%r8217, %r8216};
	shf.l.wrap.b32 	%r8218, %r8214, %r8215, 30;
	shf.l.wrap.b32 	%r8219, %r8215, %r8214, 30;
	mov.b64 	%rd12672, {%r8219, %r8218};
	xor.b64  	%rd12673, %rd12672, %rd12671;
	shf.l.wrap.b32 	%r8220, %r8214, %r8215, 25;
	shf.l.wrap.b32 	%r8221, %r8215, %r8214, 25;
	mov.b64 	%rd12674, {%r8221, %r8220};
	xor.b64  	%rd12675, %rd12673, %rd12674;
	xor.b64  	%rd12676, %rd12654, %rd12600;
	xor.b64  	%rd12677, %rd12654, %rd12627;
	and.b64  	%rd12678, %rd12677, %rd12676;
	xor.b64  	%rd12679, %rd12678, %rd12654;
	add.s64 	%rd12680, %rd12669, %rd12679;
	add.s64 	%rd12681, %rd12680, %rd12675;
	add.s32 	%r8222, %r14427, 11;
	mul.wide.s32 	%rd12682, %r8222, 8;
	add.s64 	%rd12683, %rd21331, %rd12682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8223,%dummy}, %rd12670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8224}, %rd12670;
	}
	shf.r.wrap.b32 	%r8225, %r8224, %r8223, 14;
	shf.r.wrap.b32 	%r8226, %r8223, %r8224, 14;
	mov.b64 	%rd12684, {%r8226, %r8225};
	shf.r.wrap.b32 	%r8227, %r8224, %r8223, 18;
	shf.r.wrap.b32 	%r8228, %r8223, %r8224, 18;
	mov.b64 	%rd12685, {%r8228, %r8227};
	xor.b64  	%rd12686, %rd12685, %rd12684;
	shf.l.wrap.b32 	%r8229, %r8223, %r8224, 23;
	shf.l.wrap.b32 	%r8230, %r8224, %r8223, 23;
	mov.b64 	%rd12687, {%r8230, %r8229};
	xor.b64  	%rd12688, %rd12686, %rd12687;
	xor.b64  	%rd12689, %rd12643, %rd12616;
	and.b64  	%rd12690, %rd12670, %rd12689;
	xor.b64  	%rd12691, %rd12690, %rd12616;
	add.s64 	%rd12692, %rd12589, %rd21602;
	ld.const.u64 	%rd12693, [%rd12683];
	add.s64 	%rd12694, %rd12692, %rd12693;
	add.s64 	%rd12695, %rd12694, %rd12691;
	add.s64 	%rd12696, %rd12695, %rd12688;
	add.s64 	%rd12697, %rd12696, %rd12600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8231,%dummy}, %rd12681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8232}, %rd12681;
	}
	shf.r.wrap.b32 	%r8233, %r8232, %r8231, 28;
	shf.r.wrap.b32 	%r8234, %r8231, %r8232, 28;
	mov.b64 	%rd12698, {%r8234, %r8233};
	shf.l.wrap.b32 	%r8235, %r8231, %r8232, 30;
	shf.l.wrap.b32 	%r8236, %r8232, %r8231, 30;
	mov.b64 	%rd12699, {%r8236, %r8235};
	xor.b64  	%rd12700, %rd12699, %rd12698;
	shf.l.wrap.b32 	%r8237, %r8231, %r8232, 25;
	shf.l.wrap.b32 	%r8238, %r8232, %r8231, 25;
	mov.b64 	%rd12701, {%r8238, %r8237};
	xor.b64  	%rd12702, %rd12700, %rd12701;
	xor.b64  	%rd12703, %rd12681, %rd12627;
	xor.b64  	%rd12704, %rd12681, %rd12654;
	and.b64  	%rd12705, %rd12704, %rd12703;
	xor.b64  	%rd12706, %rd12705, %rd12681;
	add.s64 	%rd12707, %rd12696, %rd12706;
	add.s64 	%rd12708, %rd12707, %rd12702;
	add.s32 	%r8239, %r14427, 12;
	mul.wide.s32 	%rd12709, %r8239, 8;
	add.s64 	%rd12710, %rd21331, %rd12709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8240,%dummy}, %rd12697;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8241}, %rd12697;
	}
	shf.r.wrap.b32 	%r8242, %r8241, %r8240, 14;
	shf.r.wrap.b32 	%r8243, %r8240, %r8241, 14;
	mov.b64 	%rd12711, {%r8243, %r8242};
	shf.r.wrap.b32 	%r8244, %r8241, %r8240, 18;
	shf.r.wrap.b32 	%r8245, %r8240, %r8241, 18;
	mov.b64 	%rd12712, {%r8245, %r8244};
	xor.b64  	%rd12713, %rd12712, %rd12711;
	shf.l.wrap.b32 	%r8246, %r8240, %r8241, 23;
	shf.l.wrap.b32 	%r8247, %r8241, %r8240, 23;
	mov.b64 	%rd12714, {%r8247, %r8246};
	xor.b64  	%rd12715, %rd12713, %rd12714;
	xor.b64  	%rd12716, %rd12670, %rd12643;
	and.b64  	%rd12717, %rd12697, %rd12716;
	xor.b64  	%rd12718, %rd12717, %rd12643;
	add.s64 	%rd12719, %rd12616, %rd21601;
	ld.const.u64 	%rd12720, [%rd12710];
	add.s64 	%rd12721, %rd12719, %rd12720;
	add.s64 	%rd12722, %rd12721, %rd12718;
	add.s64 	%rd12723, %rd12722, %rd12715;
	add.s64 	%rd21613, %rd12723, %rd12627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8248,%dummy}, %rd12708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8249}, %rd12708;
	}
	shf.r.wrap.b32 	%r8250, %r8249, %r8248, 28;
	shf.r.wrap.b32 	%r8251, %r8248, %r8249, 28;
	mov.b64 	%rd12724, {%r8251, %r8250};
	shf.l.wrap.b32 	%r8252, %r8248, %r8249, 30;
	shf.l.wrap.b32 	%r8253, %r8249, %r8248, 30;
	mov.b64 	%rd12725, {%r8253, %r8252};
	xor.b64  	%rd12726, %rd12725, %rd12724;
	shf.l.wrap.b32 	%r8254, %r8248, %r8249, 25;
	shf.l.wrap.b32 	%r8255, %r8249, %r8248, 25;
	mov.b64 	%rd12727, {%r8255, %r8254};
	xor.b64  	%rd12728, %rd12726, %rd12727;
	xor.b64  	%rd12729, %rd12708, %rd12654;
	xor.b64  	%rd12730, %rd12708, %rd12681;
	and.b64  	%rd12731, %rd12730, %rd12729;
	xor.b64  	%rd12732, %rd12731, %rd12708;
	add.s64 	%rd12733, %rd12723, %rd12732;
	add.s64 	%rd21609, %rd12733, %rd12728;
	add.s32 	%r8256, %r14427, 13;
	mul.wide.s32 	%rd12734, %r8256, 8;
	add.s64 	%rd12735, %rd21331, %rd12734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8257,%dummy}, %rd21613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8258}, %rd21613;
	}
	shf.r.wrap.b32 	%r8259, %r8258, %r8257, 14;
	shf.r.wrap.b32 	%r8260, %r8257, %r8258, 14;
	mov.b64 	%rd12736, {%r8260, %r8259};
	shf.r.wrap.b32 	%r8261, %r8258, %r8257, 18;
	shf.r.wrap.b32 	%r8262, %r8257, %r8258, 18;
	mov.b64 	%rd12737, {%r8262, %r8261};
	xor.b64  	%rd12738, %rd12737, %rd12736;
	shf.l.wrap.b32 	%r8263, %r8257, %r8258, 23;
	shf.l.wrap.b32 	%r8264, %r8258, %r8257, 23;
	mov.b64 	%rd12739, {%r8264, %r8263};
	xor.b64  	%rd12740, %rd12738, %rd12739;
	xor.b64  	%rd12741, %rd12697, %rd12670;
	and.b64  	%rd12742, %rd21613, %rd12741;
	xor.b64  	%rd12743, %rd12742, %rd12670;
	add.s64 	%rd12744, %rd12643, %rd21600;
	ld.const.u64 	%rd12745, [%rd12735];
	add.s64 	%rd12746, %rd12744, %rd12745;
	add.s64 	%rd12747, %rd12746, %rd12743;
	add.s64 	%rd12748, %rd12747, %rd12740;
	add.s64 	%rd21612, %rd12748, %rd12654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8265,%dummy}, %rd21609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8266}, %rd21609;
	}
	shf.r.wrap.b32 	%r8267, %r8266, %r8265, 28;
	shf.r.wrap.b32 	%r8268, %r8265, %r8266, 28;
	mov.b64 	%rd12749, {%r8268, %r8267};
	shf.l.wrap.b32 	%r8269, %r8265, %r8266, 30;
	shf.l.wrap.b32 	%r8270, %r8266, %r8265, 30;
	mov.b64 	%rd12750, {%r8270, %r8269};
	xor.b64  	%rd12751, %rd12750, %rd12749;
	shf.l.wrap.b32 	%r8271, %r8265, %r8266, 25;
	shf.l.wrap.b32 	%r8272, %r8266, %r8265, 25;
	mov.b64 	%rd12752, {%r8272, %r8271};
	xor.b64  	%rd12753, %rd12751, %rd12752;
	xor.b64  	%rd12754, %rd21609, %rd12681;
	xor.b64  	%rd12755, %rd21609, %rd12708;
	and.b64  	%rd12756, %rd12755, %rd12754;
	xor.b64  	%rd12757, %rd12756, %rd21609;
	add.s64 	%rd12758, %rd12748, %rd12757;
	add.s64 	%rd21608, %rd12758, %rd12753;
	add.s32 	%r8273, %r14427, 14;
	mul.wide.s32 	%rd12759, %r8273, 8;
	add.s64 	%rd12760, %rd21331, %rd12759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8274,%dummy}, %rd21612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8275}, %rd21612;
	}
	shf.r.wrap.b32 	%r8276, %r8275, %r8274, 14;
	shf.r.wrap.b32 	%r8277, %r8274, %r8275, 14;
	mov.b64 	%rd12761, {%r8277, %r8276};
	shf.r.wrap.b32 	%r8278, %r8275, %r8274, 18;
	shf.r.wrap.b32 	%r8279, %r8274, %r8275, 18;
	mov.b64 	%rd12762, {%r8279, %r8278};
	xor.b64  	%rd12763, %rd12762, %rd12761;
	shf.l.wrap.b32 	%r8280, %r8274, %r8275, 23;
	shf.l.wrap.b32 	%r8281, %r8275, %r8274, 23;
	mov.b64 	%rd12764, {%r8281, %r8280};
	xor.b64  	%rd12765, %rd12763, %rd12764;
	xor.b64  	%rd12766, %rd21613, %rd12697;
	and.b64  	%rd12767, %rd21612, %rd12766;
	xor.b64  	%rd12768, %rd12767, %rd12697;
	add.s64 	%rd12769, %rd12670, %rd21599;
	ld.const.u64 	%rd12770, [%rd12760];
	add.s64 	%rd12771, %rd12769, %rd12770;
	add.s64 	%rd12772, %rd12771, %rd12768;
	add.s64 	%rd12773, %rd12772, %rd12765;
	add.s64 	%rd21611, %rd12773, %rd12681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8282,%dummy}, %rd21608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8283}, %rd21608;
	}
	shf.r.wrap.b32 	%r8284, %r8283, %r8282, 28;
	shf.r.wrap.b32 	%r8285, %r8282, %r8283, 28;
	mov.b64 	%rd12774, {%r8285, %r8284};
	shf.l.wrap.b32 	%r8286, %r8282, %r8283, 30;
	shf.l.wrap.b32 	%r8287, %r8283, %r8282, 30;
	mov.b64 	%rd12775, {%r8287, %r8286};
	xor.b64  	%rd12776, %rd12775, %rd12774;
	shf.l.wrap.b32 	%r8288, %r8282, %r8283, 25;
	shf.l.wrap.b32 	%r8289, %r8283, %r8282, 25;
	mov.b64 	%rd12777, {%r8289, %r8288};
	xor.b64  	%rd12778, %rd12776, %rd12777;
	xor.b64  	%rd12779, %rd21608, %rd12708;
	xor.b64  	%rd12780, %rd21608, %rd21609;
	and.b64  	%rd12781, %rd12780, %rd12779;
	xor.b64  	%rd12782, %rd12781, %rd21608;
	add.s64 	%rd12783, %rd12773, %rd12782;
	add.s64 	%rd21607, %rd12783, %rd12778;
	add.s32 	%r8290, %r14427, 15;
	mul.wide.s32 	%rd12784, %r8290, 8;
	add.s64 	%rd12785, %rd21331, %rd12784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8291,%dummy}, %rd21611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8292}, %rd21611;
	}
	shf.r.wrap.b32 	%r8293, %r8292, %r8291, 14;
	shf.r.wrap.b32 	%r8294, %r8291, %r8292, 14;
	mov.b64 	%rd12786, {%r8294, %r8293};
	shf.r.wrap.b32 	%r8295, %r8292, %r8291, 18;
	shf.r.wrap.b32 	%r8296, %r8291, %r8292, 18;
	mov.b64 	%rd12787, {%r8296, %r8295};
	xor.b64  	%rd12788, %rd12787, %rd12786;
	shf.l.wrap.b32 	%r8297, %r8291, %r8292, 23;
	shf.l.wrap.b32 	%r8298, %r8292, %r8291, 23;
	mov.b64 	%rd12789, {%r8298, %r8297};
	xor.b64  	%rd12790, %rd12788, %rd12789;
	xor.b64  	%rd12791, %rd21612, %rd21613;
	and.b64  	%rd12792, %rd21611, %rd12791;
	xor.b64  	%rd12793, %rd12792, %rd21613;
	add.s64 	%rd12794, %rd12697, %rd21598;
	ld.const.u64 	%rd12795, [%rd12785];
	add.s64 	%rd12796, %rd12794, %rd12795;
	add.s64 	%rd12797, %rd12796, %rd12793;
	add.s64 	%rd12798, %rd12797, %rd12790;
	add.s64 	%rd21610, %rd12798, %rd12708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8299,%dummy}, %rd21607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8300}, %rd21607;
	}
	shf.r.wrap.b32 	%r8301, %r8300, %r8299, 28;
	shf.r.wrap.b32 	%r8302, %r8299, %r8300, 28;
	mov.b64 	%rd12799, {%r8302, %r8301};
	shf.l.wrap.b32 	%r8303, %r8299, %r8300, 30;
	shf.l.wrap.b32 	%r8304, %r8300, %r8299, 30;
	mov.b64 	%rd12800, {%r8304, %r8303};
	xor.b64  	%rd12801, %rd12800, %rd12799;
	shf.l.wrap.b32 	%r8305, %r8299, %r8300, 25;
	shf.l.wrap.b32 	%r8306, %r8300, %r8299, 25;
	mov.b64 	%rd12802, {%r8306, %r8305};
	xor.b64  	%rd12803, %rd12801, %rd12802;
	xor.b64  	%rd12804, %rd21607, %rd21609;
	xor.b64  	%rd12805, %rd21607, %rd21608;
	and.b64  	%rd12806, %rd12805, %rd12804;
	xor.b64  	%rd12807, %rd12806, %rd21607;
	add.s64 	%rd12808, %rd12798, %rd12807;
	add.s64 	%rd21606, %rd12808, %rd12803;
	add.s32 	%r14427, %r14427, 16;
	setp.lt.s32	%p137, %r14427, 80;
	@%p137 bra 	BB1_215;

	sub.s32 	%r14290, %r2861, %r260;
	add.s64 	%rd12809, %rd938, %rd21606;
	st.local.u64 	[%rd1], %rd12809;
	add.s64 	%rd12810, %rd940, %rd21607;
	st.local.u64 	[%rd1+8], %rd12810;
	add.s64 	%rd12811, %rd939, %rd21608;
	st.local.u64 	[%rd1+16], %rd12811;
	add.s64 	%rd12812, %rd937, %rd21609;
	st.local.u64 	[%rd1+24], %rd12812;
	add.s64 	%rd12813, %rd933, %rd21610;
	st.local.u64 	[%rd1+32], %rd12813;
	add.s64 	%rd12814, %rd935, %rd21611;
	st.local.u64 	[%rd1+40], %rd12814;
	add.s64 	%rd12815, %rd934, %rd21612;
	st.local.u64 	[%rd1+48], %rd12815;
	add.s64 	%rd12816, %rd936, %rd21613;
	st.local.u64 	[%rd1+56], %rd12816;
	sub.s32 	%r310, %r2, %r14290;
	setp.lt.s32	%p138, %r310, 1;
	@%p138 bra 	BB1_234;

	add.s32 	%r8308, %r259, %r256;
	and.b32  	%r311, %r8308, 3;
	setp.eq.s32	%p139, %r311, 0;
	mov.u32 	%r14431, 0;
	@%p139 bra 	BB1_223;

	setp.eq.s32	%p140, %r311, 1;
	mov.u32 	%r14429, 0;
	@%p140 bra 	BB1_222;

	setp.eq.s32	%p141, %r311, 2;
	mov.u32 	%r14428, 0;
	@%p141 bra 	BB1_221;

	sub.s32 	%r14291, %r2861, %r260;
	xor.b32  	%r8312, %r14291, 7;
	cvt.u64.u32	%rd12817, %r8312;
	add.s64 	%rd12818, %rd779, %rd12817;
	ld.local.u8 	%rs239, [%rd12818];
	st.local.u8 	[%rd835], %rs239;
	mov.u32 	%r14428, 1;

BB1_221:
	sub.s32 	%r14292, %r2861, %r260;
	add.s32 	%r8313, %r14428, %r14292;
	xor.b32  	%r8314, %r8313, 7;
	cvt.s64.s32	%rd12819, %r8314;
	add.s64 	%rd12820, %rd779, %rd12819;
	ld.local.u8 	%rs240, [%rd12820];
	xor.b32  	%r8315, %r14428, 7;
	cvt.u64.u32	%rd12821, %r8315;
	add.s64 	%rd12822, %rd179, %rd12821;
	st.local.u8 	[%rd12822], %rs240;
	add.s32 	%r14429, %r14428, 1;

BB1_222:
	sub.s32 	%r14293, %r2861, %r260;
	add.s32 	%r8316, %r14429, %r14293;
	xor.b32  	%r8317, %r8316, 7;
	cvt.s64.s32	%rd12823, %r8317;
	add.s64 	%rd12824, %rd779, %rd12823;
	ld.local.u8 	%rs241, [%rd12824];
	xor.b32  	%r8318, %r14429, 7;
	cvt.s64.s32	%rd12825, %r8318;
	add.s64 	%rd12826, %rd179, %rd12825;
	st.local.u8 	[%rd12826], %rs241;
	add.s32 	%r14431, %r14429, 1;

BB1_223:
	add.s32 	%r8319, %r256, %r260;
	setp.lt.u32	%p142, %r8319, 4;
	@%p142 bra 	BB1_234;

BB1_224:
	sub.s32 	%r14294, %r2861, %r260;
	add.s32 	%r8320, %r14431, %r14294;
	xor.b32  	%r8321, %r8320, 7;
	cvt.s64.s32	%rd12827, %r8321;
	add.s64 	%rd12828, %rd779, %rd12827;
	ld.local.u8 	%rs242, [%rd12828];
	xor.b32  	%r8322, %r14431, 7;
	cvt.s64.s32	%rd12829, %r8322;
	add.s64 	%rd12830, %rd179, %rd12829;
	st.local.u8 	[%rd12830], %rs242;
	add.s32 	%r8323, %r14431, 1;
	add.s32 	%r8324, %r8323, %r14294;
	xor.b32  	%r8325, %r8324, 7;
	cvt.s64.s32	%rd12831, %r8325;
	add.s64 	%rd12832, %rd779, %rd12831;
	ld.local.u8 	%rs243, [%rd12832];
	xor.b32  	%r8326, %r8323, 7;
	cvt.s64.s32	%rd12833, %r8326;
	add.s64 	%rd12834, %rd179, %rd12833;
	st.local.u8 	[%rd12834], %rs243;
	add.s32 	%r8327, %r14431, 2;
	add.s32 	%r8328, %r8327, %r14294;
	xor.b32  	%r8329, %r8328, 7;
	cvt.s64.s32	%rd12835, %r8329;
	add.s64 	%rd12836, %rd779, %rd12835;
	ld.local.u8 	%rs244, [%rd12836];
	xor.b32  	%r8330, %r8327, 7;
	cvt.s64.s32	%rd12837, %r8330;
	add.s64 	%rd12838, %rd179, %rd12837;
	st.local.u8 	[%rd12838], %rs244;
	add.s32 	%r8331, %r14431, 3;
	add.s32 	%r8332, %r8331, %r14294;
	xor.b32  	%r8333, %r8332, 7;
	cvt.s64.s32	%rd12839, %r8333;
	add.s64 	%rd12840, %rd779, %rd12839;
	ld.local.u8 	%rs245, [%rd12840];
	xor.b32  	%r8334, %r8331, 7;
	cvt.s64.s32	%rd12841, %r8334;
	add.s64 	%rd12842, %rd179, %rd12841;
	st.local.u8 	[%rd12842], %rs245;
	add.s32 	%r14431, %r14431, 4;
	setp.lt.s32	%p143, %r14431, %r310;
	@%p143 bra 	BB1_224;
	bra.uni 	BB1_234;

BB1_184:
	sub.s32 	%r261, %r2861, %r260;
	mov.u32 	%r6674, 1;
	max.u32 	%r262, %r261, %r6674;
	and.b32  	%r263, %r262, 3;
	setp.eq.s32	%p119, %r263, 0;
	mov.u32 	%r14412, 0;
	@%p119 bra 	BB1_191;

	setp.eq.s32	%p120, %r263, 1;
	mov.u32 	%r14408, 0;
	@%p120 bra 	BB1_190;

	setp.eq.s32	%p121, %r263, 2;
	mov.u32 	%r6676, 0;
	@%p121 bra 	BB1_187;
	bra.uni 	BB1_188;

BB1_187:
	mov.u32 	%r6674, %r6676;
	bra.uni 	BB1_189;

BB1_188:
	ld.local.u8 	%rs156, [%rd836];
	xor.b32  	%r6678, %r260, 7;
	cvt.u64.u32	%rd10545, %r6678;
	add.s64 	%rd10546, %rd179, %rd10545;
	st.local.u8 	[%rd10546], %rs156;
	add.s32 	%r260, %r260, 1;

BB1_189:
	xor.b32  	%r6679, %r6674, 7;
	cvt.u64.u32	%rd10547, %r6679;
	add.s64 	%rd10548, %rd448, %rd10547;
	ld.local.u8 	%rs157, [%rd10548];
	xor.b32  	%r6680, %r260, 7;
	cvt.s64.s32	%rd10549, %r6680;
	add.s64 	%rd10550, %rd179, %rd10549;
	st.local.u8 	[%rd10550], %rs157;
	add.s32 	%r260, %r260, 1;
	add.s32 	%r14408, %r6674, 1;

BB1_190:
	xor.b32  	%r6681, %r14408, 7;
	cvt.s64.s32	%rd10551, %r6681;
	add.s64 	%rd10552, %rd448, %rd10551;
	ld.local.u8 	%rs158, [%rd10552];
	xor.b32  	%r6682, %r260, 7;
	cvt.s64.s32	%rd10553, %r6682;
	add.s64 	%rd10554, %rd179, %rd10553;
	st.local.u8 	[%rd10554], %rs158;
	add.s32 	%r260, %r260, 1;
	add.s32 	%r14412, %r14408, 1;

BB1_191:
	setp.lt.u32	%p122, %r262, 4;
	@%p122 bra 	BB1_193;

BB1_192:
	xor.b32  	%r6683, %r14412, 7;
	cvt.s64.s32	%rd10555, %r6683;
	add.s64 	%rd10556, %rd448, %rd10555;
	ld.local.u8 	%rs159, [%rd10556];
	xor.b32  	%r6684, %r260, 7;
	cvt.s64.s32	%rd10557, %r6684;
	add.s64 	%rd10558, %rd179, %rd10557;
	st.local.u8 	[%rd10558], %rs159;
	add.s32 	%r6685, %r14412, 1;
	xor.b32  	%r6686, %r6685, 7;
	cvt.s64.s32	%rd10559, %r6686;
	add.s64 	%rd10560, %rd448, %rd10559;
	ld.local.u8 	%rs160, [%rd10560];
	add.s32 	%r6687, %r260, 1;
	xor.b32  	%r6688, %r6687, 7;
	cvt.s64.s32	%rd10561, %r6688;
	add.s64 	%rd10562, %rd179, %rd10561;
	st.local.u8 	[%rd10562], %rs160;
	add.s32 	%r6689, %r14412, 2;
	xor.b32  	%r6690, %r6689, 7;
	cvt.s64.s32	%rd10563, %r6690;
	add.s64 	%rd10564, %rd448, %rd10563;
	ld.local.u8 	%rs161, [%rd10564];
	add.s32 	%r6691, %r260, 2;
	xor.b32  	%r6692, %r6691, 7;
	cvt.s64.s32	%rd10565, %r6692;
	add.s64 	%rd10566, %rd179, %rd10565;
	st.local.u8 	[%rd10566], %rs161;
	add.s32 	%r6693, %r14412, 3;
	xor.b32  	%r6694, %r6693, 7;
	cvt.s64.s32	%rd10567, %r6694;
	add.s64 	%rd10568, %rd448, %rd10567;
	ld.local.u8 	%rs162, [%rd10568];
	add.s32 	%r6695, %r260, 3;
	xor.b32  	%r6696, %r6695, 7;
	cvt.s64.s32	%rd10569, %r6696;
	add.s64 	%rd10570, %rd179, %rd10569;
	st.local.u8 	[%rd10570], %rs162;
	add.s32 	%r260, %r260, 4;
	add.s32 	%r14412, %r14412, 4;
	setp.lt.s32	%p123, %r14412, %r261;
	@%p123 bra 	BB1_192;

BB1_193:
	ld.local.u64 	%rd10571, [%rd179];
	shr.u64 	%rd10572, %rd10571, 32;
	ld.local.u64 	%rd10573, [%rd265];
	shr.u64 	%rd10574, %rd10573, 32;
	ld.local.u64 	%rd10575, [%rd265+8];
	shr.u64 	%rd10576, %rd10575, 32;
	ld.local.u64 	%rd10577, [%rd265+16];
	shr.u64 	%rd10578, %rd10577, 32;
	ld.local.u64 	%rd10579, [%rd265+24];
	shr.u64 	%rd10580, %rd10579, 32;
	ld.local.u64 	%rd10581, [%rd265+32];
	shr.u64 	%rd10582, %rd10581, 32;
	ld.local.u64 	%rd10583, [%rd265+40];
	shr.u64 	%rd10584, %rd10583, 32;
	ld.local.u64 	%rd10585, [%rd265+48];
	shr.u64 	%rd10586, %rd10585, 32;
	ld.local.u64 	%rd10587, [%rd265+56];
	shr.u64 	%rd10588, %rd10587, 32;
	ld.local.u64 	%rd10589, [%rd265+64];
	shr.u64 	%rd10590, %rd10589, 32;
	ld.local.u64 	%rd10591, [%rd265+72];
	shr.u64 	%rd10592, %rd10591, 32;
	ld.local.u64 	%rd10593, [%rd265+80];
	shr.u64 	%rd10594, %rd10593, 32;
	ld.local.u64 	%rd10595, [%rd265+88];
	shr.u64 	%rd10596, %rd10595, 32;
	ld.local.u64 	%rd10597, [%rd265+96];
	shr.u64 	%rd10598, %rd10597, 32;
	ld.local.u64 	%rd10599, [%rd265+104];
	shr.u64 	%rd10600, %rd10599, 32;
	ld.local.u64 	%rd10601, [%rd265+112];
	shr.u64 	%rd10602, %rd10601, 32;
	bfi.b64 	%rd21590, %rd10572, %rd10571, 32, 32;
	bfi.b64 	%rd21591, %rd10574, %rd10573, 32, 32;
	bfi.b64 	%rd21592, %rd10576, %rd10575, 32, 32;
	bfi.b64 	%rd21593, %rd10578, %rd10577, 32, 32;
	bfi.b64 	%rd21594, %rd10580, %rd10579, 32, 32;
	bfi.b64 	%rd21595, %rd10582, %rd10581, 32, 32;
	bfi.b64 	%rd21596, %rd10584, %rd10583, 32, 32;
	bfi.b64 	%rd21597, %rd10586, %rd10585, 32, 32;
	bfi.b64 	%rd21581, %rd10588, %rd10587, 32, 32;
	bfi.b64 	%rd21580, %rd10590, %rd10589, 32, 32;
	bfi.b64 	%rd21579, %rd10592, %rd10591, 32, 32;
	bfi.b64 	%rd21578, %rd10594, %rd10593, 32, 32;
	bfi.b64 	%rd21577, %rd10596, %rd10595, 32, 32;
	bfi.b64 	%rd21576, %rd10598, %rd10597, 32, 32;
	bfi.b64 	%rd21575, %rd10600, %rd10599, 32, 32;
	bfi.b64 	%rd21574, %rd10602, %rd10601, 32, 32;
	ld.local.u64 	%rd853, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6698,%dummy}, %rd853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6699}, %rd853;
	}
	shf.r.wrap.b32 	%r6700, %r6699, %r6698, 14;
	shf.r.wrap.b32 	%r6701, %r6698, %r6699, 14;
	mov.b64 	%rd10603, {%r6701, %r6700};
	shf.r.wrap.b32 	%r6702, %r6699, %r6698, 18;
	shf.r.wrap.b32 	%r6703, %r6698, %r6699, 18;
	mov.b64 	%rd10604, {%r6703, %r6702};
	xor.b64  	%rd10605, %rd10604, %rd10603;
	shf.l.wrap.b32 	%r6704, %r6698, %r6699, 23;
	shf.l.wrap.b32 	%r6705, %r6699, %r6698, 23;
	mov.b64 	%rd10606, {%r6705, %r6704};
	xor.b64  	%rd10607, %rd10605, %rd10606;
	ld.local.u64 	%rd854, [%rd1+48];
	ld.local.u64 	%rd855, [%rd1+40];
	xor.b64  	%rd10608, %rd854, %rd855;
	and.b64  	%rd10609, %rd10608, %rd853;
	xor.b64  	%rd10610, %rd10609, %rd854;
	ld.local.u64 	%rd856, [%rd1+56];
	add.s64 	%rd10611, %rd856, %rd21590;
	add.s64 	%rd10612, %rd10611, %rd21452;
	add.s64 	%rd10613, %rd10612, %rd10610;
	add.s64 	%rd10614, %rd10613, %rd10607;
	ld.local.u64 	%rd857, [%rd1+24];
	add.s64 	%rd10615, %rd10614, %rd857;
	ld.local.u64 	%rd858, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6706,%dummy}, %rd858;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6707}, %rd858;
	}
	shf.r.wrap.b32 	%r6708, %r6707, %r6706, 28;
	shf.r.wrap.b32 	%r6709, %r6706, %r6707, 28;
	mov.b64 	%rd10616, {%r6709, %r6708};
	shf.l.wrap.b32 	%r6710, %r6706, %r6707, 30;
	shf.l.wrap.b32 	%r6711, %r6707, %r6706, 30;
	mov.b64 	%rd10617, {%r6711, %r6710};
	xor.b64  	%rd10618, %rd10617, %rd10616;
	shf.l.wrap.b32 	%r6712, %r6706, %r6707, 25;
	shf.l.wrap.b32 	%r6713, %r6707, %r6706, 25;
	mov.b64 	%rd10619, {%r6713, %r6712};
	xor.b64  	%rd10620, %rd10618, %rd10619;
	ld.local.u64 	%rd859, [%rd1+16];
	xor.b64  	%rd10621, %rd859, %rd858;
	ld.local.u64 	%rd860, [%rd1+8];
	xor.b64  	%rd10622, %rd860, %rd858;
	and.b64  	%rd10623, %rd10621, %rd10622;
	xor.b64  	%rd10624, %rd10623, %rd858;
	add.s64 	%rd10625, %rd10614, %rd10624;
	add.s64 	%rd10626, %rd10625, %rd10620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6714,%dummy}, %rd10615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6715}, %rd10615;
	}
	shf.r.wrap.b32 	%r6716, %r6715, %r6714, 14;
	shf.r.wrap.b32 	%r6717, %r6714, %r6715, 14;
	mov.b64 	%rd10627, {%r6717, %r6716};
	shf.r.wrap.b32 	%r6718, %r6715, %r6714, 18;
	shf.r.wrap.b32 	%r6719, %r6714, %r6715, 18;
	mov.b64 	%rd10628, {%r6719, %r6718};
	xor.b64  	%rd10629, %rd10628, %rd10627;
	shf.l.wrap.b32 	%r6720, %r6714, %r6715, 23;
	shf.l.wrap.b32 	%r6721, %r6715, %r6714, 23;
	mov.b64 	%rd10630, {%r6721, %r6720};
	xor.b64  	%rd10631, %rd10629, %rd10630;
	xor.b64  	%rd10632, %rd855, %rd853;
	and.b64  	%rd10633, %rd10615, %rd10632;
	xor.b64  	%rd10634, %rd10633, %rd855;
	add.s64 	%rd10635, %rd854, %rd21591;
	add.s64 	%rd10636, %rd10635, %rd21451;
	add.s64 	%rd10637, %rd10636, %rd10634;
	add.s64 	%rd10638, %rd10637, %rd10631;
	add.s64 	%rd10639, %rd10638, %rd859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6722,%dummy}, %rd10626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6723}, %rd10626;
	}
	shf.r.wrap.b32 	%r6724, %r6723, %r6722, 28;
	shf.r.wrap.b32 	%r6725, %r6722, %r6723, 28;
	mov.b64 	%rd10640, {%r6725, %r6724};
	shf.l.wrap.b32 	%r6726, %r6722, %r6723, 30;
	shf.l.wrap.b32 	%r6727, %r6723, %r6722, 30;
	mov.b64 	%rd10641, {%r6727, %r6726};
	xor.b64  	%rd10642, %rd10641, %rd10640;
	shf.l.wrap.b32 	%r6728, %r6722, %r6723, 25;
	shf.l.wrap.b32 	%r6729, %r6723, %r6722, 25;
	mov.b64 	%rd10643, {%r6729, %r6728};
	xor.b64  	%rd10644, %rd10642, %rd10643;
	xor.b64  	%rd10645, %rd10626, %rd860;
	xor.b64  	%rd10646, %rd10626, %rd858;
	and.b64  	%rd10647, %rd10646, %rd10645;
	xor.b64  	%rd10648, %rd10647, %rd10626;
	add.s64 	%rd10649, %rd10638, %rd10648;
	add.s64 	%rd10650, %rd10649, %rd10644;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6730,%dummy}, %rd10639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6731}, %rd10639;
	}
	shf.r.wrap.b32 	%r6732, %r6731, %r6730, 14;
	shf.r.wrap.b32 	%r6733, %r6730, %r6731, 14;
	mov.b64 	%rd10651, {%r6733, %r6732};
	shf.r.wrap.b32 	%r6734, %r6731, %r6730, 18;
	shf.r.wrap.b32 	%r6735, %r6730, %r6731, 18;
	mov.b64 	%rd10652, {%r6735, %r6734};
	xor.b64  	%rd10653, %rd10652, %rd10651;
	shf.l.wrap.b32 	%r6736, %r6730, %r6731, 23;
	shf.l.wrap.b32 	%r6737, %r6731, %r6730, 23;
	mov.b64 	%rd10654, {%r6737, %r6736};
	xor.b64  	%rd10655, %rd10653, %rd10654;
	xor.b64  	%rd10656, %rd10615, %rd853;
	and.b64  	%rd10657, %rd10639, %rd10656;
	xor.b64  	%rd10658, %rd10657, %rd853;
	add.s64 	%rd10659, %rd855, %rd21592;
	add.s64 	%rd10660, %rd10659, %rd21450;
	add.s64 	%rd10661, %rd10660, %rd10658;
	add.s64 	%rd10662, %rd10661, %rd10655;
	add.s64 	%rd10663, %rd10662, %rd860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6738,%dummy}, %rd10650;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6739}, %rd10650;
	}
	shf.r.wrap.b32 	%r6740, %r6739, %r6738, 28;
	shf.r.wrap.b32 	%r6741, %r6738, %r6739, 28;
	mov.b64 	%rd10664, {%r6741, %r6740};
	shf.l.wrap.b32 	%r6742, %r6738, %r6739, 30;
	shf.l.wrap.b32 	%r6743, %r6739, %r6738, 30;
	mov.b64 	%rd10665, {%r6743, %r6742};
	xor.b64  	%rd10666, %rd10665, %rd10664;
	shf.l.wrap.b32 	%r6744, %r6738, %r6739, 25;
	shf.l.wrap.b32 	%r6745, %r6739, %r6738, 25;
	mov.b64 	%rd10667, {%r6745, %r6744};
	xor.b64  	%rd10668, %rd10666, %rd10667;
	xor.b64  	%rd10669, %rd10650, %rd858;
	xor.b64  	%rd10670, %rd10650, %rd10626;
	and.b64  	%rd10671, %rd10670, %rd10669;
	xor.b64  	%rd10672, %rd10671, %rd10650;
	add.s64 	%rd10673, %rd10662, %rd10672;
	add.s64 	%rd10674, %rd10673, %rd10668;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6746,%dummy}, %rd10663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6747}, %rd10663;
	}
	shf.r.wrap.b32 	%r6748, %r6747, %r6746, 14;
	shf.r.wrap.b32 	%r6749, %r6746, %r6747, 14;
	mov.b64 	%rd10675, {%r6749, %r6748};
	shf.r.wrap.b32 	%r6750, %r6747, %r6746, 18;
	shf.r.wrap.b32 	%r6751, %r6746, %r6747, 18;
	mov.b64 	%rd10676, {%r6751, %r6750};
	xor.b64  	%rd10677, %rd10676, %rd10675;
	shf.l.wrap.b32 	%r6752, %r6746, %r6747, 23;
	shf.l.wrap.b32 	%r6753, %r6747, %r6746, 23;
	mov.b64 	%rd10678, {%r6753, %r6752};
	xor.b64  	%rd10679, %rd10677, %rd10678;
	xor.b64  	%rd10680, %rd10639, %rd10615;
	and.b64  	%rd10681, %rd10663, %rd10680;
	xor.b64  	%rd10682, %rd10681, %rd10615;
	add.s64 	%rd10683, %rd853, %rd21593;
	add.s64 	%rd10684, %rd10683, %rd21449;
	add.s64 	%rd10685, %rd10684, %rd10682;
	add.s64 	%rd10686, %rd10685, %rd10679;
	add.s64 	%rd10687, %rd10686, %rd858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6754,%dummy}, %rd10674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6755}, %rd10674;
	}
	shf.r.wrap.b32 	%r6756, %r6755, %r6754, 28;
	shf.r.wrap.b32 	%r6757, %r6754, %r6755, 28;
	mov.b64 	%rd10688, {%r6757, %r6756};
	shf.l.wrap.b32 	%r6758, %r6754, %r6755, 30;
	shf.l.wrap.b32 	%r6759, %r6755, %r6754, 30;
	mov.b64 	%rd10689, {%r6759, %r6758};
	xor.b64  	%rd10690, %rd10689, %rd10688;
	shf.l.wrap.b32 	%r6760, %r6754, %r6755, 25;
	shf.l.wrap.b32 	%r6761, %r6755, %r6754, 25;
	mov.b64 	%rd10691, {%r6761, %r6760};
	xor.b64  	%rd10692, %rd10690, %rd10691;
	xor.b64  	%rd10693, %rd10674, %rd10626;
	xor.b64  	%rd10694, %rd10674, %rd10650;
	and.b64  	%rd10695, %rd10694, %rd10693;
	xor.b64  	%rd10696, %rd10695, %rd10674;
	add.s64 	%rd10697, %rd10686, %rd10696;
	add.s64 	%rd10698, %rd10697, %rd10692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6762,%dummy}, %rd10687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6763}, %rd10687;
	}
	shf.r.wrap.b32 	%r6764, %r6763, %r6762, 14;
	shf.r.wrap.b32 	%r6765, %r6762, %r6763, 14;
	mov.b64 	%rd10699, {%r6765, %r6764};
	shf.r.wrap.b32 	%r6766, %r6763, %r6762, 18;
	shf.r.wrap.b32 	%r6767, %r6762, %r6763, 18;
	mov.b64 	%rd10700, {%r6767, %r6766};
	xor.b64  	%rd10701, %rd10700, %rd10699;
	shf.l.wrap.b32 	%r6768, %r6762, %r6763, 23;
	shf.l.wrap.b32 	%r6769, %r6763, %r6762, 23;
	mov.b64 	%rd10702, {%r6769, %r6768};
	xor.b64  	%rd10703, %rd10701, %rd10702;
	xor.b64  	%rd10704, %rd10663, %rd10639;
	and.b64  	%rd10705, %rd10687, %rd10704;
	xor.b64  	%rd10706, %rd10705, %rd10639;
	add.s64 	%rd10707, %rd10615, %rd21594;
	add.s64 	%rd10708, %rd10707, %rd21448;
	add.s64 	%rd10709, %rd10708, %rd10706;
	add.s64 	%rd10710, %rd10709, %rd10703;
	add.s64 	%rd10711, %rd10710, %rd10626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6770,%dummy}, %rd10698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6771}, %rd10698;
	}
	shf.r.wrap.b32 	%r6772, %r6771, %r6770, 28;
	shf.r.wrap.b32 	%r6773, %r6770, %r6771, 28;
	mov.b64 	%rd10712, {%r6773, %r6772};
	shf.l.wrap.b32 	%r6774, %r6770, %r6771, 30;
	shf.l.wrap.b32 	%r6775, %r6771, %r6770, 30;
	mov.b64 	%rd10713, {%r6775, %r6774};
	xor.b64  	%rd10714, %rd10713, %rd10712;
	shf.l.wrap.b32 	%r6776, %r6770, %r6771, 25;
	shf.l.wrap.b32 	%r6777, %r6771, %r6770, 25;
	mov.b64 	%rd10715, {%r6777, %r6776};
	xor.b64  	%rd10716, %rd10714, %rd10715;
	xor.b64  	%rd10717, %rd10698, %rd10650;
	xor.b64  	%rd10718, %rd10698, %rd10674;
	and.b64  	%rd10719, %rd10718, %rd10717;
	xor.b64  	%rd10720, %rd10719, %rd10698;
	add.s64 	%rd10721, %rd10710, %rd10720;
	add.s64 	%rd10722, %rd10721, %rd10716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6778,%dummy}, %rd10711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6779}, %rd10711;
	}
	shf.r.wrap.b32 	%r6780, %r6779, %r6778, 14;
	shf.r.wrap.b32 	%r6781, %r6778, %r6779, 14;
	mov.b64 	%rd10723, {%r6781, %r6780};
	shf.r.wrap.b32 	%r6782, %r6779, %r6778, 18;
	shf.r.wrap.b32 	%r6783, %r6778, %r6779, 18;
	mov.b64 	%rd10724, {%r6783, %r6782};
	xor.b64  	%rd10725, %rd10724, %rd10723;
	shf.l.wrap.b32 	%r6784, %r6778, %r6779, 23;
	shf.l.wrap.b32 	%r6785, %r6779, %r6778, 23;
	mov.b64 	%rd10726, {%r6785, %r6784};
	xor.b64  	%rd10727, %rd10725, %rd10726;
	xor.b64  	%rd10728, %rd10687, %rd10663;
	and.b64  	%rd10729, %rd10711, %rd10728;
	xor.b64  	%rd10730, %rd10729, %rd10663;
	add.s64 	%rd10731, %rd10639, %rd21595;
	add.s64 	%rd10732, %rd10731, %rd21447;
	add.s64 	%rd10733, %rd10732, %rd10730;
	add.s64 	%rd10734, %rd10733, %rd10727;
	add.s64 	%rd10735, %rd10734, %rd10650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6786,%dummy}, %rd10722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6787}, %rd10722;
	}
	shf.r.wrap.b32 	%r6788, %r6787, %r6786, 28;
	shf.r.wrap.b32 	%r6789, %r6786, %r6787, 28;
	mov.b64 	%rd10736, {%r6789, %r6788};
	shf.l.wrap.b32 	%r6790, %r6786, %r6787, 30;
	shf.l.wrap.b32 	%r6791, %r6787, %r6786, 30;
	mov.b64 	%rd10737, {%r6791, %r6790};
	xor.b64  	%rd10738, %rd10737, %rd10736;
	shf.l.wrap.b32 	%r6792, %r6786, %r6787, 25;
	shf.l.wrap.b32 	%r6793, %r6787, %r6786, 25;
	mov.b64 	%rd10739, {%r6793, %r6792};
	xor.b64  	%rd10740, %rd10738, %rd10739;
	xor.b64  	%rd10741, %rd10722, %rd10674;
	xor.b64  	%rd10742, %rd10722, %rd10698;
	and.b64  	%rd10743, %rd10742, %rd10741;
	xor.b64  	%rd10744, %rd10743, %rd10722;
	add.s64 	%rd10745, %rd10734, %rd10744;
	add.s64 	%rd10746, %rd10745, %rd10740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6794,%dummy}, %rd10735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6795}, %rd10735;
	}
	shf.r.wrap.b32 	%r6796, %r6795, %r6794, 14;
	shf.r.wrap.b32 	%r6797, %r6794, %r6795, 14;
	mov.b64 	%rd10747, {%r6797, %r6796};
	shf.r.wrap.b32 	%r6798, %r6795, %r6794, 18;
	shf.r.wrap.b32 	%r6799, %r6794, %r6795, 18;
	mov.b64 	%rd10748, {%r6799, %r6798};
	xor.b64  	%rd10749, %rd10748, %rd10747;
	shf.l.wrap.b32 	%r6800, %r6794, %r6795, 23;
	shf.l.wrap.b32 	%r6801, %r6795, %r6794, 23;
	mov.b64 	%rd10750, {%r6801, %r6800};
	xor.b64  	%rd10751, %rd10749, %rd10750;
	xor.b64  	%rd10752, %rd10711, %rd10687;
	and.b64  	%rd10753, %rd10735, %rd10752;
	xor.b64  	%rd10754, %rd10753, %rd10687;
	add.s64 	%rd10755, %rd10663, %rd21596;
	add.s64 	%rd10756, %rd10755, %rd21446;
	add.s64 	%rd10757, %rd10756, %rd10754;
	add.s64 	%rd10758, %rd10757, %rd10751;
	add.s64 	%rd10759, %rd10758, %rd10674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6802,%dummy}, %rd10746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6803}, %rd10746;
	}
	shf.r.wrap.b32 	%r6804, %r6803, %r6802, 28;
	shf.r.wrap.b32 	%r6805, %r6802, %r6803, 28;
	mov.b64 	%rd10760, {%r6805, %r6804};
	shf.l.wrap.b32 	%r6806, %r6802, %r6803, 30;
	shf.l.wrap.b32 	%r6807, %r6803, %r6802, 30;
	mov.b64 	%rd10761, {%r6807, %r6806};
	xor.b64  	%rd10762, %rd10761, %rd10760;
	shf.l.wrap.b32 	%r6808, %r6802, %r6803, 25;
	shf.l.wrap.b32 	%r6809, %r6803, %r6802, 25;
	mov.b64 	%rd10763, {%r6809, %r6808};
	xor.b64  	%rd10764, %rd10762, %rd10763;
	xor.b64  	%rd10765, %rd10746, %rd10698;
	xor.b64  	%rd10766, %rd10746, %rd10722;
	and.b64  	%rd10767, %rd10766, %rd10765;
	xor.b64  	%rd10768, %rd10767, %rd10746;
	add.s64 	%rd10769, %rd10758, %rd10768;
	add.s64 	%rd10770, %rd10769, %rd10764;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6810,%dummy}, %rd10759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6811}, %rd10759;
	}
	shf.r.wrap.b32 	%r6812, %r6811, %r6810, 14;
	shf.r.wrap.b32 	%r6813, %r6810, %r6811, 14;
	mov.b64 	%rd10771, {%r6813, %r6812};
	shf.r.wrap.b32 	%r6814, %r6811, %r6810, 18;
	shf.r.wrap.b32 	%r6815, %r6810, %r6811, 18;
	mov.b64 	%rd10772, {%r6815, %r6814};
	xor.b64  	%rd10773, %rd10772, %rd10771;
	shf.l.wrap.b32 	%r6816, %r6810, %r6811, 23;
	shf.l.wrap.b32 	%r6817, %r6811, %r6810, 23;
	mov.b64 	%rd10774, {%r6817, %r6816};
	xor.b64  	%rd10775, %rd10773, %rd10774;
	xor.b64  	%rd10776, %rd10735, %rd10711;
	and.b64  	%rd10777, %rd10759, %rd10776;
	xor.b64  	%rd10778, %rd10777, %rd10711;
	add.s64 	%rd10779, %rd10687, %rd21597;
	add.s64 	%rd10780, %rd10779, %rd21445;
	add.s64 	%rd10781, %rd10780, %rd10778;
	add.s64 	%rd10782, %rd10781, %rd10775;
	add.s64 	%rd10783, %rd10782, %rd10698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6818,%dummy}, %rd10770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6819}, %rd10770;
	}
	shf.r.wrap.b32 	%r6820, %r6819, %r6818, 28;
	shf.r.wrap.b32 	%r6821, %r6818, %r6819, 28;
	mov.b64 	%rd10784, {%r6821, %r6820};
	shf.l.wrap.b32 	%r6822, %r6818, %r6819, 30;
	shf.l.wrap.b32 	%r6823, %r6819, %r6818, 30;
	mov.b64 	%rd10785, {%r6823, %r6822};
	xor.b64  	%rd10786, %rd10785, %rd10784;
	shf.l.wrap.b32 	%r6824, %r6818, %r6819, 25;
	shf.l.wrap.b32 	%r6825, %r6819, %r6818, 25;
	mov.b64 	%rd10787, {%r6825, %r6824};
	xor.b64  	%rd10788, %rd10786, %rd10787;
	xor.b64  	%rd10789, %rd10770, %rd10722;
	xor.b64  	%rd10790, %rd10770, %rd10746;
	and.b64  	%rd10791, %rd10790, %rd10789;
	xor.b64  	%rd10792, %rd10791, %rd10770;
	add.s64 	%rd10793, %rd10782, %rd10792;
	add.s64 	%rd10794, %rd10793, %rd10788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6826,%dummy}, %rd10783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6827}, %rd10783;
	}
	shf.r.wrap.b32 	%r6828, %r6827, %r6826, 14;
	shf.r.wrap.b32 	%r6829, %r6826, %r6827, 14;
	mov.b64 	%rd10795, {%r6829, %r6828};
	shf.r.wrap.b32 	%r6830, %r6827, %r6826, 18;
	shf.r.wrap.b32 	%r6831, %r6826, %r6827, 18;
	mov.b64 	%rd10796, {%r6831, %r6830};
	xor.b64  	%rd10797, %rd10796, %rd10795;
	shf.l.wrap.b32 	%r6832, %r6826, %r6827, 23;
	shf.l.wrap.b32 	%r6833, %r6827, %r6826, 23;
	mov.b64 	%rd10798, {%r6833, %r6832};
	xor.b64  	%rd10799, %rd10797, %rd10798;
	xor.b64  	%rd10800, %rd10759, %rd10735;
	and.b64  	%rd10801, %rd10783, %rd10800;
	xor.b64  	%rd10802, %rd10801, %rd10735;
	add.s64 	%rd10803, %rd10711, %rd21581;
	add.s64 	%rd10804, %rd10803, %rd21444;
	add.s64 	%rd10805, %rd10804, %rd10802;
	add.s64 	%rd10806, %rd10805, %rd10799;
	add.s64 	%rd10807, %rd10806, %rd10722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6834,%dummy}, %rd10794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6835}, %rd10794;
	}
	shf.r.wrap.b32 	%r6836, %r6835, %r6834, 28;
	shf.r.wrap.b32 	%r6837, %r6834, %r6835, 28;
	mov.b64 	%rd10808, {%r6837, %r6836};
	shf.l.wrap.b32 	%r6838, %r6834, %r6835, 30;
	shf.l.wrap.b32 	%r6839, %r6835, %r6834, 30;
	mov.b64 	%rd10809, {%r6839, %r6838};
	xor.b64  	%rd10810, %rd10809, %rd10808;
	shf.l.wrap.b32 	%r6840, %r6834, %r6835, 25;
	shf.l.wrap.b32 	%r6841, %r6835, %r6834, 25;
	mov.b64 	%rd10811, {%r6841, %r6840};
	xor.b64  	%rd10812, %rd10810, %rd10811;
	xor.b64  	%rd10813, %rd10794, %rd10746;
	xor.b64  	%rd10814, %rd10794, %rd10770;
	and.b64  	%rd10815, %rd10814, %rd10813;
	xor.b64  	%rd10816, %rd10815, %rd10794;
	add.s64 	%rd10817, %rd10806, %rd10816;
	add.s64 	%rd10818, %rd10817, %rd10812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6842,%dummy}, %rd10807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6843}, %rd10807;
	}
	shf.r.wrap.b32 	%r6844, %r6843, %r6842, 14;
	shf.r.wrap.b32 	%r6845, %r6842, %r6843, 14;
	mov.b64 	%rd10819, {%r6845, %r6844};
	shf.r.wrap.b32 	%r6846, %r6843, %r6842, 18;
	shf.r.wrap.b32 	%r6847, %r6842, %r6843, 18;
	mov.b64 	%rd10820, {%r6847, %r6846};
	xor.b64  	%rd10821, %rd10820, %rd10819;
	shf.l.wrap.b32 	%r6848, %r6842, %r6843, 23;
	shf.l.wrap.b32 	%r6849, %r6843, %r6842, 23;
	mov.b64 	%rd10822, {%r6849, %r6848};
	xor.b64  	%rd10823, %rd10821, %rd10822;
	xor.b64  	%rd10824, %rd10783, %rd10759;
	and.b64  	%rd10825, %rd10807, %rd10824;
	xor.b64  	%rd10826, %rd10825, %rd10759;
	add.s64 	%rd10827, %rd10735, %rd21580;
	add.s64 	%rd10828, %rd10827, %rd21443;
	add.s64 	%rd10829, %rd10828, %rd10826;
	add.s64 	%rd10830, %rd10829, %rd10823;
	add.s64 	%rd10831, %rd10830, %rd10746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6850,%dummy}, %rd10818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6851}, %rd10818;
	}
	shf.r.wrap.b32 	%r6852, %r6851, %r6850, 28;
	shf.r.wrap.b32 	%r6853, %r6850, %r6851, 28;
	mov.b64 	%rd10832, {%r6853, %r6852};
	shf.l.wrap.b32 	%r6854, %r6850, %r6851, 30;
	shf.l.wrap.b32 	%r6855, %r6851, %r6850, 30;
	mov.b64 	%rd10833, {%r6855, %r6854};
	xor.b64  	%rd10834, %rd10833, %rd10832;
	shf.l.wrap.b32 	%r6856, %r6850, %r6851, 25;
	shf.l.wrap.b32 	%r6857, %r6851, %r6850, 25;
	mov.b64 	%rd10835, {%r6857, %r6856};
	xor.b64  	%rd10836, %rd10834, %rd10835;
	xor.b64  	%rd10837, %rd10818, %rd10770;
	xor.b64  	%rd10838, %rd10818, %rd10794;
	and.b64  	%rd10839, %rd10838, %rd10837;
	xor.b64  	%rd10840, %rd10839, %rd10818;
	add.s64 	%rd10841, %rd10830, %rd10840;
	add.s64 	%rd10842, %rd10841, %rd10836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6858,%dummy}, %rd10831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6859}, %rd10831;
	}
	shf.r.wrap.b32 	%r6860, %r6859, %r6858, 14;
	shf.r.wrap.b32 	%r6861, %r6858, %r6859, 14;
	mov.b64 	%rd10843, {%r6861, %r6860};
	shf.r.wrap.b32 	%r6862, %r6859, %r6858, 18;
	shf.r.wrap.b32 	%r6863, %r6858, %r6859, 18;
	mov.b64 	%rd10844, {%r6863, %r6862};
	xor.b64  	%rd10845, %rd10844, %rd10843;
	shf.l.wrap.b32 	%r6864, %r6858, %r6859, 23;
	shf.l.wrap.b32 	%r6865, %r6859, %r6858, 23;
	mov.b64 	%rd10846, {%r6865, %r6864};
	xor.b64  	%rd10847, %rd10845, %rd10846;
	xor.b64  	%rd10848, %rd10807, %rd10783;
	and.b64  	%rd10849, %rd10831, %rd10848;
	xor.b64  	%rd10850, %rd10849, %rd10783;
	add.s64 	%rd10851, %rd10759, %rd21579;
	add.s64 	%rd10852, %rd10851, %rd21442;
	add.s64 	%rd10853, %rd10852, %rd10850;
	add.s64 	%rd10854, %rd10853, %rd10847;
	add.s64 	%rd10855, %rd10854, %rd10770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6866,%dummy}, %rd10842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6867}, %rd10842;
	}
	shf.r.wrap.b32 	%r6868, %r6867, %r6866, 28;
	shf.r.wrap.b32 	%r6869, %r6866, %r6867, 28;
	mov.b64 	%rd10856, {%r6869, %r6868};
	shf.l.wrap.b32 	%r6870, %r6866, %r6867, 30;
	shf.l.wrap.b32 	%r6871, %r6867, %r6866, 30;
	mov.b64 	%rd10857, {%r6871, %r6870};
	xor.b64  	%rd10858, %rd10857, %rd10856;
	shf.l.wrap.b32 	%r6872, %r6866, %r6867, 25;
	shf.l.wrap.b32 	%r6873, %r6867, %r6866, 25;
	mov.b64 	%rd10859, {%r6873, %r6872};
	xor.b64  	%rd10860, %rd10858, %rd10859;
	xor.b64  	%rd10861, %rd10842, %rd10794;
	xor.b64  	%rd10862, %rd10842, %rd10818;
	and.b64  	%rd10863, %rd10862, %rd10861;
	xor.b64  	%rd10864, %rd10863, %rd10842;
	add.s64 	%rd10865, %rd10854, %rd10864;
	add.s64 	%rd10866, %rd10865, %rd10860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6874,%dummy}, %rd10855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6875}, %rd10855;
	}
	shf.r.wrap.b32 	%r6876, %r6875, %r6874, 14;
	shf.r.wrap.b32 	%r6877, %r6874, %r6875, 14;
	mov.b64 	%rd10867, {%r6877, %r6876};
	shf.r.wrap.b32 	%r6878, %r6875, %r6874, 18;
	shf.r.wrap.b32 	%r6879, %r6874, %r6875, 18;
	mov.b64 	%rd10868, {%r6879, %r6878};
	xor.b64  	%rd10869, %rd10868, %rd10867;
	shf.l.wrap.b32 	%r6880, %r6874, %r6875, 23;
	shf.l.wrap.b32 	%r6881, %r6875, %r6874, 23;
	mov.b64 	%rd10870, {%r6881, %r6880};
	xor.b64  	%rd10871, %rd10869, %rd10870;
	xor.b64  	%rd10872, %rd10831, %rd10807;
	and.b64  	%rd10873, %rd10855, %rd10872;
	xor.b64  	%rd10874, %rd10873, %rd10807;
	add.s64 	%rd10875, %rd10783, %rd21578;
	add.s64 	%rd10876, %rd10875, %rd21441;
	add.s64 	%rd10877, %rd10876, %rd10874;
	add.s64 	%rd10878, %rd10877, %rd10871;
	add.s64 	%rd10879, %rd10878, %rd10794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6882,%dummy}, %rd10866;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6883}, %rd10866;
	}
	shf.r.wrap.b32 	%r6884, %r6883, %r6882, 28;
	shf.r.wrap.b32 	%r6885, %r6882, %r6883, 28;
	mov.b64 	%rd10880, {%r6885, %r6884};
	shf.l.wrap.b32 	%r6886, %r6882, %r6883, 30;
	shf.l.wrap.b32 	%r6887, %r6883, %r6882, 30;
	mov.b64 	%rd10881, {%r6887, %r6886};
	xor.b64  	%rd10882, %rd10881, %rd10880;
	shf.l.wrap.b32 	%r6888, %r6882, %r6883, 25;
	shf.l.wrap.b32 	%r6889, %r6883, %r6882, 25;
	mov.b64 	%rd10883, {%r6889, %r6888};
	xor.b64  	%rd10884, %rd10882, %rd10883;
	xor.b64  	%rd10885, %rd10866, %rd10818;
	xor.b64  	%rd10886, %rd10866, %rd10842;
	and.b64  	%rd10887, %rd10886, %rd10885;
	xor.b64  	%rd10888, %rd10887, %rd10866;
	add.s64 	%rd10889, %rd10878, %rd10888;
	add.s64 	%rd10890, %rd10889, %rd10884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6890,%dummy}, %rd10879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6891}, %rd10879;
	}
	shf.r.wrap.b32 	%r6892, %r6891, %r6890, 14;
	shf.r.wrap.b32 	%r6893, %r6890, %r6891, 14;
	mov.b64 	%rd10891, {%r6893, %r6892};
	shf.r.wrap.b32 	%r6894, %r6891, %r6890, 18;
	shf.r.wrap.b32 	%r6895, %r6890, %r6891, 18;
	mov.b64 	%rd10892, {%r6895, %r6894};
	xor.b64  	%rd10893, %rd10892, %rd10891;
	shf.l.wrap.b32 	%r6896, %r6890, %r6891, 23;
	shf.l.wrap.b32 	%r6897, %r6891, %r6890, 23;
	mov.b64 	%rd10894, {%r6897, %r6896};
	xor.b64  	%rd10895, %rd10893, %rd10894;
	xor.b64  	%rd10896, %rd10855, %rd10831;
	and.b64  	%rd10897, %rd10879, %rd10896;
	xor.b64  	%rd10898, %rd10897, %rd10831;
	add.s64 	%rd10899, %rd10807, %rd21577;
	add.s64 	%rd10900, %rd10899, %rd21440;
	add.s64 	%rd10901, %rd10900, %rd10898;
	add.s64 	%rd10902, %rd10901, %rd10895;
	add.s64 	%rd21589, %rd10902, %rd10818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6898,%dummy}, %rd10890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6899}, %rd10890;
	}
	shf.r.wrap.b32 	%r6900, %r6899, %r6898, 28;
	shf.r.wrap.b32 	%r6901, %r6898, %r6899, 28;
	mov.b64 	%rd10903, {%r6901, %r6900};
	shf.l.wrap.b32 	%r6902, %r6898, %r6899, 30;
	shf.l.wrap.b32 	%r6903, %r6899, %r6898, 30;
	mov.b64 	%rd10904, {%r6903, %r6902};
	xor.b64  	%rd10905, %rd10904, %rd10903;
	shf.l.wrap.b32 	%r6904, %r6898, %r6899, 25;
	shf.l.wrap.b32 	%r6905, %r6899, %r6898, 25;
	mov.b64 	%rd10906, {%r6905, %r6904};
	xor.b64  	%rd10907, %rd10905, %rd10906;
	xor.b64  	%rd10908, %rd10890, %rd10842;
	xor.b64  	%rd10909, %rd10890, %rd10866;
	and.b64  	%rd10910, %rd10909, %rd10908;
	xor.b64  	%rd10911, %rd10910, %rd10890;
	add.s64 	%rd10912, %rd10902, %rd10911;
	add.s64 	%rd21585, %rd10912, %rd10907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6906,%dummy}, %rd21589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6907}, %rd21589;
	}
	shf.r.wrap.b32 	%r6908, %r6907, %r6906, 14;
	shf.r.wrap.b32 	%r6909, %r6906, %r6907, 14;
	mov.b64 	%rd10913, {%r6909, %r6908};
	shf.r.wrap.b32 	%r6910, %r6907, %r6906, 18;
	shf.r.wrap.b32 	%r6911, %r6906, %r6907, 18;
	mov.b64 	%rd10914, {%r6911, %r6910};
	xor.b64  	%rd10915, %rd10914, %rd10913;
	shf.l.wrap.b32 	%r6912, %r6906, %r6907, 23;
	shf.l.wrap.b32 	%r6913, %r6907, %r6906, 23;
	mov.b64 	%rd10916, {%r6913, %r6912};
	xor.b64  	%rd10917, %rd10915, %rd10916;
	xor.b64  	%rd10918, %rd10879, %rd10855;
	and.b64  	%rd10919, %rd21589, %rd10918;
	xor.b64  	%rd10920, %rd10919, %rd10855;
	add.s64 	%rd10921, %rd10831, %rd21576;
	add.s64 	%rd10922, %rd10921, %rd21439;
	add.s64 	%rd10923, %rd10922, %rd10920;
	add.s64 	%rd10924, %rd10923, %rd10917;
	add.s64 	%rd21588, %rd10924, %rd10842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6914,%dummy}, %rd21585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6915}, %rd21585;
	}
	shf.r.wrap.b32 	%r6916, %r6915, %r6914, 28;
	shf.r.wrap.b32 	%r6917, %r6914, %r6915, 28;
	mov.b64 	%rd10925, {%r6917, %r6916};
	shf.l.wrap.b32 	%r6918, %r6914, %r6915, 30;
	shf.l.wrap.b32 	%r6919, %r6915, %r6914, 30;
	mov.b64 	%rd10926, {%r6919, %r6918};
	xor.b64  	%rd10927, %rd10926, %rd10925;
	shf.l.wrap.b32 	%r6920, %r6914, %r6915, 25;
	shf.l.wrap.b32 	%r6921, %r6915, %r6914, 25;
	mov.b64 	%rd10928, {%r6921, %r6920};
	xor.b64  	%rd10929, %rd10927, %rd10928;
	xor.b64  	%rd10930, %rd21585, %rd10866;
	xor.b64  	%rd10931, %rd21585, %rd10890;
	and.b64  	%rd10932, %rd10931, %rd10930;
	xor.b64  	%rd10933, %rd10932, %rd21585;
	add.s64 	%rd10934, %rd10924, %rd10933;
	add.s64 	%rd21584, %rd10934, %rd10929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6922,%dummy}, %rd21588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6923}, %rd21588;
	}
	shf.r.wrap.b32 	%r6924, %r6923, %r6922, 14;
	shf.r.wrap.b32 	%r6925, %r6922, %r6923, 14;
	mov.b64 	%rd10935, {%r6925, %r6924};
	shf.r.wrap.b32 	%r6926, %r6923, %r6922, 18;
	shf.r.wrap.b32 	%r6927, %r6922, %r6923, 18;
	mov.b64 	%rd10936, {%r6927, %r6926};
	xor.b64  	%rd10937, %rd10936, %rd10935;
	shf.l.wrap.b32 	%r6928, %r6922, %r6923, 23;
	shf.l.wrap.b32 	%r6929, %r6923, %r6922, 23;
	mov.b64 	%rd10938, {%r6929, %r6928};
	xor.b64  	%rd10939, %rd10937, %rd10938;
	xor.b64  	%rd10940, %rd21589, %rd10879;
	and.b64  	%rd10941, %rd21588, %rd10940;
	xor.b64  	%rd10942, %rd10941, %rd10879;
	add.s64 	%rd10943, %rd10855, %rd21575;
	add.s64 	%rd10944, %rd10943, %rd21438;
	add.s64 	%rd10945, %rd10944, %rd10942;
	add.s64 	%rd10946, %rd10945, %rd10939;
	add.s64 	%rd21587, %rd10946, %rd10866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6930,%dummy}, %rd21584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6931}, %rd21584;
	}
	shf.r.wrap.b32 	%r6932, %r6931, %r6930, 28;
	shf.r.wrap.b32 	%r6933, %r6930, %r6931, 28;
	mov.b64 	%rd10947, {%r6933, %r6932};
	shf.l.wrap.b32 	%r6934, %r6930, %r6931, 30;
	shf.l.wrap.b32 	%r6935, %r6931, %r6930, 30;
	mov.b64 	%rd10948, {%r6935, %r6934};
	xor.b64  	%rd10949, %rd10948, %rd10947;
	shf.l.wrap.b32 	%r6936, %r6930, %r6931, 25;
	shf.l.wrap.b32 	%r6937, %r6931, %r6930, 25;
	mov.b64 	%rd10950, {%r6937, %r6936};
	xor.b64  	%rd10951, %rd10949, %rd10950;
	xor.b64  	%rd10952, %rd21584, %rd10890;
	xor.b64  	%rd10953, %rd21584, %rd21585;
	and.b64  	%rd10954, %rd10953, %rd10952;
	xor.b64  	%rd10955, %rd10954, %rd21584;
	add.s64 	%rd10956, %rd10946, %rd10955;
	add.s64 	%rd21583, %rd10956, %rd10951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6938,%dummy}, %rd21587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6939}, %rd21587;
	}
	shf.r.wrap.b32 	%r6940, %r6939, %r6938, 14;
	shf.r.wrap.b32 	%r6941, %r6938, %r6939, 14;
	mov.b64 	%rd10957, {%r6941, %r6940};
	shf.r.wrap.b32 	%r6942, %r6939, %r6938, 18;
	shf.r.wrap.b32 	%r6943, %r6938, %r6939, 18;
	mov.b64 	%rd10958, {%r6943, %r6942};
	xor.b64  	%rd10959, %rd10958, %rd10957;
	shf.l.wrap.b32 	%r6944, %r6938, %r6939, 23;
	shf.l.wrap.b32 	%r6945, %r6939, %r6938, 23;
	mov.b64 	%rd10960, {%r6945, %r6944};
	xor.b64  	%rd10961, %rd10959, %rd10960;
	xor.b64  	%rd10962, %rd21588, %rd21589;
	and.b64  	%rd10963, %rd21587, %rd10962;
	xor.b64  	%rd10964, %rd10963, %rd21589;
	add.s64 	%rd10965, %rd10879, %rd21574;
	add.s64 	%rd10966, %rd10965, %rd21437;
	add.s64 	%rd10967, %rd10966, %rd10964;
	add.s64 	%rd10968, %rd10967, %rd10961;
	add.s64 	%rd21586, %rd10968, %rd10890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6946,%dummy}, %rd21583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6947}, %rd21583;
	}
	shf.r.wrap.b32 	%r6948, %r6947, %r6946, 28;
	shf.r.wrap.b32 	%r6949, %r6946, %r6947, 28;
	mov.b64 	%rd10969, {%r6949, %r6948};
	shf.l.wrap.b32 	%r6950, %r6946, %r6947, 30;
	shf.l.wrap.b32 	%r6951, %r6947, %r6946, 30;
	mov.b64 	%rd10970, {%r6951, %r6950};
	xor.b64  	%rd10971, %rd10970, %rd10969;
	shf.l.wrap.b32 	%r6952, %r6946, %r6947, 25;
	shf.l.wrap.b32 	%r6953, %r6947, %r6946, 25;
	mov.b64 	%rd10972, {%r6953, %r6952};
	xor.b64  	%rd10973, %rd10971, %rd10972;
	xor.b64  	%rd10974, %rd21583, %rd21585;
	xor.b64  	%rd10975, %rd21583, %rd21584;
	and.b64  	%rd10976, %rd10975, %rd10974;
	xor.b64  	%rd10977, %rd10976, %rd21583;
	add.s64 	%rd10978, %rd10968, %rd10977;
	add.s64 	%rd21582, %rd10978, %rd10973;
	mov.u32 	%r14414, 16;

BB1_194:
	mov.u64 	%rd21332, k_sha512;
	shr.u64 	%rd10979, %rd21575, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6954,%dummy}, %rd21575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6955}, %rd21575;
	}
	shf.r.wrap.b32 	%r6956, %r6955, %r6954, 19;
	shf.r.wrap.b32 	%r6957, %r6954, %r6955, 19;
	mov.b64 	%rd10980, {%r6957, %r6956};
	xor.b64  	%rd10981, %rd10980, %rd10979;
	shf.l.wrap.b32 	%r6958, %r6954, %r6955, 3;
	shf.l.wrap.b32 	%r6959, %r6955, %r6954, 3;
	mov.b64 	%rd10982, {%r6959, %r6958};
	xor.b64  	%rd10983, %rd10981, %rd10982;
	shr.u64 	%rd10984, %rd21591, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6960,%dummy}, %rd21591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6961}, %rd21591;
	}
	shf.r.wrap.b32 	%r6962, %r6961, %r6960, 1;
	shf.r.wrap.b32 	%r6963, %r6960, %r6961, 1;
	mov.b64 	%rd10985, {%r6963, %r6962};
	xor.b64  	%rd10986, %rd10985, %rd10984;
	shf.r.wrap.b32 	%r6964, %r6961, %r6960, 8;
	shf.r.wrap.b32 	%r6965, %r6960, %r6961, 8;
	mov.b64 	%rd10987, {%r6965, %r6964};
	xor.b64  	%rd10988, %rd10986, %rd10987;
	add.s64 	%rd10989, %rd21580, %rd21590;
	add.s64 	%rd10990, %rd10989, %rd10983;
	add.s64 	%rd21590, %rd10990, %rd10988;
	shr.u64 	%rd10991, %rd21574, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6966,%dummy}, %rd21574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6967}, %rd21574;
	}
	shf.r.wrap.b32 	%r6968, %r6967, %r6966, 19;
	shf.r.wrap.b32 	%r6969, %r6966, %r6967, 19;
	mov.b64 	%rd10992, {%r6969, %r6968};
	xor.b64  	%rd10993, %rd10992, %rd10991;
	shf.l.wrap.b32 	%r6970, %r6966, %r6967, 3;
	shf.l.wrap.b32 	%r6971, %r6967, %r6966, 3;
	mov.b64 	%rd10994, {%r6971, %r6970};
	xor.b64  	%rd10995, %rd10993, %rd10994;
	shr.u64 	%rd10996, %rd21592, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6972,%dummy}, %rd21592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6973}, %rd21592;
	}
	shf.r.wrap.b32 	%r6974, %r6973, %r6972, 1;
	shf.r.wrap.b32 	%r6975, %r6972, %r6973, 1;
	mov.b64 	%rd10997, {%r6975, %r6974};
	xor.b64  	%rd10998, %rd10997, %rd10996;
	shf.r.wrap.b32 	%r6976, %r6973, %r6972, 8;
	shf.r.wrap.b32 	%r6977, %r6972, %r6973, 8;
	mov.b64 	%rd10999, {%r6977, %r6976};
	xor.b64  	%rd11000, %rd10998, %rd10999;
	add.s64 	%rd11001, %rd21579, %rd21591;
	add.s64 	%rd11002, %rd11001, %rd10995;
	add.s64 	%rd21591, %rd11002, %rd11000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6978,%dummy}, %rd21590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6979}, %rd21590;
	}
	shf.r.wrap.b32 	%r6980, %r6979, %r6978, 19;
	shf.r.wrap.b32 	%r6981, %r6978, %r6979, 19;
	mov.b64 	%rd11003, {%r6981, %r6980};
	shf.l.wrap.b32 	%r6982, %r6978, %r6979, 3;
	shf.l.wrap.b32 	%r6983, %r6979, %r6978, 3;
	mov.b64 	%rd11004, {%r6983, %r6982};
	shr.u64 	%rd11005, %rd21590, 6;
	xor.b64  	%rd11006, %rd11003, %rd11005;
	xor.b64  	%rd11007, %rd11006, %rd11004;
	shr.u64 	%rd11008, %rd21593, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6984,%dummy}, %rd21593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6985}, %rd21593;
	}
	shf.r.wrap.b32 	%r6986, %r6985, %r6984, 1;
	shf.r.wrap.b32 	%r6987, %r6984, %r6985, 1;
	mov.b64 	%rd11009, {%r6987, %r6986};
	xor.b64  	%rd11010, %rd11009, %rd11008;
	shf.r.wrap.b32 	%r6988, %r6985, %r6984, 8;
	shf.r.wrap.b32 	%r6989, %r6984, %r6985, 8;
	mov.b64 	%rd11011, {%r6989, %r6988};
	xor.b64  	%rd11012, %rd11010, %rd11011;
	add.s64 	%rd11013, %rd21578, %rd21592;
	add.s64 	%rd11014, %rd11013, %rd11007;
	add.s64 	%rd21592, %rd11014, %rd11012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6990,%dummy}, %rd21591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6991}, %rd21591;
	}
	shf.r.wrap.b32 	%r6992, %r6991, %r6990, 19;
	shf.r.wrap.b32 	%r6993, %r6990, %r6991, 19;
	mov.b64 	%rd11015, {%r6993, %r6992};
	shf.l.wrap.b32 	%r6994, %r6990, %r6991, 3;
	shf.l.wrap.b32 	%r6995, %r6991, %r6990, 3;
	mov.b64 	%rd11016, {%r6995, %r6994};
	shr.u64 	%rd11017, %rd21591, 6;
	xor.b64  	%rd11018, %rd11015, %rd11017;
	xor.b64  	%rd11019, %rd11018, %rd11016;
	shr.u64 	%rd11020, %rd21594, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6996,%dummy}, %rd21594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6997}, %rd21594;
	}
	shf.r.wrap.b32 	%r6998, %r6997, %r6996, 1;
	shf.r.wrap.b32 	%r6999, %r6996, %r6997, 1;
	mov.b64 	%rd11021, {%r6999, %r6998};
	xor.b64  	%rd11022, %rd11021, %rd11020;
	shf.r.wrap.b32 	%r7000, %r6997, %r6996, 8;
	shf.r.wrap.b32 	%r7001, %r6996, %r6997, 8;
	mov.b64 	%rd11023, {%r7001, %r7000};
	xor.b64  	%rd11024, %rd11022, %rd11023;
	add.s64 	%rd11025, %rd21577, %rd21593;
	add.s64 	%rd11026, %rd11025, %rd11019;
	add.s64 	%rd21593, %rd11026, %rd11024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7002,%dummy}, %rd21592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7003}, %rd21592;
	}
	shf.r.wrap.b32 	%r7004, %r7003, %r7002, 19;
	shf.r.wrap.b32 	%r7005, %r7002, %r7003, 19;
	mov.b64 	%rd11027, {%r7005, %r7004};
	shf.l.wrap.b32 	%r7006, %r7002, %r7003, 3;
	shf.l.wrap.b32 	%r7007, %r7003, %r7002, 3;
	mov.b64 	%rd11028, {%r7007, %r7006};
	shr.u64 	%rd11029, %rd21592, 6;
	xor.b64  	%rd11030, %rd11027, %rd11029;
	xor.b64  	%rd11031, %rd11030, %rd11028;
	shr.u64 	%rd11032, %rd21595, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7008,%dummy}, %rd21595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7009}, %rd21595;
	}
	shf.r.wrap.b32 	%r7010, %r7009, %r7008, 1;
	shf.r.wrap.b32 	%r7011, %r7008, %r7009, 1;
	mov.b64 	%rd11033, {%r7011, %r7010};
	xor.b64  	%rd11034, %rd11033, %rd11032;
	shf.r.wrap.b32 	%r7012, %r7009, %r7008, 8;
	shf.r.wrap.b32 	%r7013, %r7008, %r7009, 8;
	mov.b64 	%rd11035, {%r7013, %r7012};
	xor.b64  	%rd11036, %rd11034, %rd11035;
	add.s64 	%rd11037, %rd21576, %rd21594;
	add.s64 	%rd11038, %rd11037, %rd11031;
	add.s64 	%rd21594, %rd11038, %rd11036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7014,%dummy}, %rd21593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7015}, %rd21593;
	}
	shf.r.wrap.b32 	%r7016, %r7015, %r7014, 19;
	shf.r.wrap.b32 	%r7017, %r7014, %r7015, 19;
	mov.b64 	%rd11039, {%r7017, %r7016};
	shf.l.wrap.b32 	%r7018, %r7014, %r7015, 3;
	shf.l.wrap.b32 	%r7019, %r7015, %r7014, 3;
	mov.b64 	%rd11040, {%r7019, %r7018};
	shr.u64 	%rd11041, %rd21593, 6;
	xor.b64  	%rd11042, %rd11039, %rd11041;
	xor.b64  	%rd11043, %rd11042, %rd11040;
	shr.u64 	%rd11044, %rd21596, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7020,%dummy}, %rd21596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7021}, %rd21596;
	}
	shf.r.wrap.b32 	%r7022, %r7021, %r7020, 1;
	shf.r.wrap.b32 	%r7023, %r7020, %r7021, 1;
	mov.b64 	%rd11045, {%r7023, %r7022};
	xor.b64  	%rd11046, %rd11045, %rd11044;
	shf.r.wrap.b32 	%r7024, %r7021, %r7020, 8;
	shf.r.wrap.b32 	%r7025, %r7020, %r7021, 8;
	mov.b64 	%rd11047, {%r7025, %r7024};
	xor.b64  	%rd11048, %rd11046, %rd11047;
	add.s64 	%rd11049, %rd21575, %rd21595;
	add.s64 	%rd11050, %rd11049, %rd11043;
	add.s64 	%rd21595, %rd11050, %rd11048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7026,%dummy}, %rd21594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7027}, %rd21594;
	}
	shf.r.wrap.b32 	%r7028, %r7027, %r7026, 19;
	shf.r.wrap.b32 	%r7029, %r7026, %r7027, 19;
	mov.b64 	%rd11051, {%r7029, %r7028};
	shf.l.wrap.b32 	%r7030, %r7026, %r7027, 3;
	shf.l.wrap.b32 	%r7031, %r7027, %r7026, 3;
	mov.b64 	%rd11052, {%r7031, %r7030};
	shr.u64 	%rd11053, %rd21594, 6;
	xor.b64  	%rd11054, %rd11051, %rd11053;
	xor.b64  	%rd11055, %rd11054, %rd11052;
	shr.u64 	%rd11056, %rd21597, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7032,%dummy}, %rd21597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7033}, %rd21597;
	}
	shf.r.wrap.b32 	%r7034, %r7033, %r7032, 1;
	shf.r.wrap.b32 	%r7035, %r7032, %r7033, 1;
	mov.b64 	%rd11057, {%r7035, %r7034};
	xor.b64  	%rd11058, %rd11057, %rd11056;
	shf.r.wrap.b32 	%r7036, %r7033, %r7032, 8;
	shf.r.wrap.b32 	%r7037, %r7032, %r7033, 8;
	mov.b64 	%rd11059, {%r7037, %r7036};
	xor.b64  	%rd11060, %rd11058, %rd11059;
	add.s64 	%rd11061, %rd21574, %rd21596;
	add.s64 	%rd11062, %rd11061, %rd11055;
	add.s64 	%rd21596, %rd11062, %rd11060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7038,%dummy}, %rd21595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7039}, %rd21595;
	}
	shf.r.wrap.b32 	%r7040, %r7039, %r7038, 19;
	shf.r.wrap.b32 	%r7041, %r7038, %r7039, 19;
	mov.b64 	%rd11063, {%r7041, %r7040};
	shf.l.wrap.b32 	%r7042, %r7038, %r7039, 3;
	shf.l.wrap.b32 	%r7043, %r7039, %r7038, 3;
	mov.b64 	%rd11064, {%r7043, %r7042};
	shr.u64 	%rd11065, %rd21595, 6;
	xor.b64  	%rd11066, %rd11063, %rd11065;
	xor.b64  	%rd11067, %rd11066, %rd11064;
	shr.u64 	%rd11068, %rd21581, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7044,%dummy}, %rd21581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7045}, %rd21581;
	}
	shf.r.wrap.b32 	%r7046, %r7045, %r7044, 1;
	shf.r.wrap.b32 	%r7047, %r7044, %r7045, 1;
	mov.b64 	%rd11069, {%r7047, %r7046};
	xor.b64  	%rd11070, %rd11069, %rd11068;
	shf.r.wrap.b32 	%r7048, %r7045, %r7044, 8;
	shf.r.wrap.b32 	%r7049, %r7044, %r7045, 8;
	mov.b64 	%rd11071, {%r7049, %r7048};
	xor.b64  	%rd11072, %rd11070, %rd11071;
	add.s64 	%rd11073, %rd21590, %rd21597;
	add.s64 	%rd11074, %rd11073, %rd11067;
	add.s64 	%rd21597, %rd11074, %rd11072;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7050,%dummy}, %rd21596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7051}, %rd21596;
	}
	shf.r.wrap.b32 	%r7052, %r7051, %r7050, 19;
	shf.r.wrap.b32 	%r7053, %r7050, %r7051, 19;
	mov.b64 	%rd11075, {%r7053, %r7052};
	shf.l.wrap.b32 	%r7054, %r7050, %r7051, 3;
	shf.l.wrap.b32 	%r7055, %r7051, %r7050, 3;
	mov.b64 	%rd11076, {%r7055, %r7054};
	shr.u64 	%rd11077, %rd21596, 6;
	xor.b64  	%rd11078, %rd11075, %rd11077;
	xor.b64  	%rd11079, %rd11078, %rd11076;
	shr.u64 	%rd11080, %rd21580, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7056,%dummy}, %rd21580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7057}, %rd21580;
	}
	shf.r.wrap.b32 	%r7058, %r7057, %r7056, 1;
	shf.r.wrap.b32 	%r7059, %r7056, %r7057, 1;
	mov.b64 	%rd11081, {%r7059, %r7058};
	xor.b64  	%rd11082, %rd11081, %rd11080;
	shf.r.wrap.b32 	%r7060, %r7057, %r7056, 8;
	shf.r.wrap.b32 	%r7061, %r7056, %r7057, 8;
	mov.b64 	%rd11083, {%r7061, %r7060};
	xor.b64  	%rd11084, %rd11082, %rd11083;
	add.s64 	%rd11085, %rd21591, %rd21581;
	add.s64 	%rd11086, %rd11085, %rd11079;
	add.s64 	%rd21581, %rd11086, %rd11084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7062,%dummy}, %rd21597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7063}, %rd21597;
	}
	shf.r.wrap.b32 	%r7064, %r7063, %r7062, 19;
	shf.r.wrap.b32 	%r7065, %r7062, %r7063, 19;
	mov.b64 	%rd11087, {%r7065, %r7064};
	shf.l.wrap.b32 	%r7066, %r7062, %r7063, 3;
	shf.l.wrap.b32 	%r7067, %r7063, %r7062, 3;
	mov.b64 	%rd11088, {%r7067, %r7066};
	shr.u64 	%rd11089, %rd21597, 6;
	xor.b64  	%rd11090, %rd11087, %rd11089;
	xor.b64  	%rd11091, %rd11090, %rd11088;
	shr.u64 	%rd11092, %rd21579, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7068,%dummy}, %rd21579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7069}, %rd21579;
	}
	shf.r.wrap.b32 	%r7070, %r7069, %r7068, 1;
	shf.r.wrap.b32 	%r7071, %r7068, %r7069, 1;
	mov.b64 	%rd11093, {%r7071, %r7070};
	xor.b64  	%rd11094, %rd11093, %rd11092;
	shf.r.wrap.b32 	%r7072, %r7069, %r7068, 8;
	shf.r.wrap.b32 	%r7073, %r7068, %r7069, 8;
	mov.b64 	%rd11095, {%r7073, %r7072};
	xor.b64  	%rd11096, %rd11094, %rd11095;
	add.s64 	%rd11097, %rd21592, %rd21580;
	add.s64 	%rd11098, %rd11097, %rd11091;
	add.s64 	%rd21580, %rd11098, %rd11096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7074,%dummy}, %rd21581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7075}, %rd21581;
	}
	shf.r.wrap.b32 	%r7076, %r7075, %r7074, 19;
	shf.r.wrap.b32 	%r7077, %r7074, %r7075, 19;
	mov.b64 	%rd11099, {%r7077, %r7076};
	shf.l.wrap.b32 	%r7078, %r7074, %r7075, 3;
	shf.l.wrap.b32 	%r7079, %r7075, %r7074, 3;
	mov.b64 	%rd11100, {%r7079, %r7078};
	shr.u64 	%rd11101, %rd21581, 6;
	xor.b64  	%rd11102, %rd11099, %rd11101;
	xor.b64  	%rd11103, %rd11102, %rd11100;
	shr.u64 	%rd11104, %rd21578, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7080,%dummy}, %rd21578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7081}, %rd21578;
	}
	shf.r.wrap.b32 	%r7082, %r7081, %r7080, 1;
	shf.r.wrap.b32 	%r7083, %r7080, %r7081, 1;
	mov.b64 	%rd11105, {%r7083, %r7082};
	xor.b64  	%rd11106, %rd11105, %rd11104;
	shf.r.wrap.b32 	%r7084, %r7081, %r7080, 8;
	shf.r.wrap.b32 	%r7085, %r7080, %r7081, 8;
	mov.b64 	%rd11107, {%r7085, %r7084};
	xor.b64  	%rd11108, %rd11106, %rd11107;
	add.s64 	%rd11109, %rd21593, %rd21579;
	add.s64 	%rd11110, %rd11109, %rd11103;
	add.s64 	%rd21579, %rd11110, %rd11108;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7086,%dummy}, %rd21580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7087}, %rd21580;
	}
	shf.r.wrap.b32 	%r7088, %r7087, %r7086, 19;
	shf.r.wrap.b32 	%r7089, %r7086, %r7087, 19;
	mov.b64 	%rd11111, {%r7089, %r7088};
	shf.l.wrap.b32 	%r7090, %r7086, %r7087, 3;
	shf.l.wrap.b32 	%r7091, %r7087, %r7086, 3;
	mov.b64 	%rd11112, {%r7091, %r7090};
	shr.u64 	%rd11113, %rd21580, 6;
	xor.b64  	%rd11114, %rd11111, %rd11113;
	xor.b64  	%rd11115, %rd11114, %rd11112;
	shr.u64 	%rd11116, %rd21577, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7092,%dummy}, %rd21577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7093}, %rd21577;
	}
	shf.r.wrap.b32 	%r7094, %r7093, %r7092, 1;
	shf.r.wrap.b32 	%r7095, %r7092, %r7093, 1;
	mov.b64 	%rd11117, {%r7095, %r7094};
	xor.b64  	%rd11118, %rd11117, %rd11116;
	shf.r.wrap.b32 	%r7096, %r7093, %r7092, 8;
	shf.r.wrap.b32 	%r7097, %r7092, %r7093, 8;
	mov.b64 	%rd11119, {%r7097, %r7096};
	xor.b64  	%rd11120, %rd11118, %rd11119;
	add.s64 	%rd11121, %rd21594, %rd21578;
	add.s64 	%rd11122, %rd11121, %rd11115;
	add.s64 	%rd21578, %rd11122, %rd11120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7098,%dummy}, %rd21579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7099}, %rd21579;
	}
	shf.r.wrap.b32 	%r7100, %r7099, %r7098, 19;
	shf.r.wrap.b32 	%r7101, %r7098, %r7099, 19;
	mov.b64 	%rd11123, {%r7101, %r7100};
	shf.l.wrap.b32 	%r7102, %r7098, %r7099, 3;
	shf.l.wrap.b32 	%r7103, %r7099, %r7098, 3;
	mov.b64 	%rd11124, {%r7103, %r7102};
	shr.u64 	%rd11125, %rd21579, 6;
	xor.b64  	%rd11126, %rd11123, %rd11125;
	xor.b64  	%rd11127, %rd11126, %rd11124;
	shr.u64 	%rd11128, %rd21576, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7104,%dummy}, %rd21576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7105}, %rd21576;
	}
	shf.r.wrap.b32 	%r7106, %r7105, %r7104, 1;
	shf.r.wrap.b32 	%r7107, %r7104, %r7105, 1;
	mov.b64 	%rd11129, {%r7107, %r7106};
	xor.b64  	%rd11130, %rd11129, %rd11128;
	shf.r.wrap.b32 	%r7108, %r7105, %r7104, 8;
	shf.r.wrap.b32 	%r7109, %r7104, %r7105, 8;
	mov.b64 	%rd11131, {%r7109, %r7108};
	xor.b64  	%rd11132, %rd11130, %rd11131;
	add.s64 	%rd11133, %rd21595, %rd21577;
	add.s64 	%rd11134, %rd11133, %rd11127;
	add.s64 	%rd21577, %rd11134, %rd11132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7110,%dummy}, %rd21578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7111}, %rd21578;
	}
	shf.r.wrap.b32 	%r7112, %r7111, %r7110, 19;
	shf.r.wrap.b32 	%r7113, %r7110, %r7111, 19;
	mov.b64 	%rd11135, {%r7113, %r7112};
	shf.l.wrap.b32 	%r7114, %r7110, %r7111, 3;
	shf.l.wrap.b32 	%r7115, %r7111, %r7110, 3;
	mov.b64 	%rd11136, {%r7115, %r7114};
	shr.u64 	%rd11137, %rd21578, 6;
	xor.b64  	%rd11138, %rd11135, %rd11137;
	xor.b64  	%rd11139, %rd11138, %rd11136;
	shr.u64 	%rd11140, %rd21575, 7;
	shf.r.wrap.b32 	%r7116, %r6955, %r6954, 1;
	shf.r.wrap.b32 	%r7117, %r6954, %r6955, 1;
	mov.b64 	%rd11141, {%r7117, %r7116};
	xor.b64  	%rd11142, %rd11141, %rd11140;
	shf.r.wrap.b32 	%r7118, %r6955, %r6954, 8;
	shf.r.wrap.b32 	%r7119, %r6954, %r6955, 8;
	mov.b64 	%rd11143, {%r7119, %r7118};
	xor.b64  	%rd11144, %rd11142, %rd11143;
	add.s64 	%rd11145, %rd21596, %rd21576;
	add.s64 	%rd11146, %rd11145, %rd11139;
	add.s64 	%rd21576, %rd11146, %rd11144;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7120,%dummy}, %rd21577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7121}, %rd21577;
	}
	shf.r.wrap.b32 	%r7122, %r7121, %r7120, 19;
	shf.r.wrap.b32 	%r7123, %r7120, %r7121, 19;
	mov.b64 	%rd11147, {%r7123, %r7122};
	shf.l.wrap.b32 	%r7124, %r7120, %r7121, 3;
	shf.l.wrap.b32 	%r7125, %r7121, %r7120, 3;
	mov.b64 	%rd11148, {%r7125, %r7124};
	shr.u64 	%rd11149, %rd21577, 6;
	xor.b64  	%rd11150, %rd11147, %rd11149;
	xor.b64  	%rd11151, %rd11150, %rd11148;
	shr.u64 	%rd11152, %rd21574, 7;
	shf.r.wrap.b32 	%r7126, %r6967, %r6966, 1;
	shf.r.wrap.b32 	%r7127, %r6966, %r6967, 1;
	mov.b64 	%rd11153, {%r7127, %r7126};
	xor.b64  	%rd11154, %rd11153, %rd11152;
	shf.r.wrap.b32 	%r7128, %r6967, %r6966, 8;
	shf.r.wrap.b32 	%r7129, %r6966, %r6967, 8;
	mov.b64 	%rd11155, {%r7129, %r7128};
	xor.b64  	%rd11156, %rd11154, %rd11155;
	add.s64 	%rd11157, %rd21597, %rd21575;
	add.s64 	%rd11158, %rd11157, %rd11151;
	add.s64 	%rd21575, %rd11158, %rd11156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7130,%dummy}, %rd21576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7131}, %rd21576;
	}
	shf.r.wrap.b32 	%r7132, %r7131, %r7130, 19;
	shf.r.wrap.b32 	%r7133, %r7130, %r7131, 19;
	mov.b64 	%rd11159, {%r7133, %r7132};
	shf.l.wrap.b32 	%r7134, %r7130, %r7131, 3;
	shf.l.wrap.b32 	%r7135, %r7131, %r7130, 3;
	mov.b64 	%rd11160, {%r7135, %r7134};
	shr.u64 	%rd11161, %rd21576, 6;
	xor.b64  	%rd11162, %rd11159, %rd11161;
	xor.b64  	%rd11163, %rd11162, %rd11160;
	shf.r.wrap.b32 	%r7136, %r6979, %r6978, 1;
	shf.r.wrap.b32 	%r7137, %r6978, %r6979, 1;
	mov.b64 	%rd11164, {%r7137, %r7136};
	shf.r.wrap.b32 	%r7138, %r6979, %r6978, 8;
	shf.r.wrap.b32 	%r7139, %r6978, %r6979, 8;
	mov.b64 	%rd11165, {%r7139, %r7138};
	shr.u64 	%rd11166, %rd21590, 7;
	xor.b64  	%rd11167, %rd11164, %rd11166;
	xor.b64  	%rd11168, %rd11167, %rd11165;
	add.s64 	%rd11169, %rd21581, %rd21574;
	add.s64 	%rd11170, %rd11169, %rd11163;
	add.s64 	%rd21574, %rd11170, %rd11168;
	mul.wide.s32 	%rd11171, %r14414, 8;
	add.s64 	%rd11173, %rd21332, %rd11171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7140,%dummy}, %rd21586;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7141}, %rd21586;
	}
	shf.r.wrap.b32 	%r7142, %r7141, %r7140, 18;
	shf.r.wrap.b32 	%r7143, %r7140, %r7141, 18;
	mov.b64 	%rd11174, {%r7143, %r7142};
	shf.r.wrap.b32 	%r7144, %r7141, %r7140, 14;
	shf.r.wrap.b32 	%r7145, %r7140, %r7141, 14;
	mov.b64 	%rd11175, {%r7145, %r7144};
	xor.b64  	%rd11176, %rd11174, %rd11175;
	shf.l.wrap.b32 	%r7146, %r7140, %r7141, 23;
	shf.l.wrap.b32 	%r7147, %r7141, %r7140, 23;
	mov.b64 	%rd11177, {%r7147, %r7146};
	xor.b64  	%rd11178, %rd11176, %rd11177;
	xor.b64  	%rd11179, %rd21587, %rd21588;
	and.b64  	%rd11180, %rd11179, %rd21586;
	xor.b64  	%rd11181, %rd11180, %rd21588;
	add.s64 	%rd11182, %rd11181, %rd21589;
	add.s64 	%rd11183, %rd11182, %rd21590;
	ld.const.u64 	%rd11184, [%rd11173];
	add.s64 	%rd11185, %rd11183, %rd11184;
	add.s64 	%rd11186, %rd11185, %rd11178;
	add.s64 	%rd11187, %rd11186, %rd21585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7148}, %rd21582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7149,%dummy}, %rd21582;
	}
	shf.l.wrap.b32 	%r7150, %r7149, %r7148, 30;
	shf.l.wrap.b32 	%r7151, %r7148, %r7149, 30;
	mov.b64 	%rd11188, {%r7151, %r7150};
	shf.r.wrap.b32 	%r7152, %r7148, %r7149, 28;
	shf.r.wrap.b32 	%r7153, %r7149, %r7148, 28;
	mov.b64 	%rd11189, {%r7153, %r7152};
	xor.b64  	%rd11190, %rd11188, %rd11189;
	shf.l.wrap.b32 	%r7154, %r7149, %r7148, 25;
	shf.l.wrap.b32 	%r7155, %r7148, %r7149, 25;
	mov.b64 	%rd11191, {%r7155, %r7154};
	xor.b64  	%rd11192, %rd11190, %rd11191;
	xor.b64  	%rd11193, %rd21582, %rd21583;
	xor.b64  	%rd11194, %rd21582, %rd21584;
	and.b64  	%rd11195, %rd11193, %rd11194;
	xor.b64  	%rd11196, %rd11195, %rd21582;
	add.s64 	%rd11197, %rd11186, %rd11196;
	add.s64 	%rd11198, %rd11197, %rd11192;
	add.s32 	%r7156, %r14414, 1;
	mul.wide.s32 	%rd11199, %r7156, 8;
	add.s64 	%rd11200, %rd21332, %rd11199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7157,%dummy}, %rd11187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7158}, %rd11187;
	}
	shf.r.wrap.b32 	%r7159, %r7158, %r7157, 14;
	shf.r.wrap.b32 	%r7160, %r7157, %r7158, 14;
	mov.b64 	%rd11201, {%r7160, %r7159};
	shf.r.wrap.b32 	%r7161, %r7158, %r7157, 18;
	shf.r.wrap.b32 	%r7162, %r7157, %r7158, 18;
	mov.b64 	%rd11202, {%r7162, %r7161};
	xor.b64  	%rd11203, %rd11202, %rd11201;
	shf.l.wrap.b32 	%r7163, %r7157, %r7158, 23;
	shf.l.wrap.b32 	%r7164, %r7158, %r7157, 23;
	mov.b64 	%rd11204, {%r7164, %r7163};
	xor.b64  	%rd11205, %rd11203, %rd11204;
	xor.b64  	%rd11206, %rd21586, %rd21587;
	and.b64  	%rd11207, %rd11187, %rd11206;
	xor.b64  	%rd11208, %rd11207, %rd21587;
	add.s64 	%rd11209, %rd21591, %rd21588;
	ld.const.u64 	%rd11210, [%rd11200];
	add.s64 	%rd11211, %rd11209, %rd11210;
	add.s64 	%rd11212, %rd11211, %rd11208;
	add.s64 	%rd11213, %rd11212, %rd11205;
	add.s64 	%rd11214, %rd11213, %rd21584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7165,%dummy}, %rd11198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7166}, %rd11198;
	}
	shf.r.wrap.b32 	%r7167, %r7166, %r7165, 28;
	shf.r.wrap.b32 	%r7168, %r7165, %r7166, 28;
	mov.b64 	%rd11215, {%r7168, %r7167};
	shf.l.wrap.b32 	%r7169, %r7165, %r7166, 30;
	shf.l.wrap.b32 	%r7170, %r7166, %r7165, 30;
	mov.b64 	%rd11216, {%r7170, %r7169};
	xor.b64  	%rd11217, %rd11216, %rd11215;
	shf.l.wrap.b32 	%r7171, %r7165, %r7166, 25;
	shf.l.wrap.b32 	%r7172, %r7166, %r7165, 25;
	mov.b64 	%rd11218, {%r7172, %r7171};
	xor.b64  	%rd11219, %rd11217, %rd11218;
	xor.b64  	%rd11220, %rd11198, %rd21583;
	xor.b64  	%rd11221, %rd11198, %rd21582;
	and.b64  	%rd11222, %rd11221, %rd11220;
	xor.b64  	%rd11223, %rd11222, %rd11198;
	add.s64 	%rd11224, %rd11213, %rd11223;
	add.s64 	%rd11225, %rd11224, %rd11219;
	add.s32 	%r7173, %r14414, 2;
	mul.wide.s32 	%rd11226, %r7173, 8;
	add.s64 	%rd11227, %rd21332, %rd11226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7174,%dummy}, %rd11214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7175}, %rd11214;
	}
	shf.r.wrap.b32 	%r7176, %r7175, %r7174, 14;
	shf.r.wrap.b32 	%r7177, %r7174, %r7175, 14;
	mov.b64 	%rd11228, {%r7177, %r7176};
	shf.r.wrap.b32 	%r7178, %r7175, %r7174, 18;
	shf.r.wrap.b32 	%r7179, %r7174, %r7175, 18;
	mov.b64 	%rd11229, {%r7179, %r7178};
	xor.b64  	%rd11230, %rd11229, %rd11228;
	shf.l.wrap.b32 	%r7180, %r7174, %r7175, 23;
	shf.l.wrap.b32 	%r7181, %r7175, %r7174, 23;
	mov.b64 	%rd11231, {%r7181, %r7180};
	xor.b64  	%rd11232, %rd11230, %rd11231;
	xor.b64  	%rd11233, %rd11187, %rd21586;
	and.b64  	%rd11234, %rd11214, %rd11233;
	xor.b64  	%rd11235, %rd11234, %rd21586;
	add.s64 	%rd11236, %rd21592, %rd21587;
	ld.const.u64 	%rd11237, [%rd11227];
	add.s64 	%rd11238, %rd11236, %rd11237;
	add.s64 	%rd11239, %rd11238, %rd11235;
	add.s64 	%rd11240, %rd11239, %rd11232;
	add.s64 	%rd11241, %rd11240, %rd21583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7182,%dummy}, %rd11225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7183}, %rd11225;
	}
	shf.r.wrap.b32 	%r7184, %r7183, %r7182, 28;
	shf.r.wrap.b32 	%r7185, %r7182, %r7183, 28;
	mov.b64 	%rd11242, {%r7185, %r7184};
	shf.l.wrap.b32 	%r7186, %r7182, %r7183, 30;
	shf.l.wrap.b32 	%r7187, %r7183, %r7182, 30;
	mov.b64 	%rd11243, {%r7187, %r7186};
	xor.b64  	%rd11244, %rd11243, %rd11242;
	shf.l.wrap.b32 	%r7188, %r7182, %r7183, 25;
	shf.l.wrap.b32 	%r7189, %r7183, %r7182, 25;
	mov.b64 	%rd11245, {%r7189, %r7188};
	xor.b64  	%rd11246, %rd11244, %rd11245;
	xor.b64  	%rd11247, %rd11225, %rd21582;
	xor.b64  	%rd11248, %rd11225, %rd11198;
	and.b64  	%rd11249, %rd11248, %rd11247;
	xor.b64  	%rd11250, %rd11249, %rd11225;
	add.s64 	%rd11251, %rd11240, %rd11250;
	add.s64 	%rd11252, %rd11251, %rd11246;
	add.s32 	%r7190, %r14414, 3;
	mul.wide.s32 	%rd11253, %r7190, 8;
	add.s64 	%rd11254, %rd21332, %rd11253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7191,%dummy}, %rd11241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7192}, %rd11241;
	}
	shf.r.wrap.b32 	%r7193, %r7192, %r7191, 14;
	shf.r.wrap.b32 	%r7194, %r7191, %r7192, 14;
	mov.b64 	%rd11255, {%r7194, %r7193};
	shf.r.wrap.b32 	%r7195, %r7192, %r7191, 18;
	shf.r.wrap.b32 	%r7196, %r7191, %r7192, 18;
	mov.b64 	%rd11256, {%r7196, %r7195};
	xor.b64  	%rd11257, %rd11256, %rd11255;
	shf.l.wrap.b32 	%r7197, %r7191, %r7192, 23;
	shf.l.wrap.b32 	%r7198, %r7192, %r7191, 23;
	mov.b64 	%rd11258, {%r7198, %r7197};
	xor.b64  	%rd11259, %rd11257, %rd11258;
	xor.b64  	%rd11260, %rd11214, %rd11187;
	and.b64  	%rd11261, %rd11241, %rd11260;
	xor.b64  	%rd11262, %rd11261, %rd11187;
	add.s64 	%rd11263, %rd21593, %rd21586;
	ld.const.u64 	%rd11264, [%rd11254];
	add.s64 	%rd11265, %rd11263, %rd11264;
	add.s64 	%rd11266, %rd11265, %rd11262;
	add.s64 	%rd11267, %rd11266, %rd11259;
	add.s64 	%rd11268, %rd11267, %rd21582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7199,%dummy}, %rd11252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7200}, %rd11252;
	}
	shf.r.wrap.b32 	%r7201, %r7200, %r7199, 28;
	shf.r.wrap.b32 	%r7202, %r7199, %r7200, 28;
	mov.b64 	%rd11269, {%r7202, %r7201};
	shf.l.wrap.b32 	%r7203, %r7199, %r7200, 30;
	shf.l.wrap.b32 	%r7204, %r7200, %r7199, 30;
	mov.b64 	%rd11270, {%r7204, %r7203};
	xor.b64  	%rd11271, %rd11270, %rd11269;
	shf.l.wrap.b32 	%r7205, %r7199, %r7200, 25;
	shf.l.wrap.b32 	%r7206, %r7200, %r7199, 25;
	mov.b64 	%rd11272, {%r7206, %r7205};
	xor.b64  	%rd11273, %rd11271, %rd11272;
	xor.b64  	%rd11274, %rd11252, %rd11198;
	xor.b64  	%rd11275, %rd11252, %rd11225;
	and.b64  	%rd11276, %rd11275, %rd11274;
	xor.b64  	%rd11277, %rd11276, %rd11252;
	add.s64 	%rd11278, %rd11267, %rd11277;
	add.s64 	%rd11279, %rd11278, %rd11273;
	add.s32 	%r7207, %r14414, 4;
	mul.wide.s32 	%rd11280, %r7207, 8;
	add.s64 	%rd11281, %rd21332, %rd11280;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7208,%dummy}, %rd11268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7209}, %rd11268;
	}
	shf.r.wrap.b32 	%r7210, %r7209, %r7208, 14;
	shf.r.wrap.b32 	%r7211, %r7208, %r7209, 14;
	mov.b64 	%rd11282, {%r7211, %r7210};
	shf.r.wrap.b32 	%r7212, %r7209, %r7208, 18;
	shf.r.wrap.b32 	%r7213, %r7208, %r7209, 18;
	mov.b64 	%rd11283, {%r7213, %r7212};
	xor.b64  	%rd11284, %rd11283, %rd11282;
	shf.l.wrap.b32 	%r7214, %r7208, %r7209, 23;
	shf.l.wrap.b32 	%r7215, %r7209, %r7208, 23;
	mov.b64 	%rd11285, {%r7215, %r7214};
	xor.b64  	%rd11286, %rd11284, %rd11285;
	xor.b64  	%rd11287, %rd11241, %rd11214;
	and.b64  	%rd11288, %rd11268, %rd11287;
	xor.b64  	%rd11289, %rd11288, %rd11214;
	add.s64 	%rd11290, %rd11187, %rd21594;
	ld.const.u64 	%rd11291, [%rd11281];
	add.s64 	%rd11292, %rd11290, %rd11291;
	add.s64 	%rd11293, %rd11292, %rd11289;
	add.s64 	%rd11294, %rd11293, %rd11286;
	add.s64 	%rd11295, %rd11294, %rd11198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7216,%dummy}, %rd11279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7217}, %rd11279;
	}
	shf.r.wrap.b32 	%r7218, %r7217, %r7216, 28;
	shf.r.wrap.b32 	%r7219, %r7216, %r7217, 28;
	mov.b64 	%rd11296, {%r7219, %r7218};
	shf.l.wrap.b32 	%r7220, %r7216, %r7217, 30;
	shf.l.wrap.b32 	%r7221, %r7217, %r7216, 30;
	mov.b64 	%rd11297, {%r7221, %r7220};
	xor.b64  	%rd11298, %rd11297, %rd11296;
	shf.l.wrap.b32 	%r7222, %r7216, %r7217, 25;
	shf.l.wrap.b32 	%r7223, %r7217, %r7216, 25;
	mov.b64 	%rd11299, {%r7223, %r7222};
	xor.b64  	%rd11300, %rd11298, %rd11299;
	xor.b64  	%rd11301, %rd11279, %rd11225;
	xor.b64  	%rd11302, %rd11279, %rd11252;
	and.b64  	%rd11303, %rd11302, %rd11301;
	xor.b64  	%rd11304, %rd11303, %rd11279;
	add.s64 	%rd11305, %rd11294, %rd11304;
	add.s64 	%rd11306, %rd11305, %rd11300;
	add.s32 	%r7224, %r14414, 5;
	mul.wide.s32 	%rd11307, %r7224, 8;
	add.s64 	%rd11308, %rd21332, %rd11307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7225,%dummy}, %rd11295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7226}, %rd11295;
	}
	shf.r.wrap.b32 	%r7227, %r7226, %r7225, 14;
	shf.r.wrap.b32 	%r7228, %r7225, %r7226, 14;
	mov.b64 	%rd11309, {%r7228, %r7227};
	shf.r.wrap.b32 	%r7229, %r7226, %r7225, 18;
	shf.r.wrap.b32 	%r7230, %r7225, %r7226, 18;
	mov.b64 	%rd11310, {%r7230, %r7229};
	xor.b64  	%rd11311, %rd11310, %rd11309;
	shf.l.wrap.b32 	%r7231, %r7225, %r7226, 23;
	shf.l.wrap.b32 	%r7232, %r7226, %r7225, 23;
	mov.b64 	%rd11312, {%r7232, %r7231};
	xor.b64  	%rd11313, %rd11311, %rd11312;
	xor.b64  	%rd11314, %rd11268, %rd11241;
	and.b64  	%rd11315, %rd11295, %rd11314;
	xor.b64  	%rd11316, %rd11315, %rd11241;
	add.s64 	%rd11317, %rd11214, %rd21595;
	ld.const.u64 	%rd11318, [%rd11308];
	add.s64 	%rd11319, %rd11317, %rd11318;
	add.s64 	%rd11320, %rd11319, %rd11316;
	add.s64 	%rd11321, %rd11320, %rd11313;
	add.s64 	%rd11322, %rd11321, %rd11225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7233,%dummy}, %rd11306;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7234}, %rd11306;
	}
	shf.r.wrap.b32 	%r7235, %r7234, %r7233, 28;
	shf.r.wrap.b32 	%r7236, %r7233, %r7234, 28;
	mov.b64 	%rd11323, {%r7236, %r7235};
	shf.l.wrap.b32 	%r7237, %r7233, %r7234, 30;
	shf.l.wrap.b32 	%r7238, %r7234, %r7233, 30;
	mov.b64 	%rd11324, {%r7238, %r7237};
	xor.b64  	%rd11325, %rd11324, %rd11323;
	shf.l.wrap.b32 	%r7239, %r7233, %r7234, 25;
	shf.l.wrap.b32 	%r7240, %r7234, %r7233, 25;
	mov.b64 	%rd11326, {%r7240, %r7239};
	xor.b64  	%rd11327, %rd11325, %rd11326;
	xor.b64  	%rd11328, %rd11306, %rd11252;
	xor.b64  	%rd11329, %rd11306, %rd11279;
	and.b64  	%rd11330, %rd11329, %rd11328;
	xor.b64  	%rd11331, %rd11330, %rd11306;
	add.s64 	%rd11332, %rd11321, %rd11331;
	add.s64 	%rd11333, %rd11332, %rd11327;
	add.s32 	%r7241, %r14414, 6;
	mul.wide.s32 	%rd11334, %r7241, 8;
	add.s64 	%rd11335, %rd21332, %rd11334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7242,%dummy}, %rd11322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7243}, %rd11322;
	}
	shf.r.wrap.b32 	%r7244, %r7243, %r7242, 14;
	shf.r.wrap.b32 	%r7245, %r7242, %r7243, 14;
	mov.b64 	%rd11336, {%r7245, %r7244};
	shf.r.wrap.b32 	%r7246, %r7243, %r7242, 18;
	shf.r.wrap.b32 	%r7247, %r7242, %r7243, 18;
	mov.b64 	%rd11337, {%r7247, %r7246};
	xor.b64  	%rd11338, %rd11337, %rd11336;
	shf.l.wrap.b32 	%r7248, %r7242, %r7243, 23;
	shf.l.wrap.b32 	%r7249, %r7243, %r7242, 23;
	mov.b64 	%rd11339, {%r7249, %r7248};
	xor.b64  	%rd11340, %rd11338, %rd11339;
	xor.b64  	%rd11341, %rd11295, %rd11268;
	and.b64  	%rd11342, %rd11322, %rd11341;
	xor.b64  	%rd11343, %rd11342, %rd11268;
	add.s64 	%rd11344, %rd11241, %rd21596;
	ld.const.u64 	%rd11345, [%rd11335];
	add.s64 	%rd11346, %rd11344, %rd11345;
	add.s64 	%rd11347, %rd11346, %rd11343;
	add.s64 	%rd11348, %rd11347, %rd11340;
	add.s64 	%rd11349, %rd11348, %rd11252;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7250,%dummy}, %rd11333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7251}, %rd11333;
	}
	shf.r.wrap.b32 	%r7252, %r7251, %r7250, 28;
	shf.r.wrap.b32 	%r7253, %r7250, %r7251, 28;
	mov.b64 	%rd11350, {%r7253, %r7252};
	shf.l.wrap.b32 	%r7254, %r7250, %r7251, 30;
	shf.l.wrap.b32 	%r7255, %r7251, %r7250, 30;
	mov.b64 	%rd11351, {%r7255, %r7254};
	xor.b64  	%rd11352, %rd11351, %rd11350;
	shf.l.wrap.b32 	%r7256, %r7250, %r7251, 25;
	shf.l.wrap.b32 	%r7257, %r7251, %r7250, 25;
	mov.b64 	%rd11353, {%r7257, %r7256};
	xor.b64  	%rd11354, %rd11352, %rd11353;
	xor.b64  	%rd11355, %rd11333, %rd11279;
	xor.b64  	%rd11356, %rd11333, %rd11306;
	and.b64  	%rd11357, %rd11356, %rd11355;
	xor.b64  	%rd11358, %rd11357, %rd11333;
	add.s64 	%rd11359, %rd11348, %rd11358;
	add.s64 	%rd11360, %rd11359, %rd11354;
	add.s32 	%r7258, %r14414, 7;
	mul.wide.s32 	%rd11361, %r7258, 8;
	add.s64 	%rd11362, %rd21332, %rd11361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7259,%dummy}, %rd11349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7260}, %rd11349;
	}
	shf.r.wrap.b32 	%r7261, %r7260, %r7259, 14;
	shf.r.wrap.b32 	%r7262, %r7259, %r7260, 14;
	mov.b64 	%rd11363, {%r7262, %r7261};
	shf.r.wrap.b32 	%r7263, %r7260, %r7259, 18;
	shf.r.wrap.b32 	%r7264, %r7259, %r7260, 18;
	mov.b64 	%rd11364, {%r7264, %r7263};
	xor.b64  	%rd11365, %rd11364, %rd11363;
	shf.l.wrap.b32 	%r7265, %r7259, %r7260, 23;
	shf.l.wrap.b32 	%r7266, %r7260, %r7259, 23;
	mov.b64 	%rd11366, {%r7266, %r7265};
	xor.b64  	%rd11367, %rd11365, %rd11366;
	xor.b64  	%rd11368, %rd11322, %rd11295;
	and.b64  	%rd11369, %rd11349, %rd11368;
	xor.b64  	%rd11370, %rd11369, %rd11295;
	add.s64 	%rd11371, %rd11268, %rd21597;
	ld.const.u64 	%rd11372, [%rd11362];
	add.s64 	%rd11373, %rd11371, %rd11372;
	add.s64 	%rd11374, %rd11373, %rd11370;
	add.s64 	%rd11375, %rd11374, %rd11367;
	add.s64 	%rd11376, %rd11375, %rd11279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7267,%dummy}, %rd11360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7268}, %rd11360;
	}
	shf.r.wrap.b32 	%r7269, %r7268, %r7267, 28;
	shf.r.wrap.b32 	%r7270, %r7267, %r7268, 28;
	mov.b64 	%rd11377, {%r7270, %r7269};
	shf.l.wrap.b32 	%r7271, %r7267, %r7268, 30;
	shf.l.wrap.b32 	%r7272, %r7268, %r7267, 30;
	mov.b64 	%rd11378, {%r7272, %r7271};
	xor.b64  	%rd11379, %rd11378, %rd11377;
	shf.l.wrap.b32 	%r7273, %r7267, %r7268, 25;
	shf.l.wrap.b32 	%r7274, %r7268, %r7267, 25;
	mov.b64 	%rd11380, {%r7274, %r7273};
	xor.b64  	%rd11381, %rd11379, %rd11380;
	xor.b64  	%rd11382, %rd11360, %rd11306;
	xor.b64  	%rd11383, %rd11360, %rd11333;
	and.b64  	%rd11384, %rd11383, %rd11382;
	xor.b64  	%rd11385, %rd11384, %rd11360;
	add.s64 	%rd11386, %rd11375, %rd11385;
	add.s64 	%rd11387, %rd11386, %rd11381;
	add.s32 	%r7275, %r14414, 8;
	mul.wide.s32 	%rd11388, %r7275, 8;
	add.s64 	%rd11389, %rd21332, %rd11388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7276,%dummy}, %rd11376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7277}, %rd11376;
	}
	shf.r.wrap.b32 	%r7278, %r7277, %r7276, 14;
	shf.r.wrap.b32 	%r7279, %r7276, %r7277, 14;
	mov.b64 	%rd11390, {%r7279, %r7278};
	shf.r.wrap.b32 	%r7280, %r7277, %r7276, 18;
	shf.r.wrap.b32 	%r7281, %r7276, %r7277, 18;
	mov.b64 	%rd11391, {%r7281, %r7280};
	xor.b64  	%rd11392, %rd11391, %rd11390;
	shf.l.wrap.b32 	%r7282, %r7276, %r7277, 23;
	shf.l.wrap.b32 	%r7283, %r7277, %r7276, 23;
	mov.b64 	%rd11393, {%r7283, %r7282};
	xor.b64  	%rd11394, %rd11392, %rd11393;
	xor.b64  	%rd11395, %rd11349, %rd11322;
	and.b64  	%rd11396, %rd11376, %rd11395;
	xor.b64  	%rd11397, %rd11396, %rd11322;
	add.s64 	%rd11398, %rd11295, %rd21581;
	ld.const.u64 	%rd11399, [%rd11389];
	add.s64 	%rd11400, %rd11398, %rd11399;
	add.s64 	%rd11401, %rd11400, %rd11397;
	add.s64 	%rd11402, %rd11401, %rd11394;
	add.s64 	%rd11403, %rd11402, %rd11306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7284,%dummy}, %rd11387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7285}, %rd11387;
	}
	shf.r.wrap.b32 	%r7286, %r7285, %r7284, 28;
	shf.r.wrap.b32 	%r7287, %r7284, %r7285, 28;
	mov.b64 	%rd11404, {%r7287, %r7286};
	shf.l.wrap.b32 	%r7288, %r7284, %r7285, 30;
	shf.l.wrap.b32 	%r7289, %r7285, %r7284, 30;
	mov.b64 	%rd11405, {%r7289, %r7288};
	xor.b64  	%rd11406, %rd11405, %rd11404;
	shf.l.wrap.b32 	%r7290, %r7284, %r7285, 25;
	shf.l.wrap.b32 	%r7291, %r7285, %r7284, 25;
	mov.b64 	%rd11407, {%r7291, %r7290};
	xor.b64  	%rd11408, %rd11406, %rd11407;
	xor.b64  	%rd11409, %rd11387, %rd11333;
	xor.b64  	%rd11410, %rd11387, %rd11360;
	and.b64  	%rd11411, %rd11410, %rd11409;
	xor.b64  	%rd11412, %rd11411, %rd11387;
	add.s64 	%rd11413, %rd11402, %rd11412;
	add.s64 	%rd11414, %rd11413, %rd11408;
	add.s32 	%r7292, %r14414, 9;
	mul.wide.s32 	%rd11415, %r7292, 8;
	add.s64 	%rd11416, %rd21332, %rd11415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7293,%dummy}, %rd11403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7294}, %rd11403;
	}
	shf.r.wrap.b32 	%r7295, %r7294, %r7293, 14;
	shf.r.wrap.b32 	%r7296, %r7293, %r7294, 14;
	mov.b64 	%rd11417, {%r7296, %r7295};
	shf.r.wrap.b32 	%r7297, %r7294, %r7293, 18;
	shf.r.wrap.b32 	%r7298, %r7293, %r7294, 18;
	mov.b64 	%rd11418, {%r7298, %r7297};
	xor.b64  	%rd11419, %rd11418, %rd11417;
	shf.l.wrap.b32 	%r7299, %r7293, %r7294, 23;
	shf.l.wrap.b32 	%r7300, %r7294, %r7293, 23;
	mov.b64 	%rd11420, {%r7300, %r7299};
	xor.b64  	%rd11421, %rd11419, %rd11420;
	xor.b64  	%rd11422, %rd11376, %rd11349;
	and.b64  	%rd11423, %rd11403, %rd11422;
	xor.b64  	%rd11424, %rd11423, %rd11349;
	add.s64 	%rd11425, %rd11322, %rd21580;
	ld.const.u64 	%rd11426, [%rd11416];
	add.s64 	%rd11427, %rd11425, %rd11426;
	add.s64 	%rd11428, %rd11427, %rd11424;
	add.s64 	%rd11429, %rd11428, %rd11421;
	add.s64 	%rd11430, %rd11429, %rd11333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7301,%dummy}, %rd11414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7302}, %rd11414;
	}
	shf.r.wrap.b32 	%r7303, %r7302, %r7301, 28;
	shf.r.wrap.b32 	%r7304, %r7301, %r7302, 28;
	mov.b64 	%rd11431, {%r7304, %r7303};
	shf.l.wrap.b32 	%r7305, %r7301, %r7302, 30;
	shf.l.wrap.b32 	%r7306, %r7302, %r7301, 30;
	mov.b64 	%rd11432, {%r7306, %r7305};
	xor.b64  	%rd11433, %rd11432, %rd11431;
	shf.l.wrap.b32 	%r7307, %r7301, %r7302, 25;
	shf.l.wrap.b32 	%r7308, %r7302, %r7301, 25;
	mov.b64 	%rd11434, {%r7308, %r7307};
	xor.b64  	%rd11435, %rd11433, %rd11434;
	xor.b64  	%rd11436, %rd11414, %rd11360;
	xor.b64  	%rd11437, %rd11414, %rd11387;
	and.b64  	%rd11438, %rd11437, %rd11436;
	xor.b64  	%rd11439, %rd11438, %rd11414;
	add.s64 	%rd11440, %rd11429, %rd11439;
	add.s64 	%rd11441, %rd11440, %rd11435;
	add.s32 	%r7309, %r14414, 10;
	mul.wide.s32 	%rd11442, %r7309, 8;
	add.s64 	%rd11443, %rd21332, %rd11442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7310,%dummy}, %rd11430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7311}, %rd11430;
	}
	shf.r.wrap.b32 	%r7312, %r7311, %r7310, 14;
	shf.r.wrap.b32 	%r7313, %r7310, %r7311, 14;
	mov.b64 	%rd11444, {%r7313, %r7312};
	shf.r.wrap.b32 	%r7314, %r7311, %r7310, 18;
	shf.r.wrap.b32 	%r7315, %r7310, %r7311, 18;
	mov.b64 	%rd11445, {%r7315, %r7314};
	xor.b64  	%rd11446, %rd11445, %rd11444;
	shf.l.wrap.b32 	%r7316, %r7310, %r7311, 23;
	shf.l.wrap.b32 	%r7317, %r7311, %r7310, 23;
	mov.b64 	%rd11447, {%r7317, %r7316};
	xor.b64  	%rd11448, %rd11446, %rd11447;
	xor.b64  	%rd11449, %rd11403, %rd11376;
	and.b64  	%rd11450, %rd11430, %rd11449;
	xor.b64  	%rd11451, %rd11450, %rd11376;
	add.s64 	%rd11452, %rd11349, %rd21579;
	ld.const.u64 	%rd11453, [%rd11443];
	add.s64 	%rd11454, %rd11452, %rd11453;
	add.s64 	%rd11455, %rd11454, %rd11451;
	add.s64 	%rd11456, %rd11455, %rd11448;
	add.s64 	%rd11457, %rd11456, %rd11360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7318,%dummy}, %rd11441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7319}, %rd11441;
	}
	shf.r.wrap.b32 	%r7320, %r7319, %r7318, 28;
	shf.r.wrap.b32 	%r7321, %r7318, %r7319, 28;
	mov.b64 	%rd11458, {%r7321, %r7320};
	shf.l.wrap.b32 	%r7322, %r7318, %r7319, 30;
	shf.l.wrap.b32 	%r7323, %r7319, %r7318, 30;
	mov.b64 	%rd11459, {%r7323, %r7322};
	xor.b64  	%rd11460, %rd11459, %rd11458;
	shf.l.wrap.b32 	%r7324, %r7318, %r7319, 25;
	shf.l.wrap.b32 	%r7325, %r7319, %r7318, 25;
	mov.b64 	%rd11461, {%r7325, %r7324};
	xor.b64  	%rd11462, %rd11460, %rd11461;
	xor.b64  	%rd11463, %rd11441, %rd11387;
	xor.b64  	%rd11464, %rd11441, %rd11414;
	and.b64  	%rd11465, %rd11464, %rd11463;
	xor.b64  	%rd11466, %rd11465, %rd11441;
	add.s64 	%rd11467, %rd11456, %rd11466;
	add.s64 	%rd11468, %rd11467, %rd11462;
	add.s32 	%r7326, %r14414, 11;
	mul.wide.s32 	%rd11469, %r7326, 8;
	add.s64 	%rd11470, %rd21332, %rd11469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7327,%dummy}, %rd11457;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7328}, %rd11457;
	}
	shf.r.wrap.b32 	%r7329, %r7328, %r7327, 14;
	shf.r.wrap.b32 	%r7330, %r7327, %r7328, 14;
	mov.b64 	%rd11471, {%r7330, %r7329};
	shf.r.wrap.b32 	%r7331, %r7328, %r7327, 18;
	shf.r.wrap.b32 	%r7332, %r7327, %r7328, 18;
	mov.b64 	%rd11472, {%r7332, %r7331};
	xor.b64  	%rd11473, %rd11472, %rd11471;
	shf.l.wrap.b32 	%r7333, %r7327, %r7328, 23;
	shf.l.wrap.b32 	%r7334, %r7328, %r7327, 23;
	mov.b64 	%rd11474, {%r7334, %r7333};
	xor.b64  	%rd11475, %rd11473, %rd11474;
	xor.b64  	%rd11476, %rd11430, %rd11403;
	and.b64  	%rd11477, %rd11457, %rd11476;
	xor.b64  	%rd11478, %rd11477, %rd11403;
	add.s64 	%rd11479, %rd11376, %rd21578;
	ld.const.u64 	%rd11480, [%rd11470];
	add.s64 	%rd11481, %rd11479, %rd11480;
	add.s64 	%rd11482, %rd11481, %rd11478;
	add.s64 	%rd11483, %rd11482, %rd11475;
	add.s64 	%rd11484, %rd11483, %rd11387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7335,%dummy}, %rd11468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7336}, %rd11468;
	}
	shf.r.wrap.b32 	%r7337, %r7336, %r7335, 28;
	shf.r.wrap.b32 	%r7338, %r7335, %r7336, 28;
	mov.b64 	%rd11485, {%r7338, %r7337};
	shf.l.wrap.b32 	%r7339, %r7335, %r7336, 30;
	shf.l.wrap.b32 	%r7340, %r7336, %r7335, 30;
	mov.b64 	%rd11486, {%r7340, %r7339};
	xor.b64  	%rd11487, %rd11486, %rd11485;
	shf.l.wrap.b32 	%r7341, %r7335, %r7336, 25;
	shf.l.wrap.b32 	%r7342, %r7336, %r7335, 25;
	mov.b64 	%rd11488, {%r7342, %r7341};
	xor.b64  	%rd11489, %rd11487, %rd11488;
	xor.b64  	%rd11490, %rd11468, %rd11414;
	xor.b64  	%rd11491, %rd11468, %rd11441;
	and.b64  	%rd11492, %rd11491, %rd11490;
	xor.b64  	%rd11493, %rd11492, %rd11468;
	add.s64 	%rd11494, %rd11483, %rd11493;
	add.s64 	%rd11495, %rd11494, %rd11489;
	add.s32 	%r7343, %r14414, 12;
	mul.wide.s32 	%rd11496, %r7343, 8;
	add.s64 	%rd11497, %rd21332, %rd11496;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7344,%dummy}, %rd11484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7345}, %rd11484;
	}
	shf.r.wrap.b32 	%r7346, %r7345, %r7344, 14;
	shf.r.wrap.b32 	%r7347, %r7344, %r7345, 14;
	mov.b64 	%rd11498, {%r7347, %r7346};
	shf.r.wrap.b32 	%r7348, %r7345, %r7344, 18;
	shf.r.wrap.b32 	%r7349, %r7344, %r7345, 18;
	mov.b64 	%rd11499, {%r7349, %r7348};
	xor.b64  	%rd11500, %rd11499, %rd11498;
	shf.l.wrap.b32 	%r7350, %r7344, %r7345, 23;
	shf.l.wrap.b32 	%r7351, %r7345, %r7344, 23;
	mov.b64 	%rd11501, {%r7351, %r7350};
	xor.b64  	%rd11502, %rd11500, %rd11501;
	xor.b64  	%rd11503, %rd11457, %rd11430;
	and.b64  	%rd11504, %rd11484, %rd11503;
	xor.b64  	%rd11505, %rd11504, %rd11430;
	add.s64 	%rd11506, %rd11403, %rd21577;
	ld.const.u64 	%rd11507, [%rd11497];
	add.s64 	%rd11508, %rd11506, %rd11507;
	add.s64 	%rd11509, %rd11508, %rd11505;
	add.s64 	%rd11510, %rd11509, %rd11502;
	add.s64 	%rd21589, %rd11510, %rd11414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7352,%dummy}, %rd11495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7353}, %rd11495;
	}
	shf.r.wrap.b32 	%r7354, %r7353, %r7352, 28;
	shf.r.wrap.b32 	%r7355, %r7352, %r7353, 28;
	mov.b64 	%rd11511, {%r7355, %r7354};
	shf.l.wrap.b32 	%r7356, %r7352, %r7353, 30;
	shf.l.wrap.b32 	%r7357, %r7353, %r7352, 30;
	mov.b64 	%rd11512, {%r7357, %r7356};
	xor.b64  	%rd11513, %rd11512, %rd11511;
	shf.l.wrap.b32 	%r7358, %r7352, %r7353, 25;
	shf.l.wrap.b32 	%r7359, %r7353, %r7352, 25;
	mov.b64 	%rd11514, {%r7359, %r7358};
	xor.b64  	%rd11515, %rd11513, %rd11514;
	xor.b64  	%rd11516, %rd11495, %rd11441;
	xor.b64  	%rd11517, %rd11495, %rd11468;
	and.b64  	%rd11518, %rd11517, %rd11516;
	xor.b64  	%rd11519, %rd11518, %rd11495;
	add.s64 	%rd11520, %rd11510, %rd11519;
	add.s64 	%rd21585, %rd11520, %rd11515;
	add.s32 	%r7360, %r14414, 13;
	mul.wide.s32 	%rd11521, %r7360, 8;
	add.s64 	%rd11522, %rd21332, %rd11521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7361,%dummy}, %rd21589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7362}, %rd21589;
	}
	shf.r.wrap.b32 	%r7363, %r7362, %r7361, 14;
	shf.r.wrap.b32 	%r7364, %r7361, %r7362, 14;
	mov.b64 	%rd11523, {%r7364, %r7363};
	shf.r.wrap.b32 	%r7365, %r7362, %r7361, 18;
	shf.r.wrap.b32 	%r7366, %r7361, %r7362, 18;
	mov.b64 	%rd11524, {%r7366, %r7365};
	xor.b64  	%rd11525, %rd11524, %rd11523;
	shf.l.wrap.b32 	%r7367, %r7361, %r7362, 23;
	shf.l.wrap.b32 	%r7368, %r7362, %r7361, 23;
	mov.b64 	%rd11526, {%r7368, %r7367};
	xor.b64  	%rd11527, %rd11525, %rd11526;
	xor.b64  	%rd11528, %rd11484, %rd11457;
	and.b64  	%rd11529, %rd21589, %rd11528;
	xor.b64  	%rd11530, %rd11529, %rd11457;
	add.s64 	%rd11531, %rd11430, %rd21576;
	ld.const.u64 	%rd11532, [%rd11522];
	add.s64 	%rd11533, %rd11531, %rd11532;
	add.s64 	%rd11534, %rd11533, %rd11530;
	add.s64 	%rd11535, %rd11534, %rd11527;
	add.s64 	%rd21588, %rd11535, %rd11441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7369,%dummy}, %rd21585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7370}, %rd21585;
	}
	shf.r.wrap.b32 	%r7371, %r7370, %r7369, 28;
	shf.r.wrap.b32 	%r7372, %r7369, %r7370, 28;
	mov.b64 	%rd11536, {%r7372, %r7371};
	shf.l.wrap.b32 	%r7373, %r7369, %r7370, 30;
	shf.l.wrap.b32 	%r7374, %r7370, %r7369, 30;
	mov.b64 	%rd11537, {%r7374, %r7373};
	xor.b64  	%rd11538, %rd11537, %rd11536;
	shf.l.wrap.b32 	%r7375, %r7369, %r7370, 25;
	shf.l.wrap.b32 	%r7376, %r7370, %r7369, 25;
	mov.b64 	%rd11539, {%r7376, %r7375};
	xor.b64  	%rd11540, %rd11538, %rd11539;
	xor.b64  	%rd11541, %rd21585, %rd11468;
	xor.b64  	%rd11542, %rd21585, %rd11495;
	and.b64  	%rd11543, %rd11542, %rd11541;
	xor.b64  	%rd11544, %rd11543, %rd21585;
	add.s64 	%rd11545, %rd11535, %rd11544;
	add.s64 	%rd21584, %rd11545, %rd11540;
	add.s32 	%r7377, %r14414, 14;
	mul.wide.s32 	%rd11546, %r7377, 8;
	add.s64 	%rd11547, %rd21332, %rd11546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7378,%dummy}, %rd21588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7379}, %rd21588;
	}
	shf.r.wrap.b32 	%r7380, %r7379, %r7378, 14;
	shf.r.wrap.b32 	%r7381, %r7378, %r7379, 14;
	mov.b64 	%rd11548, {%r7381, %r7380};
	shf.r.wrap.b32 	%r7382, %r7379, %r7378, 18;
	shf.r.wrap.b32 	%r7383, %r7378, %r7379, 18;
	mov.b64 	%rd11549, {%r7383, %r7382};
	xor.b64  	%rd11550, %rd11549, %rd11548;
	shf.l.wrap.b32 	%r7384, %r7378, %r7379, 23;
	shf.l.wrap.b32 	%r7385, %r7379, %r7378, 23;
	mov.b64 	%rd11551, {%r7385, %r7384};
	xor.b64  	%rd11552, %rd11550, %rd11551;
	xor.b64  	%rd11553, %rd21589, %rd11484;
	and.b64  	%rd11554, %rd21588, %rd11553;
	xor.b64  	%rd11555, %rd11554, %rd11484;
	add.s64 	%rd11556, %rd11457, %rd21575;
	ld.const.u64 	%rd11557, [%rd11547];
	add.s64 	%rd11558, %rd11556, %rd11557;
	add.s64 	%rd11559, %rd11558, %rd11555;
	add.s64 	%rd11560, %rd11559, %rd11552;
	add.s64 	%rd21587, %rd11560, %rd11468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7386,%dummy}, %rd21584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7387}, %rd21584;
	}
	shf.r.wrap.b32 	%r7388, %r7387, %r7386, 28;
	shf.r.wrap.b32 	%r7389, %r7386, %r7387, 28;
	mov.b64 	%rd11561, {%r7389, %r7388};
	shf.l.wrap.b32 	%r7390, %r7386, %r7387, 30;
	shf.l.wrap.b32 	%r7391, %r7387, %r7386, 30;
	mov.b64 	%rd11562, {%r7391, %r7390};
	xor.b64  	%rd11563, %rd11562, %rd11561;
	shf.l.wrap.b32 	%r7392, %r7386, %r7387, 25;
	shf.l.wrap.b32 	%r7393, %r7387, %r7386, 25;
	mov.b64 	%rd11564, {%r7393, %r7392};
	xor.b64  	%rd11565, %rd11563, %rd11564;
	xor.b64  	%rd11566, %rd21584, %rd11495;
	xor.b64  	%rd11567, %rd21584, %rd21585;
	and.b64  	%rd11568, %rd11567, %rd11566;
	xor.b64  	%rd11569, %rd11568, %rd21584;
	add.s64 	%rd11570, %rd11560, %rd11569;
	add.s64 	%rd21583, %rd11570, %rd11565;
	add.s32 	%r7394, %r14414, 15;
	mul.wide.s32 	%rd11571, %r7394, 8;
	add.s64 	%rd11572, %rd21332, %rd11571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7395,%dummy}, %rd21587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7396}, %rd21587;
	}
	shf.r.wrap.b32 	%r7397, %r7396, %r7395, 14;
	shf.r.wrap.b32 	%r7398, %r7395, %r7396, 14;
	mov.b64 	%rd11573, {%r7398, %r7397};
	shf.r.wrap.b32 	%r7399, %r7396, %r7395, 18;
	shf.r.wrap.b32 	%r7400, %r7395, %r7396, 18;
	mov.b64 	%rd11574, {%r7400, %r7399};
	xor.b64  	%rd11575, %rd11574, %rd11573;
	shf.l.wrap.b32 	%r7401, %r7395, %r7396, 23;
	shf.l.wrap.b32 	%r7402, %r7396, %r7395, 23;
	mov.b64 	%rd11576, {%r7402, %r7401};
	xor.b64  	%rd11577, %rd11575, %rd11576;
	xor.b64  	%rd11578, %rd21588, %rd21589;
	and.b64  	%rd11579, %rd21587, %rd11578;
	xor.b64  	%rd11580, %rd11579, %rd21589;
	add.s64 	%rd11581, %rd11484, %rd21574;
	ld.const.u64 	%rd11582, [%rd11572];
	add.s64 	%rd11583, %rd11581, %rd11582;
	add.s64 	%rd11584, %rd11583, %rd11580;
	add.s64 	%rd11585, %rd11584, %rd11577;
	add.s64 	%rd21586, %rd11585, %rd11495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7403,%dummy}, %rd21583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7404}, %rd21583;
	}
	shf.r.wrap.b32 	%r7405, %r7404, %r7403, 28;
	shf.r.wrap.b32 	%r7406, %r7403, %r7404, 28;
	mov.b64 	%rd11586, {%r7406, %r7405};
	shf.l.wrap.b32 	%r7407, %r7403, %r7404, 30;
	shf.l.wrap.b32 	%r7408, %r7404, %r7403, 30;
	mov.b64 	%rd11587, {%r7408, %r7407};
	xor.b64  	%rd11588, %rd11587, %rd11586;
	shf.l.wrap.b32 	%r7409, %r7403, %r7404, 25;
	shf.l.wrap.b32 	%r7410, %r7404, %r7403, 25;
	mov.b64 	%rd11589, {%r7410, %r7409};
	xor.b64  	%rd11590, %rd11588, %rd11589;
	xor.b64  	%rd11591, %rd21583, %rd21585;
	xor.b64  	%rd11592, %rd21583, %rd21584;
	and.b64  	%rd11593, %rd11592, %rd11591;
	xor.b64  	%rd11594, %rd11593, %rd21583;
	add.s64 	%rd11595, %rd11585, %rd11594;
	add.s64 	%rd21582, %rd11595, %rd11590;
	add.s32 	%r14414, %r14414, 16;
	setp.lt.s32	%p124, %r14414, 80;
	@%p124 bra 	BB1_194;

	add.s64 	%rd11596, %rd858, %rd21582;
	st.local.u64 	[%rd1], %rd11596;
	add.s64 	%rd11597, %rd860, %rd21583;
	st.local.u64 	[%rd1+8], %rd11597;
	add.s64 	%rd11598, %rd859, %rd21584;
	st.local.u64 	[%rd1+16], %rd11598;
	add.s64 	%rd11599, %rd857, %rd21585;
	st.local.u64 	[%rd1+24], %rd11599;
	add.s64 	%rd11600, %rd853, %rd21586;
	st.local.u64 	[%rd1+32], %rd11600;
	add.s64 	%rd11601, %rd855, %rd21587;
	st.local.u64 	[%rd1+40], %rd11601;
	add.s64 	%rd11602, %rd854, %rd21588;
	st.local.u64 	[%rd1+48], %rd11602;
	add.s64 	%rd11603, %rd856, %rd21589;
	st.local.u64 	[%rd1+56], %rd11603;
	mov.u32 	%r7411, 64;
	sub.s32 	%r281, %r7411, %r261;
	setp.lt.s32	%p125, %r281, 1;
	@%p125 bra 	BB1_234;

	and.b32  	%r282, %r259, 3;
	setp.eq.s32	%p126, %r282, 0;
	mov.u32 	%r14418, 0;
	@%p126 bra 	BB1_202;

	setp.eq.s32	%p127, %r282, 1;
	mov.u32 	%r14416, 0;
	@%p127 bra 	BB1_201;

	setp.eq.s32	%p128, %r282, 2;
	mov.u32 	%r14415, 0;
	@%p128 bra 	BB1_200;

	xor.b32  	%r7416, %r261, 7;
	cvt.u64.u32	%rd11604, %r7416;
	add.s64 	%rd11605, %rd448, %rd11604;
	ld.local.u8 	%rs163, [%rd11605];
	st.local.u8 	[%rd835], %rs163;
	mov.u32 	%r14415, 1;

BB1_200:
	add.s32 	%r7417, %r14415, %r261;
	xor.b32  	%r7418, %r7417, 7;
	cvt.s64.s32	%rd11606, %r7418;
	add.s64 	%rd11607, %rd448, %rd11606;
	ld.local.u8 	%rs164, [%rd11607];
	xor.b32  	%r7419, %r14415, 7;
	cvt.u64.u32	%rd11608, %r7419;
	add.s64 	%rd11609, %rd179, %rd11608;
	st.local.u8 	[%rd11609], %rs164;
	add.s32 	%r14416, %r14415, 1;

BB1_201:
	add.s32 	%r7420, %r14416, %r261;
	xor.b32  	%r7421, %r7420, 7;
	cvt.s64.s32	%rd11610, %r7421;
	add.s64 	%rd11611, %rd448, %rd11610;
	ld.local.u8 	%rs165, [%rd11611];
	xor.b32  	%r7422, %r14416, 7;
	cvt.s64.s32	%rd11612, %r7422;
	add.s64 	%rd11613, %rd179, %rd11612;
	st.local.u8 	[%rd11613], %rs165;
	add.s32 	%r14418, %r14416, 1;

BB1_202:
	and.b32  	%r7423, %r259, 124;
	setp.eq.s32	%p129, %r7423, 64;
	@%p129 bra 	BB1_234;

BB1_203:
	add.s32 	%r7424, %r14418, %r261;
	xor.b32  	%r7425, %r7424, 7;
	cvt.s64.s32	%rd11614, %r7425;
	add.s64 	%rd11615, %rd448, %rd11614;
	ld.local.u8 	%rs166, [%rd11615];
	xor.b32  	%r7426, %r14418, 7;
	cvt.s64.s32	%rd11616, %r7426;
	add.s64 	%rd11617, %rd179, %rd11616;
	st.local.u8 	[%rd11617], %rs166;
	add.s32 	%r7427, %r14418, 1;
	add.s32 	%r7428, %r7427, %r261;
	xor.b32  	%r7429, %r7428, 7;
	cvt.s64.s32	%rd11618, %r7429;
	add.s64 	%rd11619, %rd448, %rd11618;
	ld.local.u8 	%rs167, [%rd11619];
	xor.b32  	%r7430, %r7427, 7;
	cvt.s64.s32	%rd11620, %r7430;
	add.s64 	%rd11621, %rd179, %rd11620;
	st.local.u8 	[%rd11621], %rs167;
	add.s32 	%r7431, %r14418, 2;
	add.s32 	%r7432, %r7431, %r261;
	xor.b32  	%r7433, %r7432, 7;
	cvt.s64.s32	%rd11622, %r7433;
	add.s64 	%rd11623, %rd448, %rd11622;
	ld.local.u8 	%rs168, [%rd11623];
	xor.b32  	%r7434, %r7431, 7;
	cvt.s64.s32	%rd11624, %r7434;
	add.s64 	%rd11625, %rd179, %rd11624;
	st.local.u8 	[%rd11625], %rs168;
	add.s32 	%r7435, %r14418, 3;
	add.s32 	%r7436, %r7435, %r261;
	xor.b32  	%r7437, %r7436, 7;
	cvt.s64.s32	%rd11626, %r7437;
	add.s64 	%rd11627, %rd448, %rd11626;
	ld.local.u8 	%rs169, [%rd11627];
	xor.b32  	%r7438, %r7435, 7;
	cvt.s64.s32	%rd11628, %r7438;
	add.s64 	%rd11629, %rd179, %rd11628;
	st.local.u8 	[%rd11629], %rs169;
	add.s32 	%r14418, %r14418, 4;
	setp.lt.s32	%p130, %r14418, %r281;
	@%p130 bra 	BB1_203;

BB1_234:
	shr.u32 	%r14405, %r14405, 1;
	setp.ne.s32	%p150, %r14405, 0;
	@%p150 bra 	BB1_182;

BB1_235:
	ld.local.u32 	%r8358, [%rd1+192];
	and.b32  	%r335, %r8358, 127;
	sub.s32 	%r336, %r2861, %r335;
	and.b32  	%r337, %r336, 3;
	setp.eq.s32	%p151, %r337, 0;
	mov.u32 	%r14443, %r335;
	@%p151 bra 	BB1_241;

	setp.eq.s32	%p152, %r337, 1;
	mov.u32 	%r14441, %r335;
	@%p152 bra 	BB1_240;

	setp.eq.s32	%p153, %r337, 2;
	mov.u32 	%r14440, %r335;
	@%p153 bra 	BB1_239;

	xor.b32  	%r8360, %r335, 7;
	cvt.u64.u32	%rd12869, %r8360;
	add.s64 	%rd12870, %rd179, %rd12869;
	mov.u16 	%rs253, 0;
	st.local.u8 	[%rd12870], %rs253;
	add.s32 	%r14440, %r335, 1;

BB1_239:
	xor.b32  	%r8361, %r14440, 7;
	cvt.s64.s32	%rd12871, %r8361;
	add.s64 	%rd12872, %rd179, %rd12871;
	mov.u16 	%rs254, 0;
	st.local.u8 	[%rd12872], %rs254;
	add.s32 	%r14441, %r14440, 1;

BB1_240:
	xor.b32  	%r8362, %r14441, 7;
	cvt.s64.s32	%rd12873, %r8362;
	add.s64 	%rd12874, %rd179, %rd12873;
	mov.u16 	%rs255, 0;
	st.local.u8 	[%rd12874], %rs255;
	add.s32 	%r14443, %r14441, 1;

BB1_241:
	setp.lt.u32	%p154, %r336, 4;
	@%p154 bra 	BB1_243;

BB1_242:
	xor.b32  	%r8363, %r14443, 7;
	cvt.s64.s32	%rd12875, %r8363;
	add.s64 	%rd12876, %rd179, %rd12875;
	mov.u16 	%rs256, 0;
	st.local.u8 	[%rd12876], %rs256;
	add.s32 	%r8364, %r14443, 1;
	xor.b32  	%r8365, %r8364, 7;
	cvt.s64.s32	%rd12877, %r8365;
	add.s64 	%rd12878, %rd179, %rd12877;
	st.local.u8 	[%rd12878], %rs256;
	add.s32 	%r8366, %r14443, 2;
	xor.b32  	%r8367, %r8366, 7;
	cvt.s64.s32	%rd12879, %r8367;
	add.s64 	%rd12880, %rd179, %rd12879;
	st.local.u8 	[%rd12880], %rs256;
	add.s32 	%r8368, %r14443, 3;
	xor.b32  	%r8369, %r8368, 7;
	cvt.s64.s32	%rd12881, %r8369;
	add.s64 	%rd12882, %rd179, %rd12881;
	st.local.u8 	[%rd12882], %rs256;
	add.s32 	%r14443, %r14443, 4;
	setp.lt.s32	%p155, %r14443, 128;
	@%p155 bra 	BB1_242;

BB1_243:
	mov.u16 	%rs313, 128;
	xor.b32  	%r8370, %r335, 7;
	cvt.u64.u32	%rd12883, %r8370;
	add.s64 	%rd12884, %rd179, %rd12883;
	st.local.u8 	[%rd12884], %rs313;
	ld.local.u64 	%rd21668, [%rd179];
	setp.gt.u32	%p156, %r335, 111;
	@%p156 bra 	BB1_245;
	bra.uni 	BB1_244;

BB1_245:
	shr.u64 	%rd12885, %rd21668, 32;
	ld.local.u64 	%rd12886, [%rd265];
	shr.u64 	%rd12887, %rd12886, 32;
	ld.local.u64 	%rd12888, [%rd265+8];
	shr.u64 	%rd12889, %rd12888, 32;
	ld.local.u64 	%rd12890, [%rd265+16];
	shr.u64 	%rd12891, %rd12890, 32;
	ld.local.u64 	%rd12892, [%rd265+24];
	shr.u64 	%rd12893, %rd12892, 32;
	ld.local.u64 	%rd12894, [%rd265+32];
	shr.u64 	%rd12895, %rd12894, 32;
	ld.local.u64 	%rd12896, [%rd265+40];
	shr.u64 	%rd12897, %rd12896, 32;
	ld.local.u64 	%rd12898, [%rd265+48];
	shr.u64 	%rd12899, %rd12898, 32;
	ld.local.u64 	%rd12900, [%rd265+56];
	shr.u64 	%rd12901, %rd12900, 32;
	ld.local.u64 	%rd12902, [%rd265+64];
	shr.u64 	%rd12903, %rd12902, 32;
	ld.local.u64 	%rd12904, [%rd265+72];
	shr.u64 	%rd12905, %rd12904, 32;
	ld.local.u64 	%rd12906, [%rd265+80];
	shr.u64 	%rd12907, %rd12906, 32;
	ld.local.u64 	%rd12908, [%rd265+88];
	shr.u64 	%rd12909, %rd12908, 32;
	ld.local.u64 	%rd12910, [%rd265+96];
	shr.u64 	%rd12911, %rd12910, 32;
	ld.local.u64 	%rd12912, [%rd265+104];
	shr.u64 	%rd12913, %rd12912, 32;
	ld.local.u64 	%rd12914, [%rd265+112];
	shr.u64 	%rd12915, %rd12914, 32;
	bfi.b64 	%rd21638, %rd12885, %rd21668, 32, 32;
	bfi.b64 	%rd21639, %rd12887, %rd12886, 32, 32;
	bfi.b64 	%rd21640, %rd12889, %rd12888, 32, 32;
	bfi.b64 	%rd21641, %rd12891, %rd12890, 32, 32;
	bfi.b64 	%rd21642, %rd12893, %rd12892, 32, 32;
	bfi.b64 	%rd21643, %rd12895, %rd12894, 32, 32;
	bfi.b64 	%rd21644, %rd12897, %rd12896, 32, 32;
	bfi.b64 	%rd21645, %rd12899, %rd12898, 32, 32;
	bfi.b64 	%rd21629, %rd12901, %rd12900, 32, 32;
	bfi.b64 	%rd21628, %rd12903, %rd12902, 32, 32;
	bfi.b64 	%rd21627, %rd12905, %rd12904, 32, 32;
	bfi.b64 	%rd21626, %rd12907, %rd12906, 32, 32;
	bfi.b64 	%rd21625, %rd12909, %rd12908, 32, 32;
	bfi.b64 	%rd21624, %rd12911, %rd12910, 32, 32;
	bfi.b64 	%rd21623, %rd12913, %rd12912, 32, 32;
	bfi.b64 	%rd21622, %rd12915, %rd12914, 32, 32;
	ld.local.u64 	%rd1036, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8372,%dummy}, %rd1036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8373}, %rd1036;
	}
	shf.r.wrap.b32 	%r8374, %r8373, %r8372, 14;
	shf.r.wrap.b32 	%r8375, %r8372, %r8373, 14;
	mov.b64 	%rd12916, {%r8375, %r8374};
	shf.r.wrap.b32 	%r8376, %r8373, %r8372, 18;
	shf.r.wrap.b32 	%r8377, %r8372, %r8373, 18;
	mov.b64 	%rd12917, {%r8377, %r8376};
	xor.b64  	%rd12918, %rd12917, %rd12916;
	shf.l.wrap.b32 	%r8378, %r8372, %r8373, 23;
	shf.l.wrap.b32 	%r8379, %r8373, %r8372, 23;
	mov.b64 	%rd12919, {%r8379, %r8378};
	xor.b64  	%rd12920, %rd12918, %rd12919;
	ld.local.u64 	%rd1037, [%rd1+48];
	ld.local.u64 	%rd1038, [%rd1+40];
	xor.b64  	%rd12921, %rd1037, %rd1038;
	and.b64  	%rd12922, %rd12921, %rd1036;
	xor.b64  	%rd12923, %rd12922, %rd1037;
	ld.local.u64 	%rd1039, [%rd1+56];
	add.s64 	%rd12924, %rd1039, %rd21638;
	add.s64 	%rd12925, %rd12924, %rd21452;
	add.s64 	%rd12926, %rd12925, %rd12923;
	add.s64 	%rd12927, %rd12926, %rd12920;
	ld.local.u64 	%rd1040, [%rd1+24];
	add.s64 	%rd12928, %rd12927, %rd1040;
	ld.local.u64 	%rd1041, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8380,%dummy}, %rd1041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8381}, %rd1041;
	}
	shf.r.wrap.b32 	%r8382, %r8381, %r8380, 28;
	shf.r.wrap.b32 	%r8383, %r8380, %r8381, 28;
	mov.b64 	%rd12929, {%r8383, %r8382};
	shf.l.wrap.b32 	%r8384, %r8380, %r8381, 30;
	shf.l.wrap.b32 	%r8385, %r8381, %r8380, 30;
	mov.b64 	%rd12930, {%r8385, %r8384};
	xor.b64  	%rd12931, %rd12930, %rd12929;
	shf.l.wrap.b32 	%r8386, %r8380, %r8381, 25;
	shf.l.wrap.b32 	%r8387, %r8381, %r8380, 25;
	mov.b64 	%rd12932, {%r8387, %r8386};
	xor.b64  	%rd12933, %rd12931, %rd12932;
	ld.local.u64 	%rd1042, [%rd1+16];
	xor.b64  	%rd12934, %rd1042, %rd1041;
	ld.local.u64 	%rd1043, [%rd1+8];
	xor.b64  	%rd12935, %rd1043, %rd1041;
	and.b64  	%rd12936, %rd12934, %rd12935;
	xor.b64  	%rd12937, %rd12936, %rd1041;
	add.s64 	%rd12938, %rd12927, %rd12937;
	add.s64 	%rd12939, %rd12938, %rd12933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8388,%dummy}, %rd12928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8389}, %rd12928;
	}
	shf.r.wrap.b32 	%r8390, %r8389, %r8388, 14;
	shf.r.wrap.b32 	%r8391, %r8388, %r8389, 14;
	mov.b64 	%rd12940, {%r8391, %r8390};
	shf.r.wrap.b32 	%r8392, %r8389, %r8388, 18;
	shf.r.wrap.b32 	%r8393, %r8388, %r8389, 18;
	mov.b64 	%rd12941, {%r8393, %r8392};
	xor.b64  	%rd12942, %rd12941, %rd12940;
	shf.l.wrap.b32 	%r8394, %r8388, %r8389, 23;
	shf.l.wrap.b32 	%r8395, %r8389, %r8388, 23;
	mov.b64 	%rd12943, {%r8395, %r8394};
	xor.b64  	%rd12944, %rd12942, %rd12943;
	xor.b64  	%rd12945, %rd1038, %rd1036;
	and.b64  	%rd12946, %rd12928, %rd12945;
	xor.b64  	%rd12947, %rd12946, %rd1038;
	add.s64 	%rd12948, %rd1037, %rd21639;
	add.s64 	%rd12949, %rd12948, %rd21451;
	add.s64 	%rd12950, %rd12949, %rd12947;
	add.s64 	%rd12951, %rd12950, %rd12944;
	add.s64 	%rd12952, %rd12951, %rd1042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8396,%dummy}, %rd12939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8397}, %rd12939;
	}
	shf.r.wrap.b32 	%r8398, %r8397, %r8396, 28;
	shf.r.wrap.b32 	%r8399, %r8396, %r8397, 28;
	mov.b64 	%rd12953, {%r8399, %r8398};
	shf.l.wrap.b32 	%r8400, %r8396, %r8397, 30;
	shf.l.wrap.b32 	%r8401, %r8397, %r8396, 30;
	mov.b64 	%rd12954, {%r8401, %r8400};
	xor.b64  	%rd12955, %rd12954, %rd12953;
	shf.l.wrap.b32 	%r8402, %r8396, %r8397, 25;
	shf.l.wrap.b32 	%r8403, %r8397, %r8396, 25;
	mov.b64 	%rd12956, {%r8403, %r8402};
	xor.b64  	%rd12957, %rd12955, %rd12956;
	xor.b64  	%rd12958, %rd12939, %rd1043;
	xor.b64  	%rd12959, %rd12939, %rd1041;
	and.b64  	%rd12960, %rd12959, %rd12958;
	xor.b64  	%rd12961, %rd12960, %rd12939;
	add.s64 	%rd12962, %rd12951, %rd12961;
	add.s64 	%rd12963, %rd12962, %rd12957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8404,%dummy}, %rd12952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8405}, %rd12952;
	}
	shf.r.wrap.b32 	%r8406, %r8405, %r8404, 14;
	shf.r.wrap.b32 	%r8407, %r8404, %r8405, 14;
	mov.b64 	%rd12964, {%r8407, %r8406};
	shf.r.wrap.b32 	%r8408, %r8405, %r8404, 18;
	shf.r.wrap.b32 	%r8409, %r8404, %r8405, 18;
	mov.b64 	%rd12965, {%r8409, %r8408};
	xor.b64  	%rd12966, %rd12965, %rd12964;
	shf.l.wrap.b32 	%r8410, %r8404, %r8405, 23;
	shf.l.wrap.b32 	%r8411, %r8405, %r8404, 23;
	mov.b64 	%rd12967, {%r8411, %r8410};
	xor.b64  	%rd12968, %rd12966, %rd12967;
	xor.b64  	%rd12969, %rd12928, %rd1036;
	and.b64  	%rd12970, %rd12952, %rd12969;
	xor.b64  	%rd12971, %rd12970, %rd1036;
	add.s64 	%rd12972, %rd1038, %rd21640;
	add.s64 	%rd12973, %rd12972, %rd21450;
	add.s64 	%rd12974, %rd12973, %rd12971;
	add.s64 	%rd12975, %rd12974, %rd12968;
	add.s64 	%rd12976, %rd12975, %rd1043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8412,%dummy}, %rd12963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8413}, %rd12963;
	}
	shf.r.wrap.b32 	%r8414, %r8413, %r8412, 28;
	shf.r.wrap.b32 	%r8415, %r8412, %r8413, 28;
	mov.b64 	%rd12977, {%r8415, %r8414};
	shf.l.wrap.b32 	%r8416, %r8412, %r8413, 30;
	shf.l.wrap.b32 	%r8417, %r8413, %r8412, 30;
	mov.b64 	%rd12978, {%r8417, %r8416};
	xor.b64  	%rd12979, %rd12978, %rd12977;
	shf.l.wrap.b32 	%r8418, %r8412, %r8413, 25;
	shf.l.wrap.b32 	%r8419, %r8413, %r8412, 25;
	mov.b64 	%rd12980, {%r8419, %r8418};
	xor.b64  	%rd12981, %rd12979, %rd12980;
	xor.b64  	%rd12982, %rd12963, %rd1041;
	xor.b64  	%rd12983, %rd12963, %rd12939;
	and.b64  	%rd12984, %rd12983, %rd12982;
	xor.b64  	%rd12985, %rd12984, %rd12963;
	add.s64 	%rd12986, %rd12975, %rd12985;
	add.s64 	%rd12987, %rd12986, %rd12981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8420,%dummy}, %rd12976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8421}, %rd12976;
	}
	shf.r.wrap.b32 	%r8422, %r8421, %r8420, 14;
	shf.r.wrap.b32 	%r8423, %r8420, %r8421, 14;
	mov.b64 	%rd12988, {%r8423, %r8422};
	shf.r.wrap.b32 	%r8424, %r8421, %r8420, 18;
	shf.r.wrap.b32 	%r8425, %r8420, %r8421, 18;
	mov.b64 	%rd12989, {%r8425, %r8424};
	xor.b64  	%rd12990, %rd12989, %rd12988;
	shf.l.wrap.b32 	%r8426, %r8420, %r8421, 23;
	shf.l.wrap.b32 	%r8427, %r8421, %r8420, 23;
	mov.b64 	%rd12991, {%r8427, %r8426};
	xor.b64  	%rd12992, %rd12990, %rd12991;
	xor.b64  	%rd12993, %rd12952, %rd12928;
	and.b64  	%rd12994, %rd12976, %rd12993;
	xor.b64  	%rd12995, %rd12994, %rd12928;
	add.s64 	%rd12996, %rd1036, %rd21641;
	add.s64 	%rd12997, %rd12996, %rd21449;
	add.s64 	%rd12998, %rd12997, %rd12995;
	add.s64 	%rd12999, %rd12998, %rd12992;
	add.s64 	%rd13000, %rd12999, %rd1041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8428,%dummy}, %rd12987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8429}, %rd12987;
	}
	shf.r.wrap.b32 	%r8430, %r8429, %r8428, 28;
	shf.r.wrap.b32 	%r8431, %r8428, %r8429, 28;
	mov.b64 	%rd13001, {%r8431, %r8430};
	shf.l.wrap.b32 	%r8432, %r8428, %r8429, 30;
	shf.l.wrap.b32 	%r8433, %r8429, %r8428, 30;
	mov.b64 	%rd13002, {%r8433, %r8432};
	xor.b64  	%rd13003, %rd13002, %rd13001;
	shf.l.wrap.b32 	%r8434, %r8428, %r8429, 25;
	shf.l.wrap.b32 	%r8435, %r8429, %r8428, 25;
	mov.b64 	%rd13004, {%r8435, %r8434};
	xor.b64  	%rd13005, %rd13003, %rd13004;
	xor.b64  	%rd13006, %rd12987, %rd12939;
	xor.b64  	%rd13007, %rd12987, %rd12963;
	and.b64  	%rd13008, %rd13007, %rd13006;
	xor.b64  	%rd13009, %rd13008, %rd12987;
	add.s64 	%rd13010, %rd12999, %rd13009;
	add.s64 	%rd13011, %rd13010, %rd13005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8436,%dummy}, %rd13000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8437}, %rd13000;
	}
	shf.r.wrap.b32 	%r8438, %r8437, %r8436, 14;
	shf.r.wrap.b32 	%r8439, %r8436, %r8437, 14;
	mov.b64 	%rd13012, {%r8439, %r8438};
	shf.r.wrap.b32 	%r8440, %r8437, %r8436, 18;
	shf.r.wrap.b32 	%r8441, %r8436, %r8437, 18;
	mov.b64 	%rd13013, {%r8441, %r8440};
	xor.b64  	%rd13014, %rd13013, %rd13012;
	shf.l.wrap.b32 	%r8442, %r8436, %r8437, 23;
	shf.l.wrap.b32 	%r8443, %r8437, %r8436, 23;
	mov.b64 	%rd13015, {%r8443, %r8442};
	xor.b64  	%rd13016, %rd13014, %rd13015;
	xor.b64  	%rd13017, %rd12976, %rd12952;
	and.b64  	%rd13018, %rd13000, %rd13017;
	xor.b64  	%rd13019, %rd13018, %rd12952;
	add.s64 	%rd13020, %rd12928, %rd21642;
	add.s64 	%rd13021, %rd13020, %rd21448;
	add.s64 	%rd13022, %rd13021, %rd13019;
	add.s64 	%rd13023, %rd13022, %rd13016;
	add.s64 	%rd13024, %rd13023, %rd12939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8444,%dummy}, %rd13011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8445}, %rd13011;
	}
	shf.r.wrap.b32 	%r8446, %r8445, %r8444, 28;
	shf.r.wrap.b32 	%r8447, %r8444, %r8445, 28;
	mov.b64 	%rd13025, {%r8447, %r8446};
	shf.l.wrap.b32 	%r8448, %r8444, %r8445, 30;
	shf.l.wrap.b32 	%r8449, %r8445, %r8444, 30;
	mov.b64 	%rd13026, {%r8449, %r8448};
	xor.b64  	%rd13027, %rd13026, %rd13025;
	shf.l.wrap.b32 	%r8450, %r8444, %r8445, 25;
	shf.l.wrap.b32 	%r8451, %r8445, %r8444, 25;
	mov.b64 	%rd13028, {%r8451, %r8450};
	xor.b64  	%rd13029, %rd13027, %rd13028;
	xor.b64  	%rd13030, %rd13011, %rd12963;
	xor.b64  	%rd13031, %rd13011, %rd12987;
	and.b64  	%rd13032, %rd13031, %rd13030;
	xor.b64  	%rd13033, %rd13032, %rd13011;
	add.s64 	%rd13034, %rd13023, %rd13033;
	add.s64 	%rd13035, %rd13034, %rd13029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8452,%dummy}, %rd13024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8453}, %rd13024;
	}
	shf.r.wrap.b32 	%r8454, %r8453, %r8452, 14;
	shf.r.wrap.b32 	%r8455, %r8452, %r8453, 14;
	mov.b64 	%rd13036, {%r8455, %r8454};
	shf.r.wrap.b32 	%r8456, %r8453, %r8452, 18;
	shf.r.wrap.b32 	%r8457, %r8452, %r8453, 18;
	mov.b64 	%rd13037, {%r8457, %r8456};
	xor.b64  	%rd13038, %rd13037, %rd13036;
	shf.l.wrap.b32 	%r8458, %r8452, %r8453, 23;
	shf.l.wrap.b32 	%r8459, %r8453, %r8452, 23;
	mov.b64 	%rd13039, {%r8459, %r8458};
	xor.b64  	%rd13040, %rd13038, %rd13039;
	xor.b64  	%rd13041, %rd13000, %rd12976;
	and.b64  	%rd13042, %rd13024, %rd13041;
	xor.b64  	%rd13043, %rd13042, %rd12976;
	add.s64 	%rd13044, %rd12952, %rd21643;
	add.s64 	%rd13045, %rd13044, %rd21447;
	add.s64 	%rd13046, %rd13045, %rd13043;
	add.s64 	%rd13047, %rd13046, %rd13040;
	add.s64 	%rd13048, %rd13047, %rd12963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8460,%dummy}, %rd13035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8461}, %rd13035;
	}
	shf.r.wrap.b32 	%r8462, %r8461, %r8460, 28;
	shf.r.wrap.b32 	%r8463, %r8460, %r8461, 28;
	mov.b64 	%rd13049, {%r8463, %r8462};
	shf.l.wrap.b32 	%r8464, %r8460, %r8461, 30;
	shf.l.wrap.b32 	%r8465, %r8461, %r8460, 30;
	mov.b64 	%rd13050, {%r8465, %r8464};
	xor.b64  	%rd13051, %rd13050, %rd13049;
	shf.l.wrap.b32 	%r8466, %r8460, %r8461, 25;
	shf.l.wrap.b32 	%r8467, %r8461, %r8460, 25;
	mov.b64 	%rd13052, {%r8467, %r8466};
	xor.b64  	%rd13053, %rd13051, %rd13052;
	xor.b64  	%rd13054, %rd13035, %rd12987;
	xor.b64  	%rd13055, %rd13035, %rd13011;
	and.b64  	%rd13056, %rd13055, %rd13054;
	xor.b64  	%rd13057, %rd13056, %rd13035;
	add.s64 	%rd13058, %rd13047, %rd13057;
	add.s64 	%rd13059, %rd13058, %rd13053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8468,%dummy}, %rd13048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8469}, %rd13048;
	}
	shf.r.wrap.b32 	%r8470, %r8469, %r8468, 14;
	shf.r.wrap.b32 	%r8471, %r8468, %r8469, 14;
	mov.b64 	%rd13060, {%r8471, %r8470};
	shf.r.wrap.b32 	%r8472, %r8469, %r8468, 18;
	shf.r.wrap.b32 	%r8473, %r8468, %r8469, 18;
	mov.b64 	%rd13061, {%r8473, %r8472};
	xor.b64  	%rd13062, %rd13061, %rd13060;
	shf.l.wrap.b32 	%r8474, %r8468, %r8469, 23;
	shf.l.wrap.b32 	%r8475, %r8469, %r8468, 23;
	mov.b64 	%rd13063, {%r8475, %r8474};
	xor.b64  	%rd13064, %rd13062, %rd13063;
	xor.b64  	%rd13065, %rd13024, %rd13000;
	and.b64  	%rd13066, %rd13048, %rd13065;
	xor.b64  	%rd13067, %rd13066, %rd13000;
	add.s64 	%rd13068, %rd12976, %rd21644;
	add.s64 	%rd13069, %rd13068, %rd21446;
	add.s64 	%rd13070, %rd13069, %rd13067;
	add.s64 	%rd13071, %rd13070, %rd13064;
	add.s64 	%rd13072, %rd13071, %rd12987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8476,%dummy}, %rd13059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8477}, %rd13059;
	}
	shf.r.wrap.b32 	%r8478, %r8477, %r8476, 28;
	shf.r.wrap.b32 	%r8479, %r8476, %r8477, 28;
	mov.b64 	%rd13073, {%r8479, %r8478};
	shf.l.wrap.b32 	%r8480, %r8476, %r8477, 30;
	shf.l.wrap.b32 	%r8481, %r8477, %r8476, 30;
	mov.b64 	%rd13074, {%r8481, %r8480};
	xor.b64  	%rd13075, %rd13074, %rd13073;
	shf.l.wrap.b32 	%r8482, %r8476, %r8477, 25;
	shf.l.wrap.b32 	%r8483, %r8477, %r8476, 25;
	mov.b64 	%rd13076, {%r8483, %r8482};
	xor.b64  	%rd13077, %rd13075, %rd13076;
	xor.b64  	%rd13078, %rd13059, %rd13011;
	xor.b64  	%rd13079, %rd13059, %rd13035;
	and.b64  	%rd13080, %rd13079, %rd13078;
	xor.b64  	%rd13081, %rd13080, %rd13059;
	add.s64 	%rd13082, %rd13071, %rd13081;
	add.s64 	%rd13083, %rd13082, %rd13077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8484,%dummy}, %rd13072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8485}, %rd13072;
	}
	shf.r.wrap.b32 	%r8486, %r8485, %r8484, 14;
	shf.r.wrap.b32 	%r8487, %r8484, %r8485, 14;
	mov.b64 	%rd13084, {%r8487, %r8486};
	shf.r.wrap.b32 	%r8488, %r8485, %r8484, 18;
	shf.r.wrap.b32 	%r8489, %r8484, %r8485, 18;
	mov.b64 	%rd13085, {%r8489, %r8488};
	xor.b64  	%rd13086, %rd13085, %rd13084;
	shf.l.wrap.b32 	%r8490, %r8484, %r8485, 23;
	shf.l.wrap.b32 	%r8491, %r8485, %r8484, 23;
	mov.b64 	%rd13087, {%r8491, %r8490};
	xor.b64  	%rd13088, %rd13086, %rd13087;
	xor.b64  	%rd13089, %rd13048, %rd13024;
	and.b64  	%rd13090, %rd13072, %rd13089;
	xor.b64  	%rd13091, %rd13090, %rd13024;
	add.s64 	%rd13092, %rd13000, %rd21645;
	add.s64 	%rd13093, %rd13092, %rd21445;
	add.s64 	%rd13094, %rd13093, %rd13091;
	add.s64 	%rd13095, %rd13094, %rd13088;
	add.s64 	%rd13096, %rd13095, %rd13011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8492,%dummy}, %rd13083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8493}, %rd13083;
	}
	shf.r.wrap.b32 	%r8494, %r8493, %r8492, 28;
	shf.r.wrap.b32 	%r8495, %r8492, %r8493, 28;
	mov.b64 	%rd13097, {%r8495, %r8494};
	shf.l.wrap.b32 	%r8496, %r8492, %r8493, 30;
	shf.l.wrap.b32 	%r8497, %r8493, %r8492, 30;
	mov.b64 	%rd13098, {%r8497, %r8496};
	xor.b64  	%rd13099, %rd13098, %rd13097;
	shf.l.wrap.b32 	%r8498, %r8492, %r8493, 25;
	shf.l.wrap.b32 	%r8499, %r8493, %r8492, 25;
	mov.b64 	%rd13100, {%r8499, %r8498};
	xor.b64  	%rd13101, %rd13099, %rd13100;
	xor.b64  	%rd13102, %rd13083, %rd13035;
	xor.b64  	%rd13103, %rd13083, %rd13059;
	and.b64  	%rd13104, %rd13103, %rd13102;
	xor.b64  	%rd13105, %rd13104, %rd13083;
	add.s64 	%rd13106, %rd13095, %rd13105;
	add.s64 	%rd13107, %rd13106, %rd13101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8500,%dummy}, %rd13096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8501}, %rd13096;
	}
	shf.r.wrap.b32 	%r8502, %r8501, %r8500, 14;
	shf.r.wrap.b32 	%r8503, %r8500, %r8501, 14;
	mov.b64 	%rd13108, {%r8503, %r8502};
	shf.r.wrap.b32 	%r8504, %r8501, %r8500, 18;
	shf.r.wrap.b32 	%r8505, %r8500, %r8501, 18;
	mov.b64 	%rd13109, {%r8505, %r8504};
	xor.b64  	%rd13110, %rd13109, %rd13108;
	shf.l.wrap.b32 	%r8506, %r8500, %r8501, 23;
	shf.l.wrap.b32 	%r8507, %r8501, %r8500, 23;
	mov.b64 	%rd13111, {%r8507, %r8506};
	xor.b64  	%rd13112, %rd13110, %rd13111;
	xor.b64  	%rd13113, %rd13072, %rd13048;
	and.b64  	%rd13114, %rd13096, %rd13113;
	xor.b64  	%rd13115, %rd13114, %rd13048;
	add.s64 	%rd13116, %rd13024, %rd21629;
	add.s64 	%rd13117, %rd13116, %rd21444;
	add.s64 	%rd13118, %rd13117, %rd13115;
	add.s64 	%rd13119, %rd13118, %rd13112;
	add.s64 	%rd13120, %rd13119, %rd13035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8508,%dummy}, %rd13107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8509}, %rd13107;
	}
	shf.r.wrap.b32 	%r8510, %r8509, %r8508, 28;
	shf.r.wrap.b32 	%r8511, %r8508, %r8509, 28;
	mov.b64 	%rd13121, {%r8511, %r8510};
	shf.l.wrap.b32 	%r8512, %r8508, %r8509, 30;
	shf.l.wrap.b32 	%r8513, %r8509, %r8508, 30;
	mov.b64 	%rd13122, {%r8513, %r8512};
	xor.b64  	%rd13123, %rd13122, %rd13121;
	shf.l.wrap.b32 	%r8514, %r8508, %r8509, 25;
	shf.l.wrap.b32 	%r8515, %r8509, %r8508, 25;
	mov.b64 	%rd13124, {%r8515, %r8514};
	xor.b64  	%rd13125, %rd13123, %rd13124;
	xor.b64  	%rd13126, %rd13107, %rd13059;
	xor.b64  	%rd13127, %rd13107, %rd13083;
	and.b64  	%rd13128, %rd13127, %rd13126;
	xor.b64  	%rd13129, %rd13128, %rd13107;
	add.s64 	%rd13130, %rd13119, %rd13129;
	add.s64 	%rd13131, %rd13130, %rd13125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8516,%dummy}, %rd13120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8517}, %rd13120;
	}
	shf.r.wrap.b32 	%r8518, %r8517, %r8516, 14;
	shf.r.wrap.b32 	%r8519, %r8516, %r8517, 14;
	mov.b64 	%rd13132, {%r8519, %r8518};
	shf.r.wrap.b32 	%r8520, %r8517, %r8516, 18;
	shf.r.wrap.b32 	%r8521, %r8516, %r8517, 18;
	mov.b64 	%rd13133, {%r8521, %r8520};
	xor.b64  	%rd13134, %rd13133, %rd13132;
	shf.l.wrap.b32 	%r8522, %r8516, %r8517, 23;
	shf.l.wrap.b32 	%r8523, %r8517, %r8516, 23;
	mov.b64 	%rd13135, {%r8523, %r8522};
	xor.b64  	%rd13136, %rd13134, %rd13135;
	xor.b64  	%rd13137, %rd13096, %rd13072;
	and.b64  	%rd13138, %rd13120, %rd13137;
	xor.b64  	%rd13139, %rd13138, %rd13072;
	add.s64 	%rd13140, %rd13048, %rd21628;
	add.s64 	%rd13141, %rd13140, %rd21443;
	add.s64 	%rd13142, %rd13141, %rd13139;
	add.s64 	%rd13143, %rd13142, %rd13136;
	add.s64 	%rd13144, %rd13143, %rd13059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8524,%dummy}, %rd13131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8525}, %rd13131;
	}
	shf.r.wrap.b32 	%r8526, %r8525, %r8524, 28;
	shf.r.wrap.b32 	%r8527, %r8524, %r8525, 28;
	mov.b64 	%rd13145, {%r8527, %r8526};
	shf.l.wrap.b32 	%r8528, %r8524, %r8525, 30;
	shf.l.wrap.b32 	%r8529, %r8525, %r8524, 30;
	mov.b64 	%rd13146, {%r8529, %r8528};
	xor.b64  	%rd13147, %rd13146, %rd13145;
	shf.l.wrap.b32 	%r8530, %r8524, %r8525, 25;
	shf.l.wrap.b32 	%r8531, %r8525, %r8524, 25;
	mov.b64 	%rd13148, {%r8531, %r8530};
	xor.b64  	%rd13149, %rd13147, %rd13148;
	xor.b64  	%rd13150, %rd13131, %rd13083;
	xor.b64  	%rd13151, %rd13131, %rd13107;
	and.b64  	%rd13152, %rd13151, %rd13150;
	xor.b64  	%rd13153, %rd13152, %rd13131;
	add.s64 	%rd13154, %rd13143, %rd13153;
	add.s64 	%rd13155, %rd13154, %rd13149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8532,%dummy}, %rd13144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8533}, %rd13144;
	}
	shf.r.wrap.b32 	%r8534, %r8533, %r8532, 14;
	shf.r.wrap.b32 	%r8535, %r8532, %r8533, 14;
	mov.b64 	%rd13156, {%r8535, %r8534};
	shf.r.wrap.b32 	%r8536, %r8533, %r8532, 18;
	shf.r.wrap.b32 	%r8537, %r8532, %r8533, 18;
	mov.b64 	%rd13157, {%r8537, %r8536};
	xor.b64  	%rd13158, %rd13157, %rd13156;
	shf.l.wrap.b32 	%r8538, %r8532, %r8533, 23;
	shf.l.wrap.b32 	%r8539, %r8533, %r8532, 23;
	mov.b64 	%rd13159, {%r8539, %r8538};
	xor.b64  	%rd13160, %rd13158, %rd13159;
	xor.b64  	%rd13161, %rd13120, %rd13096;
	and.b64  	%rd13162, %rd13144, %rd13161;
	xor.b64  	%rd13163, %rd13162, %rd13096;
	add.s64 	%rd13164, %rd13072, %rd21627;
	add.s64 	%rd13165, %rd13164, %rd21442;
	add.s64 	%rd13166, %rd13165, %rd13163;
	add.s64 	%rd13167, %rd13166, %rd13160;
	add.s64 	%rd13168, %rd13167, %rd13083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8540,%dummy}, %rd13155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8541}, %rd13155;
	}
	shf.r.wrap.b32 	%r8542, %r8541, %r8540, 28;
	shf.r.wrap.b32 	%r8543, %r8540, %r8541, 28;
	mov.b64 	%rd13169, {%r8543, %r8542};
	shf.l.wrap.b32 	%r8544, %r8540, %r8541, 30;
	shf.l.wrap.b32 	%r8545, %r8541, %r8540, 30;
	mov.b64 	%rd13170, {%r8545, %r8544};
	xor.b64  	%rd13171, %rd13170, %rd13169;
	shf.l.wrap.b32 	%r8546, %r8540, %r8541, 25;
	shf.l.wrap.b32 	%r8547, %r8541, %r8540, 25;
	mov.b64 	%rd13172, {%r8547, %r8546};
	xor.b64  	%rd13173, %rd13171, %rd13172;
	xor.b64  	%rd13174, %rd13155, %rd13107;
	xor.b64  	%rd13175, %rd13155, %rd13131;
	and.b64  	%rd13176, %rd13175, %rd13174;
	xor.b64  	%rd13177, %rd13176, %rd13155;
	add.s64 	%rd13178, %rd13167, %rd13177;
	add.s64 	%rd13179, %rd13178, %rd13173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8548,%dummy}, %rd13168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8549}, %rd13168;
	}
	shf.r.wrap.b32 	%r8550, %r8549, %r8548, 14;
	shf.r.wrap.b32 	%r8551, %r8548, %r8549, 14;
	mov.b64 	%rd13180, {%r8551, %r8550};
	shf.r.wrap.b32 	%r8552, %r8549, %r8548, 18;
	shf.r.wrap.b32 	%r8553, %r8548, %r8549, 18;
	mov.b64 	%rd13181, {%r8553, %r8552};
	xor.b64  	%rd13182, %rd13181, %rd13180;
	shf.l.wrap.b32 	%r8554, %r8548, %r8549, 23;
	shf.l.wrap.b32 	%r8555, %r8549, %r8548, 23;
	mov.b64 	%rd13183, {%r8555, %r8554};
	xor.b64  	%rd13184, %rd13182, %rd13183;
	xor.b64  	%rd13185, %rd13144, %rd13120;
	and.b64  	%rd13186, %rd13168, %rd13185;
	xor.b64  	%rd13187, %rd13186, %rd13120;
	add.s64 	%rd13188, %rd13096, %rd21626;
	add.s64 	%rd13189, %rd13188, %rd21441;
	add.s64 	%rd13190, %rd13189, %rd13187;
	add.s64 	%rd13191, %rd13190, %rd13184;
	add.s64 	%rd13192, %rd13191, %rd13107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8556,%dummy}, %rd13179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8557}, %rd13179;
	}
	shf.r.wrap.b32 	%r8558, %r8557, %r8556, 28;
	shf.r.wrap.b32 	%r8559, %r8556, %r8557, 28;
	mov.b64 	%rd13193, {%r8559, %r8558};
	shf.l.wrap.b32 	%r8560, %r8556, %r8557, 30;
	shf.l.wrap.b32 	%r8561, %r8557, %r8556, 30;
	mov.b64 	%rd13194, {%r8561, %r8560};
	xor.b64  	%rd13195, %rd13194, %rd13193;
	shf.l.wrap.b32 	%r8562, %r8556, %r8557, 25;
	shf.l.wrap.b32 	%r8563, %r8557, %r8556, 25;
	mov.b64 	%rd13196, {%r8563, %r8562};
	xor.b64  	%rd13197, %rd13195, %rd13196;
	xor.b64  	%rd13198, %rd13179, %rd13131;
	xor.b64  	%rd13199, %rd13179, %rd13155;
	and.b64  	%rd13200, %rd13199, %rd13198;
	xor.b64  	%rd13201, %rd13200, %rd13179;
	add.s64 	%rd13202, %rd13191, %rd13201;
	add.s64 	%rd13203, %rd13202, %rd13197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8564,%dummy}, %rd13192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8565}, %rd13192;
	}
	shf.r.wrap.b32 	%r8566, %r8565, %r8564, 14;
	shf.r.wrap.b32 	%r8567, %r8564, %r8565, 14;
	mov.b64 	%rd13204, {%r8567, %r8566};
	shf.r.wrap.b32 	%r8568, %r8565, %r8564, 18;
	shf.r.wrap.b32 	%r8569, %r8564, %r8565, 18;
	mov.b64 	%rd13205, {%r8569, %r8568};
	xor.b64  	%rd13206, %rd13205, %rd13204;
	shf.l.wrap.b32 	%r8570, %r8564, %r8565, 23;
	shf.l.wrap.b32 	%r8571, %r8565, %r8564, 23;
	mov.b64 	%rd13207, {%r8571, %r8570};
	xor.b64  	%rd13208, %rd13206, %rd13207;
	xor.b64  	%rd13209, %rd13168, %rd13144;
	and.b64  	%rd13210, %rd13192, %rd13209;
	xor.b64  	%rd13211, %rd13210, %rd13144;
	add.s64 	%rd13212, %rd13120, %rd21625;
	add.s64 	%rd13213, %rd13212, %rd21440;
	add.s64 	%rd13214, %rd13213, %rd13211;
	add.s64 	%rd13215, %rd13214, %rd13208;
	add.s64 	%rd21637, %rd13215, %rd13131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8572,%dummy}, %rd13203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8573}, %rd13203;
	}
	shf.r.wrap.b32 	%r8574, %r8573, %r8572, 28;
	shf.r.wrap.b32 	%r8575, %r8572, %r8573, 28;
	mov.b64 	%rd13216, {%r8575, %r8574};
	shf.l.wrap.b32 	%r8576, %r8572, %r8573, 30;
	shf.l.wrap.b32 	%r8577, %r8573, %r8572, 30;
	mov.b64 	%rd13217, {%r8577, %r8576};
	xor.b64  	%rd13218, %rd13217, %rd13216;
	shf.l.wrap.b32 	%r8578, %r8572, %r8573, 25;
	shf.l.wrap.b32 	%r8579, %r8573, %r8572, 25;
	mov.b64 	%rd13219, {%r8579, %r8578};
	xor.b64  	%rd13220, %rd13218, %rd13219;
	xor.b64  	%rd13221, %rd13203, %rd13155;
	xor.b64  	%rd13222, %rd13203, %rd13179;
	and.b64  	%rd13223, %rd13222, %rd13221;
	xor.b64  	%rd13224, %rd13223, %rd13203;
	add.s64 	%rd13225, %rd13215, %rd13224;
	add.s64 	%rd21633, %rd13225, %rd13220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8580,%dummy}, %rd21637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8581}, %rd21637;
	}
	shf.r.wrap.b32 	%r8582, %r8581, %r8580, 14;
	shf.r.wrap.b32 	%r8583, %r8580, %r8581, 14;
	mov.b64 	%rd13226, {%r8583, %r8582};
	shf.r.wrap.b32 	%r8584, %r8581, %r8580, 18;
	shf.r.wrap.b32 	%r8585, %r8580, %r8581, 18;
	mov.b64 	%rd13227, {%r8585, %r8584};
	xor.b64  	%rd13228, %rd13227, %rd13226;
	shf.l.wrap.b32 	%r8586, %r8580, %r8581, 23;
	shf.l.wrap.b32 	%r8587, %r8581, %r8580, 23;
	mov.b64 	%rd13229, {%r8587, %r8586};
	xor.b64  	%rd13230, %rd13228, %rd13229;
	xor.b64  	%rd13231, %rd13192, %rd13168;
	and.b64  	%rd13232, %rd21637, %rd13231;
	xor.b64  	%rd13233, %rd13232, %rd13168;
	add.s64 	%rd13234, %rd13144, %rd21624;
	add.s64 	%rd13235, %rd13234, %rd21439;
	add.s64 	%rd13236, %rd13235, %rd13233;
	add.s64 	%rd13237, %rd13236, %rd13230;
	add.s64 	%rd21636, %rd13237, %rd13155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8588,%dummy}, %rd21633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8589}, %rd21633;
	}
	shf.r.wrap.b32 	%r8590, %r8589, %r8588, 28;
	shf.r.wrap.b32 	%r8591, %r8588, %r8589, 28;
	mov.b64 	%rd13238, {%r8591, %r8590};
	shf.l.wrap.b32 	%r8592, %r8588, %r8589, 30;
	shf.l.wrap.b32 	%r8593, %r8589, %r8588, 30;
	mov.b64 	%rd13239, {%r8593, %r8592};
	xor.b64  	%rd13240, %rd13239, %rd13238;
	shf.l.wrap.b32 	%r8594, %r8588, %r8589, 25;
	shf.l.wrap.b32 	%r8595, %r8589, %r8588, 25;
	mov.b64 	%rd13241, {%r8595, %r8594};
	xor.b64  	%rd13242, %rd13240, %rd13241;
	xor.b64  	%rd13243, %rd21633, %rd13179;
	xor.b64  	%rd13244, %rd21633, %rd13203;
	and.b64  	%rd13245, %rd13244, %rd13243;
	xor.b64  	%rd13246, %rd13245, %rd21633;
	add.s64 	%rd13247, %rd13237, %rd13246;
	add.s64 	%rd21632, %rd13247, %rd13242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8596,%dummy}, %rd21636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8597}, %rd21636;
	}
	shf.r.wrap.b32 	%r8598, %r8597, %r8596, 14;
	shf.r.wrap.b32 	%r8599, %r8596, %r8597, 14;
	mov.b64 	%rd13248, {%r8599, %r8598};
	shf.r.wrap.b32 	%r8600, %r8597, %r8596, 18;
	shf.r.wrap.b32 	%r8601, %r8596, %r8597, 18;
	mov.b64 	%rd13249, {%r8601, %r8600};
	xor.b64  	%rd13250, %rd13249, %rd13248;
	shf.l.wrap.b32 	%r8602, %r8596, %r8597, 23;
	shf.l.wrap.b32 	%r8603, %r8597, %r8596, 23;
	mov.b64 	%rd13251, {%r8603, %r8602};
	xor.b64  	%rd13252, %rd13250, %rd13251;
	xor.b64  	%rd13253, %rd21637, %rd13192;
	and.b64  	%rd13254, %rd21636, %rd13253;
	xor.b64  	%rd13255, %rd13254, %rd13192;
	add.s64 	%rd13256, %rd13168, %rd21623;
	add.s64 	%rd13257, %rd13256, %rd21438;
	add.s64 	%rd13258, %rd13257, %rd13255;
	add.s64 	%rd13259, %rd13258, %rd13252;
	add.s64 	%rd21635, %rd13259, %rd13179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8604,%dummy}, %rd21632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8605}, %rd21632;
	}
	shf.r.wrap.b32 	%r8606, %r8605, %r8604, 28;
	shf.r.wrap.b32 	%r8607, %r8604, %r8605, 28;
	mov.b64 	%rd13260, {%r8607, %r8606};
	shf.l.wrap.b32 	%r8608, %r8604, %r8605, 30;
	shf.l.wrap.b32 	%r8609, %r8605, %r8604, 30;
	mov.b64 	%rd13261, {%r8609, %r8608};
	xor.b64  	%rd13262, %rd13261, %rd13260;
	shf.l.wrap.b32 	%r8610, %r8604, %r8605, 25;
	shf.l.wrap.b32 	%r8611, %r8605, %r8604, 25;
	mov.b64 	%rd13263, {%r8611, %r8610};
	xor.b64  	%rd13264, %rd13262, %rd13263;
	xor.b64  	%rd13265, %rd21632, %rd13203;
	xor.b64  	%rd13266, %rd21632, %rd21633;
	and.b64  	%rd13267, %rd13266, %rd13265;
	xor.b64  	%rd13268, %rd13267, %rd21632;
	add.s64 	%rd13269, %rd13259, %rd13268;
	add.s64 	%rd21631, %rd13269, %rd13264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8612,%dummy}, %rd21635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8613}, %rd21635;
	}
	shf.r.wrap.b32 	%r8614, %r8613, %r8612, 14;
	shf.r.wrap.b32 	%r8615, %r8612, %r8613, 14;
	mov.b64 	%rd13270, {%r8615, %r8614};
	shf.r.wrap.b32 	%r8616, %r8613, %r8612, 18;
	shf.r.wrap.b32 	%r8617, %r8612, %r8613, 18;
	mov.b64 	%rd13271, {%r8617, %r8616};
	xor.b64  	%rd13272, %rd13271, %rd13270;
	shf.l.wrap.b32 	%r8618, %r8612, %r8613, 23;
	shf.l.wrap.b32 	%r8619, %r8613, %r8612, 23;
	mov.b64 	%rd13273, {%r8619, %r8618};
	xor.b64  	%rd13274, %rd13272, %rd13273;
	xor.b64  	%rd13275, %rd21636, %rd21637;
	and.b64  	%rd13276, %rd21635, %rd13275;
	xor.b64  	%rd13277, %rd13276, %rd21637;
	add.s64 	%rd13278, %rd13192, %rd21622;
	add.s64 	%rd13279, %rd13278, %rd21437;
	add.s64 	%rd13280, %rd13279, %rd13277;
	add.s64 	%rd13281, %rd13280, %rd13274;
	add.s64 	%rd21634, %rd13281, %rd13203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8620,%dummy}, %rd21631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8621}, %rd21631;
	}
	shf.r.wrap.b32 	%r8622, %r8621, %r8620, 28;
	shf.r.wrap.b32 	%r8623, %r8620, %r8621, 28;
	mov.b64 	%rd13282, {%r8623, %r8622};
	shf.l.wrap.b32 	%r8624, %r8620, %r8621, 30;
	shf.l.wrap.b32 	%r8625, %r8621, %r8620, 30;
	mov.b64 	%rd13283, {%r8625, %r8624};
	xor.b64  	%rd13284, %rd13283, %rd13282;
	shf.l.wrap.b32 	%r8626, %r8620, %r8621, 25;
	shf.l.wrap.b32 	%r8627, %r8621, %r8620, 25;
	mov.b64 	%rd13285, {%r8627, %r8626};
	xor.b64  	%rd13286, %rd13284, %rd13285;
	xor.b64  	%rd13287, %rd21631, %rd21633;
	xor.b64  	%rd13288, %rd21631, %rd21632;
	and.b64  	%rd13289, %rd13288, %rd13287;
	xor.b64  	%rd13290, %rd13289, %rd21631;
	add.s64 	%rd13291, %rd13281, %rd13290;
	add.s64 	%rd21630, %rd13291, %rd13286;
	mov.u32 	%r14444, 16;

BB1_246:
	shr.u64 	%rd13292, %rd21623, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8628,%dummy}, %rd21623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8629}, %rd21623;
	}
	shf.r.wrap.b32 	%r8630, %r8629, %r8628, 19;
	shf.r.wrap.b32 	%r8631, %r8628, %r8629, 19;
	mov.b64 	%rd13293, {%r8631, %r8630};
	xor.b64  	%rd13294, %rd13293, %rd13292;
	shf.l.wrap.b32 	%r8632, %r8628, %r8629, 3;
	shf.l.wrap.b32 	%r8633, %r8629, %r8628, 3;
	mov.b64 	%rd13295, {%r8633, %r8632};
	xor.b64  	%rd13296, %rd13294, %rd13295;
	shr.u64 	%rd13297, %rd21639, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8634,%dummy}, %rd21639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8635}, %rd21639;
	}
	shf.r.wrap.b32 	%r8636, %r8635, %r8634, 1;
	shf.r.wrap.b32 	%r8637, %r8634, %r8635, 1;
	mov.b64 	%rd13298, {%r8637, %r8636};
	xor.b64  	%rd13299, %rd13298, %rd13297;
	shf.r.wrap.b32 	%r8638, %r8635, %r8634, 8;
	shf.r.wrap.b32 	%r8639, %r8634, %r8635, 8;
	mov.b64 	%rd13300, {%r8639, %r8638};
	xor.b64  	%rd13301, %rd13299, %rd13300;
	add.s64 	%rd13302, %rd21628, %rd21638;
	add.s64 	%rd13303, %rd13302, %rd13296;
	add.s64 	%rd21638, %rd13303, %rd13301;
	shr.u64 	%rd13304, %rd21622, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8640,%dummy}, %rd21622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8641}, %rd21622;
	}
	shf.r.wrap.b32 	%r8642, %r8641, %r8640, 19;
	shf.r.wrap.b32 	%r8643, %r8640, %r8641, 19;
	mov.b64 	%rd13305, {%r8643, %r8642};
	xor.b64  	%rd13306, %rd13305, %rd13304;
	shf.l.wrap.b32 	%r8644, %r8640, %r8641, 3;
	shf.l.wrap.b32 	%r8645, %r8641, %r8640, 3;
	mov.b64 	%rd13307, {%r8645, %r8644};
	xor.b64  	%rd13308, %rd13306, %rd13307;
	shr.u64 	%rd13309, %rd21640, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8646,%dummy}, %rd21640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8647}, %rd21640;
	}
	shf.r.wrap.b32 	%r8648, %r8647, %r8646, 1;
	shf.r.wrap.b32 	%r8649, %r8646, %r8647, 1;
	mov.b64 	%rd13310, {%r8649, %r8648};
	xor.b64  	%rd13311, %rd13310, %rd13309;
	shf.r.wrap.b32 	%r8650, %r8647, %r8646, 8;
	shf.r.wrap.b32 	%r8651, %r8646, %r8647, 8;
	mov.b64 	%rd13312, {%r8651, %r8650};
	xor.b64  	%rd13313, %rd13311, %rd13312;
	add.s64 	%rd13314, %rd21627, %rd21639;
	add.s64 	%rd13315, %rd13314, %rd13308;
	add.s64 	%rd21639, %rd13315, %rd13313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8652,%dummy}, %rd21638;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8653}, %rd21638;
	}
	shf.r.wrap.b32 	%r8654, %r8653, %r8652, 19;
	shf.r.wrap.b32 	%r8655, %r8652, %r8653, 19;
	mov.b64 	%rd13316, {%r8655, %r8654};
	shf.l.wrap.b32 	%r8656, %r8652, %r8653, 3;
	shf.l.wrap.b32 	%r8657, %r8653, %r8652, 3;
	mov.b64 	%rd13317, {%r8657, %r8656};
	shr.u64 	%rd13318, %rd21638, 6;
	xor.b64  	%rd13319, %rd13316, %rd13318;
	xor.b64  	%rd13320, %rd13319, %rd13317;
	shr.u64 	%rd13321, %rd21641, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8658,%dummy}, %rd21641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8659}, %rd21641;
	}
	shf.r.wrap.b32 	%r8660, %r8659, %r8658, 1;
	shf.r.wrap.b32 	%r8661, %r8658, %r8659, 1;
	mov.b64 	%rd13322, {%r8661, %r8660};
	xor.b64  	%rd13323, %rd13322, %rd13321;
	shf.r.wrap.b32 	%r8662, %r8659, %r8658, 8;
	shf.r.wrap.b32 	%r8663, %r8658, %r8659, 8;
	mov.b64 	%rd13324, {%r8663, %r8662};
	xor.b64  	%rd13325, %rd13323, %rd13324;
	add.s64 	%rd13326, %rd21626, %rd21640;
	add.s64 	%rd13327, %rd13326, %rd13320;
	add.s64 	%rd21640, %rd13327, %rd13325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8664,%dummy}, %rd21639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8665}, %rd21639;
	}
	shf.r.wrap.b32 	%r8666, %r8665, %r8664, 19;
	shf.r.wrap.b32 	%r8667, %r8664, %r8665, 19;
	mov.b64 	%rd13328, {%r8667, %r8666};
	shf.l.wrap.b32 	%r8668, %r8664, %r8665, 3;
	shf.l.wrap.b32 	%r8669, %r8665, %r8664, 3;
	mov.b64 	%rd13329, {%r8669, %r8668};
	shr.u64 	%rd13330, %rd21639, 6;
	xor.b64  	%rd13331, %rd13328, %rd13330;
	xor.b64  	%rd13332, %rd13331, %rd13329;
	shr.u64 	%rd13333, %rd21642, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8670,%dummy}, %rd21642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8671}, %rd21642;
	}
	shf.r.wrap.b32 	%r8672, %r8671, %r8670, 1;
	shf.r.wrap.b32 	%r8673, %r8670, %r8671, 1;
	mov.b64 	%rd13334, {%r8673, %r8672};
	xor.b64  	%rd13335, %rd13334, %rd13333;
	shf.r.wrap.b32 	%r8674, %r8671, %r8670, 8;
	shf.r.wrap.b32 	%r8675, %r8670, %r8671, 8;
	mov.b64 	%rd13336, {%r8675, %r8674};
	xor.b64  	%rd13337, %rd13335, %rd13336;
	add.s64 	%rd13338, %rd21625, %rd21641;
	add.s64 	%rd13339, %rd13338, %rd13332;
	add.s64 	%rd21641, %rd13339, %rd13337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8676,%dummy}, %rd21640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8677}, %rd21640;
	}
	shf.r.wrap.b32 	%r8678, %r8677, %r8676, 19;
	shf.r.wrap.b32 	%r8679, %r8676, %r8677, 19;
	mov.b64 	%rd13340, {%r8679, %r8678};
	shf.l.wrap.b32 	%r8680, %r8676, %r8677, 3;
	shf.l.wrap.b32 	%r8681, %r8677, %r8676, 3;
	mov.b64 	%rd13341, {%r8681, %r8680};
	shr.u64 	%rd13342, %rd21640, 6;
	xor.b64  	%rd13343, %rd13340, %rd13342;
	xor.b64  	%rd13344, %rd13343, %rd13341;
	shr.u64 	%rd13345, %rd21643, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8682,%dummy}, %rd21643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8683}, %rd21643;
	}
	shf.r.wrap.b32 	%r8684, %r8683, %r8682, 1;
	shf.r.wrap.b32 	%r8685, %r8682, %r8683, 1;
	mov.b64 	%rd13346, {%r8685, %r8684};
	xor.b64  	%rd13347, %rd13346, %rd13345;
	shf.r.wrap.b32 	%r8686, %r8683, %r8682, 8;
	shf.r.wrap.b32 	%r8687, %r8682, %r8683, 8;
	mov.b64 	%rd13348, {%r8687, %r8686};
	xor.b64  	%rd13349, %rd13347, %rd13348;
	add.s64 	%rd13350, %rd21624, %rd21642;
	add.s64 	%rd13351, %rd13350, %rd13344;
	add.s64 	%rd21642, %rd13351, %rd13349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8688,%dummy}, %rd21641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8689}, %rd21641;
	}
	shf.r.wrap.b32 	%r8690, %r8689, %r8688, 19;
	shf.r.wrap.b32 	%r8691, %r8688, %r8689, 19;
	mov.b64 	%rd13352, {%r8691, %r8690};
	shf.l.wrap.b32 	%r8692, %r8688, %r8689, 3;
	shf.l.wrap.b32 	%r8693, %r8689, %r8688, 3;
	mov.b64 	%rd13353, {%r8693, %r8692};
	shr.u64 	%rd13354, %rd21641, 6;
	xor.b64  	%rd13355, %rd13352, %rd13354;
	xor.b64  	%rd13356, %rd13355, %rd13353;
	shr.u64 	%rd13357, %rd21644, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8694,%dummy}, %rd21644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8695}, %rd21644;
	}
	shf.r.wrap.b32 	%r8696, %r8695, %r8694, 1;
	shf.r.wrap.b32 	%r8697, %r8694, %r8695, 1;
	mov.b64 	%rd13358, {%r8697, %r8696};
	xor.b64  	%rd13359, %rd13358, %rd13357;
	shf.r.wrap.b32 	%r8698, %r8695, %r8694, 8;
	shf.r.wrap.b32 	%r8699, %r8694, %r8695, 8;
	mov.b64 	%rd13360, {%r8699, %r8698};
	xor.b64  	%rd13361, %rd13359, %rd13360;
	add.s64 	%rd13362, %rd21623, %rd21643;
	add.s64 	%rd13363, %rd13362, %rd13356;
	add.s64 	%rd21643, %rd13363, %rd13361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8700,%dummy}, %rd21642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8701}, %rd21642;
	}
	shf.r.wrap.b32 	%r8702, %r8701, %r8700, 19;
	shf.r.wrap.b32 	%r8703, %r8700, %r8701, 19;
	mov.b64 	%rd13364, {%r8703, %r8702};
	shf.l.wrap.b32 	%r8704, %r8700, %r8701, 3;
	shf.l.wrap.b32 	%r8705, %r8701, %r8700, 3;
	mov.b64 	%rd13365, {%r8705, %r8704};
	shr.u64 	%rd13366, %rd21642, 6;
	xor.b64  	%rd13367, %rd13364, %rd13366;
	xor.b64  	%rd13368, %rd13367, %rd13365;
	shr.u64 	%rd13369, %rd21645, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8706,%dummy}, %rd21645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8707}, %rd21645;
	}
	shf.r.wrap.b32 	%r8708, %r8707, %r8706, 1;
	shf.r.wrap.b32 	%r8709, %r8706, %r8707, 1;
	mov.b64 	%rd13370, {%r8709, %r8708};
	xor.b64  	%rd13371, %rd13370, %rd13369;
	shf.r.wrap.b32 	%r8710, %r8707, %r8706, 8;
	shf.r.wrap.b32 	%r8711, %r8706, %r8707, 8;
	mov.b64 	%rd13372, {%r8711, %r8710};
	xor.b64  	%rd13373, %rd13371, %rd13372;
	add.s64 	%rd13374, %rd21622, %rd21644;
	add.s64 	%rd13375, %rd13374, %rd13368;
	add.s64 	%rd21644, %rd13375, %rd13373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8712,%dummy}, %rd21643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8713}, %rd21643;
	}
	shf.r.wrap.b32 	%r8714, %r8713, %r8712, 19;
	shf.r.wrap.b32 	%r8715, %r8712, %r8713, 19;
	mov.b64 	%rd13376, {%r8715, %r8714};
	shf.l.wrap.b32 	%r8716, %r8712, %r8713, 3;
	shf.l.wrap.b32 	%r8717, %r8713, %r8712, 3;
	mov.b64 	%rd13377, {%r8717, %r8716};
	shr.u64 	%rd13378, %rd21643, 6;
	xor.b64  	%rd13379, %rd13376, %rd13378;
	xor.b64  	%rd13380, %rd13379, %rd13377;
	shr.u64 	%rd13381, %rd21629, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8718,%dummy}, %rd21629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8719}, %rd21629;
	}
	shf.r.wrap.b32 	%r8720, %r8719, %r8718, 1;
	shf.r.wrap.b32 	%r8721, %r8718, %r8719, 1;
	mov.b64 	%rd13382, {%r8721, %r8720};
	xor.b64  	%rd13383, %rd13382, %rd13381;
	shf.r.wrap.b32 	%r8722, %r8719, %r8718, 8;
	shf.r.wrap.b32 	%r8723, %r8718, %r8719, 8;
	mov.b64 	%rd13384, {%r8723, %r8722};
	xor.b64  	%rd13385, %rd13383, %rd13384;
	add.s64 	%rd13386, %rd21638, %rd21645;
	add.s64 	%rd13387, %rd13386, %rd13380;
	add.s64 	%rd21645, %rd13387, %rd13385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8724,%dummy}, %rd21644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8725}, %rd21644;
	}
	shf.r.wrap.b32 	%r8726, %r8725, %r8724, 19;
	shf.r.wrap.b32 	%r8727, %r8724, %r8725, 19;
	mov.b64 	%rd13388, {%r8727, %r8726};
	shf.l.wrap.b32 	%r8728, %r8724, %r8725, 3;
	shf.l.wrap.b32 	%r8729, %r8725, %r8724, 3;
	mov.b64 	%rd13389, {%r8729, %r8728};
	shr.u64 	%rd13390, %rd21644, 6;
	xor.b64  	%rd13391, %rd13388, %rd13390;
	xor.b64  	%rd13392, %rd13391, %rd13389;
	shr.u64 	%rd13393, %rd21628, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8730,%dummy}, %rd21628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8731}, %rd21628;
	}
	shf.r.wrap.b32 	%r8732, %r8731, %r8730, 1;
	shf.r.wrap.b32 	%r8733, %r8730, %r8731, 1;
	mov.b64 	%rd13394, {%r8733, %r8732};
	xor.b64  	%rd13395, %rd13394, %rd13393;
	shf.r.wrap.b32 	%r8734, %r8731, %r8730, 8;
	shf.r.wrap.b32 	%r8735, %r8730, %r8731, 8;
	mov.b64 	%rd13396, {%r8735, %r8734};
	xor.b64  	%rd13397, %rd13395, %rd13396;
	add.s64 	%rd13398, %rd21639, %rd21629;
	add.s64 	%rd13399, %rd13398, %rd13392;
	add.s64 	%rd21629, %rd13399, %rd13397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8736,%dummy}, %rd21645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8737}, %rd21645;
	}
	shf.r.wrap.b32 	%r8738, %r8737, %r8736, 19;
	shf.r.wrap.b32 	%r8739, %r8736, %r8737, 19;
	mov.b64 	%rd13400, {%r8739, %r8738};
	shf.l.wrap.b32 	%r8740, %r8736, %r8737, 3;
	shf.l.wrap.b32 	%r8741, %r8737, %r8736, 3;
	mov.b64 	%rd13401, {%r8741, %r8740};
	shr.u64 	%rd13402, %rd21645, 6;
	xor.b64  	%rd13403, %rd13400, %rd13402;
	xor.b64  	%rd13404, %rd13403, %rd13401;
	shr.u64 	%rd13405, %rd21627, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8742,%dummy}, %rd21627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8743}, %rd21627;
	}
	shf.r.wrap.b32 	%r8744, %r8743, %r8742, 1;
	shf.r.wrap.b32 	%r8745, %r8742, %r8743, 1;
	mov.b64 	%rd13406, {%r8745, %r8744};
	xor.b64  	%rd13407, %rd13406, %rd13405;
	shf.r.wrap.b32 	%r8746, %r8743, %r8742, 8;
	shf.r.wrap.b32 	%r8747, %r8742, %r8743, 8;
	mov.b64 	%rd13408, {%r8747, %r8746};
	xor.b64  	%rd13409, %rd13407, %rd13408;
	add.s64 	%rd13410, %rd21640, %rd21628;
	add.s64 	%rd13411, %rd13410, %rd13404;
	add.s64 	%rd21628, %rd13411, %rd13409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8748,%dummy}, %rd21629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8749}, %rd21629;
	}
	shf.r.wrap.b32 	%r8750, %r8749, %r8748, 19;
	shf.r.wrap.b32 	%r8751, %r8748, %r8749, 19;
	mov.b64 	%rd13412, {%r8751, %r8750};
	shf.l.wrap.b32 	%r8752, %r8748, %r8749, 3;
	shf.l.wrap.b32 	%r8753, %r8749, %r8748, 3;
	mov.b64 	%rd13413, {%r8753, %r8752};
	shr.u64 	%rd13414, %rd21629, 6;
	xor.b64  	%rd13415, %rd13412, %rd13414;
	xor.b64  	%rd13416, %rd13415, %rd13413;
	shr.u64 	%rd13417, %rd21626, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8754,%dummy}, %rd21626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8755}, %rd21626;
	}
	shf.r.wrap.b32 	%r8756, %r8755, %r8754, 1;
	shf.r.wrap.b32 	%r8757, %r8754, %r8755, 1;
	mov.b64 	%rd13418, {%r8757, %r8756};
	xor.b64  	%rd13419, %rd13418, %rd13417;
	shf.r.wrap.b32 	%r8758, %r8755, %r8754, 8;
	shf.r.wrap.b32 	%r8759, %r8754, %r8755, 8;
	mov.b64 	%rd13420, {%r8759, %r8758};
	xor.b64  	%rd13421, %rd13419, %rd13420;
	add.s64 	%rd13422, %rd21641, %rd21627;
	add.s64 	%rd13423, %rd13422, %rd13416;
	add.s64 	%rd21627, %rd13423, %rd13421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8760,%dummy}, %rd21628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8761}, %rd21628;
	}
	shf.r.wrap.b32 	%r8762, %r8761, %r8760, 19;
	shf.r.wrap.b32 	%r8763, %r8760, %r8761, 19;
	mov.b64 	%rd13424, {%r8763, %r8762};
	shf.l.wrap.b32 	%r8764, %r8760, %r8761, 3;
	shf.l.wrap.b32 	%r8765, %r8761, %r8760, 3;
	mov.b64 	%rd13425, {%r8765, %r8764};
	shr.u64 	%rd13426, %rd21628, 6;
	xor.b64  	%rd13427, %rd13424, %rd13426;
	xor.b64  	%rd13428, %rd13427, %rd13425;
	shr.u64 	%rd13429, %rd21625, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8766,%dummy}, %rd21625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8767}, %rd21625;
	}
	shf.r.wrap.b32 	%r8768, %r8767, %r8766, 1;
	shf.r.wrap.b32 	%r8769, %r8766, %r8767, 1;
	mov.b64 	%rd13430, {%r8769, %r8768};
	xor.b64  	%rd13431, %rd13430, %rd13429;
	shf.r.wrap.b32 	%r8770, %r8767, %r8766, 8;
	shf.r.wrap.b32 	%r8771, %r8766, %r8767, 8;
	mov.b64 	%rd13432, {%r8771, %r8770};
	xor.b64  	%rd13433, %rd13431, %rd13432;
	add.s64 	%rd13434, %rd21642, %rd21626;
	add.s64 	%rd13435, %rd13434, %rd13428;
	add.s64 	%rd21626, %rd13435, %rd13433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8772,%dummy}, %rd21627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8773}, %rd21627;
	}
	shf.r.wrap.b32 	%r8774, %r8773, %r8772, 19;
	shf.r.wrap.b32 	%r8775, %r8772, %r8773, 19;
	mov.b64 	%rd13436, {%r8775, %r8774};
	shf.l.wrap.b32 	%r8776, %r8772, %r8773, 3;
	shf.l.wrap.b32 	%r8777, %r8773, %r8772, 3;
	mov.b64 	%rd13437, {%r8777, %r8776};
	shr.u64 	%rd13438, %rd21627, 6;
	xor.b64  	%rd13439, %rd13436, %rd13438;
	xor.b64  	%rd13440, %rd13439, %rd13437;
	shr.u64 	%rd13441, %rd21624, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8778,%dummy}, %rd21624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8779}, %rd21624;
	}
	shf.r.wrap.b32 	%r8780, %r8779, %r8778, 1;
	shf.r.wrap.b32 	%r8781, %r8778, %r8779, 1;
	mov.b64 	%rd13442, {%r8781, %r8780};
	xor.b64  	%rd13443, %rd13442, %rd13441;
	shf.r.wrap.b32 	%r8782, %r8779, %r8778, 8;
	shf.r.wrap.b32 	%r8783, %r8778, %r8779, 8;
	mov.b64 	%rd13444, {%r8783, %r8782};
	xor.b64  	%rd13445, %rd13443, %rd13444;
	add.s64 	%rd13446, %rd21643, %rd21625;
	add.s64 	%rd13447, %rd13446, %rd13440;
	add.s64 	%rd21625, %rd13447, %rd13445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8784,%dummy}, %rd21626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8785}, %rd21626;
	}
	shf.r.wrap.b32 	%r8786, %r8785, %r8784, 19;
	shf.r.wrap.b32 	%r8787, %r8784, %r8785, 19;
	mov.b64 	%rd13448, {%r8787, %r8786};
	shf.l.wrap.b32 	%r8788, %r8784, %r8785, 3;
	shf.l.wrap.b32 	%r8789, %r8785, %r8784, 3;
	mov.b64 	%rd13449, {%r8789, %r8788};
	shr.u64 	%rd13450, %rd21626, 6;
	xor.b64  	%rd13451, %rd13448, %rd13450;
	xor.b64  	%rd13452, %rd13451, %rd13449;
	shr.u64 	%rd13453, %rd21623, 7;
	shf.r.wrap.b32 	%r8790, %r8629, %r8628, 1;
	shf.r.wrap.b32 	%r8791, %r8628, %r8629, 1;
	mov.b64 	%rd13454, {%r8791, %r8790};
	xor.b64  	%rd13455, %rd13454, %rd13453;
	shf.r.wrap.b32 	%r8792, %r8629, %r8628, 8;
	shf.r.wrap.b32 	%r8793, %r8628, %r8629, 8;
	mov.b64 	%rd13456, {%r8793, %r8792};
	xor.b64  	%rd13457, %rd13455, %rd13456;
	add.s64 	%rd13458, %rd21644, %rd21624;
	add.s64 	%rd13459, %rd13458, %rd13452;
	add.s64 	%rd21624, %rd13459, %rd13457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8794,%dummy}, %rd21625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8795}, %rd21625;
	}
	shf.r.wrap.b32 	%r8796, %r8795, %r8794, 19;
	shf.r.wrap.b32 	%r8797, %r8794, %r8795, 19;
	mov.b64 	%rd13460, {%r8797, %r8796};
	shf.l.wrap.b32 	%r8798, %r8794, %r8795, 3;
	shf.l.wrap.b32 	%r8799, %r8795, %r8794, 3;
	mov.b64 	%rd13461, {%r8799, %r8798};
	shr.u64 	%rd13462, %rd21625, 6;
	xor.b64  	%rd13463, %rd13460, %rd13462;
	xor.b64  	%rd13464, %rd13463, %rd13461;
	shr.u64 	%rd13465, %rd21622, 7;
	shf.r.wrap.b32 	%r8800, %r8641, %r8640, 1;
	shf.r.wrap.b32 	%r8801, %r8640, %r8641, 1;
	mov.b64 	%rd13466, {%r8801, %r8800};
	xor.b64  	%rd13467, %rd13466, %rd13465;
	shf.r.wrap.b32 	%r8802, %r8641, %r8640, 8;
	shf.r.wrap.b32 	%r8803, %r8640, %r8641, 8;
	mov.b64 	%rd13468, {%r8803, %r8802};
	xor.b64  	%rd13469, %rd13467, %rd13468;
	add.s64 	%rd13470, %rd21645, %rd21623;
	add.s64 	%rd13471, %rd13470, %rd13464;
	add.s64 	%rd21623, %rd13471, %rd13469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8804,%dummy}, %rd21624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8805}, %rd21624;
	}
	shf.r.wrap.b32 	%r8806, %r8805, %r8804, 19;
	shf.r.wrap.b32 	%r8807, %r8804, %r8805, 19;
	mov.b64 	%rd13472, {%r8807, %r8806};
	shf.l.wrap.b32 	%r8808, %r8804, %r8805, 3;
	shf.l.wrap.b32 	%r8809, %r8805, %r8804, 3;
	mov.b64 	%rd13473, {%r8809, %r8808};
	shr.u64 	%rd13474, %rd21624, 6;
	xor.b64  	%rd13475, %rd13472, %rd13474;
	xor.b64  	%rd13476, %rd13475, %rd13473;
	shf.r.wrap.b32 	%r8810, %r8653, %r8652, 1;
	shf.r.wrap.b32 	%r8811, %r8652, %r8653, 1;
	mov.b64 	%rd13477, {%r8811, %r8810};
	shf.r.wrap.b32 	%r8812, %r8653, %r8652, 8;
	shf.r.wrap.b32 	%r8813, %r8652, %r8653, 8;
	mov.b64 	%rd13478, {%r8813, %r8812};
	shr.u64 	%rd13479, %rd21638, 7;
	xor.b64  	%rd13480, %rd13477, %rd13479;
	xor.b64  	%rd13481, %rd13480, %rd13478;
	add.s64 	%rd13482, %rd21629, %rd21622;
	add.s64 	%rd13483, %rd13482, %rd13476;
	add.s64 	%rd21622, %rd13483, %rd13481;
	mul.wide.s32 	%rd13484, %r14444, 8;
	mov.u64 	%rd13485, k_sha512;
	add.s64 	%rd13486, %rd13485, %rd13484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8814,%dummy}, %rd21634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8815}, %rd21634;
	}
	shf.r.wrap.b32 	%r8816, %r8815, %r8814, 18;
	shf.r.wrap.b32 	%r8817, %r8814, %r8815, 18;
	mov.b64 	%rd13487, {%r8817, %r8816};
	shf.r.wrap.b32 	%r8818, %r8815, %r8814, 14;
	shf.r.wrap.b32 	%r8819, %r8814, %r8815, 14;
	mov.b64 	%rd13488, {%r8819, %r8818};
	xor.b64  	%rd13489, %rd13487, %rd13488;
	shf.l.wrap.b32 	%r8820, %r8814, %r8815, 23;
	shf.l.wrap.b32 	%r8821, %r8815, %r8814, 23;
	mov.b64 	%rd13490, {%r8821, %r8820};
	xor.b64  	%rd13491, %rd13489, %rd13490;
	xor.b64  	%rd13492, %rd21635, %rd21636;
	and.b64  	%rd13493, %rd13492, %rd21634;
	xor.b64  	%rd13494, %rd13493, %rd21636;
	add.s64 	%rd13495, %rd13494, %rd21637;
	add.s64 	%rd13496, %rd13495, %rd21638;
	ld.const.u64 	%rd13497, [%rd13486];
	add.s64 	%rd13498, %rd13496, %rd13497;
	add.s64 	%rd13499, %rd13498, %rd13491;
	add.s64 	%rd13500, %rd13499, %rd21633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8822}, %rd21630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8823,%dummy}, %rd21630;
	}
	shf.l.wrap.b32 	%r8824, %r8823, %r8822, 30;
	shf.l.wrap.b32 	%r8825, %r8822, %r8823, 30;
	mov.b64 	%rd13501, {%r8825, %r8824};
	shf.r.wrap.b32 	%r8826, %r8822, %r8823, 28;
	shf.r.wrap.b32 	%r8827, %r8823, %r8822, 28;
	mov.b64 	%rd13502, {%r8827, %r8826};
	xor.b64  	%rd13503, %rd13501, %rd13502;
	shf.l.wrap.b32 	%r8828, %r8823, %r8822, 25;
	shf.l.wrap.b32 	%r8829, %r8822, %r8823, 25;
	mov.b64 	%rd13504, {%r8829, %r8828};
	xor.b64  	%rd13505, %rd13503, %rd13504;
	xor.b64  	%rd13506, %rd21630, %rd21631;
	xor.b64  	%rd13507, %rd21630, %rd21632;
	and.b64  	%rd13508, %rd13506, %rd13507;
	xor.b64  	%rd13509, %rd13508, %rd21630;
	add.s64 	%rd13510, %rd13499, %rd13509;
	add.s64 	%rd13511, %rd13510, %rd13505;
	add.s32 	%r8830, %r14444, 1;
	mul.wide.s32 	%rd13512, %r8830, 8;
	add.s64 	%rd13513, %rd13485, %rd13512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8831,%dummy}, %rd13500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8832}, %rd13500;
	}
	shf.r.wrap.b32 	%r8833, %r8832, %r8831, 14;
	shf.r.wrap.b32 	%r8834, %r8831, %r8832, 14;
	mov.b64 	%rd13514, {%r8834, %r8833};
	shf.r.wrap.b32 	%r8835, %r8832, %r8831, 18;
	shf.r.wrap.b32 	%r8836, %r8831, %r8832, 18;
	mov.b64 	%rd13515, {%r8836, %r8835};
	xor.b64  	%rd13516, %rd13515, %rd13514;
	shf.l.wrap.b32 	%r8837, %r8831, %r8832, 23;
	shf.l.wrap.b32 	%r8838, %r8832, %r8831, 23;
	mov.b64 	%rd13517, {%r8838, %r8837};
	xor.b64  	%rd13518, %rd13516, %rd13517;
	xor.b64  	%rd13519, %rd21634, %rd21635;
	and.b64  	%rd13520, %rd13500, %rd13519;
	xor.b64  	%rd13521, %rd13520, %rd21635;
	add.s64 	%rd13522, %rd21639, %rd21636;
	ld.const.u64 	%rd13523, [%rd13513];
	add.s64 	%rd13524, %rd13522, %rd13523;
	add.s64 	%rd13525, %rd13524, %rd13521;
	add.s64 	%rd13526, %rd13525, %rd13518;
	add.s64 	%rd13527, %rd13526, %rd21632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8839,%dummy}, %rd13511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8840}, %rd13511;
	}
	shf.r.wrap.b32 	%r8841, %r8840, %r8839, 28;
	shf.r.wrap.b32 	%r8842, %r8839, %r8840, 28;
	mov.b64 	%rd13528, {%r8842, %r8841};
	shf.l.wrap.b32 	%r8843, %r8839, %r8840, 30;
	shf.l.wrap.b32 	%r8844, %r8840, %r8839, 30;
	mov.b64 	%rd13529, {%r8844, %r8843};
	xor.b64  	%rd13530, %rd13529, %rd13528;
	shf.l.wrap.b32 	%r8845, %r8839, %r8840, 25;
	shf.l.wrap.b32 	%r8846, %r8840, %r8839, 25;
	mov.b64 	%rd13531, {%r8846, %r8845};
	xor.b64  	%rd13532, %rd13530, %rd13531;
	xor.b64  	%rd13533, %rd13511, %rd21631;
	xor.b64  	%rd13534, %rd13511, %rd21630;
	and.b64  	%rd13535, %rd13534, %rd13533;
	xor.b64  	%rd13536, %rd13535, %rd13511;
	add.s64 	%rd13537, %rd13526, %rd13536;
	add.s64 	%rd13538, %rd13537, %rd13532;
	add.s32 	%r8847, %r14444, 2;
	mul.wide.s32 	%rd13539, %r8847, 8;
	add.s64 	%rd13540, %rd13485, %rd13539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8848,%dummy}, %rd13527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8849}, %rd13527;
	}
	shf.r.wrap.b32 	%r8850, %r8849, %r8848, 14;
	shf.r.wrap.b32 	%r8851, %r8848, %r8849, 14;
	mov.b64 	%rd13541, {%r8851, %r8850};
	shf.r.wrap.b32 	%r8852, %r8849, %r8848, 18;
	shf.r.wrap.b32 	%r8853, %r8848, %r8849, 18;
	mov.b64 	%rd13542, {%r8853, %r8852};
	xor.b64  	%rd13543, %rd13542, %rd13541;
	shf.l.wrap.b32 	%r8854, %r8848, %r8849, 23;
	shf.l.wrap.b32 	%r8855, %r8849, %r8848, 23;
	mov.b64 	%rd13544, {%r8855, %r8854};
	xor.b64  	%rd13545, %rd13543, %rd13544;
	xor.b64  	%rd13546, %rd13500, %rd21634;
	and.b64  	%rd13547, %rd13527, %rd13546;
	xor.b64  	%rd13548, %rd13547, %rd21634;
	add.s64 	%rd13549, %rd21640, %rd21635;
	ld.const.u64 	%rd13550, [%rd13540];
	add.s64 	%rd13551, %rd13549, %rd13550;
	add.s64 	%rd13552, %rd13551, %rd13548;
	add.s64 	%rd13553, %rd13552, %rd13545;
	add.s64 	%rd13554, %rd13553, %rd21631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8856,%dummy}, %rd13538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8857}, %rd13538;
	}
	shf.r.wrap.b32 	%r8858, %r8857, %r8856, 28;
	shf.r.wrap.b32 	%r8859, %r8856, %r8857, 28;
	mov.b64 	%rd13555, {%r8859, %r8858};
	shf.l.wrap.b32 	%r8860, %r8856, %r8857, 30;
	shf.l.wrap.b32 	%r8861, %r8857, %r8856, 30;
	mov.b64 	%rd13556, {%r8861, %r8860};
	xor.b64  	%rd13557, %rd13556, %rd13555;
	shf.l.wrap.b32 	%r8862, %r8856, %r8857, 25;
	shf.l.wrap.b32 	%r8863, %r8857, %r8856, 25;
	mov.b64 	%rd13558, {%r8863, %r8862};
	xor.b64  	%rd13559, %rd13557, %rd13558;
	xor.b64  	%rd13560, %rd13538, %rd21630;
	xor.b64  	%rd13561, %rd13538, %rd13511;
	and.b64  	%rd13562, %rd13561, %rd13560;
	xor.b64  	%rd13563, %rd13562, %rd13538;
	add.s64 	%rd13564, %rd13553, %rd13563;
	add.s64 	%rd13565, %rd13564, %rd13559;
	add.s32 	%r8864, %r14444, 3;
	mul.wide.s32 	%rd13566, %r8864, 8;
	add.s64 	%rd13567, %rd13485, %rd13566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8865,%dummy}, %rd13554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8866}, %rd13554;
	}
	shf.r.wrap.b32 	%r8867, %r8866, %r8865, 14;
	shf.r.wrap.b32 	%r8868, %r8865, %r8866, 14;
	mov.b64 	%rd13568, {%r8868, %r8867};
	shf.r.wrap.b32 	%r8869, %r8866, %r8865, 18;
	shf.r.wrap.b32 	%r8870, %r8865, %r8866, 18;
	mov.b64 	%rd13569, {%r8870, %r8869};
	xor.b64  	%rd13570, %rd13569, %rd13568;
	shf.l.wrap.b32 	%r8871, %r8865, %r8866, 23;
	shf.l.wrap.b32 	%r8872, %r8866, %r8865, 23;
	mov.b64 	%rd13571, {%r8872, %r8871};
	xor.b64  	%rd13572, %rd13570, %rd13571;
	xor.b64  	%rd13573, %rd13527, %rd13500;
	and.b64  	%rd13574, %rd13554, %rd13573;
	xor.b64  	%rd13575, %rd13574, %rd13500;
	add.s64 	%rd13576, %rd21641, %rd21634;
	ld.const.u64 	%rd13577, [%rd13567];
	add.s64 	%rd13578, %rd13576, %rd13577;
	add.s64 	%rd13579, %rd13578, %rd13575;
	add.s64 	%rd13580, %rd13579, %rd13572;
	add.s64 	%rd13581, %rd13580, %rd21630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8873,%dummy}, %rd13565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8874}, %rd13565;
	}
	shf.r.wrap.b32 	%r8875, %r8874, %r8873, 28;
	shf.r.wrap.b32 	%r8876, %r8873, %r8874, 28;
	mov.b64 	%rd13582, {%r8876, %r8875};
	shf.l.wrap.b32 	%r8877, %r8873, %r8874, 30;
	shf.l.wrap.b32 	%r8878, %r8874, %r8873, 30;
	mov.b64 	%rd13583, {%r8878, %r8877};
	xor.b64  	%rd13584, %rd13583, %rd13582;
	shf.l.wrap.b32 	%r8879, %r8873, %r8874, 25;
	shf.l.wrap.b32 	%r8880, %r8874, %r8873, 25;
	mov.b64 	%rd13585, {%r8880, %r8879};
	xor.b64  	%rd13586, %rd13584, %rd13585;
	xor.b64  	%rd13587, %rd13565, %rd13511;
	xor.b64  	%rd13588, %rd13565, %rd13538;
	and.b64  	%rd13589, %rd13588, %rd13587;
	xor.b64  	%rd13590, %rd13589, %rd13565;
	add.s64 	%rd13591, %rd13580, %rd13590;
	add.s64 	%rd13592, %rd13591, %rd13586;
	add.s32 	%r8881, %r14444, 4;
	mul.wide.s32 	%rd13593, %r8881, 8;
	add.s64 	%rd13594, %rd13485, %rd13593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8882,%dummy}, %rd13581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8883}, %rd13581;
	}
	shf.r.wrap.b32 	%r8884, %r8883, %r8882, 14;
	shf.r.wrap.b32 	%r8885, %r8882, %r8883, 14;
	mov.b64 	%rd13595, {%r8885, %r8884};
	shf.r.wrap.b32 	%r8886, %r8883, %r8882, 18;
	shf.r.wrap.b32 	%r8887, %r8882, %r8883, 18;
	mov.b64 	%rd13596, {%r8887, %r8886};
	xor.b64  	%rd13597, %rd13596, %rd13595;
	shf.l.wrap.b32 	%r8888, %r8882, %r8883, 23;
	shf.l.wrap.b32 	%r8889, %r8883, %r8882, 23;
	mov.b64 	%rd13598, {%r8889, %r8888};
	xor.b64  	%rd13599, %rd13597, %rd13598;
	xor.b64  	%rd13600, %rd13554, %rd13527;
	and.b64  	%rd13601, %rd13581, %rd13600;
	xor.b64  	%rd13602, %rd13601, %rd13527;
	add.s64 	%rd13603, %rd13500, %rd21642;
	ld.const.u64 	%rd13604, [%rd13594];
	add.s64 	%rd13605, %rd13603, %rd13604;
	add.s64 	%rd13606, %rd13605, %rd13602;
	add.s64 	%rd13607, %rd13606, %rd13599;
	add.s64 	%rd13608, %rd13607, %rd13511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8890,%dummy}, %rd13592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8891}, %rd13592;
	}
	shf.r.wrap.b32 	%r8892, %r8891, %r8890, 28;
	shf.r.wrap.b32 	%r8893, %r8890, %r8891, 28;
	mov.b64 	%rd13609, {%r8893, %r8892};
	shf.l.wrap.b32 	%r8894, %r8890, %r8891, 30;
	shf.l.wrap.b32 	%r8895, %r8891, %r8890, 30;
	mov.b64 	%rd13610, {%r8895, %r8894};
	xor.b64  	%rd13611, %rd13610, %rd13609;
	shf.l.wrap.b32 	%r8896, %r8890, %r8891, 25;
	shf.l.wrap.b32 	%r8897, %r8891, %r8890, 25;
	mov.b64 	%rd13612, {%r8897, %r8896};
	xor.b64  	%rd13613, %rd13611, %rd13612;
	xor.b64  	%rd13614, %rd13592, %rd13538;
	xor.b64  	%rd13615, %rd13592, %rd13565;
	and.b64  	%rd13616, %rd13615, %rd13614;
	xor.b64  	%rd13617, %rd13616, %rd13592;
	add.s64 	%rd13618, %rd13607, %rd13617;
	add.s64 	%rd13619, %rd13618, %rd13613;
	add.s32 	%r8898, %r14444, 5;
	mul.wide.s32 	%rd13620, %r8898, 8;
	add.s64 	%rd13621, %rd13485, %rd13620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8899,%dummy}, %rd13608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8900}, %rd13608;
	}
	shf.r.wrap.b32 	%r8901, %r8900, %r8899, 14;
	shf.r.wrap.b32 	%r8902, %r8899, %r8900, 14;
	mov.b64 	%rd13622, {%r8902, %r8901};
	shf.r.wrap.b32 	%r8903, %r8900, %r8899, 18;
	shf.r.wrap.b32 	%r8904, %r8899, %r8900, 18;
	mov.b64 	%rd13623, {%r8904, %r8903};
	xor.b64  	%rd13624, %rd13623, %rd13622;
	shf.l.wrap.b32 	%r8905, %r8899, %r8900, 23;
	shf.l.wrap.b32 	%r8906, %r8900, %r8899, 23;
	mov.b64 	%rd13625, {%r8906, %r8905};
	xor.b64  	%rd13626, %rd13624, %rd13625;
	xor.b64  	%rd13627, %rd13581, %rd13554;
	and.b64  	%rd13628, %rd13608, %rd13627;
	xor.b64  	%rd13629, %rd13628, %rd13554;
	add.s64 	%rd13630, %rd13527, %rd21643;
	ld.const.u64 	%rd13631, [%rd13621];
	add.s64 	%rd13632, %rd13630, %rd13631;
	add.s64 	%rd13633, %rd13632, %rd13629;
	add.s64 	%rd13634, %rd13633, %rd13626;
	add.s64 	%rd13635, %rd13634, %rd13538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8907,%dummy}, %rd13619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8908}, %rd13619;
	}
	shf.r.wrap.b32 	%r8909, %r8908, %r8907, 28;
	shf.r.wrap.b32 	%r8910, %r8907, %r8908, 28;
	mov.b64 	%rd13636, {%r8910, %r8909};
	shf.l.wrap.b32 	%r8911, %r8907, %r8908, 30;
	shf.l.wrap.b32 	%r8912, %r8908, %r8907, 30;
	mov.b64 	%rd13637, {%r8912, %r8911};
	xor.b64  	%rd13638, %rd13637, %rd13636;
	shf.l.wrap.b32 	%r8913, %r8907, %r8908, 25;
	shf.l.wrap.b32 	%r8914, %r8908, %r8907, 25;
	mov.b64 	%rd13639, {%r8914, %r8913};
	xor.b64  	%rd13640, %rd13638, %rd13639;
	xor.b64  	%rd13641, %rd13619, %rd13565;
	xor.b64  	%rd13642, %rd13619, %rd13592;
	and.b64  	%rd13643, %rd13642, %rd13641;
	xor.b64  	%rd13644, %rd13643, %rd13619;
	add.s64 	%rd13645, %rd13634, %rd13644;
	add.s64 	%rd13646, %rd13645, %rd13640;
	add.s32 	%r8915, %r14444, 6;
	mul.wide.s32 	%rd13647, %r8915, 8;
	add.s64 	%rd13648, %rd13485, %rd13647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8916,%dummy}, %rd13635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8917}, %rd13635;
	}
	shf.r.wrap.b32 	%r8918, %r8917, %r8916, 14;
	shf.r.wrap.b32 	%r8919, %r8916, %r8917, 14;
	mov.b64 	%rd13649, {%r8919, %r8918};
	shf.r.wrap.b32 	%r8920, %r8917, %r8916, 18;
	shf.r.wrap.b32 	%r8921, %r8916, %r8917, 18;
	mov.b64 	%rd13650, {%r8921, %r8920};
	xor.b64  	%rd13651, %rd13650, %rd13649;
	shf.l.wrap.b32 	%r8922, %r8916, %r8917, 23;
	shf.l.wrap.b32 	%r8923, %r8917, %r8916, 23;
	mov.b64 	%rd13652, {%r8923, %r8922};
	xor.b64  	%rd13653, %rd13651, %rd13652;
	xor.b64  	%rd13654, %rd13608, %rd13581;
	and.b64  	%rd13655, %rd13635, %rd13654;
	xor.b64  	%rd13656, %rd13655, %rd13581;
	add.s64 	%rd13657, %rd13554, %rd21644;
	ld.const.u64 	%rd13658, [%rd13648];
	add.s64 	%rd13659, %rd13657, %rd13658;
	add.s64 	%rd13660, %rd13659, %rd13656;
	add.s64 	%rd13661, %rd13660, %rd13653;
	add.s64 	%rd13662, %rd13661, %rd13565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8924,%dummy}, %rd13646;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8925}, %rd13646;
	}
	shf.r.wrap.b32 	%r8926, %r8925, %r8924, 28;
	shf.r.wrap.b32 	%r8927, %r8924, %r8925, 28;
	mov.b64 	%rd13663, {%r8927, %r8926};
	shf.l.wrap.b32 	%r8928, %r8924, %r8925, 30;
	shf.l.wrap.b32 	%r8929, %r8925, %r8924, 30;
	mov.b64 	%rd13664, {%r8929, %r8928};
	xor.b64  	%rd13665, %rd13664, %rd13663;
	shf.l.wrap.b32 	%r8930, %r8924, %r8925, 25;
	shf.l.wrap.b32 	%r8931, %r8925, %r8924, 25;
	mov.b64 	%rd13666, {%r8931, %r8930};
	xor.b64  	%rd13667, %rd13665, %rd13666;
	xor.b64  	%rd13668, %rd13646, %rd13592;
	xor.b64  	%rd13669, %rd13646, %rd13619;
	and.b64  	%rd13670, %rd13669, %rd13668;
	xor.b64  	%rd13671, %rd13670, %rd13646;
	add.s64 	%rd13672, %rd13661, %rd13671;
	add.s64 	%rd13673, %rd13672, %rd13667;
	add.s32 	%r8932, %r14444, 7;
	mul.wide.s32 	%rd13674, %r8932, 8;
	add.s64 	%rd13675, %rd13485, %rd13674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8933,%dummy}, %rd13662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8934}, %rd13662;
	}
	shf.r.wrap.b32 	%r8935, %r8934, %r8933, 14;
	shf.r.wrap.b32 	%r8936, %r8933, %r8934, 14;
	mov.b64 	%rd13676, {%r8936, %r8935};
	shf.r.wrap.b32 	%r8937, %r8934, %r8933, 18;
	shf.r.wrap.b32 	%r8938, %r8933, %r8934, 18;
	mov.b64 	%rd13677, {%r8938, %r8937};
	xor.b64  	%rd13678, %rd13677, %rd13676;
	shf.l.wrap.b32 	%r8939, %r8933, %r8934, 23;
	shf.l.wrap.b32 	%r8940, %r8934, %r8933, 23;
	mov.b64 	%rd13679, {%r8940, %r8939};
	xor.b64  	%rd13680, %rd13678, %rd13679;
	xor.b64  	%rd13681, %rd13635, %rd13608;
	and.b64  	%rd13682, %rd13662, %rd13681;
	xor.b64  	%rd13683, %rd13682, %rd13608;
	add.s64 	%rd13684, %rd13581, %rd21645;
	ld.const.u64 	%rd13685, [%rd13675];
	add.s64 	%rd13686, %rd13684, %rd13685;
	add.s64 	%rd13687, %rd13686, %rd13683;
	add.s64 	%rd13688, %rd13687, %rd13680;
	add.s64 	%rd13689, %rd13688, %rd13592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8941,%dummy}, %rd13673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8942}, %rd13673;
	}
	shf.r.wrap.b32 	%r8943, %r8942, %r8941, 28;
	shf.r.wrap.b32 	%r8944, %r8941, %r8942, 28;
	mov.b64 	%rd13690, {%r8944, %r8943};
	shf.l.wrap.b32 	%r8945, %r8941, %r8942, 30;
	shf.l.wrap.b32 	%r8946, %r8942, %r8941, 30;
	mov.b64 	%rd13691, {%r8946, %r8945};
	xor.b64  	%rd13692, %rd13691, %rd13690;
	shf.l.wrap.b32 	%r8947, %r8941, %r8942, 25;
	shf.l.wrap.b32 	%r8948, %r8942, %r8941, 25;
	mov.b64 	%rd13693, {%r8948, %r8947};
	xor.b64  	%rd13694, %rd13692, %rd13693;
	xor.b64  	%rd13695, %rd13673, %rd13619;
	xor.b64  	%rd13696, %rd13673, %rd13646;
	and.b64  	%rd13697, %rd13696, %rd13695;
	xor.b64  	%rd13698, %rd13697, %rd13673;
	add.s64 	%rd13699, %rd13688, %rd13698;
	add.s64 	%rd13700, %rd13699, %rd13694;
	add.s32 	%r8949, %r14444, 8;
	mul.wide.s32 	%rd13701, %r8949, 8;
	add.s64 	%rd13702, %rd13485, %rd13701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8950,%dummy}, %rd13689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8951}, %rd13689;
	}
	shf.r.wrap.b32 	%r8952, %r8951, %r8950, 14;
	shf.r.wrap.b32 	%r8953, %r8950, %r8951, 14;
	mov.b64 	%rd13703, {%r8953, %r8952};
	shf.r.wrap.b32 	%r8954, %r8951, %r8950, 18;
	shf.r.wrap.b32 	%r8955, %r8950, %r8951, 18;
	mov.b64 	%rd13704, {%r8955, %r8954};
	xor.b64  	%rd13705, %rd13704, %rd13703;
	shf.l.wrap.b32 	%r8956, %r8950, %r8951, 23;
	shf.l.wrap.b32 	%r8957, %r8951, %r8950, 23;
	mov.b64 	%rd13706, {%r8957, %r8956};
	xor.b64  	%rd13707, %rd13705, %rd13706;
	xor.b64  	%rd13708, %rd13662, %rd13635;
	and.b64  	%rd13709, %rd13689, %rd13708;
	xor.b64  	%rd13710, %rd13709, %rd13635;
	add.s64 	%rd13711, %rd13608, %rd21629;
	ld.const.u64 	%rd13712, [%rd13702];
	add.s64 	%rd13713, %rd13711, %rd13712;
	add.s64 	%rd13714, %rd13713, %rd13710;
	add.s64 	%rd13715, %rd13714, %rd13707;
	add.s64 	%rd13716, %rd13715, %rd13619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8958,%dummy}, %rd13700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8959}, %rd13700;
	}
	shf.r.wrap.b32 	%r8960, %r8959, %r8958, 28;
	shf.r.wrap.b32 	%r8961, %r8958, %r8959, 28;
	mov.b64 	%rd13717, {%r8961, %r8960};
	shf.l.wrap.b32 	%r8962, %r8958, %r8959, 30;
	shf.l.wrap.b32 	%r8963, %r8959, %r8958, 30;
	mov.b64 	%rd13718, {%r8963, %r8962};
	xor.b64  	%rd13719, %rd13718, %rd13717;
	shf.l.wrap.b32 	%r8964, %r8958, %r8959, 25;
	shf.l.wrap.b32 	%r8965, %r8959, %r8958, 25;
	mov.b64 	%rd13720, {%r8965, %r8964};
	xor.b64  	%rd13721, %rd13719, %rd13720;
	xor.b64  	%rd13722, %rd13700, %rd13646;
	xor.b64  	%rd13723, %rd13700, %rd13673;
	and.b64  	%rd13724, %rd13723, %rd13722;
	xor.b64  	%rd13725, %rd13724, %rd13700;
	add.s64 	%rd13726, %rd13715, %rd13725;
	add.s64 	%rd13727, %rd13726, %rd13721;
	add.s32 	%r8966, %r14444, 9;
	mul.wide.s32 	%rd13728, %r8966, 8;
	add.s64 	%rd13729, %rd13485, %rd13728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8967,%dummy}, %rd13716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8968}, %rd13716;
	}
	shf.r.wrap.b32 	%r8969, %r8968, %r8967, 14;
	shf.r.wrap.b32 	%r8970, %r8967, %r8968, 14;
	mov.b64 	%rd13730, {%r8970, %r8969};
	shf.r.wrap.b32 	%r8971, %r8968, %r8967, 18;
	shf.r.wrap.b32 	%r8972, %r8967, %r8968, 18;
	mov.b64 	%rd13731, {%r8972, %r8971};
	xor.b64  	%rd13732, %rd13731, %rd13730;
	shf.l.wrap.b32 	%r8973, %r8967, %r8968, 23;
	shf.l.wrap.b32 	%r8974, %r8968, %r8967, 23;
	mov.b64 	%rd13733, {%r8974, %r8973};
	xor.b64  	%rd13734, %rd13732, %rd13733;
	xor.b64  	%rd13735, %rd13689, %rd13662;
	and.b64  	%rd13736, %rd13716, %rd13735;
	xor.b64  	%rd13737, %rd13736, %rd13662;
	add.s64 	%rd13738, %rd13635, %rd21628;
	ld.const.u64 	%rd13739, [%rd13729];
	add.s64 	%rd13740, %rd13738, %rd13739;
	add.s64 	%rd13741, %rd13740, %rd13737;
	add.s64 	%rd13742, %rd13741, %rd13734;
	add.s64 	%rd13743, %rd13742, %rd13646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8975,%dummy}, %rd13727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8976}, %rd13727;
	}
	shf.r.wrap.b32 	%r8977, %r8976, %r8975, 28;
	shf.r.wrap.b32 	%r8978, %r8975, %r8976, 28;
	mov.b64 	%rd13744, {%r8978, %r8977};
	shf.l.wrap.b32 	%r8979, %r8975, %r8976, 30;
	shf.l.wrap.b32 	%r8980, %r8976, %r8975, 30;
	mov.b64 	%rd13745, {%r8980, %r8979};
	xor.b64  	%rd13746, %rd13745, %rd13744;
	shf.l.wrap.b32 	%r8981, %r8975, %r8976, 25;
	shf.l.wrap.b32 	%r8982, %r8976, %r8975, 25;
	mov.b64 	%rd13747, {%r8982, %r8981};
	xor.b64  	%rd13748, %rd13746, %rd13747;
	xor.b64  	%rd13749, %rd13727, %rd13673;
	xor.b64  	%rd13750, %rd13727, %rd13700;
	and.b64  	%rd13751, %rd13750, %rd13749;
	xor.b64  	%rd13752, %rd13751, %rd13727;
	add.s64 	%rd13753, %rd13742, %rd13752;
	add.s64 	%rd13754, %rd13753, %rd13748;
	add.s32 	%r8983, %r14444, 10;
	mul.wide.s32 	%rd13755, %r8983, 8;
	add.s64 	%rd13756, %rd13485, %rd13755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8984,%dummy}, %rd13743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8985}, %rd13743;
	}
	shf.r.wrap.b32 	%r8986, %r8985, %r8984, 14;
	shf.r.wrap.b32 	%r8987, %r8984, %r8985, 14;
	mov.b64 	%rd13757, {%r8987, %r8986};
	shf.r.wrap.b32 	%r8988, %r8985, %r8984, 18;
	shf.r.wrap.b32 	%r8989, %r8984, %r8985, 18;
	mov.b64 	%rd13758, {%r8989, %r8988};
	xor.b64  	%rd13759, %rd13758, %rd13757;
	shf.l.wrap.b32 	%r8990, %r8984, %r8985, 23;
	shf.l.wrap.b32 	%r8991, %r8985, %r8984, 23;
	mov.b64 	%rd13760, {%r8991, %r8990};
	xor.b64  	%rd13761, %rd13759, %rd13760;
	xor.b64  	%rd13762, %rd13716, %rd13689;
	and.b64  	%rd13763, %rd13743, %rd13762;
	xor.b64  	%rd13764, %rd13763, %rd13689;
	add.s64 	%rd13765, %rd13662, %rd21627;
	ld.const.u64 	%rd13766, [%rd13756];
	add.s64 	%rd13767, %rd13765, %rd13766;
	add.s64 	%rd13768, %rd13767, %rd13764;
	add.s64 	%rd13769, %rd13768, %rd13761;
	add.s64 	%rd13770, %rd13769, %rd13673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8992,%dummy}, %rd13754;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8993}, %rd13754;
	}
	shf.r.wrap.b32 	%r8994, %r8993, %r8992, 28;
	shf.r.wrap.b32 	%r8995, %r8992, %r8993, 28;
	mov.b64 	%rd13771, {%r8995, %r8994};
	shf.l.wrap.b32 	%r8996, %r8992, %r8993, 30;
	shf.l.wrap.b32 	%r8997, %r8993, %r8992, 30;
	mov.b64 	%rd13772, {%r8997, %r8996};
	xor.b64  	%rd13773, %rd13772, %rd13771;
	shf.l.wrap.b32 	%r8998, %r8992, %r8993, 25;
	shf.l.wrap.b32 	%r8999, %r8993, %r8992, 25;
	mov.b64 	%rd13774, {%r8999, %r8998};
	xor.b64  	%rd13775, %rd13773, %rd13774;
	xor.b64  	%rd13776, %rd13754, %rd13700;
	xor.b64  	%rd13777, %rd13754, %rd13727;
	and.b64  	%rd13778, %rd13777, %rd13776;
	xor.b64  	%rd13779, %rd13778, %rd13754;
	add.s64 	%rd13780, %rd13769, %rd13779;
	add.s64 	%rd13781, %rd13780, %rd13775;
	add.s32 	%r9000, %r14444, 11;
	mul.wide.s32 	%rd13782, %r9000, 8;
	add.s64 	%rd13783, %rd13485, %rd13782;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9001,%dummy}, %rd13770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9002}, %rd13770;
	}
	shf.r.wrap.b32 	%r9003, %r9002, %r9001, 14;
	shf.r.wrap.b32 	%r9004, %r9001, %r9002, 14;
	mov.b64 	%rd13784, {%r9004, %r9003};
	shf.r.wrap.b32 	%r9005, %r9002, %r9001, 18;
	shf.r.wrap.b32 	%r9006, %r9001, %r9002, 18;
	mov.b64 	%rd13785, {%r9006, %r9005};
	xor.b64  	%rd13786, %rd13785, %rd13784;
	shf.l.wrap.b32 	%r9007, %r9001, %r9002, 23;
	shf.l.wrap.b32 	%r9008, %r9002, %r9001, 23;
	mov.b64 	%rd13787, {%r9008, %r9007};
	xor.b64  	%rd13788, %rd13786, %rd13787;
	xor.b64  	%rd13789, %rd13743, %rd13716;
	and.b64  	%rd13790, %rd13770, %rd13789;
	xor.b64  	%rd13791, %rd13790, %rd13716;
	add.s64 	%rd13792, %rd13689, %rd21626;
	ld.const.u64 	%rd13793, [%rd13783];
	add.s64 	%rd13794, %rd13792, %rd13793;
	add.s64 	%rd13795, %rd13794, %rd13791;
	add.s64 	%rd13796, %rd13795, %rd13788;
	add.s64 	%rd13797, %rd13796, %rd13700;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9009,%dummy}, %rd13781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9010}, %rd13781;
	}
	shf.r.wrap.b32 	%r9011, %r9010, %r9009, 28;
	shf.r.wrap.b32 	%r9012, %r9009, %r9010, 28;
	mov.b64 	%rd13798, {%r9012, %r9011};
	shf.l.wrap.b32 	%r9013, %r9009, %r9010, 30;
	shf.l.wrap.b32 	%r9014, %r9010, %r9009, 30;
	mov.b64 	%rd13799, {%r9014, %r9013};
	xor.b64  	%rd13800, %rd13799, %rd13798;
	shf.l.wrap.b32 	%r9015, %r9009, %r9010, 25;
	shf.l.wrap.b32 	%r9016, %r9010, %r9009, 25;
	mov.b64 	%rd13801, {%r9016, %r9015};
	xor.b64  	%rd13802, %rd13800, %rd13801;
	xor.b64  	%rd13803, %rd13781, %rd13727;
	xor.b64  	%rd13804, %rd13781, %rd13754;
	and.b64  	%rd13805, %rd13804, %rd13803;
	xor.b64  	%rd13806, %rd13805, %rd13781;
	add.s64 	%rd13807, %rd13796, %rd13806;
	add.s64 	%rd13808, %rd13807, %rd13802;
	add.s32 	%r9017, %r14444, 12;
	mul.wide.s32 	%rd13809, %r9017, 8;
	add.s64 	%rd13810, %rd13485, %rd13809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9018,%dummy}, %rd13797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9019}, %rd13797;
	}
	shf.r.wrap.b32 	%r9020, %r9019, %r9018, 14;
	shf.r.wrap.b32 	%r9021, %r9018, %r9019, 14;
	mov.b64 	%rd13811, {%r9021, %r9020};
	shf.r.wrap.b32 	%r9022, %r9019, %r9018, 18;
	shf.r.wrap.b32 	%r9023, %r9018, %r9019, 18;
	mov.b64 	%rd13812, {%r9023, %r9022};
	xor.b64  	%rd13813, %rd13812, %rd13811;
	shf.l.wrap.b32 	%r9024, %r9018, %r9019, 23;
	shf.l.wrap.b32 	%r9025, %r9019, %r9018, 23;
	mov.b64 	%rd13814, {%r9025, %r9024};
	xor.b64  	%rd13815, %rd13813, %rd13814;
	xor.b64  	%rd13816, %rd13770, %rd13743;
	and.b64  	%rd13817, %rd13797, %rd13816;
	xor.b64  	%rd13818, %rd13817, %rd13743;
	add.s64 	%rd13819, %rd13716, %rd21625;
	ld.const.u64 	%rd13820, [%rd13810];
	add.s64 	%rd13821, %rd13819, %rd13820;
	add.s64 	%rd13822, %rd13821, %rd13818;
	add.s64 	%rd13823, %rd13822, %rd13815;
	add.s64 	%rd21637, %rd13823, %rd13727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9026,%dummy}, %rd13808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9027}, %rd13808;
	}
	shf.r.wrap.b32 	%r9028, %r9027, %r9026, 28;
	shf.r.wrap.b32 	%r9029, %r9026, %r9027, 28;
	mov.b64 	%rd13824, {%r9029, %r9028};
	shf.l.wrap.b32 	%r9030, %r9026, %r9027, 30;
	shf.l.wrap.b32 	%r9031, %r9027, %r9026, 30;
	mov.b64 	%rd13825, {%r9031, %r9030};
	xor.b64  	%rd13826, %rd13825, %rd13824;
	shf.l.wrap.b32 	%r9032, %r9026, %r9027, 25;
	shf.l.wrap.b32 	%r9033, %r9027, %r9026, 25;
	mov.b64 	%rd13827, {%r9033, %r9032};
	xor.b64  	%rd13828, %rd13826, %rd13827;
	xor.b64  	%rd13829, %rd13808, %rd13754;
	xor.b64  	%rd13830, %rd13808, %rd13781;
	and.b64  	%rd13831, %rd13830, %rd13829;
	xor.b64  	%rd13832, %rd13831, %rd13808;
	add.s64 	%rd13833, %rd13823, %rd13832;
	add.s64 	%rd21633, %rd13833, %rd13828;
	add.s32 	%r9034, %r14444, 13;
	mul.wide.s32 	%rd13834, %r9034, 8;
	add.s64 	%rd13835, %rd13485, %rd13834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9035,%dummy}, %rd21637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9036}, %rd21637;
	}
	shf.r.wrap.b32 	%r9037, %r9036, %r9035, 14;
	shf.r.wrap.b32 	%r9038, %r9035, %r9036, 14;
	mov.b64 	%rd13836, {%r9038, %r9037};
	shf.r.wrap.b32 	%r9039, %r9036, %r9035, 18;
	shf.r.wrap.b32 	%r9040, %r9035, %r9036, 18;
	mov.b64 	%rd13837, {%r9040, %r9039};
	xor.b64  	%rd13838, %rd13837, %rd13836;
	shf.l.wrap.b32 	%r9041, %r9035, %r9036, 23;
	shf.l.wrap.b32 	%r9042, %r9036, %r9035, 23;
	mov.b64 	%rd13839, {%r9042, %r9041};
	xor.b64  	%rd13840, %rd13838, %rd13839;
	xor.b64  	%rd13841, %rd13797, %rd13770;
	and.b64  	%rd13842, %rd21637, %rd13841;
	xor.b64  	%rd13843, %rd13842, %rd13770;
	add.s64 	%rd13844, %rd13743, %rd21624;
	ld.const.u64 	%rd13845, [%rd13835];
	add.s64 	%rd13846, %rd13844, %rd13845;
	add.s64 	%rd13847, %rd13846, %rd13843;
	add.s64 	%rd13848, %rd13847, %rd13840;
	add.s64 	%rd21636, %rd13848, %rd13754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9043,%dummy}, %rd21633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9044}, %rd21633;
	}
	shf.r.wrap.b32 	%r9045, %r9044, %r9043, 28;
	shf.r.wrap.b32 	%r9046, %r9043, %r9044, 28;
	mov.b64 	%rd13849, {%r9046, %r9045};
	shf.l.wrap.b32 	%r9047, %r9043, %r9044, 30;
	shf.l.wrap.b32 	%r9048, %r9044, %r9043, 30;
	mov.b64 	%rd13850, {%r9048, %r9047};
	xor.b64  	%rd13851, %rd13850, %rd13849;
	shf.l.wrap.b32 	%r9049, %r9043, %r9044, 25;
	shf.l.wrap.b32 	%r9050, %r9044, %r9043, 25;
	mov.b64 	%rd13852, {%r9050, %r9049};
	xor.b64  	%rd13853, %rd13851, %rd13852;
	xor.b64  	%rd13854, %rd21633, %rd13781;
	xor.b64  	%rd13855, %rd21633, %rd13808;
	and.b64  	%rd13856, %rd13855, %rd13854;
	xor.b64  	%rd13857, %rd13856, %rd21633;
	add.s64 	%rd13858, %rd13848, %rd13857;
	add.s64 	%rd21632, %rd13858, %rd13853;
	add.s32 	%r9051, %r14444, 14;
	mul.wide.s32 	%rd13859, %r9051, 8;
	add.s64 	%rd13860, %rd13485, %rd13859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9052,%dummy}, %rd21636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9053}, %rd21636;
	}
	shf.r.wrap.b32 	%r9054, %r9053, %r9052, 14;
	shf.r.wrap.b32 	%r9055, %r9052, %r9053, 14;
	mov.b64 	%rd13861, {%r9055, %r9054};
	shf.r.wrap.b32 	%r9056, %r9053, %r9052, 18;
	shf.r.wrap.b32 	%r9057, %r9052, %r9053, 18;
	mov.b64 	%rd13862, {%r9057, %r9056};
	xor.b64  	%rd13863, %rd13862, %rd13861;
	shf.l.wrap.b32 	%r9058, %r9052, %r9053, 23;
	shf.l.wrap.b32 	%r9059, %r9053, %r9052, 23;
	mov.b64 	%rd13864, {%r9059, %r9058};
	xor.b64  	%rd13865, %rd13863, %rd13864;
	xor.b64  	%rd13866, %rd21637, %rd13797;
	and.b64  	%rd13867, %rd21636, %rd13866;
	xor.b64  	%rd13868, %rd13867, %rd13797;
	add.s64 	%rd13869, %rd13770, %rd21623;
	ld.const.u64 	%rd13870, [%rd13860];
	add.s64 	%rd13871, %rd13869, %rd13870;
	add.s64 	%rd13872, %rd13871, %rd13868;
	add.s64 	%rd13873, %rd13872, %rd13865;
	add.s64 	%rd21635, %rd13873, %rd13781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9060,%dummy}, %rd21632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9061}, %rd21632;
	}
	shf.r.wrap.b32 	%r9062, %r9061, %r9060, 28;
	shf.r.wrap.b32 	%r9063, %r9060, %r9061, 28;
	mov.b64 	%rd13874, {%r9063, %r9062};
	shf.l.wrap.b32 	%r9064, %r9060, %r9061, 30;
	shf.l.wrap.b32 	%r9065, %r9061, %r9060, 30;
	mov.b64 	%rd13875, {%r9065, %r9064};
	xor.b64  	%rd13876, %rd13875, %rd13874;
	shf.l.wrap.b32 	%r9066, %r9060, %r9061, 25;
	shf.l.wrap.b32 	%r9067, %r9061, %r9060, 25;
	mov.b64 	%rd13877, {%r9067, %r9066};
	xor.b64  	%rd13878, %rd13876, %rd13877;
	xor.b64  	%rd13879, %rd21632, %rd13808;
	xor.b64  	%rd13880, %rd21632, %rd21633;
	and.b64  	%rd13881, %rd13880, %rd13879;
	xor.b64  	%rd13882, %rd13881, %rd21632;
	add.s64 	%rd13883, %rd13873, %rd13882;
	add.s64 	%rd21631, %rd13883, %rd13878;
	add.s32 	%r9068, %r14444, 15;
	mul.wide.s32 	%rd13884, %r9068, 8;
	add.s64 	%rd13885, %rd13485, %rd13884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9069,%dummy}, %rd21635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9070}, %rd21635;
	}
	shf.r.wrap.b32 	%r9071, %r9070, %r9069, 14;
	shf.r.wrap.b32 	%r9072, %r9069, %r9070, 14;
	mov.b64 	%rd13886, {%r9072, %r9071};
	shf.r.wrap.b32 	%r9073, %r9070, %r9069, 18;
	shf.r.wrap.b32 	%r9074, %r9069, %r9070, 18;
	mov.b64 	%rd13887, {%r9074, %r9073};
	xor.b64  	%rd13888, %rd13887, %rd13886;
	shf.l.wrap.b32 	%r9075, %r9069, %r9070, 23;
	shf.l.wrap.b32 	%r9076, %r9070, %r9069, 23;
	mov.b64 	%rd13889, {%r9076, %r9075};
	xor.b64  	%rd13890, %rd13888, %rd13889;
	xor.b64  	%rd13891, %rd21636, %rd21637;
	and.b64  	%rd13892, %rd21635, %rd13891;
	xor.b64  	%rd13893, %rd13892, %rd21637;
	add.s64 	%rd13894, %rd13797, %rd21622;
	ld.const.u64 	%rd13895, [%rd13885];
	add.s64 	%rd13896, %rd13894, %rd13895;
	add.s64 	%rd13897, %rd13896, %rd13893;
	add.s64 	%rd13898, %rd13897, %rd13890;
	add.s64 	%rd21634, %rd13898, %rd13808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9077,%dummy}, %rd21631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9078}, %rd21631;
	}
	shf.r.wrap.b32 	%r9079, %r9078, %r9077, 28;
	shf.r.wrap.b32 	%r9080, %r9077, %r9078, 28;
	mov.b64 	%rd13899, {%r9080, %r9079};
	shf.l.wrap.b32 	%r9081, %r9077, %r9078, 30;
	shf.l.wrap.b32 	%r9082, %r9078, %r9077, 30;
	mov.b64 	%rd13900, {%r9082, %r9081};
	xor.b64  	%rd13901, %rd13900, %rd13899;
	shf.l.wrap.b32 	%r9083, %r9077, %r9078, 25;
	shf.l.wrap.b32 	%r9084, %r9078, %r9077, 25;
	mov.b64 	%rd13902, {%r9084, %r9083};
	xor.b64  	%rd13903, %rd13901, %rd13902;
	xor.b64  	%rd13904, %rd21631, %rd21633;
	xor.b64  	%rd13905, %rd21631, %rd21632;
	and.b64  	%rd13906, %rd13905, %rd13904;
	xor.b64  	%rd13907, %rd13906, %rd21631;
	add.s64 	%rd13908, %rd13898, %rd13907;
	add.s64 	%rd21630, %rd13908, %rd13903;
	add.s32 	%r14444, %r14444, 16;
	setp.lt.s32	%p157, %r14444, 80;
	@%p157 bra 	BB1_246;

	add.s64 	%rd21653, %rd1041, %rd21630;
	st.local.u64 	[%rd1], %rd21653;
	add.s64 	%rd21652, %rd1043, %rd21631;
	st.local.u64 	[%rd1+8], %rd21652;
	add.s64 	%rd21651, %rd1042, %rd21632;
	st.local.u64 	[%rd1+16], %rd21651;
	add.s64 	%rd21650, %rd1040, %rd21633;
	st.local.u64 	[%rd1+24], %rd21650;
	add.s64 	%rd21649, %rd1036, %rd21634;
	st.local.u64 	[%rd1+32], %rd21649;
	add.s64 	%rd21648, %rd1038, %rd21635;
	st.local.u64 	[%rd1+40], %rd21648;
	add.s64 	%rd21647, %rd1037, %rd21636;
	st.local.u64 	[%rd1+48], %rd21647;
	add.s64 	%rd21646, %rd1039, %rd21637;
	st.local.u64 	[%rd1+56], %rd21646;
	mov.u64 	%rd21654, 0;
	st.local.u64 	[%rd179], %rd21654;
	st.local.u64 	[%rd265], %rd21654;
	st.local.u64 	[%rd265+8], %rd21654;
	st.local.u64 	[%rd265+16], %rd21654;
	st.local.u64 	[%rd265+24], %rd21654;
	st.local.u64 	[%rd265+32], %rd21654;
	st.local.u64 	[%rd265+40], %rd21654;
	st.local.u64 	[%rd265+48], %rd21654;
	st.local.u64 	[%rd265+56], %rd21654;
	st.local.u64 	[%rd265+64], %rd21654;
	st.local.u64 	[%rd265+72], %rd21654;
	st.local.u64 	[%rd265+80], %rd21654;
	st.local.u64 	[%rd265+88], %rd21654;
	st.local.u64 	[%rd265+96], %rd21654;
	st.local.u64 	[%rd265+104], %rd21654;
	st.local.u64 	[%rd265+112], %rd21654;
	mov.u64 	%rd21655, %rd21654;
	mov.u64 	%rd21656, %rd21654;
	mov.u64 	%rd21657, %rd21654;
	mov.u64 	%rd21658, %rd21654;
	mov.u64 	%rd21659, %rd21654;
	mov.u64 	%rd21660, %rd21654;
	mov.u64 	%rd21661, %rd21654;
	mov.u64 	%rd21662, %rd21654;
	mov.u64 	%rd21663, %rd21654;
	mov.u64 	%rd21664, %rd21654;
	mov.u64 	%rd21665, %rd21654;
	mov.u64 	%rd21666, %rd21654;
	mov.u64 	%rd21667, %rd21654;
	mov.u64 	%rd21668, %rd21654;
	bra.uni 	BB1_248;

BB1_244:
	ld.local.u64 	%rd21667, [%rd265];
	ld.local.u64 	%rd21666, [%rd265+8];
	ld.local.u64 	%rd21665, [%rd265+16];
	ld.local.u64 	%rd21664, [%rd265+24];
	ld.local.u64 	%rd21663, [%rd265+32];
	ld.local.u64 	%rd21662, [%rd265+40];
	ld.local.u64 	%rd21661, [%rd265+48];
	ld.local.u64 	%rd21660, [%rd265+56];
	ld.local.u64 	%rd21659, [%rd265+64];
	ld.local.u64 	%rd21658, [%rd265+72];
	ld.local.u64 	%rd21657, [%rd265+80];
	ld.local.u64 	%rd21656, [%rd265+88];
	ld.local.u64 	%rd21655, [%rd265+96];
	ld.local.u64 	%rd21654, [%rd265+104];
	ld.local.u64 	%rd21653, [%rd1];
	ld.local.u64 	%rd21652, [%rd1+8];
	ld.local.u64 	%rd21651, [%rd1+16];
	ld.local.u64 	%rd21650, [%rd1+24];
	ld.local.u64 	%rd21649, [%rd1+32];
	ld.local.u64 	%rd21648, [%rd1+40];
	ld.local.u64 	%rd21647, [%rd1+48];
	ld.local.u64 	%rd21646, [%rd1+56];

BB1_248:
	ld.local.u32 	%r9086, [%rd1+192];
	shl.b32 	%r9087, %r9086, 3;
	cvt.s64.s32	%rd13924, %r9087;
	st.local.u64 	[%rd265+112], %rd13924;
	shr.u64 	%rd13925, %rd21668, 32;
	shr.u64 	%rd13926, %rd21667, 32;
	shr.u64 	%rd13927, %rd21666, 32;
	shr.u64 	%rd13928, %rd21665, 32;
	shr.u64 	%rd13929, %rd21664, 32;
	shr.u64 	%rd13930, %rd21663, 32;
	shr.u64 	%rd13931, %rd21662, 32;
	shr.u64 	%rd13932, %rd21661, 32;
	shr.u64 	%rd13933, %rd21660, 32;
	shr.u64 	%rd13934, %rd21659, 32;
	shr.u64 	%rd13935, %rd21658, 32;
	shr.u64 	%rd13936, %rd21657, 32;
	shr.u64 	%rd13937, %rd21656, 32;
	shr.u64 	%rd13938, %rd21655, 32;
	shr.u64 	%rd13939, %rd21654, 32;
	shr.u64 	%rd13940, %rd13924, 32;
	bfi.b64 	%rd21685, %rd13925, %rd21668, 32, 32;
	bfi.b64 	%rd21686, %rd13926, %rd21667, 32, 32;
	bfi.b64 	%rd21687, %rd13927, %rd21666, 32, 32;
	bfi.b64 	%rd21688, %rd13928, %rd21665, 32, 32;
	bfi.b64 	%rd21689, %rd13929, %rd21664, 32, 32;
	bfi.b64 	%rd21690, %rd13930, %rd21663, 32, 32;
	bfi.b64 	%rd21691, %rd13931, %rd21662, 32, 32;
	bfi.b64 	%rd21692, %rd13932, %rd21661, 32, 32;
	bfi.b64 	%rd21676, %rd13933, %rd21660, 32, 32;
	bfi.b64 	%rd21675, %rd13934, %rd21659, 32, 32;
	bfi.b64 	%rd21674, %rd13935, %rd21658, 32, 32;
	bfi.b64 	%rd21673, %rd13936, %rd21657, 32, 32;
	bfi.b64 	%rd21672, %rd13937, %rd21656, 32, 32;
	bfi.b64 	%rd21671, %rd13938, %rd21655, 32, 32;
	bfi.b64 	%rd21670, %rd13939, %rd21654, 32, 32;
	cvt.u32.u64	%r9088, %rd13940;
	mov.b64	%rd21669, {%r9087, %r9088};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9089,%dummy}, %rd21649;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9090}, %rd21649;
	}
	shf.r.wrap.b32 	%r9091, %r9090, %r9089, 18;
	shf.r.wrap.b32 	%r9092, %r9089, %r9090, 18;
	mov.b64 	%rd13941, {%r9092, %r9091};
	shf.r.wrap.b32 	%r9093, %r9090, %r9089, 14;
	shf.r.wrap.b32 	%r9094, %r9089, %r9090, 14;
	mov.b64 	%rd13942, {%r9094, %r9093};
	xor.b64  	%rd13943, %rd13941, %rd13942;
	shf.l.wrap.b32 	%r9095, %r9089, %r9090, 23;
	shf.l.wrap.b32 	%r9096, %r9090, %r9089, 23;
	mov.b64 	%rd13944, {%r9096, %r9095};
	xor.b64  	%rd13945, %rd13943, %rd13944;
	xor.b64  	%rd13946, %rd21647, %rd21648;
	and.b64  	%rd13947, %rd13946, %rd21649;
	xor.b64  	%rd13948, %rd13947, %rd21647;
	add.s64 	%rd13949, %rd21646, %rd21685;
	add.s64 	%rd13950, %rd13949, %rd21452;
	add.s64 	%rd13951, %rd13950, %rd13948;
	add.s64 	%rd13952, %rd13951, %rd13945;
	add.s64 	%rd13953, %rd13952, %rd21650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9097}, %rd21653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9098,%dummy}, %rd21653;
	}
	shf.l.wrap.b32 	%r9099, %r9098, %r9097, 30;
	shf.l.wrap.b32 	%r9100, %r9097, %r9098, 30;
	mov.b64 	%rd13954, {%r9100, %r9099};
	shf.r.wrap.b32 	%r9101, %r9097, %r9098, 28;
	shf.r.wrap.b32 	%r9102, %r9098, %r9097, 28;
	mov.b64 	%rd13955, {%r9102, %r9101};
	xor.b64  	%rd13956, %rd13954, %rd13955;
	shf.l.wrap.b32 	%r9103, %r9098, %r9097, 25;
	shf.l.wrap.b32 	%r9104, %r9097, %r9098, 25;
	mov.b64 	%rd13957, {%r9104, %r9103};
	xor.b64  	%rd13958, %rd13956, %rd13957;
	xor.b64  	%rd13959, %rd21652, %rd21653;
	xor.b64  	%rd13960, %rd21651, %rd21653;
	and.b64  	%rd13961, %rd13960, %rd13959;
	xor.b64  	%rd13962, %rd13961, %rd21653;
	add.s64 	%rd13963, %rd13952, %rd13962;
	add.s64 	%rd13964, %rd13963, %rd13958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9105,%dummy}, %rd13953;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9106}, %rd13953;
	}
	shf.r.wrap.b32 	%r9107, %r9106, %r9105, 14;
	shf.r.wrap.b32 	%r9108, %r9105, %r9106, 14;
	mov.b64 	%rd13965, {%r9108, %r9107};
	shf.r.wrap.b32 	%r9109, %r9106, %r9105, 18;
	shf.r.wrap.b32 	%r9110, %r9105, %r9106, 18;
	mov.b64 	%rd13966, {%r9110, %r9109};
	xor.b64  	%rd13967, %rd13966, %rd13965;
	shf.l.wrap.b32 	%r9111, %r9105, %r9106, 23;
	shf.l.wrap.b32 	%r9112, %r9106, %r9105, 23;
	mov.b64 	%rd13968, {%r9112, %r9111};
	xor.b64  	%rd13969, %rd13967, %rd13968;
	xor.b64  	%rd13970, %rd21648, %rd21649;
	and.b64  	%rd13971, %rd13953, %rd13970;
	xor.b64  	%rd13972, %rd13971, %rd21648;
	add.s64 	%rd13973, %rd21647, %rd21686;
	add.s64 	%rd13974, %rd13973, %rd21451;
	add.s64 	%rd13975, %rd13974, %rd13972;
	add.s64 	%rd13976, %rd13975, %rd13969;
	add.s64 	%rd13977, %rd13976, %rd21651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9113,%dummy}, %rd13964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9114}, %rd13964;
	}
	shf.r.wrap.b32 	%r9115, %r9114, %r9113, 28;
	shf.r.wrap.b32 	%r9116, %r9113, %r9114, 28;
	mov.b64 	%rd13978, {%r9116, %r9115};
	shf.l.wrap.b32 	%r9117, %r9113, %r9114, 30;
	shf.l.wrap.b32 	%r9118, %r9114, %r9113, 30;
	mov.b64 	%rd13979, {%r9118, %r9117};
	xor.b64  	%rd13980, %rd13979, %rd13978;
	shf.l.wrap.b32 	%r9119, %r9113, %r9114, 25;
	shf.l.wrap.b32 	%r9120, %r9114, %r9113, 25;
	mov.b64 	%rd13981, {%r9120, %r9119};
	xor.b64  	%rd13982, %rd13980, %rd13981;
	xor.b64  	%rd13983, %rd13964, %rd21652;
	xor.b64  	%rd13984, %rd13964, %rd21653;
	and.b64  	%rd13985, %rd13984, %rd13983;
	xor.b64  	%rd13986, %rd13985, %rd13964;
	add.s64 	%rd13987, %rd13976, %rd13986;
	add.s64 	%rd13988, %rd13987, %rd13982;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9121,%dummy}, %rd13977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9122}, %rd13977;
	}
	shf.r.wrap.b32 	%r9123, %r9122, %r9121, 14;
	shf.r.wrap.b32 	%r9124, %r9121, %r9122, 14;
	mov.b64 	%rd13989, {%r9124, %r9123};
	shf.r.wrap.b32 	%r9125, %r9122, %r9121, 18;
	shf.r.wrap.b32 	%r9126, %r9121, %r9122, 18;
	mov.b64 	%rd13990, {%r9126, %r9125};
	xor.b64  	%rd13991, %rd13990, %rd13989;
	shf.l.wrap.b32 	%r9127, %r9121, %r9122, 23;
	shf.l.wrap.b32 	%r9128, %r9122, %r9121, 23;
	mov.b64 	%rd13992, {%r9128, %r9127};
	xor.b64  	%rd13993, %rd13991, %rd13992;
	xor.b64  	%rd13994, %rd13953, %rd21649;
	and.b64  	%rd13995, %rd13977, %rd13994;
	xor.b64  	%rd13996, %rd13995, %rd21649;
	add.s64 	%rd13997, %rd21648, %rd21687;
	add.s64 	%rd13998, %rd13997, %rd21450;
	add.s64 	%rd13999, %rd13998, %rd13996;
	add.s64 	%rd14000, %rd13999, %rd13993;
	add.s64 	%rd14001, %rd14000, %rd21652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9129,%dummy}, %rd13988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9130}, %rd13988;
	}
	shf.r.wrap.b32 	%r9131, %r9130, %r9129, 28;
	shf.r.wrap.b32 	%r9132, %r9129, %r9130, 28;
	mov.b64 	%rd14002, {%r9132, %r9131};
	shf.l.wrap.b32 	%r9133, %r9129, %r9130, 30;
	shf.l.wrap.b32 	%r9134, %r9130, %r9129, 30;
	mov.b64 	%rd14003, {%r9134, %r9133};
	xor.b64  	%rd14004, %rd14003, %rd14002;
	shf.l.wrap.b32 	%r9135, %r9129, %r9130, 25;
	shf.l.wrap.b32 	%r9136, %r9130, %r9129, 25;
	mov.b64 	%rd14005, {%r9136, %r9135};
	xor.b64  	%rd14006, %rd14004, %rd14005;
	xor.b64  	%rd14007, %rd13988, %rd21653;
	xor.b64  	%rd14008, %rd13988, %rd13964;
	and.b64  	%rd14009, %rd14008, %rd14007;
	xor.b64  	%rd14010, %rd14009, %rd13988;
	add.s64 	%rd14011, %rd14000, %rd14010;
	add.s64 	%rd14012, %rd14011, %rd14006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9137,%dummy}, %rd14001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9138}, %rd14001;
	}
	shf.r.wrap.b32 	%r9139, %r9138, %r9137, 14;
	shf.r.wrap.b32 	%r9140, %r9137, %r9138, 14;
	mov.b64 	%rd14013, {%r9140, %r9139};
	shf.r.wrap.b32 	%r9141, %r9138, %r9137, 18;
	shf.r.wrap.b32 	%r9142, %r9137, %r9138, 18;
	mov.b64 	%rd14014, {%r9142, %r9141};
	xor.b64  	%rd14015, %rd14014, %rd14013;
	shf.l.wrap.b32 	%r9143, %r9137, %r9138, 23;
	shf.l.wrap.b32 	%r9144, %r9138, %r9137, 23;
	mov.b64 	%rd14016, {%r9144, %r9143};
	xor.b64  	%rd14017, %rd14015, %rd14016;
	xor.b64  	%rd14018, %rd13977, %rd13953;
	and.b64  	%rd14019, %rd14001, %rd14018;
	xor.b64  	%rd14020, %rd14019, %rd13953;
	add.s64 	%rd14021, %rd21649, %rd21688;
	add.s64 	%rd14022, %rd14021, %rd21449;
	add.s64 	%rd14023, %rd14022, %rd14020;
	add.s64 	%rd14024, %rd14023, %rd14017;
	add.s64 	%rd14025, %rd14024, %rd21653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9145,%dummy}, %rd14012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9146}, %rd14012;
	}
	shf.r.wrap.b32 	%r9147, %r9146, %r9145, 28;
	shf.r.wrap.b32 	%r9148, %r9145, %r9146, 28;
	mov.b64 	%rd14026, {%r9148, %r9147};
	shf.l.wrap.b32 	%r9149, %r9145, %r9146, 30;
	shf.l.wrap.b32 	%r9150, %r9146, %r9145, 30;
	mov.b64 	%rd14027, {%r9150, %r9149};
	xor.b64  	%rd14028, %rd14027, %rd14026;
	shf.l.wrap.b32 	%r9151, %r9145, %r9146, 25;
	shf.l.wrap.b32 	%r9152, %r9146, %r9145, 25;
	mov.b64 	%rd14029, {%r9152, %r9151};
	xor.b64  	%rd14030, %rd14028, %rd14029;
	xor.b64  	%rd14031, %rd14012, %rd13964;
	xor.b64  	%rd14032, %rd14012, %rd13988;
	and.b64  	%rd14033, %rd14032, %rd14031;
	xor.b64  	%rd14034, %rd14033, %rd14012;
	add.s64 	%rd14035, %rd14024, %rd14034;
	add.s64 	%rd14036, %rd14035, %rd14030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9153,%dummy}, %rd14025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9154}, %rd14025;
	}
	shf.r.wrap.b32 	%r9155, %r9154, %r9153, 14;
	shf.r.wrap.b32 	%r9156, %r9153, %r9154, 14;
	mov.b64 	%rd14037, {%r9156, %r9155};
	shf.r.wrap.b32 	%r9157, %r9154, %r9153, 18;
	shf.r.wrap.b32 	%r9158, %r9153, %r9154, 18;
	mov.b64 	%rd14038, {%r9158, %r9157};
	xor.b64  	%rd14039, %rd14038, %rd14037;
	shf.l.wrap.b32 	%r9159, %r9153, %r9154, 23;
	shf.l.wrap.b32 	%r9160, %r9154, %r9153, 23;
	mov.b64 	%rd14040, {%r9160, %r9159};
	xor.b64  	%rd14041, %rd14039, %rd14040;
	xor.b64  	%rd14042, %rd14001, %rd13977;
	and.b64  	%rd14043, %rd14025, %rd14042;
	xor.b64  	%rd14044, %rd14043, %rd13977;
	add.s64 	%rd14045, %rd13953, %rd21689;
	add.s64 	%rd14046, %rd14045, %rd21448;
	add.s64 	%rd14047, %rd14046, %rd14044;
	add.s64 	%rd14048, %rd14047, %rd14041;
	add.s64 	%rd14049, %rd14048, %rd13964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9161,%dummy}, %rd14036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9162}, %rd14036;
	}
	shf.r.wrap.b32 	%r9163, %r9162, %r9161, 28;
	shf.r.wrap.b32 	%r9164, %r9161, %r9162, 28;
	mov.b64 	%rd14050, {%r9164, %r9163};
	shf.l.wrap.b32 	%r9165, %r9161, %r9162, 30;
	shf.l.wrap.b32 	%r9166, %r9162, %r9161, 30;
	mov.b64 	%rd14051, {%r9166, %r9165};
	xor.b64  	%rd14052, %rd14051, %rd14050;
	shf.l.wrap.b32 	%r9167, %r9161, %r9162, 25;
	shf.l.wrap.b32 	%r9168, %r9162, %r9161, 25;
	mov.b64 	%rd14053, {%r9168, %r9167};
	xor.b64  	%rd14054, %rd14052, %rd14053;
	xor.b64  	%rd14055, %rd14036, %rd13988;
	xor.b64  	%rd14056, %rd14036, %rd14012;
	and.b64  	%rd14057, %rd14056, %rd14055;
	xor.b64  	%rd14058, %rd14057, %rd14036;
	add.s64 	%rd14059, %rd14048, %rd14058;
	add.s64 	%rd14060, %rd14059, %rd14054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9169,%dummy}, %rd14049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9170}, %rd14049;
	}
	shf.r.wrap.b32 	%r9171, %r9170, %r9169, 14;
	shf.r.wrap.b32 	%r9172, %r9169, %r9170, 14;
	mov.b64 	%rd14061, {%r9172, %r9171};
	shf.r.wrap.b32 	%r9173, %r9170, %r9169, 18;
	shf.r.wrap.b32 	%r9174, %r9169, %r9170, 18;
	mov.b64 	%rd14062, {%r9174, %r9173};
	xor.b64  	%rd14063, %rd14062, %rd14061;
	shf.l.wrap.b32 	%r9175, %r9169, %r9170, 23;
	shf.l.wrap.b32 	%r9176, %r9170, %r9169, 23;
	mov.b64 	%rd14064, {%r9176, %r9175};
	xor.b64  	%rd14065, %rd14063, %rd14064;
	xor.b64  	%rd14066, %rd14025, %rd14001;
	and.b64  	%rd14067, %rd14049, %rd14066;
	xor.b64  	%rd14068, %rd14067, %rd14001;
	add.s64 	%rd14069, %rd13977, %rd21690;
	add.s64 	%rd14070, %rd14069, %rd21447;
	add.s64 	%rd14071, %rd14070, %rd14068;
	add.s64 	%rd14072, %rd14071, %rd14065;
	add.s64 	%rd14073, %rd14072, %rd13988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9177,%dummy}, %rd14060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9178}, %rd14060;
	}
	shf.r.wrap.b32 	%r9179, %r9178, %r9177, 28;
	shf.r.wrap.b32 	%r9180, %r9177, %r9178, 28;
	mov.b64 	%rd14074, {%r9180, %r9179};
	shf.l.wrap.b32 	%r9181, %r9177, %r9178, 30;
	shf.l.wrap.b32 	%r9182, %r9178, %r9177, 30;
	mov.b64 	%rd14075, {%r9182, %r9181};
	xor.b64  	%rd14076, %rd14075, %rd14074;
	shf.l.wrap.b32 	%r9183, %r9177, %r9178, 25;
	shf.l.wrap.b32 	%r9184, %r9178, %r9177, 25;
	mov.b64 	%rd14077, {%r9184, %r9183};
	xor.b64  	%rd14078, %rd14076, %rd14077;
	xor.b64  	%rd14079, %rd14060, %rd14012;
	xor.b64  	%rd14080, %rd14060, %rd14036;
	and.b64  	%rd14081, %rd14080, %rd14079;
	xor.b64  	%rd14082, %rd14081, %rd14060;
	add.s64 	%rd14083, %rd14072, %rd14082;
	add.s64 	%rd14084, %rd14083, %rd14078;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9185,%dummy}, %rd14073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9186}, %rd14073;
	}
	shf.r.wrap.b32 	%r9187, %r9186, %r9185, 14;
	shf.r.wrap.b32 	%r9188, %r9185, %r9186, 14;
	mov.b64 	%rd14085, {%r9188, %r9187};
	shf.r.wrap.b32 	%r9189, %r9186, %r9185, 18;
	shf.r.wrap.b32 	%r9190, %r9185, %r9186, 18;
	mov.b64 	%rd14086, {%r9190, %r9189};
	xor.b64  	%rd14087, %rd14086, %rd14085;
	shf.l.wrap.b32 	%r9191, %r9185, %r9186, 23;
	shf.l.wrap.b32 	%r9192, %r9186, %r9185, 23;
	mov.b64 	%rd14088, {%r9192, %r9191};
	xor.b64  	%rd14089, %rd14087, %rd14088;
	xor.b64  	%rd14090, %rd14049, %rd14025;
	and.b64  	%rd14091, %rd14073, %rd14090;
	xor.b64  	%rd14092, %rd14091, %rd14025;
	add.s64 	%rd14093, %rd14001, %rd21691;
	add.s64 	%rd14094, %rd14093, %rd21446;
	add.s64 	%rd14095, %rd14094, %rd14092;
	add.s64 	%rd14096, %rd14095, %rd14089;
	add.s64 	%rd14097, %rd14096, %rd14012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9193,%dummy}, %rd14084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9194}, %rd14084;
	}
	shf.r.wrap.b32 	%r9195, %r9194, %r9193, 28;
	shf.r.wrap.b32 	%r9196, %r9193, %r9194, 28;
	mov.b64 	%rd14098, {%r9196, %r9195};
	shf.l.wrap.b32 	%r9197, %r9193, %r9194, 30;
	shf.l.wrap.b32 	%r9198, %r9194, %r9193, 30;
	mov.b64 	%rd14099, {%r9198, %r9197};
	xor.b64  	%rd14100, %rd14099, %rd14098;
	shf.l.wrap.b32 	%r9199, %r9193, %r9194, 25;
	shf.l.wrap.b32 	%r9200, %r9194, %r9193, 25;
	mov.b64 	%rd14101, {%r9200, %r9199};
	xor.b64  	%rd14102, %rd14100, %rd14101;
	xor.b64  	%rd14103, %rd14084, %rd14036;
	xor.b64  	%rd14104, %rd14084, %rd14060;
	and.b64  	%rd14105, %rd14104, %rd14103;
	xor.b64  	%rd14106, %rd14105, %rd14084;
	add.s64 	%rd14107, %rd14096, %rd14106;
	add.s64 	%rd14108, %rd14107, %rd14102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9201,%dummy}, %rd14097;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9202}, %rd14097;
	}
	shf.r.wrap.b32 	%r9203, %r9202, %r9201, 14;
	shf.r.wrap.b32 	%r9204, %r9201, %r9202, 14;
	mov.b64 	%rd14109, {%r9204, %r9203};
	shf.r.wrap.b32 	%r9205, %r9202, %r9201, 18;
	shf.r.wrap.b32 	%r9206, %r9201, %r9202, 18;
	mov.b64 	%rd14110, {%r9206, %r9205};
	xor.b64  	%rd14111, %rd14110, %rd14109;
	shf.l.wrap.b32 	%r9207, %r9201, %r9202, 23;
	shf.l.wrap.b32 	%r9208, %r9202, %r9201, 23;
	mov.b64 	%rd14112, {%r9208, %r9207};
	xor.b64  	%rd14113, %rd14111, %rd14112;
	xor.b64  	%rd14114, %rd14073, %rd14049;
	and.b64  	%rd14115, %rd14097, %rd14114;
	xor.b64  	%rd14116, %rd14115, %rd14049;
	add.s64 	%rd14117, %rd14025, %rd21692;
	add.s64 	%rd14118, %rd14117, %rd21445;
	add.s64 	%rd14119, %rd14118, %rd14116;
	add.s64 	%rd14120, %rd14119, %rd14113;
	add.s64 	%rd14121, %rd14120, %rd14036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9209,%dummy}, %rd14108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9210}, %rd14108;
	}
	shf.r.wrap.b32 	%r9211, %r9210, %r9209, 28;
	shf.r.wrap.b32 	%r9212, %r9209, %r9210, 28;
	mov.b64 	%rd14122, {%r9212, %r9211};
	shf.l.wrap.b32 	%r9213, %r9209, %r9210, 30;
	shf.l.wrap.b32 	%r9214, %r9210, %r9209, 30;
	mov.b64 	%rd14123, {%r9214, %r9213};
	xor.b64  	%rd14124, %rd14123, %rd14122;
	shf.l.wrap.b32 	%r9215, %r9209, %r9210, 25;
	shf.l.wrap.b32 	%r9216, %r9210, %r9209, 25;
	mov.b64 	%rd14125, {%r9216, %r9215};
	xor.b64  	%rd14126, %rd14124, %rd14125;
	xor.b64  	%rd14127, %rd14108, %rd14060;
	xor.b64  	%rd14128, %rd14108, %rd14084;
	and.b64  	%rd14129, %rd14128, %rd14127;
	xor.b64  	%rd14130, %rd14129, %rd14108;
	add.s64 	%rd14131, %rd14120, %rd14130;
	add.s64 	%rd14132, %rd14131, %rd14126;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9217,%dummy}, %rd14121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9218}, %rd14121;
	}
	shf.r.wrap.b32 	%r9219, %r9218, %r9217, 14;
	shf.r.wrap.b32 	%r9220, %r9217, %r9218, 14;
	mov.b64 	%rd14133, {%r9220, %r9219};
	shf.r.wrap.b32 	%r9221, %r9218, %r9217, 18;
	shf.r.wrap.b32 	%r9222, %r9217, %r9218, 18;
	mov.b64 	%rd14134, {%r9222, %r9221};
	xor.b64  	%rd14135, %rd14134, %rd14133;
	shf.l.wrap.b32 	%r9223, %r9217, %r9218, 23;
	shf.l.wrap.b32 	%r9224, %r9218, %r9217, 23;
	mov.b64 	%rd14136, {%r9224, %r9223};
	xor.b64  	%rd14137, %rd14135, %rd14136;
	xor.b64  	%rd14138, %rd14097, %rd14073;
	and.b64  	%rd14139, %rd14121, %rd14138;
	xor.b64  	%rd14140, %rd14139, %rd14073;
	add.s64 	%rd14141, %rd14049, %rd21676;
	add.s64 	%rd14142, %rd14141, %rd21444;
	add.s64 	%rd14143, %rd14142, %rd14140;
	add.s64 	%rd14144, %rd14143, %rd14137;
	add.s64 	%rd14145, %rd14144, %rd14060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9225,%dummy}, %rd14132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9226}, %rd14132;
	}
	shf.r.wrap.b32 	%r9227, %r9226, %r9225, 28;
	shf.r.wrap.b32 	%r9228, %r9225, %r9226, 28;
	mov.b64 	%rd14146, {%r9228, %r9227};
	shf.l.wrap.b32 	%r9229, %r9225, %r9226, 30;
	shf.l.wrap.b32 	%r9230, %r9226, %r9225, 30;
	mov.b64 	%rd14147, {%r9230, %r9229};
	xor.b64  	%rd14148, %rd14147, %rd14146;
	shf.l.wrap.b32 	%r9231, %r9225, %r9226, 25;
	shf.l.wrap.b32 	%r9232, %r9226, %r9225, 25;
	mov.b64 	%rd14149, {%r9232, %r9231};
	xor.b64  	%rd14150, %rd14148, %rd14149;
	xor.b64  	%rd14151, %rd14132, %rd14084;
	xor.b64  	%rd14152, %rd14132, %rd14108;
	and.b64  	%rd14153, %rd14152, %rd14151;
	xor.b64  	%rd14154, %rd14153, %rd14132;
	add.s64 	%rd14155, %rd14144, %rd14154;
	add.s64 	%rd14156, %rd14155, %rd14150;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9233,%dummy}, %rd14145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9234}, %rd14145;
	}
	shf.r.wrap.b32 	%r9235, %r9234, %r9233, 14;
	shf.r.wrap.b32 	%r9236, %r9233, %r9234, 14;
	mov.b64 	%rd14157, {%r9236, %r9235};
	shf.r.wrap.b32 	%r9237, %r9234, %r9233, 18;
	shf.r.wrap.b32 	%r9238, %r9233, %r9234, 18;
	mov.b64 	%rd14158, {%r9238, %r9237};
	xor.b64  	%rd14159, %rd14158, %rd14157;
	shf.l.wrap.b32 	%r9239, %r9233, %r9234, 23;
	shf.l.wrap.b32 	%r9240, %r9234, %r9233, 23;
	mov.b64 	%rd14160, {%r9240, %r9239};
	xor.b64  	%rd14161, %rd14159, %rd14160;
	xor.b64  	%rd14162, %rd14121, %rd14097;
	and.b64  	%rd14163, %rd14145, %rd14162;
	xor.b64  	%rd14164, %rd14163, %rd14097;
	add.s64 	%rd14165, %rd14073, %rd21675;
	add.s64 	%rd14166, %rd14165, %rd21443;
	add.s64 	%rd14167, %rd14166, %rd14164;
	add.s64 	%rd14168, %rd14167, %rd14161;
	add.s64 	%rd14169, %rd14168, %rd14084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9241,%dummy}, %rd14156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9242}, %rd14156;
	}
	shf.r.wrap.b32 	%r9243, %r9242, %r9241, 28;
	shf.r.wrap.b32 	%r9244, %r9241, %r9242, 28;
	mov.b64 	%rd14170, {%r9244, %r9243};
	shf.l.wrap.b32 	%r9245, %r9241, %r9242, 30;
	shf.l.wrap.b32 	%r9246, %r9242, %r9241, 30;
	mov.b64 	%rd14171, {%r9246, %r9245};
	xor.b64  	%rd14172, %rd14171, %rd14170;
	shf.l.wrap.b32 	%r9247, %r9241, %r9242, 25;
	shf.l.wrap.b32 	%r9248, %r9242, %r9241, 25;
	mov.b64 	%rd14173, {%r9248, %r9247};
	xor.b64  	%rd14174, %rd14172, %rd14173;
	xor.b64  	%rd14175, %rd14156, %rd14108;
	xor.b64  	%rd14176, %rd14156, %rd14132;
	and.b64  	%rd14177, %rd14176, %rd14175;
	xor.b64  	%rd14178, %rd14177, %rd14156;
	add.s64 	%rd14179, %rd14168, %rd14178;
	add.s64 	%rd14180, %rd14179, %rd14174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9249,%dummy}, %rd14169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9250}, %rd14169;
	}
	shf.r.wrap.b32 	%r9251, %r9250, %r9249, 14;
	shf.r.wrap.b32 	%r9252, %r9249, %r9250, 14;
	mov.b64 	%rd14181, {%r9252, %r9251};
	shf.r.wrap.b32 	%r9253, %r9250, %r9249, 18;
	shf.r.wrap.b32 	%r9254, %r9249, %r9250, 18;
	mov.b64 	%rd14182, {%r9254, %r9253};
	xor.b64  	%rd14183, %rd14182, %rd14181;
	shf.l.wrap.b32 	%r9255, %r9249, %r9250, 23;
	shf.l.wrap.b32 	%r9256, %r9250, %r9249, 23;
	mov.b64 	%rd14184, {%r9256, %r9255};
	xor.b64  	%rd14185, %rd14183, %rd14184;
	xor.b64  	%rd14186, %rd14145, %rd14121;
	and.b64  	%rd14187, %rd14169, %rd14186;
	xor.b64  	%rd14188, %rd14187, %rd14121;
	add.s64 	%rd14189, %rd14097, %rd21674;
	add.s64 	%rd14190, %rd14189, %rd21442;
	add.s64 	%rd14191, %rd14190, %rd14188;
	add.s64 	%rd14192, %rd14191, %rd14185;
	add.s64 	%rd14193, %rd14192, %rd14108;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9257,%dummy}, %rd14180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9258}, %rd14180;
	}
	shf.r.wrap.b32 	%r9259, %r9258, %r9257, 28;
	shf.r.wrap.b32 	%r9260, %r9257, %r9258, 28;
	mov.b64 	%rd14194, {%r9260, %r9259};
	shf.l.wrap.b32 	%r9261, %r9257, %r9258, 30;
	shf.l.wrap.b32 	%r9262, %r9258, %r9257, 30;
	mov.b64 	%rd14195, {%r9262, %r9261};
	xor.b64  	%rd14196, %rd14195, %rd14194;
	shf.l.wrap.b32 	%r9263, %r9257, %r9258, 25;
	shf.l.wrap.b32 	%r9264, %r9258, %r9257, 25;
	mov.b64 	%rd14197, {%r9264, %r9263};
	xor.b64  	%rd14198, %rd14196, %rd14197;
	xor.b64  	%rd14199, %rd14180, %rd14132;
	xor.b64  	%rd14200, %rd14180, %rd14156;
	and.b64  	%rd14201, %rd14200, %rd14199;
	xor.b64  	%rd14202, %rd14201, %rd14180;
	add.s64 	%rd14203, %rd14192, %rd14202;
	add.s64 	%rd14204, %rd14203, %rd14198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9265,%dummy}, %rd14193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9266}, %rd14193;
	}
	shf.r.wrap.b32 	%r9267, %r9266, %r9265, 14;
	shf.r.wrap.b32 	%r9268, %r9265, %r9266, 14;
	mov.b64 	%rd14205, {%r9268, %r9267};
	shf.r.wrap.b32 	%r9269, %r9266, %r9265, 18;
	shf.r.wrap.b32 	%r9270, %r9265, %r9266, 18;
	mov.b64 	%rd14206, {%r9270, %r9269};
	xor.b64  	%rd14207, %rd14206, %rd14205;
	shf.l.wrap.b32 	%r9271, %r9265, %r9266, 23;
	shf.l.wrap.b32 	%r9272, %r9266, %r9265, 23;
	mov.b64 	%rd14208, {%r9272, %r9271};
	xor.b64  	%rd14209, %rd14207, %rd14208;
	xor.b64  	%rd14210, %rd14169, %rd14145;
	and.b64  	%rd14211, %rd14193, %rd14210;
	xor.b64  	%rd14212, %rd14211, %rd14145;
	add.s64 	%rd14213, %rd14121, %rd21673;
	add.s64 	%rd14214, %rd14213, %rd21441;
	add.s64 	%rd14215, %rd14214, %rd14212;
	add.s64 	%rd14216, %rd14215, %rd14209;
	add.s64 	%rd14217, %rd14216, %rd14132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9273,%dummy}, %rd14204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9274}, %rd14204;
	}
	shf.r.wrap.b32 	%r9275, %r9274, %r9273, 28;
	shf.r.wrap.b32 	%r9276, %r9273, %r9274, 28;
	mov.b64 	%rd14218, {%r9276, %r9275};
	shf.l.wrap.b32 	%r9277, %r9273, %r9274, 30;
	shf.l.wrap.b32 	%r9278, %r9274, %r9273, 30;
	mov.b64 	%rd14219, {%r9278, %r9277};
	xor.b64  	%rd14220, %rd14219, %rd14218;
	shf.l.wrap.b32 	%r9279, %r9273, %r9274, 25;
	shf.l.wrap.b32 	%r9280, %r9274, %r9273, 25;
	mov.b64 	%rd14221, {%r9280, %r9279};
	xor.b64  	%rd14222, %rd14220, %rd14221;
	xor.b64  	%rd14223, %rd14204, %rd14156;
	xor.b64  	%rd14224, %rd14204, %rd14180;
	and.b64  	%rd14225, %rd14224, %rd14223;
	xor.b64  	%rd14226, %rd14225, %rd14204;
	add.s64 	%rd14227, %rd14216, %rd14226;
	add.s64 	%rd14228, %rd14227, %rd14222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9281,%dummy}, %rd14217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9282}, %rd14217;
	}
	shf.r.wrap.b32 	%r9283, %r9282, %r9281, 14;
	shf.r.wrap.b32 	%r9284, %r9281, %r9282, 14;
	mov.b64 	%rd14229, {%r9284, %r9283};
	shf.r.wrap.b32 	%r9285, %r9282, %r9281, 18;
	shf.r.wrap.b32 	%r9286, %r9281, %r9282, 18;
	mov.b64 	%rd14230, {%r9286, %r9285};
	xor.b64  	%rd14231, %rd14230, %rd14229;
	shf.l.wrap.b32 	%r9287, %r9281, %r9282, 23;
	shf.l.wrap.b32 	%r9288, %r9282, %r9281, 23;
	mov.b64 	%rd14232, {%r9288, %r9287};
	xor.b64  	%rd14233, %rd14231, %rd14232;
	xor.b64  	%rd14234, %rd14193, %rd14169;
	and.b64  	%rd14235, %rd14217, %rd14234;
	xor.b64  	%rd14236, %rd14235, %rd14169;
	add.s64 	%rd14237, %rd14145, %rd21672;
	add.s64 	%rd14238, %rd14237, %rd21440;
	add.s64 	%rd14239, %rd14238, %rd14236;
	add.s64 	%rd14240, %rd14239, %rd14233;
	add.s64 	%rd21684, %rd14240, %rd14156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9289,%dummy}, %rd14228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9290}, %rd14228;
	}
	shf.r.wrap.b32 	%r9291, %r9290, %r9289, 28;
	shf.r.wrap.b32 	%r9292, %r9289, %r9290, 28;
	mov.b64 	%rd14241, {%r9292, %r9291};
	shf.l.wrap.b32 	%r9293, %r9289, %r9290, 30;
	shf.l.wrap.b32 	%r9294, %r9290, %r9289, 30;
	mov.b64 	%rd14242, {%r9294, %r9293};
	xor.b64  	%rd14243, %rd14242, %rd14241;
	shf.l.wrap.b32 	%r9295, %r9289, %r9290, 25;
	shf.l.wrap.b32 	%r9296, %r9290, %r9289, 25;
	mov.b64 	%rd14244, {%r9296, %r9295};
	xor.b64  	%rd14245, %rd14243, %rd14244;
	xor.b64  	%rd14246, %rd14228, %rd14180;
	xor.b64  	%rd14247, %rd14228, %rd14204;
	and.b64  	%rd14248, %rd14247, %rd14246;
	xor.b64  	%rd14249, %rd14248, %rd14228;
	add.s64 	%rd14250, %rd14240, %rd14249;
	add.s64 	%rd21680, %rd14250, %rd14245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9297,%dummy}, %rd21684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9298}, %rd21684;
	}
	shf.r.wrap.b32 	%r9299, %r9298, %r9297, 14;
	shf.r.wrap.b32 	%r9300, %r9297, %r9298, 14;
	mov.b64 	%rd14251, {%r9300, %r9299};
	shf.r.wrap.b32 	%r9301, %r9298, %r9297, 18;
	shf.r.wrap.b32 	%r9302, %r9297, %r9298, 18;
	mov.b64 	%rd14252, {%r9302, %r9301};
	xor.b64  	%rd14253, %rd14252, %rd14251;
	shf.l.wrap.b32 	%r9303, %r9297, %r9298, 23;
	shf.l.wrap.b32 	%r9304, %r9298, %r9297, 23;
	mov.b64 	%rd14254, {%r9304, %r9303};
	xor.b64  	%rd14255, %rd14253, %rd14254;
	xor.b64  	%rd14256, %rd14217, %rd14193;
	and.b64  	%rd14257, %rd21684, %rd14256;
	xor.b64  	%rd14258, %rd14257, %rd14193;
	add.s64 	%rd14259, %rd14169, %rd21671;
	add.s64 	%rd14260, %rd14259, %rd21439;
	add.s64 	%rd14261, %rd14260, %rd14258;
	add.s64 	%rd14262, %rd14261, %rd14255;
	add.s64 	%rd21683, %rd14262, %rd14180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9305,%dummy}, %rd21680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9306}, %rd21680;
	}
	shf.r.wrap.b32 	%r9307, %r9306, %r9305, 28;
	shf.r.wrap.b32 	%r9308, %r9305, %r9306, 28;
	mov.b64 	%rd14263, {%r9308, %r9307};
	shf.l.wrap.b32 	%r9309, %r9305, %r9306, 30;
	shf.l.wrap.b32 	%r9310, %r9306, %r9305, 30;
	mov.b64 	%rd14264, {%r9310, %r9309};
	xor.b64  	%rd14265, %rd14264, %rd14263;
	shf.l.wrap.b32 	%r9311, %r9305, %r9306, 25;
	shf.l.wrap.b32 	%r9312, %r9306, %r9305, 25;
	mov.b64 	%rd14266, {%r9312, %r9311};
	xor.b64  	%rd14267, %rd14265, %rd14266;
	xor.b64  	%rd14268, %rd21680, %rd14204;
	xor.b64  	%rd14269, %rd21680, %rd14228;
	and.b64  	%rd14270, %rd14269, %rd14268;
	xor.b64  	%rd14271, %rd14270, %rd21680;
	add.s64 	%rd14272, %rd14262, %rd14271;
	add.s64 	%rd21679, %rd14272, %rd14267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9313,%dummy}, %rd21683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9314}, %rd21683;
	}
	shf.r.wrap.b32 	%r9315, %r9314, %r9313, 14;
	shf.r.wrap.b32 	%r9316, %r9313, %r9314, 14;
	mov.b64 	%rd14273, {%r9316, %r9315};
	shf.r.wrap.b32 	%r9317, %r9314, %r9313, 18;
	shf.r.wrap.b32 	%r9318, %r9313, %r9314, 18;
	mov.b64 	%rd14274, {%r9318, %r9317};
	xor.b64  	%rd14275, %rd14274, %rd14273;
	shf.l.wrap.b32 	%r9319, %r9313, %r9314, 23;
	shf.l.wrap.b32 	%r9320, %r9314, %r9313, 23;
	mov.b64 	%rd14276, {%r9320, %r9319};
	xor.b64  	%rd14277, %rd14275, %rd14276;
	xor.b64  	%rd14278, %rd21684, %rd14217;
	and.b64  	%rd14279, %rd21683, %rd14278;
	xor.b64  	%rd14280, %rd14279, %rd14217;
	add.s64 	%rd14281, %rd14193, %rd21670;
	add.s64 	%rd14282, %rd14281, %rd21438;
	add.s64 	%rd14283, %rd14282, %rd14280;
	add.s64 	%rd14284, %rd14283, %rd14277;
	add.s64 	%rd21682, %rd14284, %rd14204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9321,%dummy}, %rd21679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9322}, %rd21679;
	}
	shf.r.wrap.b32 	%r9323, %r9322, %r9321, 28;
	shf.r.wrap.b32 	%r9324, %r9321, %r9322, 28;
	mov.b64 	%rd14285, {%r9324, %r9323};
	shf.l.wrap.b32 	%r9325, %r9321, %r9322, 30;
	shf.l.wrap.b32 	%r9326, %r9322, %r9321, 30;
	mov.b64 	%rd14286, {%r9326, %r9325};
	xor.b64  	%rd14287, %rd14286, %rd14285;
	shf.l.wrap.b32 	%r9327, %r9321, %r9322, 25;
	shf.l.wrap.b32 	%r9328, %r9322, %r9321, 25;
	mov.b64 	%rd14288, {%r9328, %r9327};
	xor.b64  	%rd14289, %rd14287, %rd14288;
	xor.b64  	%rd14290, %rd21679, %rd14228;
	xor.b64  	%rd14291, %rd21679, %rd21680;
	and.b64  	%rd14292, %rd14291, %rd14290;
	xor.b64  	%rd14293, %rd14292, %rd21679;
	add.s64 	%rd14294, %rd14284, %rd14293;
	add.s64 	%rd21678, %rd14294, %rd14289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9329,%dummy}, %rd21682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9330}, %rd21682;
	}
	shf.r.wrap.b32 	%r9331, %r9330, %r9329, 14;
	shf.r.wrap.b32 	%r9332, %r9329, %r9330, 14;
	mov.b64 	%rd14295, {%r9332, %r9331};
	shf.r.wrap.b32 	%r9333, %r9330, %r9329, 18;
	shf.r.wrap.b32 	%r9334, %r9329, %r9330, 18;
	mov.b64 	%rd14296, {%r9334, %r9333};
	xor.b64  	%rd14297, %rd14296, %rd14295;
	shf.l.wrap.b32 	%r9335, %r9329, %r9330, 23;
	shf.l.wrap.b32 	%r9336, %r9330, %r9329, 23;
	mov.b64 	%rd14298, {%r9336, %r9335};
	xor.b64  	%rd14299, %rd14297, %rd14298;
	xor.b64  	%rd14300, %rd21683, %rd21684;
	and.b64  	%rd14301, %rd21682, %rd14300;
	xor.b64  	%rd14302, %rd14301, %rd21684;
	add.s64 	%rd14303, %rd14217, %rd21669;
	add.s64 	%rd14304, %rd14303, %rd21437;
	add.s64 	%rd14305, %rd14304, %rd14302;
	add.s64 	%rd14306, %rd14305, %rd14299;
	add.s64 	%rd21681, %rd14306, %rd14228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9337,%dummy}, %rd21678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9338}, %rd21678;
	}
	shf.r.wrap.b32 	%r9339, %r9338, %r9337, 28;
	shf.r.wrap.b32 	%r9340, %r9337, %r9338, 28;
	mov.b64 	%rd14307, {%r9340, %r9339};
	shf.l.wrap.b32 	%r9341, %r9337, %r9338, 30;
	shf.l.wrap.b32 	%r9342, %r9338, %r9337, 30;
	mov.b64 	%rd14308, {%r9342, %r9341};
	xor.b64  	%rd14309, %rd14308, %rd14307;
	shf.l.wrap.b32 	%r9343, %r9337, %r9338, 25;
	shf.l.wrap.b32 	%r9344, %r9338, %r9337, 25;
	mov.b64 	%rd14310, {%r9344, %r9343};
	xor.b64  	%rd14311, %rd14309, %rd14310;
	xor.b64  	%rd14312, %rd21678, %rd21680;
	xor.b64  	%rd14313, %rd21678, %rd21679;
	and.b64  	%rd14314, %rd14313, %rd14312;
	xor.b64  	%rd14315, %rd14314, %rd21678;
	add.s64 	%rd14316, %rd14306, %rd14315;
	add.s64 	%rd21677, %rd14316, %rd14311;
	mov.u32 	%r14445, 16;

BB1_249:
	mov.u64 	%rd21333, k_sha512;
	shr.u64 	%rd14317, %rd21670, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9345,%dummy}, %rd21670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9346}, %rd21670;
	}
	shf.r.wrap.b32 	%r9347, %r9346, %r9345, 19;
	shf.r.wrap.b32 	%r9348, %r9345, %r9346, 19;
	mov.b64 	%rd14318, {%r9348, %r9347};
	xor.b64  	%rd14319, %rd14318, %rd14317;
	shf.l.wrap.b32 	%r9349, %r9345, %r9346, 3;
	shf.l.wrap.b32 	%r9350, %r9346, %r9345, 3;
	mov.b64 	%rd14320, {%r9350, %r9349};
	xor.b64  	%rd14321, %rd14319, %rd14320;
	shr.u64 	%rd14322, %rd21686, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9351,%dummy}, %rd21686;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9352}, %rd21686;
	}
	shf.r.wrap.b32 	%r9353, %r9352, %r9351, 1;
	shf.r.wrap.b32 	%r9354, %r9351, %r9352, 1;
	mov.b64 	%rd14323, {%r9354, %r9353};
	xor.b64  	%rd14324, %rd14323, %rd14322;
	shf.r.wrap.b32 	%r9355, %r9352, %r9351, 8;
	shf.r.wrap.b32 	%r9356, %r9351, %r9352, 8;
	mov.b64 	%rd14325, {%r9356, %r9355};
	xor.b64  	%rd14326, %rd14324, %rd14325;
	add.s64 	%rd14327, %rd21675, %rd21685;
	add.s64 	%rd14328, %rd14327, %rd14321;
	add.s64 	%rd21685, %rd14328, %rd14326;
	shr.u64 	%rd14329, %rd21669, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9357,%dummy}, %rd21669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9358}, %rd21669;
	}
	shf.r.wrap.b32 	%r9359, %r9358, %r9357, 19;
	shf.r.wrap.b32 	%r9360, %r9357, %r9358, 19;
	mov.b64 	%rd14330, {%r9360, %r9359};
	xor.b64  	%rd14331, %rd14330, %rd14329;
	shf.l.wrap.b32 	%r9361, %r9357, %r9358, 3;
	shf.l.wrap.b32 	%r9362, %r9358, %r9357, 3;
	mov.b64 	%rd14332, {%r9362, %r9361};
	xor.b64  	%rd14333, %rd14331, %rd14332;
	shr.u64 	%rd14334, %rd21687, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9363,%dummy}, %rd21687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9364}, %rd21687;
	}
	shf.r.wrap.b32 	%r9365, %r9364, %r9363, 1;
	shf.r.wrap.b32 	%r9366, %r9363, %r9364, 1;
	mov.b64 	%rd14335, {%r9366, %r9365};
	xor.b64  	%rd14336, %rd14335, %rd14334;
	shf.r.wrap.b32 	%r9367, %r9364, %r9363, 8;
	shf.r.wrap.b32 	%r9368, %r9363, %r9364, 8;
	mov.b64 	%rd14337, {%r9368, %r9367};
	xor.b64  	%rd14338, %rd14336, %rd14337;
	add.s64 	%rd14339, %rd21674, %rd21686;
	add.s64 	%rd14340, %rd14339, %rd14333;
	add.s64 	%rd21686, %rd14340, %rd14338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9369,%dummy}, %rd21685;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9370}, %rd21685;
	}
	shf.r.wrap.b32 	%r9371, %r9370, %r9369, 19;
	shf.r.wrap.b32 	%r9372, %r9369, %r9370, 19;
	mov.b64 	%rd14341, {%r9372, %r9371};
	shf.l.wrap.b32 	%r9373, %r9369, %r9370, 3;
	shf.l.wrap.b32 	%r9374, %r9370, %r9369, 3;
	mov.b64 	%rd14342, {%r9374, %r9373};
	shr.u64 	%rd14343, %rd21685, 6;
	xor.b64  	%rd14344, %rd14341, %rd14343;
	xor.b64  	%rd14345, %rd14344, %rd14342;
	shr.u64 	%rd14346, %rd21688, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9375,%dummy}, %rd21688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9376}, %rd21688;
	}
	shf.r.wrap.b32 	%r9377, %r9376, %r9375, 1;
	shf.r.wrap.b32 	%r9378, %r9375, %r9376, 1;
	mov.b64 	%rd14347, {%r9378, %r9377};
	xor.b64  	%rd14348, %rd14347, %rd14346;
	shf.r.wrap.b32 	%r9379, %r9376, %r9375, 8;
	shf.r.wrap.b32 	%r9380, %r9375, %r9376, 8;
	mov.b64 	%rd14349, {%r9380, %r9379};
	xor.b64  	%rd14350, %rd14348, %rd14349;
	add.s64 	%rd14351, %rd21673, %rd21687;
	add.s64 	%rd14352, %rd14351, %rd14345;
	add.s64 	%rd21687, %rd14352, %rd14350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9381,%dummy}, %rd21686;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9382}, %rd21686;
	}
	shf.r.wrap.b32 	%r9383, %r9382, %r9381, 19;
	shf.r.wrap.b32 	%r9384, %r9381, %r9382, 19;
	mov.b64 	%rd14353, {%r9384, %r9383};
	shf.l.wrap.b32 	%r9385, %r9381, %r9382, 3;
	shf.l.wrap.b32 	%r9386, %r9382, %r9381, 3;
	mov.b64 	%rd14354, {%r9386, %r9385};
	shr.u64 	%rd14355, %rd21686, 6;
	xor.b64  	%rd14356, %rd14353, %rd14355;
	xor.b64  	%rd14357, %rd14356, %rd14354;
	shr.u64 	%rd14358, %rd21689, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9387,%dummy}, %rd21689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9388}, %rd21689;
	}
	shf.r.wrap.b32 	%r9389, %r9388, %r9387, 1;
	shf.r.wrap.b32 	%r9390, %r9387, %r9388, 1;
	mov.b64 	%rd14359, {%r9390, %r9389};
	xor.b64  	%rd14360, %rd14359, %rd14358;
	shf.r.wrap.b32 	%r9391, %r9388, %r9387, 8;
	shf.r.wrap.b32 	%r9392, %r9387, %r9388, 8;
	mov.b64 	%rd14361, {%r9392, %r9391};
	xor.b64  	%rd14362, %rd14360, %rd14361;
	add.s64 	%rd14363, %rd21672, %rd21688;
	add.s64 	%rd14364, %rd14363, %rd14357;
	add.s64 	%rd21688, %rd14364, %rd14362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9393,%dummy}, %rd21687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9394}, %rd21687;
	}
	shf.r.wrap.b32 	%r9395, %r9394, %r9393, 19;
	shf.r.wrap.b32 	%r9396, %r9393, %r9394, 19;
	mov.b64 	%rd14365, {%r9396, %r9395};
	shf.l.wrap.b32 	%r9397, %r9393, %r9394, 3;
	shf.l.wrap.b32 	%r9398, %r9394, %r9393, 3;
	mov.b64 	%rd14366, {%r9398, %r9397};
	shr.u64 	%rd14367, %rd21687, 6;
	xor.b64  	%rd14368, %rd14365, %rd14367;
	xor.b64  	%rd14369, %rd14368, %rd14366;
	shr.u64 	%rd14370, %rd21690, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9399,%dummy}, %rd21690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9400}, %rd21690;
	}
	shf.r.wrap.b32 	%r9401, %r9400, %r9399, 1;
	shf.r.wrap.b32 	%r9402, %r9399, %r9400, 1;
	mov.b64 	%rd14371, {%r9402, %r9401};
	xor.b64  	%rd14372, %rd14371, %rd14370;
	shf.r.wrap.b32 	%r9403, %r9400, %r9399, 8;
	shf.r.wrap.b32 	%r9404, %r9399, %r9400, 8;
	mov.b64 	%rd14373, {%r9404, %r9403};
	xor.b64  	%rd14374, %rd14372, %rd14373;
	add.s64 	%rd14375, %rd21671, %rd21689;
	add.s64 	%rd14376, %rd14375, %rd14369;
	add.s64 	%rd21689, %rd14376, %rd14374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9405,%dummy}, %rd21688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9406}, %rd21688;
	}
	shf.r.wrap.b32 	%r9407, %r9406, %r9405, 19;
	shf.r.wrap.b32 	%r9408, %r9405, %r9406, 19;
	mov.b64 	%rd14377, {%r9408, %r9407};
	shf.l.wrap.b32 	%r9409, %r9405, %r9406, 3;
	shf.l.wrap.b32 	%r9410, %r9406, %r9405, 3;
	mov.b64 	%rd14378, {%r9410, %r9409};
	shr.u64 	%rd14379, %rd21688, 6;
	xor.b64  	%rd14380, %rd14377, %rd14379;
	xor.b64  	%rd14381, %rd14380, %rd14378;
	shr.u64 	%rd14382, %rd21691, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9411,%dummy}, %rd21691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9412}, %rd21691;
	}
	shf.r.wrap.b32 	%r9413, %r9412, %r9411, 1;
	shf.r.wrap.b32 	%r9414, %r9411, %r9412, 1;
	mov.b64 	%rd14383, {%r9414, %r9413};
	xor.b64  	%rd14384, %rd14383, %rd14382;
	shf.r.wrap.b32 	%r9415, %r9412, %r9411, 8;
	shf.r.wrap.b32 	%r9416, %r9411, %r9412, 8;
	mov.b64 	%rd14385, {%r9416, %r9415};
	xor.b64  	%rd14386, %rd14384, %rd14385;
	add.s64 	%rd14387, %rd21670, %rd21690;
	add.s64 	%rd14388, %rd14387, %rd14381;
	add.s64 	%rd21690, %rd14388, %rd14386;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9417,%dummy}, %rd21689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9418}, %rd21689;
	}
	shf.r.wrap.b32 	%r9419, %r9418, %r9417, 19;
	shf.r.wrap.b32 	%r9420, %r9417, %r9418, 19;
	mov.b64 	%rd14389, {%r9420, %r9419};
	shf.l.wrap.b32 	%r9421, %r9417, %r9418, 3;
	shf.l.wrap.b32 	%r9422, %r9418, %r9417, 3;
	mov.b64 	%rd14390, {%r9422, %r9421};
	shr.u64 	%rd14391, %rd21689, 6;
	xor.b64  	%rd14392, %rd14389, %rd14391;
	xor.b64  	%rd14393, %rd14392, %rd14390;
	shr.u64 	%rd14394, %rd21692, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9423,%dummy}, %rd21692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9424}, %rd21692;
	}
	shf.r.wrap.b32 	%r9425, %r9424, %r9423, 1;
	shf.r.wrap.b32 	%r9426, %r9423, %r9424, 1;
	mov.b64 	%rd14395, {%r9426, %r9425};
	xor.b64  	%rd14396, %rd14395, %rd14394;
	shf.r.wrap.b32 	%r9427, %r9424, %r9423, 8;
	shf.r.wrap.b32 	%r9428, %r9423, %r9424, 8;
	mov.b64 	%rd14397, {%r9428, %r9427};
	xor.b64  	%rd14398, %rd14396, %rd14397;
	add.s64 	%rd14399, %rd21669, %rd21691;
	add.s64 	%rd14400, %rd14399, %rd14393;
	add.s64 	%rd21691, %rd14400, %rd14398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9429,%dummy}, %rd21690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9430}, %rd21690;
	}
	shf.r.wrap.b32 	%r9431, %r9430, %r9429, 19;
	shf.r.wrap.b32 	%r9432, %r9429, %r9430, 19;
	mov.b64 	%rd14401, {%r9432, %r9431};
	shf.l.wrap.b32 	%r9433, %r9429, %r9430, 3;
	shf.l.wrap.b32 	%r9434, %r9430, %r9429, 3;
	mov.b64 	%rd14402, {%r9434, %r9433};
	shr.u64 	%rd14403, %rd21690, 6;
	xor.b64  	%rd14404, %rd14401, %rd14403;
	xor.b64  	%rd14405, %rd14404, %rd14402;
	shr.u64 	%rd14406, %rd21676, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9435,%dummy}, %rd21676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9436}, %rd21676;
	}
	shf.r.wrap.b32 	%r9437, %r9436, %r9435, 1;
	shf.r.wrap.b32 	%r9438, %r9435, %r9436, 1;
	mov.b64 	%rd14407, {%r9438, %r9437};
	xor.b64  	%rd14408, %rd14407, %rd14406;
	shf.r.wrap.b32 	%r9439, %r9436, %r9435, 8;
	shf.r.wrap.b32 	%r9440, %r9435, %r9436, 8;
	mov.b64 	%rd14409, {%r9440, %r9439};
	xor.b64  	%rd14410, %rd14408, %rd14409;
	add.s64 	%rd14411, %rd21685, %rd21692;
	add.s64 	%rd14412, %rd14411, %rd14405;
	add.s64 	%rd21692, %rd14412, %rd14410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9441,%dummy}, %rd21691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9442}, %rd21691;
	}
	shf.r.wrap.b32 	%r9443, %r9442, %r9441, 19;
	shf.r.wrap.b32 	%r9444, %r9441, %r9442, 19;
	mov.b64 	%rd14413, {%r9444, %r9443};
	shf.l.wrap.b32 	%r9445, %r9441, %r9442, 3;
	shf.l.wrap.b32 	%r9446, %r9442, %r9441, 3;
	mov.b64 	%rd14414, {%r9446, %r9445};
	shr.u64 	%rd14415, %rd21691, 6;
	xor.b64  	%rd14416, %rd14413, %rd14415;
	xor.b64  	%rd14417, %rd14416, %rd14414;
	shr.u64 	%rd14418, %rd21675, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9447,%dummy}, %rd21675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9448}, %rd21675;
	}
	shf.r.wrap.b32 	%r9449, %r9448, %r9447, 1;
	shf.r.wrap.b32 	%r9450, %r9447, %r9448, 1;
	mov.b64 	%rd14419, {%r9450, %r9449};
	xor.b64  	%rd14420, %rd14419, %rd14418;
	shf.r.wrap.b32 	%r9451, %r9448, %r9447, 8;
	shf.r.wrap.b32 	%r9452, %r9447, %r9448, 8;
	mov.b64 	%rd14421, {%r9452, %r9451};
	xor.b64  	%rd14422, %rd14420, %rd14421;
	add.s64 	%rd14423, %rd21686, %rd21676;
	add.s64 	%rd14424, %rd14423, %rd14417;
	add.s64 	%rd21676, %rd14424, %rd14422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9453,%dummy}, %rd21692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9454}, %rd21692;
	}
	shf.r.wrap.b32 	%r9455, %r9454, %r9453, 19;
	shf.r.wrap.b32 	%r9456, %r9453, %r9454, 19;
	mov.b64 	%rd14425, {%r9456, %r9455};
	shf.l.wrap.b32 	%r9457, %r9453, %r9454, 3;
	shf.l.wrap.b32 	%r9458, %r9454, %r9453, 3;
	mov.b64 	%rd14426, {%r9458, %r9457};
	shr.u64 	%rd14427, %rd21692, 6;
	xor.b64  	%rd14428, %rd14425, %rd14427;
	xor.b64  	%rd14429, %rd14428, %rd14426;
	shr.u64 	%rd14430, %rd21674, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9459,%dummy}, %rd21674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9460}, %rd21674;
	}
	shf.r.wrap.b32 	%r9461, %r9460, %r9459, 1;
	shf.r.wrap.b32 	%r9462, %r9459, %r9460, 1;
	mov.b64 	%rd14431, {%r9462, %r9461};
	xor.b64  	%rd14432, %rd14431, %rd14430;
	shf.r.wrap.b32 	%r9463, %r9460, %r9459, 8;
	shf.r.wrap.b32 	%r9464, %r9459, %r9460, 8;
	mov.b64 	%rd14433, {%r9464, %r9463};
	xor.b64  	%rd14434, %rd14432, %rd14433;
	add.s64 	%rd14435, %rd21687, %rd21675;
	add.s64 	%rd14436, %rd14435, %rd14429;
	add.s64 	%rd21675, %rd14436, %rd14434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9465,%dummy}, %rd21676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9466}, %rd21676;
	}
	shf.r.wrap.b32 	%r9467, %r9466, %r9465, 19;
	shf.r.wrap.b32 	%r9468, %r9465, %r9466, 19;
	mov.b64 	%rd14437, {%r9468, %r9467};
	shf.l.wrap.b32 	%r9469, %r9465, %r9466, 3;
	shf.l.wrap.b32 	%r9470, %r9466, %r9465, 3;
	mov.b64 	%rd14438, {%r9470, %r9469};
	shr.u64 	%rd14439, %rd21676, 6;
	xor.b64  	%rd14440, %rd14437, %rd14439;
	xor.b64  	%rd14441, %rd14440, %rd14438;
	shr.u64 	%rd14442, %rd21673, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9471,%dummy}, %rd21673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9472}, %rd21673;
	}
	shf.r.wrap.b32 	%r9473, %r9472, %r9471, 1;
	shf.r.wrap.b32 	%r9474, %r9471, %r9472, 1;
	mov.b64 	%rd14443, {%r9474, %r9473};
	xor.b64  	%rd14444, %rd14443, %rd14442;
	shf.r.wrap.b32 	%r9475, %r9472, %r9471, 8;
	shf.r.wrap.b32 	%r9476, %r9471, %r9472, 8;
	mov.b64 	%rd14445, {%r9476, %r9475};
	xor.b64  	%rd14446, %rd14444, %rd14445;
	add.s64 	%rd14447, %rd21688, %rd21674;
	add.s64 	%rd14448, %rd14447, %rd14441;
	add.s64 	%rd21674, %rd14448, %rd14446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9477,%dummy}, %rd21675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9478}, %rd21675;
	}
	shf.r.wrap.b32 	%r9479, %r9478, %r9477, 19;
	shf.r.wrap.b32 	%r9480, %r9477, %r9478, 19;
	mov.b64 	%rd14449, {%r9480, %r9479};
	shf.l.wrap.b32 	%r9481, %r9477, %r9478, 3;
	shf.l.wrap.b32 	%r9482, %r9478, %r9477, 3;
	mov.b64 	%rd14450, {%r9482, %r9481};
	shr.u64 	%rd14451, %rd21675, 6;
	xor.b64  	%rd14452, %rd14449, %rd14451;
	xor.b64  	%rd14453, %rd14452, %rd14450;
	shr.u64 	%rd14454, %rd21672, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9483,%dummy}, %rd21672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9484}, %rd21672;
	}
	shf.r.wrap.b32 	%r9485, %r9484, %r9483, 1;
	shf.r.wrap.b32 	%r9486, %r9483, %r9484, 1;
	mov.b64 	%rd14455, {%r9486, %r9485};
	xor.b64  	%rd14456, %rd14455, %rd14454;
	shf.r.wrap.b32 	%r9487, %r9484, %r9483, 8;
	shf.r.wrap.b32 	%r9488, %r9483, %r9484, 8;
	mov.b64 	%rd14457, {%r9488, %r9487};
	xor.b64  	%rd14458, %rd14456, %rd14457;
	add.s64 	%rd14459, %rd21689, %rd21673;
	add.s64 	%rd14460, %rd14459, %rd14453;
	add.s64 	%rd21673, %rd14460, %rd14458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9489,%dummy}, %rd21674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9490}, %rd21674;
	}
	shf.r.wrap.b32 	%r9491, %r9490, %r9489, 19;
	shf.r.wrap.b32 	%r9492, %r9489, %r9490, 19;
	mov.b64 	%rd14461, {%r9492, %r9491};
	shf.l.wrap.b32 	%r9493, %r9489, %r9490, 3;
	shf.l.wrap.b32 	%r9494, %r9490, %r9489, 3;
	mov.b64 	%rd14462, {%r9494, %r9493};
	shr.u64 	%rd14463, %rd21674, 6;
	xor.b64  	%rd14464, %rd14461, %rd14463;
	xor.b64  	%rd14465, %rd14464, %rd14462;
	shr.u64 	%rd14466, %rd21671, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9495,%dummy}, %rd21671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9496}, %rd21671;
	}
	shf.r.wrap.b32 	%r9497, %r9496, %r9495, 1;
	shf.r.wrap.b32 	%r9498, %r9495, %r9496, 1;
	mov.b64 	%rd14467, {%r9498, %r9497};
	xor.b64  	%rd14468, %rd14467, %rd14466;
	shf.r.wrap.b32 	%r9499, %r9496, %r9495, 8;
	shf.r.wrap.b32 	%r9500, %r9495, %r9496, 8;
	mov.b64 	%rd14469, {%r9500, %r9499};
	xor.b64  	%rd14470, %rd14468, %rd14469;
	add.s64 	%rd14471, %rd21690, %rd21672;
	add.s64 	%rd14472, %rd14471, %rd14465;
	add.s64 	%rd21672, %rd14472, %rd14470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9501,%dummy}, %rd21673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9502}, %rd21673;
	}
	shf.r.wrap.b32 	%r9503, %r9502, %r9501, 19;
	shf.r.wrap.b32 	%r9504, %r9501, %r9502, 19;
	mov.b64 	%rd14473, {%r9504, %r9503};
	shf.l.wrap.b32 	%r9505, %r9501, %r9502, 3;
	shf.l.wrap.b32 	%r9506, %r9502, %r9501, 3;
	mov.b64 	%rd14474, {%r9506, %r9505};
	shr.u64 	%rd14475, %rd21673, 6;
	xor.b64  	%rd14476, %rd14473, %rd14475;
	xor.b64  	%rd14477, %rd14476, %rd14474;
	shr.u64 	%rd14478, %rd21670, 7;
	shf.r.wrap.b32 	%r9507, %r9346, %r9345, 1;
	shf.r.wrap.b32 	%r9508, %r9345, %r9346, 1;
	mov.b64 	%rd14479, {%r9508, %r9507};
	xor.b64  	%rd14480, %rd14479, %rd14478;
	shf.r.wrap.b32 	%r9509, %r9346, %r9345, 8;
	shf.r.wrap.b32 	%r9510, %r9345, %r9346, 8;
	mov.b64 	%rd14481, {%r9510, %r9509};
	xor.b64  	%rd14482, %rd14480, %rd14481;
	add.s64 	%rd14483, %rd21691, %rd21671;
	add.s64 	%rd14484, %rd14483, %rd14477;
	add.s64 	%rd21671, %rd14484, %rd14482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9511,%dummy}, %rd21672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9512}, %rd21672;
	}
	shf.r.wrap.b32 	%r9513, %r9512, %r9511, 19;
	shf.r.wrap.b32 	%r9514, %r9511, %r9512, 19;
	mov.b64 	%rd14485, {%r9514, %r9513};
	shf.l.wrap.b32 	%r9515, %r9511, %r9512, 3;
	shf.l.wrap.b32 	%r9516, %r9512, %r9511, 3;
	mov.b64 	%rd14486, {%r9516, %r9515};
	shr.u64 	%rd14487, %rd21672, 6;
	xor.b64  	%rd14488, %rd14485, %rd14487;
	xor.b64  	%rd14489, %rd14488, %rd14486;
	shr.u64 	%rd14490, %rd21669, 7;
	shf.r.wrap.b32 	%r9517, %r9358, %r9357, 1;
	shf.r.wrap.b32 	%r9518, %r9357, %r9358, 1;
	mov.b64 	%rd14491, {%r9518, %r9517};
	xor.b64  	%rd14492, %rd14491, %rd14490;
	shf.r.wrap.b32 	%r9519, %r9358, %r9357, 8;
	shf.r.wrap.b32 	%r9520, %r9357, %r9358, 8;
	mov.b64 	%rd14493, {%r9520, %r9519};
	xor.b64  	%rd14494, %rd14492, %rd14493;
	add.s64 	%rd14495, %rd21692, %rd21670;
	add.s64 	%rd14496, %rd14495, %rd14489;
	add.s64 	%rd21670, %rd14496, %rd14494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9521,%dummy}, %rd21671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9522}, %rd21671;
	}
	shf.r.wrap.b32 	%r9523, %r9522, %r9521, 19;
	shf.r.wrap.b32 	%r9524, %r9521, %r9522, 19;
	mov.b64 	%rd14497, {%r9524, %r9523};
	shf.l.wrap.b32 	%r9525, %r9521, %r9522, 3;
	shf.l.wrap.b32 	%r9526, %r9522, %r9521, 3;
	mov.b64 	%rd14498, {%r9526, %r9525};
	shr.u64 	%rd14499, %rd21671, 6;
	xor.b64  	%rd14500, %rd14497, %rd14499;
	xor.b64  	%rd14501, %rd14500, %rd14498;
	shf.r.wrap.b32 	%r9527, %r9370, %r9369, 1;
	shf.r.wrap.b32 	%r9528, %r9369, %r9370, 1;
	mov.b64 	%rd14502, {%r9528, %r9527};
	shf.r.wrap.b32 	%r9529, %r9370, %r9369, 8;
	shf.r.wrap.b32 	%r9530, %r9369, %r9370, 8;
	mov.b64 	%rd14503, {%r9530, %r9529};
	shr.u64 	%rd14504, %rd21685, 7;
	xor.b64  	%rd14505, %rd14502, %rd14504;
	xor.b64  	%rd14506, %rd14505, %rd14503;
	add.s64 	%rd14507, %rd21676, %rd21669;
	add.s64 	%rd14508, %rd14507, %rd14501;
	add.s64 	%rd21669, %rd14508, %rd14506;
	mul.wide.s32 	%rd14509, %r14445, 8;
	add.s64 	%rd14511, %rd21333, %rd14509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9531,%dummy}, %rd21681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9532}, %rd21681;
	}
	shf.r.wrap.b32 	%r9533, %r9532, %r9531, 18;
	shf.r.wrap.b32 	%r9534, %r9531, %r9532, 18;
	mov.b64 	%rd14512, {%r9534, %r9533};
	shf.r.wrap.b32 	%r9535, %r9532, %r9531, 14;
	shf.r.wrap.b32 	%r9536, %r9531, %r9532, 14;
	mov.b64 	%rd14513, {%r9536, %r9535};
	xor.b64  	%rd14514, %rd14512, %rd14513;
	shf.l.wrap.b32 	%r9537, %r9531, %r9532, 23;
	shf.l.wrap.b32 	%r9538, %r9532, %r9531, 23;
	mov.b64 	%rd14515, {%r9538, %r9537};
	xor.b64  	%rd14516, %rd14514, %rd14515;
	xor.b64  	%rd14517, %rd21682, %rd21683;
	and.b64  	%rd14518, %rd14517, %rd21681;
	xor.b64  	%rd14519, %rd14518, %rd21683;
	add.s64 	%rd14520, %rd14519, %rd21684;
	add.s64 	%rd14521, %rd14520, %rd21685;
	ld.const.u64 	%rd14522, [%rd14511];
	add.s64 	%rd14523, %rd14521, %rd14522;
	add.s64 	%rd14524, %rd14523, %rd14516;
	add.s64 	%rd14525, %rd14524, %rd21680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9539}, %rd21677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9540,%dummy}, %rd21677;
	}
	shf.l.wrap.b32 	%r9541, %r9540, %r9539, 30;
	shf.l.wrap.b32 	%r9542, %r9539, %r9540, 30;
	mov.b64 	%rd14526, {%r9542, %r9541};
	shf.r.wrap.b32 	%r9543, %r9539, %r9540, 28;
	shf.r.wrap.b32 	%r9544, %r9540, %r9539, 28;
	mov.b64 	%rd14527, {%r9544, %r9543};
	xor.b64  	%rd14528, %rd14526, %rd14527;
	shf.l.wrap.b32 	%r9545, %r9540, %r9539, 25;
	shf.l.wrap.b32 	%r9546, %r9539, %r9540, 25;
	mov.b64 	%rd14529, {%r9546, %r9545};
	xor.b64  	%rd14530, %rd14528, %rd14529;
	xor.b64  	%rd14531, %rd21677, %rd21678;
	xor.b64  	%rd14532, %rd21677, %rd21679;
	and.b64  	%rd14533, %rd14531, %rd14532;
	xor.b64  	%rd14534, %rd14533, %rd21677;
	add.s64 	%rd14535, %rd14524, %rd14534;
	add.s64 	%rd14536, %rd14535, %rd14530;
	add.s32 	%r9547, %r14445, 1;
	mul.wide.s32 	%rd14537, %r9547, 8;
	add.s64 	%rd14538, %rd21333, %rd14537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9548,%dummy}, %rd14525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9549}, %rd14525;
	}
	shf.r.wrap.b32 	%r9550, %r9549, %r9548, 14;
	shf.r.wrap.b32 	%r9551, %r9548, %r9549, 14;
	mov.b64 	%rd14539, {%r9551, %r9550};
	shf.r.wrap.b32 	%r9552, %r9549, %r9548, 18;
	shf.r.wrap.b32 	%r9553, %r9548, %r9549, 18;
	mov.b64 	%rd14540, {%r9553, %r9552};
	xor.b64  	%rd14541, %rd14540, %rd14539;
	shf.l.wrap.b32 	%r9554, %r9548, %r9549, 23;
	shf.l.wrap.b32 	%r9555, %r9549, %r9548, 23;
	mov.b64 	%rd14542, {%r9555, %r9554};
	xor.b64  	%rd14543, %rd14541, %rd14542;
	xor.b64  	%rd14544, %rd21681, %rd21682;
	and.b64  	%rd14545, %rd14525, %rd14544;
	xor.b64  	%rd14546, %rd14545, %rd21682;
	add.s64 	%rd14547, %rd21686, %rd21683;
	ld.const.u64 	%rd14548, [%rd14538];
	add.s64 	%rd14549, %rd14547, %rd14548;
	add.s64 	%rd14550, %rd14549, %rd14546;
	add.s64 	%rd14551, %rd14550, %rd14543;
	add.s64 	%rd14552, %rd14551, %rd21679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9556,%dummy}, %rd14536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9557}, %rd14536;
	}
	shf.r.wrap.b32 	%r9558, %r9557, %r9556, 28;
	shf.r.wrap.b32 	%r9559, %r9556, %r9557, 28;
	mov.b64 	%rd14553, {%r9559, %r9558};
	shf.l.wrap.b32 	%r9560, %r9556, %r9557, 30;
	shf.l.wrap.b32 	%r9561, %r9557, %r9556, 30;
	mov.b64 	%rd14554, {%r9561, %r9560};
	xor.b64  	%rd14555, %rd14554, %rd14553;
	shf.l.wrap.b32 	%r9562, %r9556, %r9557, 25;
	shf.l.wrap.b32 	%r9563, %r9557, %r9556, 25;
	mov.b64 	%rd14556, {%r9563, %r9562};
	xor.b64  	%rd14557, %rd14555, %rd14556;
	xor.b64  	%rd14558, %rd14536, %rd21678;
	xor.b64  	%rd14559, %rd14536, %rd21677;
	and.b64  	%rd14560, %rd14559, %rd14558;
	xor.b64  	%rd14561, %rd14560, %rd14536;
	add.s64 	%rd14562, %rd14551, %rd14561;
	add.s64 	%rd14563, %rd14562, %rd14557;
	add.s32 	%r9564, %r14445, 2;
	mul.wide.s32 	%rd14564, %r9564, 8;
	add.s64 	%rd14565, %rd21333, %rd14564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9565,%dummy}, %rd14552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9566}, %rd14552;
	}
	shf.r.wrap.b32 	%r9567, %r9566, %r9565, 14;
	shf.r.wrap.b32 	%r9568, %r9565, %r9566, 14;
	mov.b64 	%rd14566, {%r9568, %r9567};
	shf.r.wrap.b32 	%r9569, %r9566, %r9565, 18;
	shf.r.wrap.b32 	%r9570, %r9565, %r9566, 18;
	mov.b64 	%rd14567, {%r9570, %r9569};
	xor.b64  	%rd14568, %rd14567, %rd14566;
	shf.l.wrap.b32 	%r9571, %r9565, %r9566, 23;
	shf.l.wrap.b32 	%r9572, %r9566, %r9565, 23;
	mov.b64 	%rd14569, {%r9572, %r9571};
	xor.b64  	%rd14570, %rd14568, %rd14569;
	xor.b64  	%rd14571, %rd14525, %rd21681;
	and.b64  	%rd14572, %rd14552, %rd14571;
	xor.b64  	%rd14573, %rd14572, %rd21681;
	add.s64 	%rd14574, %rd21687, %rd21682;
	ld.const.u64 	%rd14575, [%rd14565];
	add.s64 	%rd14576, %rd14574, %rd14575;
	add.s64 	%rd14577, %rd14576, %rd14573;
	add.s64 	%rd14578, %rd14577, %rd14570;
	add.s64 	%rd14579, %rd14578, %rd21678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9573,%dummy}, %rd14563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9574}, %rd14563;
	}
	shf.r.wrap.b32 	%r9575, %r9574, %r9573, 28;
	shf.r.wrap.b32 	%r9576, %r9573, %r9574, 28;
	mov.b64 	%rd14580, {%r9576, %r9575};
	shf.l.wrap.b32 	%r9577, %r9573, %r9574, 30;
	shf.l.wrap.b32 	%r9578, %r9574, %r9573, 30;
	mov.b64 	%rd14581, {%r9578, %r9577};
	xor.b64  	%rd14582, %rd14581, %rd14580;
	shf.l.wrap.b32 	%r9579, %r9573, %r9574, 25;
	shf.l.wrap.b32 	%r9580, %r9574, %r9573, 25;
	mov.b64 	%rd14583, {%r9580, %r9579};
	xor.b64  	%rd14584, %rd14582, %rd14583;
	xor.b64  	%rd14585, %rd14563, %rd21677;
	xor.b64  	%rd14586, %rd14563, %rd14536;
	and.b64  	%rd14587, %rd14586, %rd14585;
	xor.b64  	%rd14588, %rd14587, %rd14563;
	add.s64 	%rd14589, %rd14578, %rd14588;
	add.s64 	%rd14590, %rd14589, %rd14584;
	add.s32 	%r9581, %r14445, 3;
	mul.wide.s32 	%rd14591, %r9581, 8;
	add.s64 	%rd14592, %rd21333, %rd14591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9582,%dummy}, %rd14579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9583}, %rd14579;
	}
	shf.r.wrap.b32 	%r9584, %r9583, %r9582, 14;
	shf.r.wrap.b32 	%r9585, %r9582, %r9583, 14;
	mov.b64 	%rd14593, {%r9585, %r9584};
	shf.r.wrap.b32 	%r9586, %r9583, %r9582, 18;
	shf.r.wrap.b32 	%r9587, %r9582, %r9583, 18;
	mov.b64 	%rd14594, {%r9587, %r9586};
	xor.b64  	%rd14595, %rd14594, %rd14593;
	shf.l.wrap.b32 	%r9588, %r9582, %r9583, 23;
	shf.l.wrap.b32 	%r9589, %r9583, %r9582, 23;
	mov.b64 	%rd14596, {%r9589, %r9588};
	xor.b64  	%rd14597, %rd14595, %rd14596;
	xor.b64  	%rd14598, %rd14552, %rd14525;
	and.b64  	%rd14599, %rd14579, %rd14598;
	xor.b64  	%rd14600, %rd14599, %rd14525;
	add.s64 	%rd14601, %rd21688, %rd21681;
	ld.const.u64 	%rd14602, [%rd14592];
	add.s64 	%rd14603, %rd14601, %rd14602;
	add.s64 	%rd14604, %rd14603, %rd14600;
	add.s64 	%rd14605, %rd14604, %rd14597;
	add.s64 	%rd14606, %rd14605, %rd21677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9590,%dummy}, %rd14590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9591}, %rd14590;
	}
	shf.r.wrap.b32 	%r9592, %r9591, %r9590, 28;
	shf.r.wrap.b32 	%r9593, %r9590, %r9591, 28;
	mov.b64 	%rd14607, {%r9593, %r9592};
	shf.l.wrap.b32 	%r9594, %r9590, %r9591, 30;
	shf.l.wrap.b32 	%r9595, %r9591, %r9590, 30;
	mov.b64 	%rd14608, {%r9595, %r9594};
	xor.b64  	%rd14609, %rd14608, %rd14607;
	shf.l.wrap.b32 	%r9596, %r9590, %r9591, 25;
	shf.l.wrap.b32 	%r9597, %r9591, %r9590, 25;
	mov.b64 	%rd14610, {%r9597, %r9596};
	xor.b64  	%rd14611, %rd14609, %rd14610;
	xor.b64  	%rd14612, %rd14590, %rd14536;
	xor.b64  	%rd14613, %rd14590, %rd14563;
	and.b64  	%rd14614, %rd14613, %rd14612;
	xor.b64  	%rd14615, %rd14614, %rd14590;
	add.s64 	%rd14616, %rd14605, %rd14615;
	add.s64 	%rd14617, %rd14616, %rd14611;
	add.s32 	%r9598, %r14445, 4;
	mul.wide.s32 	%rd14618, %r9598, 8;
	add.s64 	%rd14619, %rd21333, %rd14618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9599,%dummy}, %rd14606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9600}, %rd14606;
	}
	shf.r.wrap.b32 	%r9601, %r9600, %r9599, 14;
	shf.r.wrap.b32 	%r9602, %r9599, %r9600, 14;
	mov.b64 	%rd14620, {%r9602, %r9601};
	shf.r.wrap.b32 	%r9603, %r9600, %r9599, 18;
	shf.r.wrap.b32 	%r9604, %r9599, %r9600, 18;
	mov.b64 	%rd14621, {%r9604, %r9603};
	xor.b64  	%rd14622, %rd14621, %rd14620;
	shf.l.wrap.b32 	%r9605, %r9599, %r9600, 23;
	shf.l.wrap.b32 	%r9606, %r9600, %r9599, 23;
	mov.b64 	%rd14623, {%r9606, %r9605};
	xor.b64  	%rd14624, %rd14622, %rd14623;
	xor.b64  	%rd14625, %rd14579, %rd14552;
	and.b64  	%rd14626, %rd14606, %rd14625;
	xor.b64  	%rd14627, %rd14626, %rd14552;
	add.s64 	%rd14628, %rd14525, %rd21689;
	ld.const.u64 	%rd14629, [%rd14619];
	add.s64 	%rd14630, %rd14628, %rd14629;
	add.s64 	%rd14631, %rd14630, %rd14627;
	add.s64 	%rd14632, %rd14631, %rd14624;
	add.s64 	%rd14633, %rd14632, %rd14536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9607,%dummy}, %rd14617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9608}, %rd14617;
	}
	shf.r.wrap.b32 	%r9609, %r9608, %r9607, 28;
	shf.r.wrap.b32 	%r9610, %r9607, %r9608, 28;
	mov.b64 	%rd14634, {%r9610, %r9609};
	shf.l.wrap.b32 	%r9611, %r9607, %r9608, 30;
	shf.l.wrap.b32 	%r9612, %r9608, %r9607, 30;
	mov.b64 	%rd14635, {%r9612, %r9611};
	xor.b64  	%rd14636, %rd14635, %rd14634;
	shf.l.wrap.b32 	%r9613, %r9607, %r9608, 25;
	shf.l.wrap.b32 	%r9614, %r9608, %r9607, 25;
	mov.b64 	%rd14637, {%r9614, %r9613};
	xor.b64  	%rd14638, %rd14636, %rd14637;
	xor.b64  	%rd14639, %rd14617, %rd14563;
	xor.b64  	%rd14640, %rd14617, %rd14590;
	and.b64  	%rd14641, %rd14640, %rd14639;
	xor.b64  	%rd14642, %rd14641, %rd14617;
	add.s64 	%rd14643, %rd14632, %rd14642;
	add.s64 	%rd14644, %rd14643, %rd14638;
	add.s32 	%r9615, %r14445, 5;
	mul.wide.s32 	%rd14645, %r9615, 8;
	add.s64 	%rd14646, %rd21333, %rd14645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9616,%dummy}, %rd14633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9617}, %rd14633;
	}
	shf.r.wrap.b32 	%r9618, %r9617, %r9616, 14;
	shf.r.wrap.b32 	%r9619, %r9616, %r9617, 14;
	mov.b64 	%rd14647, {%r9619, %r9618};
	shf.r.wrap.b32 	%r9620, %r9617, %r9616, 18;
	shf.r.wrap.b32 	%r9621, %r9616, %r9617, 18;
	mov.b64 	%rd14648, {%r9621, %r9620};
	xor.b64  	%rd14649, %rd14648, %rd14647;
	shf.l.wrap.b32 	%r9622, %r9616, %r9617, 23;
	shf.l.wrap.b32 	%r9623, %r9617, %r9616, 23;
	mov.b64 	%rd14650, {%r9623, %r9622};
	xor.b64  	%rd14651, %rd14649, %rd14650;
	xor.b64  	%rd14652, %rd14606, %rd14579;
	and.b64  	%rd14653, %rd14633, %rd14652;
	xor.b64  	%rd14654, %rd14653, %rd14579;
	add.s64 	%rd14655, %rd14552, %rd21690;
	ld.const.u64 	%rd14656, [%rd14646];
	add.s64 	%rd14657, %rd14655, %rd14656;
	add.s64 	%rd14658, %rd14657, %rd14654;
	add.s64 	%rd14659, %rd14658, %rd14651;
	add.s64 	%rd14660, %rd14659, %rd14563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9624,%dummy}, %rd14644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9625}, %rd14644;
	}
	shf.r.wrap.b32 	%r9626, %r9625, %r9624, 28;
	shf.r.wrap.b32 	%r9627, %r9624, %r9625, 28;
	mov.b64 	%rd14661, {%r9627, %r9626};
	shf.l.wrap.b32 	%r9628, %r9624, %r9625, 30;
	shf.l.wrap.b32 	%r9629, %r9625, %r9624, 30;
	mov.b64 	%rd14662, {%r9629, %r9628};
	xor.b64  	%rd14663, %rd14662, %rd14661;
	shf.l.wrap.b32 	%r9630, %r9624, %r9625, 25;
	shf.l.wrap.b32 	%r9631, %r9625, %r9624, 25;
	mov.b64 	%rd14664, {%r9631, %r9630};
	xor.b64  	%rd14665, %rd14663, %rd14664;
	xor.b64  	%rd14666, %rd14644, %rd14590;
	xor.b64  	%rd14667, %rd14644, %rd14617;
	and.b64  	%rd14668, %rd14667, %rd14666;
	xor.b64  	%rd14669, %rd14668, %rd14644;
	add.s64 	%rd14670, %rd14659, %rd14669;
	add.s64 	%rd14671, %rd14670, %rd14665;
	add.s32 	%r9632, %r14445, 6;
	mul.wide.s32 	%rd14672, %r9632, 8;
	add.s64 	%rd14673, %rd21333, %rd14672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9633,%dummy}, %rd14660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9634}, %rd14660;
	}
	shf.r.wrap.b32 	%r9635, %r9634, %r9633, 14;
	shf.r.wrap.b32 	%r9636, %r9633, %r9634, 14;
	mov.b64 	%rd14674, {%r9636, %r9635};
	shf.r.wrap.b32 	%r9637, %r9634, %r9633, 18;
	shf.r.wrap.b32 	%r9638, %r9633, %r9634, 18;
	mov.b64 	%rd14675, {%r9638, %r9637};
	xor.b64  	%rd14676, %rd14675, %rd14674;
	shf.l.wrap.b32 	%r9639, %r9633, %r9634, 23;
	shf.l.wrap.b32 	%r9640, %r9634, %r9633, 23;
	mov.b64 	%rd14677, {%r9640, %r9639};
	xor.b64  	%rd14678, %rd14676, %rd14677;
	xor.b64  	%rd14679, %rd14633, %rd14606;
	and.b64  	%rd14680, %rd14660, %rd14679;
	xor.b64  	%rd14681, %rd14680, %rd14606;
	add.s64 	%rd14682, %rd14579, %rd21691;
	ld.const.u64 	%rd14683, [%rd14673];
	add.s64 	%rd14684, %rd14682, %rd14683;
	add.s64 	%rd14685, %rd14684, %rd14681;
	add.s64 	%rd14686, %rd14685, %rd14678;
	add.s64 	%rd14687, %rd14686, %rd14590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9641,%dummy}, %rd14671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9642}, %rd14671;
	}
	shf.r.wrap.b32 	%r9643, %r9642, %r9641, 28;
	shf.r.wrap.b32 	%r9644, %r9641, %r9642, 28;
	mov.b64 	%rd14688, {%r9644, %r9643};
	shf.l.wrap.b32 	%r9645, %r9641, %r9642, 30;
	shf.l.wrap.b32 	%r9646, %r9642, %r9641, 30;
	mov.b64 	%rd14689, {%r9646, %r9645};
	xor.b64  	%rd14690, %rd14689, %rd14688;
	shf.l.wrap.b32 	%r9647, %r9641, %r9642, 25;
	shf.l.wrap.b32 	%r9648, %r9642, %r9641, 25;
	mov.b64 	%rd14691, {%r9648, %r9647};
	xor.b64  	%rd14692, %rd14690, %rd14691;
	xor.b64  	%rd14693, %rd14671, %rd14617;
	xor.b64  	%rd14694, %rd14671, %rd14644;
	and.b64  	%rd14695, %rd14694, %rd14693;
	xor.b64  	%rd14696, %rd14695, %rd14671;
	add.s64 	%rd14697, %rd14686, %rd14696;
	add.s64 	%rd14698, %rd14697, %rd14692;
	add.s32 	%r9649, %r14445, 7;
	mul.wide.s32 	%rd14699, %r9649, 8;
	add.s64 	%rd14700, %rd21333, %rd14699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9650,%dummy}, %rd14687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9651}, %rd14687;
	}
	shf.r.wrap.b32 	%r9652, %r9651, %r9650, 14;
	shf.r.wrap.b32 	%r9653, %r9650, %r9651, 14;
	mov.b64 	%rd14701, {%r9653, %r9652};
	shf.r.wrap.b32 	%r9654, %r9651, %r9650, 18;
	shf.r.wrap.b32 	%r9655, %r9650, %r9651, 18;
	mov.b64 	%rd14702, {%r9655, %r9654};
	xor.b64  	%rd14703, %rd14702, %rd14701;
	shf.l.wrap.b32 	%r9656, %r9650, %r9651, 23;
	shf.l.wrap.b32 	%r9657, %r9651, %r9650, 23;
	mov.b64 	%rd14704, {%r9657, %r9656};
	xor.b64  	%rd14705, %rd14703, %rd14704;
	xor.b64  	%rd14706, %rd14660, %rd14633;
	and.b64  	%rd14707, %rd14687, %rd14706;
	xor.b64  	%rd14708, %rd14707, %rd14633;
	add.s64 	%rd14709, %rd14606, %rd21692;
	ld.const.u64 	%rd14710, [%rd14700];
	add.s64 	%rd14711, %rd14709, %rd14710;
	add.s64 	%rd14712, %rd14711, %rd14708;
	add.s64 	%rd14713, %rd14712, %rd14705;
	add.s64 	%rd14714, %rd14713, %rd14617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9658,%dummy}, %rd14698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9659}, %rd14698;
	}
	shf.r.wrap.b32 	%r9660, %r9659, %r9658, 28;
	shf.r.wrap.b32 	%r9661, %r9658, %r9659, 28;
	mov.b64 	%rd14715, {%r9661, %r9660};
	shf.l.wrap.b32 	%r9662, %r9658, %r9659, 30;
	shf.l.wrap.b32 	%r9663, %r9659, %r9658, 30;
	mov.b64 	%rd14716, {%r9663, %r9662};
	xor.b64  	%rd14717, %rd14716, %rd14715;
	shf.l.wrap.b32 	%r9664, %r9658, %r9659, 25;
	shf.l.wrap.b32 	%r9665, %r9659, %r9658, 25;
	mov.b64 	%rd14718, {%r9665, %r9664};
	xor.b64  	%rd14719, %rd14717, %rd14718;
	xor.b64  	%rd14720, %rd14698, %rd14644;
	xor.b64  	%rd14721, %rd14698, %rd14671;
	and.b64  	%rd14722, %rd14721, %rd14720;
	xor.b64  	%rd14723, %rd14722, %rd14698;
	add.s64 	%rd14724, %rd14713, %rd14723;
	add.s64 	%rd14725, %rd14724, %rd14719;
	add.s32 	%r9666, %r14445, 8;
	mul.wide.s32 	%rd14726, %r9666, 8;
	add.s64 	%rd14727, %rd21333, %rd14726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9667,%dummy}, %rd14714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9668}, %rd14714;
	}
	shf.r.wrap.b32 	%r9669, %r9668, %r9667, 14;
	shf.r.wrap.b32 	%r9670, %r9667, %r9668, 14;
	mov.b64 	%rd14728, {%r9670, %r9669};
	shf.r.wrap.b32 	%r9671, %r9668, %r9667, 18;
	shf.r.wrap.b32 	%r9672, %r9667, %r9668, 18;
	mov.b64 	%rd14729, {%r9672, %r9671};
	xor.b64  	%rd14730, %rd14729, %rd14728;
	shf.l.wrap.b32 	%r9673, %r9667, %r9668, 23;
	shf.l.wrap.b32 	%r9674, %r9668, %r9667, 23;
	mov.b64 	%rd14731, {%r9674, %r9673};
	xor.b64  	%rd14732, %rd14730, %rd14731;
	xor.b64  	%rd14733, %rd14687, %rd14660;
	and.b64  	%rd14734, %rd14714, %rd14733;
	xor.b64  	%rd14735, %rd14734, %rd14660;
	add.s64 	%rd14736, %rd14633, %rd21676;
	ld.const.u64 	%rd14737, [%rd14727];
	add.s64 	%rd14738, %rd14736, %rd14737;
	add.s64 	%rd14739, %rd14738, %rd14735;
	add.s64 	%rd14740, %rd14739, %rd14732;
	add.s64 	%rd14741, %rd14740, %rd14644;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9675,%dummy}, %rd14725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9676}, %rd14725;
	}
	shf.r.wrap.b32 	%r9677, %r9676, %r9675, 28;
	shf.r.wrap.b32 	%r9678, %r9675, %r9676, 28;
	mov.b64 	%rd14742, {%r9678, %r9677};
	shf.l.wrap.b32 	%r9679, %r9675, %r9676, 30;
	shf.l.wrap.b32 	%r9680, %r9676, %r9675, 30;
	mov.b64 	%rd14743, {%r9680, %r9679};
	xor.b64  	%rd14744, %rd14743, %rd14742;
	shf.l.wrap.b32 	%r9681, %r9675, %r9676, 25;
	shf.l.wrap.b32 	%r9682, %r9676, %r9675, 25;
	mov.b64 	%rd14745, {%r9682, %r9681};
	xor.b64  	%rd14746, %rd14744, %rd14745;
	xor.b64  	%rd14747, %rd14725, %rd14671;
	xor.b64  	%rd14748, %rd14725, %rd14698;
	and.b64  	%rd14749, %rd14748, %rd14747;
	xor.b64  	%rd14750, %rd14749, %rd14725;
	add.s64 	%rd14751, %rd14740, %rd14750;
	add.s64 	%rd14752, %rd14751, %rd14746;
	add.s32 	%r9683, %r14445, 9;
	mul.wide.s32 	%rd14753, %r9683, 8;
	add.s64 	%rd14754, %rd21333, %rd14753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9684,%dummy}, %rd14741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9685}, %rd14741;
	}
	shf.r.wrap.b32 	%r9686, %r9685, %r9684, 14;
	shf.r.wrap.b32 	%r9687, %r9684, %r9685, 14;
	mov.b64 	%rd14755, {%r9687, %r9686};
	shf.r.wrap.b32 	%r9688, %r9685, %r9684, 18;
	shf.r.wrap.b32 	%r9689, %r9684, %r9685, 18;
	mov.b64 	%rd14756, {%r9689, %r9688};
	xor.b64  	%rd14757, %rd14756, %rd14755;
	shf.l.wrap.b32 	%r9690, %r9684, %r9685, 23;
	shf.l.wrap.b32 	%r9691, %r9685, %r9684, 23;
	mov.b64 	%rd14758, {%r9691, %r9690};
	xor.b64  	%rd14759, %rd14757, %rd14758;
	xor.b64  	%rd14760, %rd14714, %rd14687;
	and.b64  	%rd14761, %rd14741, %rd14760;
	xor.b64  	%rd14762, %rd14761, %rd14687;
	add.s64 	%rd14763, %rd14660, %rd21675;
	ld.const.u64 	%rd14764, [%rd14754];
	add.s64 	%rd14765, %rd14763, %rd14764;
	add.s64 	%rd14766, %rd14765, %rd14762;
	add.s64 	%rd14767, %rd14766, %rd14759;
	add.s64 	%rd14768, %rd14767, %rd14671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9692,%dummy}, %rd14752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9693}, %rd14752;
	}
	shf.r.wrap.b32 	%r9694, %r9693, %r9692, 28;
	shf.r.wrap.b32 	%r9695, %r9692, %r9693, 28;
	mov.b64 	%rd14769, {%r9695, %r9694};
	shf.l.wrap.b32 	%r9696, %r9692, %r9693, 30;
	shf.l.wrap.b32 	%r9697, %r9693, %r9692, 30;
	mov.b64 	%rd14770, {%r9697, %r9696};
	xor.b64  	%rd14771, %rd14770, %rd14769;
	shf.l.wrap.b32 	%r9698, %r9692, %r9693, 25;
	shf.l.wrap.b32 	%r9699, %r9693, %r9692, 25;
	mov.b64 	%rd14772, {%r9699, %r9698};
	xor.b64  	%rd14773, %rd14771, %rd14772;
	xor.b64  	%rd14774, %rd14752, %rd14698;
	xor.b64  	%rd14775, %rd14752, %rd14725;
	and.b64  	%rd14776, %rd14775, %rd14774;
	xor.b64  	%rd14777, %rd14776, %rd14752;
	add.s64 	%rd14778, %rd14767, %rd14777;
	add.s64 	%rd14779, %rd14778, %rd14773;
	add.s32 	%r9700, %r14445, 10;
	mul.wide.s32 	%rd14780, %r9700, 8;
	add.s64 	%rd14781, %rd21333, %rd14780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9701,%dummy}, %rd14768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9702}, %rd14768;
	}
	shf.r.wrap.b32 	%r9703, %r9702, %r9701, 14;
	shf.r.wrap.b32 	%r9704, %r9701, %r9702, 14;
	mov.b64 	%rd14782, {%r9704, %r9703};
	shf.r.wrap.b32 	%r9705, %r9702, %r9701, 18;
	shf.r.wrap.b32 	%r9706, %r9701, %r9702, 18;
	mov.b64 	%rd14783, {%r9706, %r9705};
	xor.b64  	%rd14784, %rd14783, %rd14782;
	shf.l.wrap.b32 	%r9707, %r9701, %r9702, 23;
	shf.l.wrap.b32 	%r9708, %r9702, %r9701, 23;
	mov.b64 	%rd14785, {%r9708, %r9707};
	xor.b64  	%rd14786, %rd14784, %rd14785;
	xor.b64  	%rd14787, %rd14741, %rd14714;
	and.b64  	%rd14788, %rd14768, %rd14787;
	xor.b64  	%rd14789, %rd14788, %rd14714;
	add.s64 	%rd14790, %rd14687, %rd21674;
	ld.const.u64 	%rd14791, [%rd14781];
	add.s64 	%rd14792, %rd14790, %rd14791;
	add.s64 	%rd14793, %rd14792, %rd14789;
	add.s64 	%rd14794, %rd14793, %rd14786;
	add.s64 	%rd14795, %rd14794, %rd14698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9709,%dummy}, %rd14779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9710}, %rd14779;
	}
	shf.r.wrap.b32 	%r9711, %r9710, %r9709, 28;
	shf.r.wrap.b32 	%r9712, %r9709, %r9710, 28;
	mov.b64 	%rd14796, {%r9712, %r9711};
	shf.l.wrap.b32 	%r9713, %r9709, %r9710, 30;
	shf.l.wrap.b32 	%r9714, %r9710, %r9709, 30;
	mov.b64 	%rd14797, {%r9714, %r9713};
	xor.b64  	%rd14798, %rd14797, %rd14796;
	shf.l.wrap.b32 	%r9715, %r9709, %r9710, 25;
	shf.l.wrap.b32 	%r9716, %r9710, %r9709, 25;
	mov.b64 	%rd14799, {%r9716, %r9715};
	xor.b64  	%rd14800, %rd14798, %rd14799;
	xor.b64  	%rd14801, %rd14779, %rd14725;
	xor.b64  	%rd14802, %rd14779, %rd14752;
	and.b64  	%rd14803, %rd14802, %rd14801;
	xor.b64  	%rd14804, %rd14803, %rd14779;
	add.s64 	%rd14805, %rd14794, %rd14804;
	add.s64 	%rd14806, %rd14805, %rd14800;
	add.s32 	%r9717, %r14445, 11;
	mul.wide.s32 	%rd14807, %r9717, 8;
	add.s64 	%rd14808, %rd21333, %rd14807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9718,%dummy}, %rd14795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9719}, %rd14795;
	}
	shf.r.wrap.b32 	%r9720, %r9719, %r9718, 14;
	shf.r.wrap.b32 	%r9721, %r9718, %r9719, 14;
	mov.b64 	%rd14809, {%r9721, %r9720};
	shf.r.wrap.b32 	%r9722, %r9719, %r9718, 18;
	shf.r.wrap.b32 	%r9723, %r9718, %r9719, 18;
	mov.b64 	%rd14810, {%r9723, %r9722};
	xor.b64  	%rd14811, %rd14810, %rd14809;
	shf.l.wrap.b32 	%r9724, %r9718, %r9719, 23;
	shf.l.wrap.b32 	%r9725, %r9719, %r9718, 23;
	mov.b64 	%rd14812, {%r9725, %r9724};
	xor.b64  	%rd14813, %rd14811, %rd14812;
	xor.b64  	%rd14814, %rd14768, %rd14741;
	and.b64  	%rd14815, %rd14795, %rd14814;
	xor.b64  	%rd14816, %rd14815, %rd14741;
	add.s64 	%rd14817, %rd14714, %rd21673;
	ld.const.u64 	%rd14818, [%rd14808];
	add.s64 	%rd14819, %rd14817, %rd14818;
	add.s64 	%rd14820, %rd14819, %rd14816;
	add.s64 	%rd14821, %rd14820, %rd14813;
	add.s64 	%rd14822, %rd14821, %rd14725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9726,%dummy}, %rd14806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9727}, %rd14806;
	}
	shf.r.wrap.b32 	%r9728, %r9727, %r9726, 28;
	shf.r.wrap.b32 	%r9729, %r9726, %r9727, 28;
	mov.b64 	%rd14823, {%r9729, %r9728};
	shf.l.wrap.b32 	%r9730, %r9726, %r9727, 30;
	shf.l.wrap.b32 	%r9731, %r9727, %r9726, 30;
	mov.b64 	%rd14824, {%r9731, %r9730};
	xor.b64  	%rd14825, %rd14824, %rd14823;
	shf.l.wrap.b32 	%r9732, %r9726, %r9727, 25;
	shf.l.wrap.b32 	%r9733, %r9727, %r9726, 25;
	mov.b64 	%rd14826, {%r9733, %r9732};
	xor.b64  	%rd14827, %rd14825, %rd14826;
	xor.b64  	%rd14828, %rd14806, %rd14752;
	xor.b64  	%rd14829, %rd14806, %rd14779;
	and.b64  	%rd14830, %rd14829, %rd14828;
	xor.b64  	%rd14831, %rd14830, %rd14806;
	add.s64 	%rd14832, %rd14821, %rd14831;
	add.s64 	%rd14833, %rd14832, %rd14827;
	add.s32 	%r9734, %r14445, 12;
	mul.wide.s32 	%rd14834, %r9734, 8;
	add.s64 	%rd14835, %rd21333, %rd14834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9735,%dummy}, %rd14822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9736}, %rd14822;
	}
	shf.r.wrap.b32 	%r9737, %r9736, %r9735, 14;
	shf.r.wrap.b32 	%r9738, %r9735, %r9736, 14;
	mov.b64 	%rd14836, {%r9738, %r9737};
	shf.r.wrap.b32 	%r9739, %r9736, %r9735, 18;
	shf.r.wrap.b32 	%r9740, %r9735, %r9736, 18;
	mov.b64 	%rd14837, {%r9740, %r9739};
	xor.b64  	%rd14838, %rd14837, %rd14836;
	shf.l.wrap.b32 	%r9741, %r9735, %r9736, 23;
	shf.l.wrap.b32 	%r9742, %r9736, %r9735, 23;
	mov.b64 	%rd14839, {%r9742, %r9741};
	xor.b64  	%rd14840, %rd14838, %rd14839;
	xor.b64  	%rd14841, %rd14795, %rd14768;
	and.b64  	%rd14842, %rd14822, %rd14841;
	xor.b64  	%rd14843, %rd14842, %rd14768;
	add.s64 	%rd14844, %rd14741, %rd21672;
	ld.const.u64 	%rd14845, [%rd14835];
	add.s64 	%rd14846, %rd14844, %rd14845;
	add.s64 	%rd14847, %rd14846, %rd14843;
	add.s64 	%rd14848, %rd14847, %rd14840;
	add.s64 	%rd21684, %rd14848, %rd14752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9743,%dummy}, %rd14833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9744}, %rd14833;
	}
	shf.r.wrap.b32 	%r9745, %r9744, %r9743, 28;
	shf.r.wrap.b32 	%r9746, %r9743, %r9744, 28;
	mov.b64 	%rd14849, {%r9746, %r9745};
	shf.l.wrap.b32 	%r9747, %r9743, %r9744, 30;
	shf.l.wrap.b32 	%r9748, %r9744, %r9743, 30;
	mov.b64 	%rd14850, {%r9748, %r9747};
	xor.b64  	%rd14851, %rd14850, %rd14849;
	shf.l.wrap.b32 	%r9749, %r9743, %r9744, 25;
	shf.l.wrap.b32 	%r9750, %r9744, %r9743, 25;
	mov.b64 	%rd14852, {%r9750, %r9749};
	xor.b64  	%rd14853, %rd14851, %rd14852;
	xor.b64  	%rd14854, %rd14833, %rd14779;
	xor.b64  	%rd14855, %rd14833, %rd14806;
	and.b64  	%rd14856, %rd14855, %rd14854;
	xor.b64  	%rd14857, %rd14856, %rd14833;
	add.s64 	%rd14858, %rd14848, %rd14857;
	add.s64 	%rd21680, %rd14858, %rd14853;
	add.s32 	%r9751, %r14445, 13;
	mul.wide.s32 	%rd14859, %r9751, 8;
	add.s64 	%rd14860, %rd21333, %rd14859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9752,%dummy}, %rd21684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9753}, %rd21684;
	}
	shf.r.wrap.b32 	%r9754, %r9753, %r9752, 14;
	shf.r.wrap.b32 	%r9755, %r9752, %r9753, 14;
	mov.b64 	%rd14861, {%r9755, %r9754};
	shf.r.wrap.b32 	%r9756, %r9753, %r9752, 18;
	shf.r.wrap.b32 	%r9757, %r9752, %r9753, 18;
	mov.b64 	%rd14862, {%r9757, %r9756};
	xor.b64  	%rd14863, %rd14862, %rd14861;
	shf.l.wrap.b32 	%r9758, %r9752, %r9753, 23;
	shf.l.wrap.b32 	%r9759, %r9753, %r9752, 23;
	mov.b64 	%rd14864, {%r9759, %r9758};
	xor.b64  	%rd14865, %rd14863, %rd14864;
	xor.b64  	%rd14866, %rd14822, %rd14795;
	and.b64  	%rd14867, %rd21684, %rd14866;
	xor.b64  	%rd14868, %rd14867, %rd14795;
	add.s64 	%rd14869, %rd14768, %rd21671;
	ld.const.u64 	%rd14870, [%rd14860];
	add.s64 	%rd14871, %rd14869, %rd14870;
	add.s64 	%rd14872, %rd14871, %rd14868;
	add.s64 	%rd14873, %rd14872, %rd14865;
	add.s64 	%rd21683, %rd14873, %rd14779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9760,%dummy}, %rd21680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9761}, %rd21680;
	}
	shf.r.wrap.b32 	%r9762, %r9761, %r9760, 28;
	shf.r.wrap.b32 	%r9763, %r9760, %r9761, 28;
	mov.b64 	%rd14874, {%r9763, %r9762};
	shf.l.wrap.b32 	%r9764, %r9760, %r9761, 30;
	shf.l.wrap.b32 	%r9765, %r9761, %r9760, 30;
	mov.b64 	%rd14875, {%r9765, %r9764};
	xor.b64  	%rd14876, %rd14875, %rd14874;
	shf.l.wrap.b32 	%r9766, %r9760, %r9761, 25;
	shf.l.wrap.b32 	%r9767, %r9761, %r9760, 25;
	mov.b64 	%rd14877, {%r9767, %r9766};
	xor.b64  	%rd14878, %rd14876, %rd14877;
	xor.b64  	%rd14879, %rd21680, %rd14806;
	xor.b64  	%rd14880, %rd21680, %rd14833;
	and.b64  	%rd14881, %rd14880, %rd14879;
	xor.b64  	%rd14882, %rd14881, %rd21680;
	add.s64 	%rd14883, %rd14873, %rd14882;
	add.s64 	%rd21679, %rd14883, %rd14878;
	add.s32 	%r9768, %r14445, 14;
	mul.wide.s32 	%rd14884, %r9768, 8;
	add.s64 	%rd14885, %rd21333, %rd14884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9769,%dummy}, %rd21683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9770}, %rd21683;
	}
	shf.r.wrap.b32 	%r9771, %r9770, %r9769, 14;
	shf.r.wrap.b32 	%r9772, %r9769, %r9770, 14;
	mov.b64 	%rd14886, {%r9772, %r9771};
	shf.r.wrap.b32 	%r9773, %r9770, %r9769, 18;
	shf.r.wrap.b32 	%r9774, %r9769, %r9770, 18;
	mov.b64 	%rd14887, {%r9774, %r9773};
	xor.b64  	%rd14888, %rd14887, %rd14886;
	shf.l.wrap.b32 	%r9775, %r9769, %r9770, 23;
	shf.l.wrap.b32 	%r9776, %r9770, %r9769, 23;
	mov.b64 	%rd14889, {%r9776, %r9775};
	xor.b64  	%rd14890, %rd14888, %rd14889;
	xor.b64  	%rd14891, %rd21684, %rd14822;
	and.b64  	%rd14892, %rd21683, %rd14891;
	xor.b64  	%rd14893, %rd14892, %rd14822;
	add.s64 	%rd14894, %rd14795, %rd21670;
	ld.const.u64 	%rd14895, [%rd14885];
	add.s64 	%rd14896, %rd14894, %rd14895;
	add.s64 	%rd14897, %rd14896, %rd14893;
	add.s64 	%rd14898, %rd14897, %rd14890;
	add.s64 	%rd21682, %rd14898, %rd14806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9777,%dummy}, %rd21679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9778}, %rd21679;
	}
	shf.r.wrap.b32 	%r9779, %r9778, %r9777, 28;
	shf.r.wrap.b32 	%r9780, %r9777, %r9778, 28;
	mov.b64 	%rd14899, {%r9780, %r9779};
	shf.l.wrap.b32 	%r9781, %r9777, %r9778, 30;
	shf.l.wrap.b32 	%r9782, %r9778, %r9777, 30;
	mov.b64 	%rd14900, {%r9782, %r9781};
	xor.b64  	%rd14901, %rd14900, %rd14899;
	shf.l.wrap.b32 	%r9783, %r9777, %r9778, 25;
	shf.l.wrap.b32 	%r9784, %r9778, %r9777, 25;
	mov.b64 	%rd14902, {%r9784, %r9783};
	xor.b64  	%rd14903, %rd14901, %rd14902;
	xor.b64  	%rd14904, %rd21679, %rd14833;
	xor.b64  	%rd14905, %rd21679, %rd21680;
	and.b64  	%rd14906, %rd14905, %rd14904;
	xor.b64  	%rd14907, %rd14906, %rd21679;
	add.s64 	%rd14908, %rd14898, %rd14907;
	add.s64 	%rd21678, %rd14908, %rd14903;
	add.s32 	%r9785, %r14445, 15;
	mul.wide.s32 	%rd14909, %r9785, 8;
	add.s64 	%rd14910, %rd21333, %rd14909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9786,%dummy}, %rd21682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9787}, %rd21682;
	}
	shf.r.wrap.b32 	%r9788, %r9787, %r9786, 14;
	shf.r.wrap.b32 	%r9789, %r9786, %r9787, 14;
	mov.b64 	%rd14911, {%r9789, %r9788};
	shf.r.wrap.b32 	%r9790, %r9787, %r9786, 18;
	shf.r.wrap.b32 	%r9791, %r9786, %r9787, 18;
	mov.b64 	%rd14912, {%r9791, %r9790};
	xor.b64  	%rd14913, %rd14912, %rd14911;
	shf.l.wrap.b32 	%r9792, %r9786, %r9787, 23;
	shf.l.wrap.b32 	%r9793, %r9787, %r9786, 23;
	mov.b64 	%rd14914, {%r9793, %r9792};
	xor.b64  	%rd14915, %rd14913, %rd14914;
	xor.b64  	%rd14916, %rd21683, %rd21684;
	and.b64  	%rd14917, %rd21682, %rd14916;
	xor.b64  	%rd14918, %rd14917, %rd21684;
	add.s64 	%rd14919, %rd14822, %rd21669;
	ld.const.u64 	%rd14920, [%rd14910];
	add.s64 	%rd14921, %rd14919, %rd14920;
	add.s64 	%rd14922, %rd14921, %rd14918;
	add.s64 	%rd14923, %rd14922, %rd14915;
	add.s64 	%rd21681, %rd14923, %rd14833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9794,%dummy}, %rd21678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9795}, %rd21678;
	}
	shf.r.wrap.b32 	%r9796, %r9795, %r9794, 28;
	shf.r.wrap.b32 	%r9797, %r9794, %r9795, 28;
	mov.b64 	%rd14924, {%r9797, %r9796};
	shf.l.wrap.b32 	%r9798, %r9794, %r9795, 30;
	shf.l.wrap.b32 	%r9799, %r9795, %r9794, 30;
	mov.b64 	%rd14925, {%r9799, %r9798};
	xor.b64  	%rd14926, %rd14925, %rd14924;
	shf.l.wrap.b32 	%r9800, %r9794, %r9795, 25;
	shf.l.wrap.b32 	%r9801, %r9795, %r9794, 25;
	mov.b64 	%rd14927, {%r9801, %r9800};
	xor.b64  	%rd14928, %rd14926, %rd14927;
	xor.b64  	%rd14929, %rd21678, %rd21680;
	xor.b64  	%rd14930, %rd21678, %rd21679;
	and.b64  	%rd14931, %rd14930, %rd14929;
	xor.b64  	%rd14932, %rd14931, %rd21678;
	add.s64 	%rd14933, %rd14923, %rd14932;
	add.s64 	%rd21677, %rd14933, %rd14928;
	add.s32 	%r14445, %r14445, 16;
	setp.lt.s32	%p158, %r14445, 80;
	@%p158 bra 	BB1_249;

	setp.eq.s32	%p221, %r2, 0;
	ld.param.u64 	%rd21328, [m01800_init_param_4];
	mov.u64 	%rd21327, 6620516959819538809;
	mov.u64 	%rd21326, 2270897969802886507;
	mov.u64 	%rd21318, -7276294671716946913;
	mov.u64 	%rd21317, 5840696475078001361;
	mov.u64 	%rd21316, -6534734903238641935;
	mov.u64 	%rd21315, 4354685564936845355;
	mov.u64 	%rd21314, -4942790177534073029;
	mov.u64 	%rd21313, 7640891576956012808;
	mul.wide.s32 	%rd14934, %r1, 672;
	add.s64 	%rd14935, %rd21328, %rd14934;
	add.s64 	%rd1203, %rd21653, %rd21677;
	st.global.u64 	[%rd14935], %rd1203;
	add.s64 	%rd14936, %rd21652, %rd21678;
	st.global.u64 	[%rd14935+8], %rd14936;
	add.s64 	%rd14937, %rd21651, %rd21679;
	st.global.u64 	[%rd14935+16], %rd14937;
	add.s64 	%rd14938, %rd21650, %rd21680;
	st.global.u64 	[%rd14935+24], %rd14938;
	add.s64 	%rd14939, %rd21649, %rd21681;
	st.global.u64 	[%rd14935+32], %rd14939;
	add.s64 	%rd14940, %rd21648, %rd21682;
	st.global.u64 	[%rd14935+40], %rd14940;
	add.s64 	%rd14941, %rd21647, %rd21683;
	st.global.u64 	[%rd14935+48], %rd14941;
	add.s64 	%rd14942, %rd21646, %rd21684;
	st.global.u64 	[%rd14935+56], %rd14942;
	st.local.u64 	[%rd1], %rd21313;
	st.local.u64 	[%rd1+8], %rd21314;
	st.local.u64 	[%rd1+16], %rd21315;
	st.local.u64 	[%rd1+24], %rd21316;
	st.local.u64 	[%rd1+32], %rd21317;
	st.local.u64 	[%rd1+40], %rd21318;
	st.local.u64 	[%rd1+48], %rd21326;
	st.local.u64 	[%rd1+56], %rd21327;
	mov.u32 	%r351, 0;
	st.local.u32 	[%rd1+192], %r351;
	@%p221 bra 	BB1_283;

	add.u64 	%rd21319, %SP, 0;
	and.b32  	%r350, %r2, 3;
	cvta.to.local.u64 	%rd1204, %rd21319;
	add.s64 	%rd1205, %rd1204, 7;
	add.s64 	%rd1206, %rd179, 7;
	mov.u32 	%r351, 0;
	mov.u32 	%r14447, %r351;
	mov.u32 	%r14448, %r351;

BB1_252:
	add.s32 	%r9806, %r14447, %r2;
	st.local.u32 	[%rd1+192], %r9806;
	add.s32 	%r354, %r351, %r2;
	setp.lt.s32	%p160, %r354, 128;
	@%p160 bra 	BB1_273;
	bra.uni 	BB1_253;

BB1_273:
	setp.lt.s32	%p173, %r2, 1;
	@%p173 bra 	BB1_282;

	setp.eq.s32	%p174, %r350, 0;
	mov.u32 	%r14469, 0;
	@%p174 bra 	BB1_280;

	setp.eq.s32	%p175, %r350, 1;
	mov.u32 	%r14465, 0;
	@%p175 bra 	BB1_279;

	setp.eq.s32	%p176, %r350, 2;
	mov.u32 	%r14463, 0;
	@%p176 bra 	BB1_278;

	ld.local.u8 	%rs272, [%rd1205];
	xor.b32  	%r10576, %r351, 7;
	cvt.u64.u32	%rd16037, %r10576;
	add.s64 	%rd16038, %rd179, %rd16037;
	st.local.u8 	[%rd16038], %rs272;
	add.s32 	%r351, %r351, 1;
	mov.u32 	%r14463, 1;

BB1_278:
	xor.b32  	%r10577, %r14463, 7;
	cvt.u64.u32	%rd16039, %r10577;
	add.s64 	%rd16040, %rd1204, %rd16039;
	ld.local.u8 	%rs273, [%rd16040];
	xor.b32  	%r10578, %r351, 7;
	cvt.s64.s32	%rd16041, %r10578;
	add.s64 	%rd16042, %rd179, %rd16041;
	st.local.u8 	[%rd16042], %rs273;
	add.s32 	%r351, %r351, 1;
	add.s32 	%r14465, %r14463, 1;

BB1_279:
	xor.b32  	%r10579, %r14465, 7;
	cvt.s64.s32	%rd16043, %r10579;
	add.s64 	%rd16044, %rd1204, %rd16043;
	ld.local.u8 	%rs274, [%rd16044];
	xor.b32  	%r10580, %r351, 7;
	cvt.s64.s32	%rd16045, %r10580;
	add.s64 	%rd16046, %rd179, %rd16045;
	st.local.u8 	[%rd16046], %rs274;
	add.s32 	%r351, %r351, 1;
	add.s32 	%r14469, %r14465, 1;

BB1_280:
	setp.lt.u32	%p177, %r2, 4;
	@%p177 bra 	BB1_282;

BB1_281:
	xor.b32  	%r10581, %r14469, 7;
	cvt.s64.s32	%rd16047, %r10581;
	add.s64 	%rd16048, %rd1204, %rd16047;
	ld.local.u8 	%rs275, [%rd16048];
	xor.b32  	%r10582, %r351, 7;
	cvt.s64.s32	%rd16049, %r10582;
	add.s64 	%rd16050, %rd179, %rd16049;
	st.local.u8 	[%rd16050], %rs275;
	add.s32 	%r10583, %r14469, 1;
	xor.b32  	%r10584, %r10583, 7;
	cvt.s64.s32	%rd16051, %r10584;
	add.s64 	%rd16052, %rd1204, %rd16051;
	ld.local.u8 	%rs276, [%rd16052];
	add.s32 	%r10585, %r351, 1;
	xor.b32  	%r10586, %r10585, 7;
	cvt.s64.s32	%rd16053, %r10586;
	add.s64 	%rd16054, %rd179, %rd16053;
	st.local.u8 	[%rd16054], %rs276;
	add.s32 	%r10587, %r14469, 2;
	xor.b32  	%r10588, %r10587, 7;
	cvt.s64.s32	%rd16055, %r10588;
	add.s64 	%rd16056, %rd1204, %rd16055;
	ld.local.u8 	%rs277, [%rd16056];
	add.s32 	%r10589, %r351, 2;
	xor.b32  	%r10590, %r10589, 7;
	cvt.s64.s32	%rd16057, %r10590;
	add.s64 	%rd16058, %rd179, %rd16057;
	st.local.u8 	[%rd16058], %rs277;
	add.s32 	%r10591, %r14469, 3;
	xor.b32  	%r10592, %r10591, 7;
	cvt.s64.s32	%rd16059, %r10592;
	add.s64 	%rd16060, %rd1204, %rd16059;
	ld.local.u8 	%rs278, [%rd16060];
	add.s32 	%r10593, %r351, 3;
	xor.b32  	%r10594, %r10593, 7;
	cvt.s64.s32	%rd16061, %r10594;
	add.s64 	%rd16062, %rd179, %rd16061;
	st.local.u8 	[%rd16062], %rs278;
	add.s32 	%r14469, %r14469, 4;
	setp.lt.s32	%p178, %r14469, %r2;
	add.s32 	%r351, %r351, 4;
	@%p178 bra 	BB1_281;
	bra.uni 	BB1_282;

BB1_253:
	sub.s32 	%r355, %r2861, %r351;
	mov.u32 	%r9809, 1;
	max.u32 	%r356, %r355, %r9809;
	and.b32  	%r357, %r356, 3;
	setp.eq.s32	%p161, %r357, 0;
	mov.u32 	%r14455, 0;
	@%p161 bra 	BB1_260;

	setp.eq.s32	%p162, %r357, 1;
	mov.u32 	%r14451, 0;
	@%p162 bra 	BB1_259;

	setp.eq.s32	%p163, %r357, 2;
	mov.u32 	%r9811, 0;
	@%p163 bra 	BB1_256;
	bra.uni 	BB1_257;

BB1_256:
	mov.u32 	%r9809, %r9811;
	bra.uni 	BB1_258;

BB1_257:
	ld.local.u8 	%rs258, [%rd1205];
	xor.b32  	%r9813, %r351, 7;
	cvt.u64.u32	%rd14952, %r9813;
	add.s64 	%rd14953, %rd179, %rd14952;
	st.local.u8 	[%rd14953], %rs258;
	add.s32 	%r351, %r351, 1;

BB1_258:
	xor.b32  	%r9814, %r9809, 7;
	cvt.u64.u32	%rd14954, %r9814;
	add.s64 	%rd14955, %rd1204, %rd14954;
	ld.local.u8 	%rs259, [%rd14955];
	xor.b32  	%r9815, %r351, 7;
	cvt.s64.s32	%rd14956, %r9815;
	add.s64 	%rd14957, %rd179, %rd14956;
	st.local.u8 	[%rd14957], %rs259;
	add.s32 	%r351, %r351, 1;
	add.s32 	%r14451, %r9809, 1;

BB1_259:
	xor.b32  	%r9816, %r14451, 7;
	cvt.s64.s32	%rd14958, %r9816;
	add.s64 	%rd14959, %rd1204, %rd14958;
	ld.local.u8 	%rs260, [%rd14959];
	xor.b32  	%r9817, %r351, 7;
	cvt.s64.s32	%rd14960, %r9817;
	add.s64 	%rd14961, %rd179, %rd14960;
	st.local.u8 	[%rd14961], %rs260;
	add.s32 	%r351, %r351, 1;
	add.s32 	%r14455, %r14451, 1;

BB1_260:
	setp.lt.u32	%p164, %r356, 4;
	@%p164 bra 	BB1_262;

BB1_261:
	xor.b32  	%r9818, %r14455, 7;
	cvt.s64.s32	%rd14962, %r9818;
	add.s64 	%rd14963, %rd1204, %rd14962;
	ld.local.u8 	%rs261, [%rd14963];
	xor.b32  	%r9819, %r351, 7;
	cvt.s64.s32	%rd14964, %r9819;
	add.s64 	%rd14965, %rd179, %rd14964;
	st.local.u8 	[%rd14965], %rs261;
	add.s32 	%r9820, %r14455, 1;
	xor.b32  	%r9821, %r9820, 7;
	cvt.s64.s32	%rd14966, %r9821;
	add.s64 	%rd14967, %rd1204, %rd14966;
	ld.local.u8 	%rs262, [%rd14967];
	add.s32 	%r9822, %r351, 1;
	xor.b32  	%r9823, %r9822, 7;
	cvt.s64.s32	%rd14968, %r9823;
	add.s64 	%rd14969, %rd179, %rd14968;
	st.local.u8 	[%rd14969], %rs262;
	add.s32 	%r9824, %r14455, 2;
	xor.b32  	%r9825, %r9824, 7;
	cvt.s64.s32	%rd14970, %r9825;
	add.s64 	%rd14971, %rd1204, %rd14970;
	ld.local.u8 	%rs263, [%rd14971];
	add.s32 	%r9826, %r351, 2;
	xor.b32  	%r9827, %r9826, 7;
	cvt.s64.s32	%rd14972, %r9827;
	add.s64 	%rd14973, %rd179, %rd14972;
	st.local.u8 	[%rd14973], %rs263;
	add.s32 	%r9828, %r14455, 3;
	xor.b32  	%r9829, %r9828, 7;
	cvt.s64.s32	%rd14974, %r9829;
	add.s64 	%rd14975, %rd1204, %rd14974;
	ld.local.u8 	%rs264, [%rd14975];
	add.s32 	%r9830, %r351, 3;
	xor.b32  	%r9831, %r9830, 7;
	cvt.s64.s32	%rd14976, %r9831;
	add.s64 	%rd14977, %rd179, %rd14976;
	st.local.u8 	[%rd14977], %rs264;
	add.s32 	%r14455, %r14455, 4;
	setp.lt.s32	%p165, %r14455, %r355;
	add.s32 	%r351, %r351, 4;
	@%p165 bra 	BB1_261;

BB1_262:
	ld.local.u64 	%rd14978, [%rd179];
	shr.u64 	%rd14979, %rd14978, 32;
	ld.local.u64 	%rd14980, [%rd265];
	shr.u64 	%rd14981, %rd14980, 32;
	ld.local.u64 	%rd14982, [%rd265+8];
	shr.u64 	%rd14983, %rd14982, 32;
	ld.local.u64 	%rd14984, [%rd265+16];
	shr.u64 	%rd14985, %rd14984, 32;
	ld.local.u64 	%rd14986, [%rd265+24];
	shr.u64 	%rd14987, %rd14986, 32;
	ld.local.u64 	%rd14988, [%rd265+32];
	shr.u64 	%rd14989, %rd14988, 32;
	ld.local.u64 	%rd14990, [%rd265+40];
	shr.u64 	%rd14991, %rd14990, 32;
	ld.local.u64 	%rd14992, [%rd265+48];
	shr.u64 	%rd14993, %rd14992, 32;
	ld.local.u64 	%rd14994, [%rd265+56];
	shr.u64 	%rd14995, %rd14994, 32;
	ld.local.u64 	%rd14996, [%rd265+64];
	shr.u64 	%rd14997, %rd14996, 32;
	ld.local.u64 	%rd14998, [%rd265+72];
	shr.u64 	%rd14999, %rd14998, 32;
	ld.local.u64 	%rd15000, [%rd265+80];
	shr.u64 	%rd15001, %rd15000, 32;
	ld.local.u64 	%rd15002, [%rd265+88];
	shr.u64 	%rd15003, %rd15002, 32;
	ld.local.u64 	%rd15004, [%rd265+96];
	shr.u64 	%rd15005, %rd15004, 32;
	ld.local.u64 	%rd15006, [%rd265+104];
	shr.u64 	%rd15007, %rd15006, 32;
	ld.local.u64 	%rd15008, [%rd265+112];
	shr.u64 	%rd15009, %rd15008, 32;
	bfi.b64 	%rd21709, %rd14979, %rd14978, 32, 32;
	bfi.b64 	%rd21710, %rd14981, %rd14980, 32, 32;
	bfi.b64 	%rd21711, %rd14983, %rd14982, 32, 32;
	bfi.b64 	%rd21712, %rd14985, %rd14984, 32, 32;
	bfi.b64 	%rd21713, %rd14987, %rd14986, 32, 32;
	bfi.b64 	%rd21714, %rd14989, %rd14988, 32, 32;
	bfi.b64 	%rd21715, %rd14991, %rd14990, 32, 32;
	bfi.b64 	%rd21716, %rd14993, %rd14992, 32, 32;
	bfi.b64 	%rd21700, %rd14995, %rd14994, 32, 32;
	bfi.b64 	%rd21699, %rd14997, %rd14996, 32, 32;
	bfi.b64 	%rd21698, %rd14999, %rd14998, 32, 32;
	bfi.b64 	%rd21697, %rd15001, %rd15000, 32, 32;
	bfi.b64 	%rd21696, %rd15003, %rd15002, 32, 32;
	bfi.b64 	%rd21695, %rd15005, %rd15004, 32, 32;
	bfi.b64 	%rd21694, %rd15007, %rd15006, 32, 32;
	bfi.b64 	%rd21693, %rd15009, %rd15008, 32, 32;
	ld.local.u64 	%rd1223, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9833,%dummy}, %rd1223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9834}, %rd1223;
	}
	shf.r.wrap.b32 	%r9835, %r9834, %r9833, 14;
	shf.r.wrap.b32 	%r9836, %r9833, %r9834, 14;
	mov.b64 	%rd15010, {%r9836, %r9835};
	shf.r.wrap.b32 	%r9837, %r9834, %r9833, 18;
	shf.r.wrap.b32 	%r9838, %r9833, %r9834, 18;
	mov.b64 	%rd15011, {%r9838, %r9837};
	xor.b64  	%rd15012, %rd15011, %rd15010;
	shf.l.wrap.b32 	%r9839, %r9833, %r9834, 23;
	shf.l.wrap.b32 	%r9840, %r9834, %r9833, 23;
	mov.b64 	%rd15013, {%r9840, %r9839};
	xor.b64  	%rd15014, %rd15012, %rd15013;
	ld.local.u64 	%rd1224, [%rd1+48];
	ld.local.u64 	%rd1225, [%rd1+40];
	xor.b64  	%rd15015, %rd1224, %rd1225;
	and.b64  	%rd15016, %rd15015, %rd1223;
	xor.b64  	%rd15017, %rd15016, %rd1224;
	ld.local.u64 	%rd1226, [%rd1+56];
	add.s64 	%rd15018, %rd1226, %rd21709;
	add.s64 	%rd15019, %rd15018, %rd21452;
	add.s64 	%rd15020, %rd15019, %rd15017;
	add.s64 	%rd15021, %rd15020, %rd15014;
	ld.local.u64 	%rd1227, [%rd1+24];
	add.s64 	%rd15022, %rd15021, %rd1227;
	ld.local.u64 	%rd1228, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9841,%dummy}, %rd1228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9842}, %rd1228;
	}
	shf.r.wrap.b32 	%r9843, %r9842, %r9841, 28;
	shf.r.wrap.b32 	%r9844, %r9841, %r9842, 28;
	mov.b64 	%rd15023, {%r9844, %r9843};
	shf.l.wrap.b32 	%r9845, %r9841, %r9842, 30;
	shf.l.wrap.b32 	%r9846, %r9842, %r9841, 30;
	mov.b64 	%rd15024, {%r9846, %r9845};
	xor.b64  	%rd15025, %rd15024, %rd15023;
	shf.l.wrap.b32 	%r9847, %r9841, %r9842, 25;
	shf.l.wrap.b32 	%r9848, %r9842, %r9841, 25;
	mov.b64 	%rd15026, {%r9848, %r9847};
	xor.b64  	%rd15027, %rd15025, %rd15026;
	ld.local.u64 	%rd1229, [%rd1+16];
	xor.b64  	%rd15028, %rd1229, %rd1228;
	ld.local.u64 	%rd1230, [%rd1+8];
	xor.b64  	%rd15029, %rd1230, %rd1228;
	and.b64  	%rd15030, %rd15028, %rd15029;
	xor.b64  	%rd15031, %rd15030, %rd1228;
	add.s64 	%rd15032, %rd15021, %rd15031;
	add.s64 	%rd15033, %rd15032, %rd15027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9849,%dummy}, %rd15022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9850}, %rd15022;
	}
	shf.r.wrap.b32 	%r9851, %r9850, %r9849, 14;
	shf.r.wrap.b32 	%r9852, %r9849, %r9850, 14;
	mov.b64 	%rd15034, {%r9852, %r9851};
	shf.r.wrap.b32 	%r9853, %r9850, %r9849, 18;
	shf.r.wrap.b32 	%r9854, %r9849, %r9850, 18;
	mov.b64 	%rd15035, {%r9854, %r9853};
	xor.b64  	%rd15036, %rd15035, %rd15034;
	shf.l.wrap.b32 	%r9855, %r9849, %r9850, 23;
	shf.l.wrap.b32 	%r9856, %r9850, %r9849, 23;
	mov.b64 	%rd15037, {%r9856, %r9855};
	xor.b64  	%rd15038, %rd15036, %rd15037;
	xor.b64  	%rd15039, %rd1225, %rd1223;
	and.b64  	%rd15040, %rd15022, %rd15039;
	xor.b64  	%rd15041, %rd15040, %rd1225;
	add.s64 	%rd15042, %rd1224, %rd21710;
	add.s64 	%rd15043, %rd15042, %rd21451;
	add.s64 	%rd15044, %rd15043, %rd15041;
	add.s64 	%rd15045, %rd15044, %rd15038;
	add.s64 	%rd15046, %rd15045, %rd1229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9857,%dummy}, %rd15033;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9858}, %rd15033;
	}
	shf.r.wrap.b32 	%r9859, %r9858, %r9857, 28;
	shf.r.wrap.b32 	%r9860, %r9857, %r9858, 28;
	mov.b64 	%rd15047, {%r9860, %r9859};
	shf.l.wrap.b32 	%r9861, %r9857, %r9858, 30;
	shf.l.wrap.b32 	%r9862, %r9858, %r9857, 30;
	mov.b64 	%rd15048, {%r9862, %r9861};
	xor.b64  	%rd15049, %rd15048, %rd15047;
	shf.l.wrap.b32 	%r9863, %r9857, %r9858, 25;
	shf.l.wrap.b32 	%r9864, %r9858, %r9857, 25;
	mov.b64 	%rd15050, {%r9864, %r9863};
	xor.b64  	%rd15051, %rd15049, %rd15050;
	xor.b64  	%rd15052, %rd15033, %rd1230;
	xor.b64  	%rd15053, %rd15033, %rd1228;
	and.b64  	%rd15054, %rd15053, %rd15052;
	xor.b64  	%rd15055, %rd15054, %rd15033;
	add.s64 	%rd15056, %rd15045, %rd15055;
	add.s64 	%rd15057, %rd15056, %rd15051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9865,%dummy}, %rd15046;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9866}, %rd15046;
	}
	shf.r.wrap.b32 	%r9867, %r9866, %r9865, 14;
	shf.r.wrap.b32 	%r9868, %r9865, %r9866, 14;
	mov.b64 	%rd15058, {%r9868, %r9867};
	shf.r.wrap.b32 	%r9869, %r9866, %r9865, 18;
	shf.r.wrap.b32 	%r9870, %r9865, %r9866, 18;
	mov.b64 	%rd15059, {%r9870, %r9869};
	xor.b64  	%rd15060, %rd15059, %rd15058;
	shf.l.wrap.b32 	%r9871, %r9865, %r9866, 23;
	shf.l.wrap.b32 	%r9872, %r9866, %r9865, 23;
	mov.b64 	%rd15061, {%r9872, %r9871};
	xor.b64  	%rd15062, %rd15060, %rd15061;
	xor.b64  	%rd15063, %rd15022, %rd1223;
	and.b64  	%rd15064, %rd15046, %rd15063;
	xor.b64  	%rd15065, %rd15064, %rd1223;
	add.s64 	%rd15066, %rd1225, %rd21711;
	add.s64 	%rd15067, %rd15066, %rd21450;
	add.s64 	%rd15068, %rd15067, %rd15065;
	add.s64 	%rd15069, %rd15068, %rd15062;
	add.s64 	%rd15070, %rd15069, %rd1230;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9873,%dummy}, %rd15057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9874}, %rd15057;
	}
	shf.r.wrap.b32 	%r9875, %r9874, %r9873, 28;
	shf.r.wrap.b32 	%r9876, %r9873, %r9874, 28;
	mov.b64 	%rd15071, {%r9876, %r9875};
	shf.l.wrap.b32 	%r9877, %r9873, %r9874, 30;
	shf.l.wrap.b32 	%r9878, %r9874, %r9873, 30;
	mov.b64 	%rd15072, {%r9878, %r9877};
	xor.b64  	%rd15073, %rd15072, %rd15071;
	shf.l.wrap.b32 	%r9879, %r9873, %r9874, 25;
	shf.l.wrap.b32 	%r9880, %r9874, %r9873, 25;
	mov.b64 	%rd15074, {%r9880, %r9879};
	xor.b64  	%rd15075, %rd15073, %rd15074;
	xor.b64  	%rd15076, %rd15057, %rd1228;
	xor.b64  	%rd15077, %rd15057, %rd15033;
	and.b64  	%rd15078, %rd15077, %rd15076;
	xor.b64  	%rd15079, %rd15078, %rd15057;
	add.s64 	%rd15080, %rd15069, %rd15079;
	add.s64 	%rd15081, %rd15080, %rd15075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9881,%dummy}, %rd15070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9882}, %rd15070;
	}
	shf.r.wrap.b32 	%r9883, %r9882, %r9881, 14;
	shf.r.wrap.b32 	%r9884, %r9881, %r9882, 14;
	mov.b64 	%rd15082, {%r9884, %r9883};
	shf.r.wrap.b32 	%r9885, %r9882, %r9881, 18;
	shf.r.wrap.b32 	%r9886, %r9881, %r9882, 18;
	mov.b64 	%rd15083, {%r9886, %r9885};
	xor.b64  	%rd15084, %rd15083, %rd15082;
	shf.l.wrap.b32 	%r9887, %r9881, %r9882, 23;
	shf.l.wrap.b32 	%r9888, %r9882, %r9881, 23;
	mov.b64 	%rd15085, {%r9888, %r9887};
	xor.b64  	%rd15086, %rd15084, %rd15085;
	xor.b64  	%rd15087, %rd15046, %rd15022;
	and.b64  	%rd15088, %rd15070, %rd15087;
	xor.b64  	%rd15089, %rd15088, %rd15022;
	add.s64 	%rd15090, %rd1223, %rd21712;
	add.s64 	%rd15091, %rd15090, %rd21449;
	add.s64 	%rd15092, %rd15091, %rd15089;
	add.s64 	%rd15093, %rd15092, %rd15086;
	add.s64 	%rd15094, %rd15093, %rd1228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9889,%dummy}, %rd15081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9890}, %rd15081;
	}
	shf.r.wrap.b32 	%r9891, %r9890, %r9889, 28;
	shf.r.wrap.b32 	%r9892, %r9889, %r9890, 28;
	mov.b64 	%rd15095, {%r9892, %r9891};
	shf.l.wrap.b32 	%r9893, %r9889, %r9890, 30;
	shf.l.wrap.b32 	%r9894, %r9890, %r9889, 30;
	mov.b64 	%rd15096, {%r9894, %r9893};
	xor.b64  	%rd15097, %rd15096, %rd15095;
	shf.l.wrap.b32 	%r9895, %r9889, %r9890, 25;
	shf.l.wrap.b32 	%r9896, %r9890, %r9889, 25;
	mov.b64 	%rd15098, {%r9896, %r9895};
	xor.b64  	%rd15099, %rd15097, %rd15098;
	xor.b64  	%rd15100, %rd15081, %rd15033;
	xor.b64  	%rd15101, %rd15081, %rd15057;
	and.b64  	%rd15102, %rd15101, %rd15100;
	xor.b64  	%rd15103, %rd15102, %rd15081;
	add.s64 	%rd15104, %rd15093, %rd15103;
	add.s64 	%rd15105, %rd15104, %rd15099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9897,%dummy}, %rd15094;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9898}, %rd15094;
	}
	shf.r.wrap.b32 	%r9899, %r9898, %r9897, 14;
	shf.r.wrap.b32 	%r9900, %r9897, %r9898, 14;
	mov.b64 	%rd15106, {%r9900, %r9899};
	shf.r.wrap.b32 	%r9901, %r9898, %r9897, 18;
	shf.r.wrap.b32 	%r9902, %r9897, %r9898, 18;
	mov.b64 	%rd15107, {%r9902, %r9901};
	xor.b64  	%rd15108, %rd15107, %rd15106;
	shf.l.wrap.b32 	%r9903, %r9897, %r9898, 23;
	shf.l.wrap.b32 	%r9904, %r9898, %r9897, 23;
	mov.b64 	%rd15109, {%r9904, %r9903};
	xor.b64  	%rd15110, %rd15108, %rd15109;
	xor.b64  	%rd15111, %rd15070, %rd15046;
	and.b64  	%rd15112, %rd15094, %rd15111;
	xor.b64  	%rd15113, %rd15112, %rd15046;
	add.s64 	%rd15114, %rd15022, %rd21713;
	add.s64 	%rd15115, %rd15114, %rd21448;
	add.s64 	%rd15116, %rd15115, %rd15113;
	add.s64 	%rd15117, %rd15116, %rd15110;
	add.s64 	%rd15118, %rd15117, %rd15033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9905,%dummy}, %rd15105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9906}, %rd15105;
	}
	shf.r.wrap.b32 	%r9907, %r9906, %r9905, 28;
	shf.r.wrap.b32 	%r9908, %r9905, %r9906, 28;
	mov.b64 	%rd15119, {%r9908, %r9907};
	shf.l.wrap.b32 	%r9909, %r9905, %r9906, 30;
	shf.l.wrap.b32 	%r9910, %r9906, %r9905, 30;
	mov.b64 	%rd15120, {%r9910, %r9909};
	xor.b64  	%rd15121, %rd15120, %rd15119;
	shf.l.wrap.b32 	%r9911, %r9905, %r9906, 25;
	shf.l.wrap.b32 	%r9912, %r9906, %r9905, 25;
	mov.b64 	%rd15122, {%r9912, %r9911};
	xor.b64  	%rd15123, %rd15121, %rd15122;
	xor.b64  	%rd15124, %rd15105, %rd15057;
	xor.b64  	%rd15125, %rd15105, %rd15081;
	and.b64  	%rd15126, %rd15125, %rd15124;
	xor.b64  	%rd15127, %rd15126, %rd15105;
	add.s64 	%rd15128, %rd15117, %rd15127;
	add.s64 	%rd15129, %rd15128, %rd15123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9913,%dummy}, %rd15118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9914}, %rd15118;
	}
	shf.r.wrap.b32 	%r9915, %r9914, %r9913, 14;
	shf.r.wrap.b32 	%r9916, %r9913, %r9914, 14;
	mov.b64 	%rd15130, {%r9916, %r9915};
	shf.r.wrap.b32 	%r9917, %r9914, %r9913, 18;
	shf.r.wrap.b32 	%r9918, %r9913, %r9914, 18;
	mov.b64 	%rd15131, {%r9918, %r9917};
	xor.b64  	%rd15132, %rd15131, %rd15130;
	shf.l.wrap.b32 	%r9919, %r9913, %r9914, 23;
	shf.l.wrap.b32 	%r9920, %r9914, %r9913, 23;
	mov.b64 	%rd15133, {%r9920, %r9919};
	xor.b64  	%rd15134, %rd15132, %rd15133;
	xor.b64  	%rd15135, %rd15094, %rd15070;
	and.b64  	%rd15136, %rd15118, %rd15135;
	xor.b64  	%rd15137, %rd15136, %rd15070;
	add.s64 	%rd15138, %rd15046, %rd21714;
	add.s64 	%rd15139, %rd15138, %rd21447;
	add.s64 	%rd15140, %rd15139, %rd15137;
	add.s64 	%rd15141, %rd15140, %rd15134;
	add.s64 	%rd15142, %rd15141, %rd15057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9921,%dummy}, %rd15129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9922}, %rd15129;
	}
	shf.r.wrap.b32 	%r9923, %r9922, %r9921, 28;
	shf.r.wrap.b32 	%r9924, %r9921, %r9922, 28;
	mov.b64 	%rd15143, {%r9924, %r9923};
	shf.l.wrap.b32 	%r9925, %r9921, %r9922, 30;
	shf.l.wrap.b32 	%r9926, %r9922, %r9921, 30;
	mov.b64 	%rd15144, {%r9926, %r9925};
	xor.b64  	%rd15145, %rd15144, %rd15143;
	shf.l.wrap.b32 	%r9927, %r9921, %r9922, 25;
	shf.l.wrap.b32 	%r9928, %r9922, %r9921, 25;
	mov.b64 	%rd15146, {%r9928, %r9927};
	xor.b64  	%rd15147, %rd15145, %rd15146;
	xor.b64  	%rd15148, %rd15129, %rd15081;
	xor.b64  	%rd15149, %rd15129, %rd15105;
	and.b64  	%rd15150, %rd15149, %rd15148;
	xor.b64  	%rd15151, %rd15150, %rd15129;
	add.s64 	%rd15152, %rd15141, %rd15151;
	add.s64 	%rd15153, %rd15152, %rd15147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9929,%dummy}, %rd15142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9930}, %rd15142;
	}
	shf.r.wrap.b32 	%r9931, %r9930, %r9929, 14;
	shf.r.wrap.b32 	%r9932, %r9929, %r9930, 14;
	mov.b64 	%rd15154, {%r9932, %r9931};
	shf.r.wrap.b32 	%r9933, %r9930, %r9929, 18;
	shf.r.wrap.b32 	%r9934, %r9929, %r9930, 18;
	mov.b64 	%rd15155, {%r9934, %r9933};
	xor.b64  	%rd15156, %rd15155, %rd15154;
	shf.l.wrap.b32 	%r9935, %r9929, %r9930, 23;
	shf.l.wrap.b32 	%r9936, %r9930, %r9929, 23;
	mov.b64 	%rd15157, {%r9936, %r9935};
	xor.b64  	%rd15158, %rd15156, %rd15157;
	xor.b64  	%rd15159, %rd15118, %rd15094;
	and.b64  	%rd15160, %rd15142, %rd15159;
	xor.b64  	%rd15161, %rd15160, %rd15094;
	add.s64 	%rd15162, %rd15070, %rd21715;
	add.s64 	%rd15163, %rd15162, %rd21446;
	add.s64 	%rd15164, %rd15163, %rd15161;
	add.s64 	%rd15165, %rd15164, %rd15158;
	add.s64 	%rd15166, %rd15165, %rd15081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9937,%dummy}, %rd15153;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9938}, %rd15153;
	}
	shf.r.wrap.b32 	%r9939, %r9938, %r9937, 28;
	shf.r.wrap.b32 	%r9940, %r9937, %r9938, 28;
	mov.b64 	%rd15167, {%r9940, %r9939};
	shf.l.wrap.b32 	%r9941, %r9937, %r9938, 30;
	shf.l.wrap.b32 	%r9942, %r9938, %r9937, 30;
	mov.b64 	%rd15168, {%r9942, %r9941};
	xor.b64  	%rd15169, %rd15168, %rd15167;
	shf.l.wrap.b32 	%r9943, %r9937, %r9938, 25;
	shf.l.wrap.b32 	%r9944, %r9938, %r9937, 25;
	mov.b64 	%rd15170, {%r9944, %r9943};
	xor.b64  	%rd15171, %rd15169, %rd15170;
	xor.b64  	%rd15172, %rd15153, %rd15105;
	xor.b64  	%rd15173, %rd15153, %rd15129;
	and.b64  	%rd15174, %rd15173, %rd15172;
	xor.b64  	%rd15175, %rd15174, %rd15153;
	add.s64 	%rd15176, %rd15165, %rd15175;
	add.s64 	%rd15177, %rd15176, %rd15171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9945,%dummy}, %rd15166;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9946}, %rd15166;
	}
	shf.r.wrap.b32 	%r9947, %r9946, %r9945, 14;
	shf.r.wrap.b32 	%r9948, %r9945, %r9946, 14;
	mov.b64 	%rd15178, {%r9948, %r9947};
	shf.r.wrap.b32 	%r9949, %r9946, %r9945, 18;
	shf.r.wrap.b32 	%r9950, %r9945, %r9946, 18;
	mov.b64 	%rd15179, {%r9950, %r9949};
	xor.b64  	%rd15180, %rd15179, %rd15178;
	shf.l.wrap.b32 	%r9951, %r9945, %r9946, 23;
	shf.l.wrap.b32 	%r9952, %r9946, %r9945, 23;
	mov.b64 	%rd15181, {%r9952, %r9951};
	xor.b64  	%rd15182, %rd15180, %rd15181;
	xor.b64  	%rd15183, %rd15142, %rd15118;
	and.b64  	%rd15184, %rd15166, %rd15183;
	xor.b64  	%rd15185, %rd15184, %rd15118;
	add.s64 	%rd15186, %rd15094, %rd21716;
	add.s64 	%rd15187, %rd15186, %rd21445;
	add.s64 	%rd15188, %rd15187, %rd15185;
	add.s64 	%rd15189, %rd15188, %rd15182;
	add.s64 	%rd15190, %rd15189, %rd15105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9953,%dummy}, %rd15177;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9954}, %rd15177;
	}
	shf.r.wrap.b32 	%r9955, %r9954, %r9953, 28;
	shf.r.wrap.b32 	%r9956, %r9953, %r9954, 28;
	mov.b64 	%rd15191, {%r9956, %r9955};
	shf.l.wrap.b32 	%r9957, %r9953, %r9954, 30;
	shf.l.wrap.b32 	%r9958, %r9954, %r9953, 30;
	mov.b64 	%rd15192, {%r9958, %r9957};
	xor.b64  	%rd15193, %rd15192, %rd15191;
	shf.l.wrap.b32 	%r9959, %r9953, %r9954, 25;
	shf.l.wrap.b32 	%r9960, %r9954, %r9953, 25;
	mov.b64 	%rd15194, {%r9960, %r9959};
	xor.b64  	%rd15195, %rd15193, %rd15194;
	xor.b64  	%rd15196, %rd15177, %rd15129;
	xor.b64  	%rd15197, %rd15177, %rd15153;
	and.b64  	%rd15198, %rd15197, %rd15196;
	xor.b64  	%rd15199, %rd15198, %rd15177;
	add.s64 	%rd15200, %rd15189, %rd15199;
	add.s64 	%rd15201, %rd15200, %rd15195;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9961,%dummy}, %rd15190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9962}, %rd15190;
	}
	shf.r.wrap.b32 	%r9963, %r9962, %r9961, 14;
	shf.r.wrap.b32 	%r9964, %r9961, %r9962, 14;
	mov.b64 	%rd15202, {%r9964, %r9963};
	shf.r.wrap.b32 	%r9965, %r9962, %r9961, 18;
	shf.r.wrap.b32 	%r9966, %r9961, %r9962, 18;
	mov.b64 	%rd15203, {%r9966, %r9965};
	xor.b64  	%rd15204, %rd15203, %rd15202;
	shf.l.wrap.b32 	%r9967, %r9961, %r9962, 23;
	shf.l.wrap.b32 	%r9968, %r9962, %r9961, 23;
	mov.b64 	%rd15205, {%r9968, %r9967};
	xor.b64  	%rd15206, %rd15204, %rd15205;
	xor.b64  	%rd15207, %rd15166, %rd15142;
	and.b64  	%rd15208, %rd15190, %rd15207;
	xor.b64  	%rd15209, %rd15208, %rd15142;
	add.s64 	%rd15210, %rd15118, %rd21700;
	add.s64 	%rd15211, %rd15210, %rd21444;
	add.s64 	%rd15212, %rd15211, %rd15209;
	add.s64 	%rd15213, %rd15212, %rd15206;
	add.s64 	%rd15214, %rd15213, %rd15129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9969,%dummy}, %rd15201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9970}, %rd15201;
	}
	shf.r.wrap.b32 	%r9971, %r9970, %r9969, 28;
	shf.r.wrap.b32 	%r9972, %r9969, %r9970, 28;
	mov.b64 	%rd15215, {%r9972, %r9971};
	shf.l.wrap.b32 	%r9973, %r9969, %r9970, 30;
	shf.l.wrap.b32 	%r9974, %r9970, %r9969, 30;
	mov.b64 	%rd15216, {%r9974, %r9973};
	xor.b64  	%rd15217, %rd15216, %rd15215;
	shf.l.wrap.b32 	%r9975, %r9969, %r9970, 25;
	shf.l.wrap.b32 	%r9976, %r9970, %r9969, 25;
	mov.b64 	%rd15218, {%r9976, %r9975};
	xor.b64  	%rd15219, %rd15217, %rd15218;
	xor.b64  	%rd15220, %rd15201, %rd15153;
	xor.b64  	%rd15221, %rd15201, %rd15177;
	and.b64  	%rd15222, %rd15221, %rd15220;
	xor.b64  	%rd15223, %rd15222, %rd15201;
	add.s64 	%rd15224, %rd15213, %rd15223;
	add.s64 	%rd15225, %rd15224, %rd15219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9977,%dummy}, %rd15214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9978}, %rd15214;
	}
	shf.r.wrap.b32 	%r9979, %r9978, %r9977, 14;
	shf.r.wrap.b32 	%r9980, %r9977, %r9978, 14;
	mov.b64 	%rd15226, {%r9980, %r9979};
	shf.r.wrap.b32 	%r9981, %r9978, %r9977, 18;
	shf.r.wrap.b32 	%r9982, %r9977, %r9978, 18;
	mov.b64 	%rd15227, {%r9982, %r9981};
	xor.b64  	%rd15228, %rd15227, %rd15226;
	shf.l.wrap.b32 	%r9983, %r9977, %r9978, 23;
	shf.l.wrap.b32 	%r9984, %r9978, %r9977, 23;
	mov.b64 	%rd15229, {%r9984, %r9983};
	xor.b64  	%rd15230, %rd15228, %rd15229;
	xor.b64  	%rd15231, %rd15190, %rd15166;
	and.b64  	%rd15232, %rd15214, %rd15231;
	xor.b64  	%rd15233, %rd15232, %rd15166;
	add.s64 	%rd15234, %rd15142, %rd21699;
	add.s64 	%rd15235, %rd15234, %rd21443;
	add.s64 	%rd15236, %rd15235, %rd15233;
	add.s64 	%rd15237, %rd15236, %rd15230;
	add.s64 	%rd15238, %rd15237, %rd15153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9985,%dummy}, %rd15225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9986}, %rd15225;
	}
	shf.r.wrap.b32 	%r9987, %r9986, %r9985, 28;
	shf.r.wrap.b32 	%r9988, %r9985, %r9986, 28;
	mov.b64 	%rd15239, {%r9988, %r9987};
	shf.l.wrap.b32 	%r9989, %r9985, %r9986, 30;
	shf.l.wrap.b32 	%r9990, %r9986, %r9985, 30;
	mov.b64 	%rd15240, {%r9990, %r9989};
	xor.b64  	%rd15241, %rd15240, %rd15239;
	shf.l.wrap.b32 	%r9991, %r9985, %r9986, 25;
	shf.l.wrap.b32 	%r9992, %r9986, %r9985, 25;
	mov.b64 	%rd15242, {%r9992, %r9991};
	xor.b64  	%rd15243, %rd15241, %rd15242;
	xor.b64  	%rd15244, %rd15225, %rd15177;
	xor.b64  	%rd15245, %rd15225, %rd15201;
	and.b64  	%rd15246, %rd15245, %rd15244;
	xor.b64  	%rd15247, %rd15246, %rd15225;
	add.s64 	%rd15248, %rd15237, %rd15247;
	add.s64 	%rd15249, %rd15248, %rd15243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9993,%dummy}, %rd15238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9994}, %rd15238;
	}
	shf.r.wrap.b32 	%r9995, %r9994, %r9993, 14;
	shf.r.wrap.b32 	%r9996, %r9993, %r9994, 14;
	mov.b64 	%rd15250, {%r9996, %r9995};
	shf.r.wrap.b32 	%r9997, %r9994, %r9993, 18;
	shf.r.wrap.b32 	%r9998, %r9993, %r9994, 18;
	mov.b64 	%rd15251, {%r9998, %r9997};
	xor.b64  	%rd15252, %rd15251, %rd15250;
	shf.l.wrap.b32 	%r9999, %r9993, %r9994, 23;
	shf.l.wrap.b32 	%r10000, %r9994, %r9993, 23;
	mov.b64 	%rd15253, {%r10000, %r9999};
	xor.b64  	%rd15254, %rd15252, %rd15253;
	xor.b64  	%rd15255, %rd15214, %rd15190;
	and.b64  	%rd15256, %rd15238, %rd15255;
	xor.b64  	%rd15257, %rd15256, %rd15190;
	add.s64 	%rd15258, %rd15166, %rd21698;
	add.s64 	%rd15259, %rd15258, %rd21442;
	add.s64 	%rd15260, %rd15259, %rd15257;
	add.s64 	%rd15261, %rd15260, %rd15254;
	add.s64 	%rd15262, %rd15261, %rd15177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10001,%dummy}, %rd15249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10002}, %rd15249;
	}
	shf.r.wrap.b32 	%r10003, %r10002, %r10001, 28;
	shf.r.wrap.b32 	%r10004, %r10001, %r10002, 28;
	mov.b64 	%rd15263, {%r10004, %r10003};
	shf.l.wrap.b32 	%r10005, %r10001, %r10002, 30;
	shf.l.wrap.b32 	%r10006, %r10002, %r10001, 30;
	mov.b64 	%rd15264, {%r10006, %r10005};
	xor.b64  	%rd15265, %rd15264, %rd15263;
	shf.l.wrap.b32 	%r10007, %r10001, %r10002, 25;
	shf.l.wrap.b32 	%r10008, %r10002, %r10001, 25;
	mov.b64 	%rd15266, {%r10008, %r10007};
	xor.b64  	%rd15267, %rd15265, %rd15266;
	xor.b64  	%rd15268, %rd15249, %rd15201;
	xor.b64  	%rd15269, %rd15249, %rd15225;
	and.b64  	%rd15270, %rd15269, %rd15268;
	xor.b64  	%rd15271, %rd15270, %rd15249;
	add.s64 	%rd15272, %rd15261, %rd15271;
	add.s64 	%rd15273, %rd15272, %rd15267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10009,%dummy}, %rd15262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10010}, %rd15262;
	}
	shf.r.wrap.b32 	%r10011, %r10010, %r10009, 14;
	shf.r.wrap.b32 	%r10012, %r10009, %r10010, 14;
	mov.b64 	%rd15274, {%r10012, %r10011};
	shf.r.wrap.b32 	%r10013, %r10010, %r10009, 18;
	shf.r.wrap.b32 	%r10014, %r10009, %r10010, 18;
	mov.b64 	%rd15275, {%r10014, %r10013};
	xor.b64  	%rd15276, %rd15275, %rd15274;
	shf.l.wrap.b32 	%r10015, %r10009, %r10010, 23;
	shf.l.wrap.b32 	%r10016, %r10010, %r10009, 23;
	mov.b64 	%rd15277, {%r10016, %r10015};
	xor.b64  	%rd15278, %rd15276, %rd15277;
	xor.b64  	%rd15279, %rd15238, %rd15214;
	and.b64  	%rd15280, %rd15262, %rd15279;
	xor.b64  	%rd15281, %rd15280, %rd15214;
	add.s64 	%rd15282, %rd15190, %rd21697;
	add.s64 	%rd15283, %rd15282, %rd21441;
	add.s64 	%rd15284, %rd15283, %rd15281;
	add.s64 	%rd15285, %rd15284, %rd15278;
	add.s64 	%rd15286, %rd15285, %rd15201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10017,%dummy}, %rd15273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10018}, %rd15273;
	}
	shf.r.wrap.b32 	%r10019, %r10018, %r10017, 28;
	shf.r.wrap.b32 	%r10020, %r10017, %r10018, 28;
	mov.b64 	%rd15287, {%r10020, %r10019};
	shf.l.wrap.b32 	%r10021, %r10017, %r10018, 30;
	shf.l.wrap.b32 	%r10022, %r10018, %r10017, 30;
	mov.b64 	%rd15288, {%r10022, %r10021};
	xor.b64  	%rd15289, %rd15288, %rd15287;
	shf.l.wrap.b32 	%r10023, %r10017, %r10018, 25;
	shf.l.wrap.b32 	%r10024, %r10018, %r10017, 25;
	mov.b64 	%rd15290, {%r10024, %r10023};
	xor.b64  	%rd15291, %rd15289, %rd15290;
	xor.b64  	%rd15292, %rd15273, %rd15225;
	xor.b64  	%rd15293, %rd15273, %rd15249;
	and.b64  	%rd15294, %rd15293, %rd15292;
	xor.b64  	%rd15295, %rd15294, %rd15273;
	add.s64 	%rd15296, %rd15285, %rd15295;
	add.s64 	%rd15297, %rd15296, %rd15291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10025,%dummy}, %rd15286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10026}, %rd15286;
	}
	shf.r.wrap.b32 	%r10027, %r10026, %r10025, 14;
	shf.r.wrap.b32 	%r10028, %r10025, %r10026, 14;
	mov.b64 	%rd15298, {%r10028, %r10027};
	shf.r.wrap.b32 	%r10029, %r10026, %r10025, 18;
	shf.r.wrap.b32 	%r10030, %r10025, %r10026, 18;
	mov.b64 	%rd15299, {%r10030, %r10029};
	xor.b64  	%rd15300, %rd15299, %rd15298;
	shf.l.wrap.b32 	%r10031, %r10025, %r10026, 23;
	shf.l.wrap.b32 	%r10032, %r10026, %r10025, 23;
	mov.b64 	%rd15301, {%r10032, %r10031};
	xor.b64  	%rd15302, %rd15300, %rd15301;
	xor.b64  	%rd15303, %rd15262, %rd15238;
	and.b64  	%rd15304, %rd15286, %rd15303;
	xor.b64  	%rd15305, %rd15304, %rd15238;
	add.s64 	%rd15306, %rd15214, %rd21696;
	add.s64 	%rd15307, %rd15306, %rd21440;
	add.s64 	%rd15308, %rd15307, %rd15305;
	add.s64 	%rd15309, %rd15308, %rd15302;
	add.s64 	%rd21708, %rd15309, %rd15225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10033,%dummy}, %rd15297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10034}, %rd15297;
	}
	shf.r.wrap.b32 	%r10035, %r10034, %r10033, 28;
	shf.r.wrap.b32 	%r10036, %r10033, %r10034, 28;
	mov.b64 	%rd15310, {%r10036, %r10035};
	shf.l.wrap.b32 	%r10037, %r10033, %r10034, 30;
	shf.l.wrap.b32 	%r10038, %r10034, %r10033, 30;
	mov.b64 	%rd15311, {%r10038, %r10037};
	xor.b64  	%rd15312, %rd15311, %rd15310;
	shf.l.wrap.b32 	%r10039, %r10033, %r10034, 25;
	shf.l.wrap.b32 	%r10040, %r10034, %r10033, 25;
	mov.b64 	%rd15313, {%r10040, %r10039};
	xor.b64  	%rd15314, %rd15312, %rd15313;
	xor.b64  	%rd15315, %rd15297, %rd15249;
	xor.b64  	%rd15316, %rd15297, %rd15273;
	and.b64  	%rd15317, %rd15316, %rd15315;
	xor.b64  	%rd15318, %rd15317, %rd15297;
	add.s64 	%rd15319, %rd15309, %rd15318;
	add.s64 	%rd21704, %rd15319, %rd15314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10041,%dummy}, %rd21708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10042}, %rd21708;
	}
	shf.r.wrap.b32 	%r10043, %r10042, %r10041, 14;
	shf.r.wrap.b32 	%r10044, %r10041, %r10042, 14;
	mov.b64 	%rd15320, {%r10044, %r10043};
	shf.r.wrap.b32 	%r10045, %r10042, %r10041, 18;
	shf.r.wrap.b32 	%r10046, %r10041, %r10042, 18;
	mov.b64 	%rd15321, {%r10046, %r10045};
	xor.b64  	%rd15322, %rd15321, %rd15320;
	shf.l.wrap.b32 	%r10047, %r10041, %r10042, 23;
	shf.l.wrap.b32 	%r10048, %r10042, %r10041, 23;
	mov.b64 	%rd15323, {%r10048, %r10047};
	xor.b64  	%rd15324, %rd15322, %rd15323;
	xor.b64  	%rd15325, %rd15286, %rd15262;
	and.b64  	%rd15326, %rd21708, %rd15325;
	xor.b64  	%rd15327, %rd15326, %rd15262;
	add.s64 	%rd15328, %rd15238, %rd21695;
	add.s64 	%rd15329, %rd15328, %rd21439;
	add.s64 	%rd15330, %rd15329, %rd15327;
	add.s64 	%rd15331, %rd15330, %rd15324;
	add.s64 	%rd21707, %rd15331, %rd15249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10049,%dummy}, %rd21704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10050}, %rd21704;
	}
	shf.r.wrap.b32 	%r10051, %r10050, %r10049, 28;
	shf.r.wrap.b32 	%r10052, %r10049, %r10050, 28;
	mov.b64 	%rd15332, {%r10052, %r10051};
	shf.l.wrap.b32 	%r10053, %r10049, %r10050, 30;
	shf.l.wrap.b32 	%r10054, %r10050, %r10049, 30;
	mov.b64 	%rd15333, {%r10054, %r10053};
	xor.b64  	%rd15334, %rd15333, %rd15332;
	shf.l.wrap.b32 	%r10055, %r10049, %r10050, 25;
	shf.l.wrap.b32 	%r10056, %r10050, %r10049, 25;
	mov.b64 	%rd15335, {%r10056, %r10055};
	xor.b64  	%rd15336, %rd15334, %rd15335;
	xor.b64  	%rd15337, %rd21704, %rd15273;
	xor.b64  	%rd15338, %rd21704, %rd15297;
	and.b64  	%rd15339, %rd15338, %rd15337;
	xor.b64  	%rd15340, %rd15339, %rd21704;
	add.s64 	%rd15341, %rd15331, %rd15340;
	add.s64 	%rd21703, %rd15341, %rd15336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10057,%dummy}, %rd21707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10058}, %rd21707;
	}
	shf.r.wrap.b32 	%r10059, %r10058, %r10057, 14;
	shf.r.wrap.b32 	%r10060, %r10057, %r10058, 14;
	mov.b64 	%rd15342, {%r10060, %r10059};
	shf.r.wrap.b32 	%r10061, %r10058, %r10057, 18;
	shf.r.wrap.b32 	%r10062, %r10057, %r10058, 18;
	mov.b64 	%rd15343, {%r10062, %r10061};
	xor.b64  	%rd15344, %rd15343, %rd15342;
	shf.l.wrap.b32 	%r10063, %r10057, %r10058, 23;
	shf.l.wrap.b32 	%r10064, %r10058, %r10057, 23;
	mov.b64 	%rd15345, {%r10064, %r10063};
	xor.b64  	%rd15346, %rd15344, %rd15345;
	xor.b64  	%rd15347, %rd21708, %rd15286;
	and.b64  	%rd15348, %rd21707, %rd15347;
	xor.b64  	%rd15349, %rd15348, %rd15286;
	add.s64 	%rd15350, %rd15262, %rd21694;
	add.s64 	%rd15351, %rd15350, %rd21438;
	add.s64 	%rd15352, %rd15351, %rd15349;
	add.s64 	%rd15353, %rd15352, %rd15346;
	add.s64 	%rd21706, %rd15353, %rd15273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10065,%dummy}, %rd21703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10066}, %rd21703;
	}
	shf.r.wrap.b32 	%r10067, %r10066, %r10065, 28;
	shf.r.wrap.b32 	%r10068, %r10065, %r10066, 28;
	mov.b64 	%rd15354, {%r10068, %r10067};
	shf.l.wrap.b32 	%r10069, %r10065, %r10066, 30;
	shf.l.wrap.b32 	%r10070, %r10066, %r10065, 30;
	mov.b64 	%rd15355, {%r10070, %r10069};
	xor.b64  	%rd15356, %rd15355, %rd15354;
	shf.l.wrap.b32 	%r10071, %r10065, %r10066, 25;
	shf.l.wrap.b32 	%r10072, %r10066, %r10065, 25;
	mov.b64 	%rd15357, {%r10072, %r10071};
	xor.b64  	%rd15358, %rd15356, %rd15357;
	xor.b64  	%rd15359, %rd21703, %rd15297;
	xor.b64  	%rd15360, %rd21703, %rd21704;
	and.b64  	%rd15361, %rd15360, %rd15359;
	xor.b64  	%rd15362, %rd15361, %rd21703;
	add.s64 	%rd15363, %rd15353, %rd15362;
	add.s64 	%rd21702, %rd15363, %rd15358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10073,%dummy}, %rd21706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10074}, %rd21706;
	}
	shf.r.wrap.b32 	%r10075, %r10074, %r10073, 14;
	shf.r.wrap.b32 	%r10076, %r10073, %r10074, 14;
	mov.b64 	%rd15364, {%r10076, %r10075};
	shf.r.wrap.b32 	%r10077, %r10074, %r10073, 18;
	shf.r.wrap.b32 	%r10078, %r10073, %r10074, 18;
	mov.b64 	%rd15365, {%r10078, %r10077};
	xor.b64  	%rd15366, %rd15365, %rd15364;
	shf.l.wrap.b32 	%r10079, %r10073, %r10074, 23;
	shf.l.wrap.b32 	%r10080, %r10074, %r10073, 23;
	mov.b64 	%rd15367, {%r10080, %r10079};
	xor.b64  	%rd15368, %rd15366, %rd15367;
	xor.b64  	%rd15369, %rd21707, %rd21708;
	and.b64  	%rd15370, %rd21706, %rd15369;
	xor.b64  	%rd15371, %rd15370, %rd21708;
	add.s64 	%rd15372, %rd15286, %rd21693;
	add.s64 	%rd15373, %rd15372, %rd21437;
	add.s64 	%rd15374, %rd15373, %rd15371;
	add.s64 	%rd15375, %rd15374, %rd15368;
	add.s64 	%rd21705, %rd15375, %rd15297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10081,%dummy}, %rd21702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10082}, %rd21702;
	}
	shf.r.wrap.b32 	%r10083, %r10082, %r10081, 28;
	shf.r.wrap.b32 	%r10084, %r10081, %r10082, 28;
	mov.b64 	%rd15376, {%r10084, %r10083};
	shf.l.wrap.b32 	%r10085, %r10081, %r10082, 30;
	shf.l.wrap.b32 	%r10086, %r10082, %r10081, 30;
	mov.b64 	%rd15377, {%r10086, %r10085};
	xor.b64  	%rd15378, %rd15377, %rd15376;
	shf.l.wrap.b32 	%r10087, %r10081, %r10082, 25;
	shf.l.wrap.b32 	%r10088, %r10082, %r10081, 25;
	mov.b64 	%rd15379, {%r10088, %r10087};
	xor.b64  	%rd15380, %rd15378, %rd15379;
	xor.b64  	%rd15381, %rd21702, %rd21704;
	xor.b64  	%rd15382, %rd21702, %rd21703;
	and.b64  	%rd15383, %rd15382, %rd15381;
	xor.b64  	%rd15384, %rd15383, %rd21702;
	add.s64 	%rd15385, %rd15375, %rd15384;
	add.s64 	%rd21701, %rd15385, %rd15380;
	mov.u32 	%r14457, 16;

BB1_263:
	mov.u64 	%rd21334, k_sha512;
	shr.u64 	%rd15386, %rd21694, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10089,%dummy}, %rd21694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10090}, %rd21694;
	}
	shf.r.wrap.b32 	%r10091, %r10090, %r10089, 19;
	shf.r.wrap.b32 	%r10092, %r10089, %r10090, 19;
	mov.b64 	%rd15387, {%r10092, %r10091};
	xor.b64  	%rd15388, %rd15387, %rd15386;
	shf.l.wrap.b32 	%r10093, %r10089, %r10090, 3;
	shf.l.wrap.b32 	%r10094, %r10090, %r10089, 3;
	mov.b64 	%rd15389, {%r10094, %r10093};
	xor.b64  	%rd15390, %rd15388, %rd15389;
	shr.u64 	%rd15391, %rd21710, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10095,%dummy}, %rd21710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10096}, %rd21710;
	}
	shf.r.wrap.b32 	%r10097, %r10096, %r10095, 1;
	shf.r.wrap.b32 	%r10098, %r10095, %r10096, 1;
	mov.b64 	%rd15392, {%r10098, %r10097};
	xor.b64  	%rd15393, %rd15392, %rd15391;
	shf.r.wrap.b32 	%r10099, %r10096, %r10095, 8;
	shf.r.wrap.b32 	%r10100, %r10095, %r10096, 8;
	mov.b64 	%rd15394, {%r10100, %r10099};
	xor.b64  	%rd15395, %rd15393, %rd15394;
	add.s64 	%rd15396, %rd21709, %rd21699;
	add.s64 	%rd15397, %rd15396, %rd15390;
	add.s64 	%rd21709, %rd15397, %rd15395;
	shr.u64 	%rd15398, %rd21693, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10101,%dummy}, %rd21693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10102}, %rd21693;
	}
	shf.r.wrap.b32 	%r10103, %r10102, %r10101, 19;
	shf.r.wrap.b32 	%r10104, %r10101, %r10102, 19;
	mov.b64 	%rd15399, {%r10104, %r10103};
	xor.b64  	%rd15400, %rd15399, %rd15398;
	shf.l.wrap.b32 	%r10105, %r10101, %r10102, 3;
	shf.l.wrap.b32 	%r10106, %r10102, %r10101, 3;
	mov.b64 	%rd15401, {%r10106, %r10105};
	xor.b64  	%rd15402, %rd15400, %rd15401;
	shr.u64 	%rd15403, %rd21711, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10107,%dummy}, %rd21711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10108}, %rd21711;
	}
	shf.r.wrap.b32 	%r10109, %r10108, %r10107, 1;
	shf.r.wrap.b32 	%r10110, %r10107, %r10108, 1;
	mov.b64 	%rd15404, {%r10110, %r10109};
	xor.b64  	%rd15405, %rd15404, %rd15403;
	shf.r.wrap.b32 	%r10111, %r10108, %r10107, 8;
	shf.r.wrap.b32 	%r10112, %r10107, %r10108, 8;
	mov.b64 	%rd15406, {%r10112, %r10111};
	xor.b64  	%rd15407, %rd15405, %rd15406;
	add.s64 	%rd15408, %rd21710, %rd21698;
	add.s64 	%rd15409, %rd15408, %rd15402;
	add.s64 	%rd21710, %rd15409, %rd15407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10113,%dummy}, %rd21709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10114}, %rd21709;
	}
	shf.r.wrap.b32 	%r10115, %r10114, %r10113, 19;
	shf.r.wrap.b32 	%r10116, %r10113, %r10114, 19;
	mov.b64 	%rd15410, {%r10116, %r10115};
	shf.l.wrap.b32 	%r10117, %r10113, %r10114, 3;
	shf.l.wrap.b32 	%r10118, %r10114, %r10113, 3;
	mov.b64 	%rd15411, {%r10118, %r10117};
	shr.u64 	%rd15412, %rd21709, 6;
	xor.b64  	%rd15413, %rd15410, %rd15412;
	xor.b64  	%rd15414, %rd15413, %rd15411;
	shr.u64 	%rd15415, %rd21712, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10119,%dummy}, %rd21712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10120}, %rd21712;
	}
	shf.r.wrap.b32 	%r10121, %r10120, %r10119, 1;
	shf.r.wrap.b32 	%r10122, %r10119, %r10120, 1;
	mov.b64 	%rd15416, {%r10122, %r10121};
	xor.b64  	%rd15417, %rd15416, %rd15415;
	shf.r.wrap.b32 	%r10123, %r10120, %r10119, 8;
	shf.r.wrap.b32 	%r10124, %r10119, %r10120, 8;
	mov.b64 	%rd15418, {%r10124, %r10123};
	xor.b64  	%rd15419, %rd15417, %rd15418;
	add.s64 	%rd15420, %rd21711, %rd21697;
	add.s64 	%rd15421, %rd15420, %rd15414;
	add.s64 	%rd21711, %rd15421, %rd15419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10125,%dummy}, %rd21710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10126}, %rd21710;
	}
	shf.r.wrap.b32 	%r10127, %r10126, %r10125, 19;
	shf.r.wrap.b32 	%r10128, %r10125, %r10126, 19;
	mov.b64 	%rd15422, {%r10128, %r10127};
	shf.l.wrap.b32 	%r10129, %r10125, %r10126, 3;
	shf.l.wrap.b32 	%r10130, %r10126, %r10125, 3;
	mov.b64 	%rd15423, {%r10130, %r10129};
	shr.u64 	%rd15424, %rd21710, 6;
	xor.b64  	%rd15425, %rd15422, %rd15424;
	xor.b64  	%rd15426, %rd15425, %rd15423;
	shr.u64 	%rd15427, %rd21713, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10131,%dummy}, %rd21713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10132}, %rd21713;
	}
	shf.r.wrap.b32 	%r10133, %r10132, %r10131, 1;
	shf.r.wrap.b32 	%r10134, %r10131, %r10132, 1;
	mov.b64 	%rd15428, {%r10134, %r10133};
	xor.b64  	%rd15429, %rd15428, %rd15427;
	shf.r.wrap.b32 	%r10135, %r10132, %r10131, 8;
	shf.r.wrap.b32 	%r10136, %r10131, %r10132, 8;
	mov.b64 	%rd15430, {%r10136, %r10135};
	xor.b64  	%rd15431, %rd15429, %rd15430;
	add.s64 	%rd15432, %rd21712, %rd21696;
	add.s64 	%rd15433, %rd15432, %rd15426;
	add.s64 	%rd21712, %rd15433, %rd15431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10137,%dummy}, %rd21711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10138}, %rd21711;
	}
	shf.r.wrap.b32 	%r10139, %r10138, %r10137, 19;
	shf.r.wrap.b32 	%r10140, %r10137, %r10138, 19;
	mov.b64 	%rd15434, {%r10140, %r10139};
	shf.l.wrap.b32 	%r10141, %r10137, %r10138, 3;
	shf.l.wrap.b32 	%r10142, %r10138, %r10137, 3;
	mov.b64 	%rd15435, {%r10142, %r10141};
	shr.u64 	%rd15436, %rd21711, 6;
	xor.b64  	%rd15437, %rd15434, %rd15436;
	xor.b64  	%rd15438, %rd15437, %rd15435;
	shr.u64 	%rd15439, %rd21714, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10143,%dummy}, %rd21714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10144}, %rd21714;
	}
	shf.r.wrap.b32 	%r10145, %r10144, %r10143, 1;
	shf.r.wrap.b32 	%r10146, %r10143, %r10144, 1;
	mov.b64 	%rd15440, {%r10146, %r10145};
	xor.b64  	%rd15441, %rd15440, %rd15439;
	shf.r.wrap.b32 	%r10147, %r10144, %r10143, 8;
	shf.r.wrap.b32 	%r10148, %r10143, %r10144, 8;
	mov.b64 	%rd15442, {%r10148, %r10147};
	xor.b64  	%rd15443, %rd15441, %rd15442;
	add.s64 	%rd15444, %rd21713, %rd21695;
	add.s64 	%rd15445, %rd15444, %rd15438;
	add.s64 	%rd21713, %rd15445, %rd15443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10149,%dummy}, %rd21712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10150}, %rd21712;
	}
	shf.r.wrap.b32 	%r10151, %r10150, %r10149, 19;
	shf.r.wrap.b32 	%r10152, %r10149, %r10150, 19;
	mov.b64 	%rd15446, {%r10152, %r10151};
	shf.l.wrap.b32 	%r10153, %r10149, %r10150, 3;
	shf.l.wrap.b32 	%r10154, %r10150, %r10149, 3;
	mov.b64 	%rd15447, {%r10154, %r10153};
	shr.u64 	%rd15448, %rd21712, 6;
	xor.b64  	%rd15449, %rd15446, %rd15448;
	xor.b64  	%rd15450, %rd15449, %rd15447;
	shr.u64 	%rd15451, %rd21715, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10155,%dummy}, %rd21715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10156}, %rd21715;
	}
	shf.r.wrap.b32 	%r10157, %r10156, %r10155, 1;
	shf.r.wrap.b32 	%r10158, %r10155, %r10156, 1;
	mov.b64 	%rd15452, {%r10158, %r10157};
	xor.b64  	%rd15453, %rd15452, %rd15451;
	shf.r.wrap.b32 	%r10159, %r10156, %r10155, 8;
	shf.r.wrap.b32 	%r10160, %r10155, %r10156, 8;
	mov.b64 	%rd15454, {%r10160, %r10159};
	xor.b64  	%rd15455, %rd15453, %rd15454;
	add.s64 	%rd15456, %rd21714, %rd21694;
	add.s64 	%rd15457, %rd15456, %rd15450;
	add.s64 	%rd21714, %rd15457, %rd15455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10161,%dummy}, %rd21713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10162}, %rd21713;
	}
	shf.r.wrap.b32 	%r10163, %r10162, %r10161, 19;
	shf.r.wrap.b32 	%r10164, %r10161, %r10162, 19;
	mov.b64 	%rd15458, {%r10164, %r10163};
	shf.l.wrap.b32 	%r10165, %r10161, %r10162, 3;
	shf.l.wrap.b32 	%r10166, %r10162, %r10161, 3;
	mov.b64 	%rd15459, {%r10166, %r10165};
	shr.u64 	%rd15460, %rd21713, 6;
	xor.b64  	%rd15461, %rd15458, %rd15460;
	xor.b64  	%rd15462, %rd15461, %rd15459;
	shr.u64 	%rd15463, %rd21716, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10167,%dummy}, %rd21716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10168}, %rd21716;
	}
	shf.r.wrap.b32 	%r10169, %r10168, %r10167, 1;
	shf.r.wrap.b32 	%r10170, %r10167, %r10168, 1;
	mov.b64 	%rd15464, {%r10170, %r10169};
	xor.b64  	%rd15465, %rd15464, %rd15463;
	shf.r.wrap.b32 	%r10171, %r10168, %r10167, 8;
	shf.r.wrap.b32 	%r10172, %r10167, %r10168, 8;
	mov.b64 	%rd15466, {%r10172, %r10171};
	xor.b64  	%rd15467, %rd15465, %rd15466;
	add.s64 	%rd15468, %rd21715, %rd21693;
	add.s64 	%rd15469, %rd15468, %rd15462;
	add.s64 	%rd21715, %rd15469, %rd15467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10173,%dummy}, %rd21714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10174}, %rd21714;
	}
	shf.r.wrap.b32 	%r10175, %r10174, %r10173, 19;
	shf.r.wrap.b32 	%r10176, %r10173, %r10174, 19;
	mov.b64 	%rd15470, {%r10176, %r10175};
	shf.l.wrap.b32 	%r10177, %r10173, %r10174, 3;
	shf.l.wrap.b32 	%r10178, %r10174, %r10173, 3;
	mov.b64 	%rd15471, {%r10178, %r10177};
	shr.u64 	%rd15472, %rd21714, 6;
	xor.b64  	%rd15473, %rd15470, %rd15472;
	xor.b64  	%rd15474, %rd15473, %rd15471;
	shr.u64 	%rd15475, %rd21700, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10179,%dummy}, %rd21700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10180}, %rd21700;
	}
	shf.r.wrap.b32 	%r10181, %r10180, %r10179, 1;
	shf.r.wrap.b32 	%r10182, %r10179, %r10180, 1;
	mov.b64 	%rd15476, {%r10182, %r10181};
	xor.b64  	%rd15477, %rd15476, %rd15475;
	shf.r.wrap.b32 	%r10183, %r10180, %r10179, 8;
	shf.r.wrap.b32 	%r10184, %r10179, %r10180, 8;
	mov.b64 	%rd15478, {%r10184, %r10183};
	xor.b64  	%rd15479, %rd15477, %rd15478;
	add.s64 	%rd15480, %rd21709, %rd21716;
	add.s64 	%rd15481, %rd15480, %rd15474;
	add.s64 	%rd21716, %rd15481, %rd15479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10185,%dummy}, %rd21715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10186}, %rd21715;
	}
	shf.r.wrap.b32 	%r10187, %r10186, %r10185, 19;
	shf.r.wrap.b32 	%r10188, %r10185, %r10186, 19;
	mov.b64 	%rd15482, {%r10188, %r10187};
	shf.l.wrap.b32 	%r10189, %r10185, %r10186, 3;
	shf.l.wrap.b32 	%r10190, %r10186, %r10185, 3;
	mov.b64 	%rd15483, {%r10190, %r10189};
	shr.u64 	%rd15484, %rd21715, 6;
	xor.b64  	%rd15485, %rd15482, %rd15484;
	xor.b64  	%rd15486, %rd15485, %rd15483;
	shr.u64 	%rd15487, %rd21699, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10191,%dummy}, %rd21699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10192}, %rd21699;
	}
	shf.r.wrap.b32 	%r10193, %r10192, %r10191, 1;
	shf.r.wrap.b32 	%r10194, %r10191, %r10192, 1;
	mov.b64 	%rd15488, {%r10194, %r10193};
	xor.b64  	%rd15489, %rd15488, %rd15487;
	shf.r.wrap.b32 	%r10195, %r10192, %r10191, 8;
	shf.r.wrap.b32 	%r10196, %r10191, %r10192, 8;
	mov.b64 	%rd15490, {%r10196, %r10195};
	xor.b64  	%rd15491, %rd15489, %rd15490;
	add.s64 	%rd15492, %rd21710, %rd21700;
	add.s64 	%rd15493, %rd15492, %rd15486;
	add.s64 	%rd21700, %rd15493, %rd15491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10197,%dummy}, %rd21716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10198}, %rd21716;
	}
	shf.r.wrap.b32 	%r10199, %r10198, %r10197, 19;
	shf.r.wrap.b32 	%r10200, %r10197, %r10198, 19;
	mov.b64 	%rd15494, {%r10200, %r10199};
	shf.l.wrap.b32 	%r10201, %r10197, %r10198, 3;
	shf.l.wrap.b32 	%r10202, %r10198, %r10197, 3;
	mov.b64 	%rd15495, {%r10202, %r10201};
	shr.u64 	%rd15496, %rd21716, 6;
	xor.b64  	%rd15497, %rd15494, %rd15496;
	xor.b64  	%rd15498, %rd15497, %rd15495;
	shr.u64 	%rd15499, %rd21698, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10203,%dummy}, %rd21698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10204}, %rd21698;
	}
	shf.r.wrap.b32 	%r10205, %r10204, %r10203, 1;
	shf.r.wrap.b32 	%r10206, %r10203, %r10204, 1;
	mov.b64 	%rd15500, {%r10206, %r10205};
	xor.b64  	%rd15501, %rd15500, %rd15499;
	shf.r.wrap.b32 	%r10207, %r10204, %r10203, 8;
	shf.r.wrap.b32 	%r10208, %r10203, %r10204, 8;
	mov.b64 	%rd15502, {%r10208, %r10207};
	xor.b64  	%rd15503, %rd15501, %rd15502;
	add.s64 	%rd15504, %rd21711, %rd21699;
	add.s64 	%rd15505, %rd15504, %rd15498;
	add.s64 	%rd21699, %rd15505, %rd15503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10209,%dummy}, %rd21700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10210}, %rd21700;
	}
	shf.r.wrap.b32 	%r10211, %r10210, %r10209, 19;
	shf.r.wrap.b32 	%r10212, %r10209, %r10210, 19;
	mov.b64 	%rd15506, {%r10212, %r10211};
	shf.l.wrap.b32 	%r10213, %r10209, %r10210, 3;
	shf.l.wrap.b32 	%r10214, %r10210, %r10209, 3;
	mov.b64 	%rd15507, {%r10214, %r10213};
	shr.u64 	%rd15508, %rd21700, 6;
	xor.b64  	%rd15509, %rd15506, %rd15508;
	xor.b64  	%rd15510, %rd15509, %rd15507;
	shr.u64 	%rd15511, %rd21697, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10215,%dummy}, %rd21697;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10216}, %rd21697;
	}
	shf.r.wrap.b32 	%r10217, %r10216, %r10215, 1;
	shf.r.wrap.b32 	%r10218, %r10215, %r10216, 1;
	mov.b64 	%rd15512, {%r10218, %r10217};
	xor.b64  	%rd15513, %rd15512, %rd15511;
	shf.r.wrap.b32 	%r10219, %r10216, %r10215, 8;
	shf.r.wrap.b32 	%r10220, %r10215, %r10216, 8;
	mov.b64 	%rd15514, {%r10220, %r10219};
	xor.b64  	%rd15515, %rd15513, %rd15514;
	add.s64 	%rd15516, %rd21712, %rd21698;
	add.s64 	%rd15517, %rd15516, %rd15510;
	add.s64 	%rd21698, %rd15517, %rd15515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10221,%dummy}, %rd21699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10222}, %rd21699;
	}
	shf.r.wrap.b32 	%r10223, %r10222, %r10221, 19;
	shf.r.wrap.b32 	%r10224, %r10221, %r10222, 19;
	mov.b64 	%rd15518, {%r10224, %r10223};
	shf.l.wrap.b32 	%r10225, %r10221, %r10222, 3;
	shf.l.wrap.b32 	%r10226, %r10222, %r10221, 3;
	mov.b64 	%rd15519, {%r10226, %r10225};
	shr.u64 	%rd15520, %rd21699, 6;
	xor.b64  	%rd15521, %rd15518, %rd15520;
	xor.b64  	%rd15522, %rd15521, %rd15519;
	shr.u64 	%rd15523, %rd21696, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10227,%dummy}, %rd21696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10228}, %rd21696;
	}
	shf.r.wrap.b32 	%r10229, %r10228, %r10227, 1;
	shf.r.wrap.b32 	%r10230, %r10227, %r10228, 1;
	mov.b64 	%rd15524, {%r10230, %r10229};
	xor.b64  	%rd15525, %rd15524, %rd15523;
	shf.r.wrap.b32 	%r10231, %r10228, %r10227, 8;
	shf.r.wrap.b32 	%r10232, %r10227, %r10228, 8;
	mov.b64 	%rd15526, {%r10232, %r10231};
	xor.b64  	%rd15527, %rd15525, %rd15526;
	add.s64 	%rd15528, %rd21713, %rd21697;
	add.s64 	%rd15529, %rd15528, %rd15522;
	add.s64 	%rd21697, %rd15529, %rd15527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10233,%dummy}, %rd21698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10234}, %rd21698;
	}
	shf.r.wrap.b32 	%r10235, %r10234, %r10233, 19;
	shf.r.wrap.b32 	%r10236, %r10233, %r10234, 19;
	mov.b64 	%rd15530, {%r10236, %r10235};
	shf.l.wrap.b32 	%r10237, %r10233, %r10234, 3;
	shf.l.wrap.b32 	%r10238, %r10234, %r10233, 3;
	mov.b64 	%rd15531, {%r10238, %r10237};
	shr.u64 	%rd15532, %rd21698, 6;
	xor.b64  	%rd15533, %rd15530, %rd15532;
	xor.b64  	%rd15534, %rd15533, %rd15531;
	shr.u64 	%rd15535, %rd21695, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10239,%dummy}, %rd21695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10240}, %rd21695;
	}
	shf.r.wrap.b32 	%r10241, %r10240, %r10239, 1;
	shf.r.wrap.b32 	%r10242, %r10239, %r10240, 1;
	mov.b64 	%rd15536, {%r10242, %r10241};
	xor.b64  	%rd15537, %rd15536, %rd15535;
	shf.r.wrap.b32 	%r10243, %r10240, %r10239, 8;
	shf.r.wrap.b32 	%r10244, %r10239, %r10240, 8;
	mov.b64 	%rd15538, {%r10244, %r10243};
	xor.b64  	%rd15539, %rd15537, %rd15538;
	add.s64 	%rd15540, %rd21714, %rd21696;
	add.s64 	%rd15541, %rd15540, %rd15534;
	add.s64 	%rd21696, %rd15541, %rd15539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10245,%dummy}, %rd21697;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10246}, %rd21697;
	}
	shf.r.wrap.b32 	%r10247, %r10246, %r10245, 19;
	shf.r.wrap.b32 	%r10248, %r10245, %r10246, 19;
	mov.b64 	%rd15542, {%r10248, %r10247};
	shf.l.wrap.b32 	%r10249, %r10245, %r10246, 3;
	shf.l.wrap.b32 	%r10250, %r10246, %r10245, 3;
	mov.b64 	%rd15543, {%r10250, %r10249};
	shr.u64 	%rd15544, %rd21697, 6;
	xor.b64  	%rd15545, %rd15542, %rd15544;
	xor.b64  	%rd15546, %rd15545, %rd15543;
	shr.u64 	%rd15547, %rd21694, 7;
	shf.r.wrap.b32 	%r10251, %r10090, %r10089, 1;
	shf.r.wrap.b32 	%r10252, %r10089, %r10090, 1;
	mov.b64 	%rd15548, {%r10252, %r10251};
	xor.b64  	%rd15549, %rd15548, %rd15547;
	shf.r.wrap.b32 	%r10253, %r10090, %r10089, 8;
	shf.r.wrap.b32 	%r10254, %r10089, %r10090, 8;
	mov.b64 	%rd15550, {%r10254, %r10253};
	xor.b64  	%rd15551, %rd15549, %rd15550;
	add.s64 	%rd15552, %rd21715, %rd21695;
	add.s64 	%rd15553, %rd15552, %rd15546;
	add.s64 	%rd21695, %rd15553, %rd15551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10255,%dummy}, %rd21696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10256}, %rd21696;
	}
	shf.r.wrap.b32 	%r10257, %r10256, %r10255, 19;
	shf.r.wrap.b32 	%r10258, %r10255, %r10256, 19;
	mov.b64 	%rd15554, {%r10258, %r10257};
	shf.l.wrap.b32 	%r10259, %r10255, %r10256, 3;
	shf.l.wrap.b32 	%r10260, %r10256, %r10255, 3;
	mov.b64 	%rd15555, {%r10260, %r10259};
	shr.u64 	%rd15556, %rd21696, 6;
	xor.b64  	%rd15557, %rd15554, %rd15556;
	xor.b64  	%rd15558, %rd15557, %rd15555;
	shr.u64 	%rd15559, %rd21693, 7;
	shf.r.wrap.b32 	%r10261, %r10102, %r10101, 1;
	shf.r.wrap.b32 	%r10262, %r10101, %r10102, 1;
	mov.b64 	%rd15560, {%r10262, %r10261};
	xor.b64  	%rd15561, %rd15560, %rd15559;
	shf.r.wrap.b32 	%r10263, %r10102, %r10101, 8;
	shf.r.wrap.b32 	%r10264, %r10101, %r10102, 8;
	mov.b64 	%rd15562, {%r10264, %r10263};
	xor.b64  	%rd15563, %rd15561, %rd15562;
	add.s64 	%rd15564, %rd21716, %rd21694;
	add.s64 	%rd15565, %rd15564, %rd15558;
	add.s64 	%rd21694, %rd15565, %rd15563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10265,%dummy}, %rd21695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10266}, %rd21695;
	}
	shf.r.wrap.b32 	%r10267, %r10266, %r10265, 19;
	shf.r.wrap.b32 	%r10268, %r10265, %r10266, 19;
	mov.b64 	%rd15566, {%r10268, %r10267};
	shf.l.wrap.b32 	%r10269, %r10265, %r10266, 3;
	shf.l.wrap.b32 	%r10270, %r10266, %r10265, 3;
	mov.b64 	%rd15567, {%r10270, %r10269};
	shr.u64 	%rd15568, %rd21695, 6;
	xor.b64  	%rd15569, %rd15566, %rd15568;
	xor.b64  	%rd15570, %rd15569, %rd15567;
	shf.r.wrap.b32 	%r10271, %r10114, %r10113, 1;
	shf.r.wrap.b32 	%r10272, %r10113, %r10114, 1;
	mov.b64 	%rd15571, {%r10272, %r10271};
	shf.r.wrap.b32 	%r10273, %r10114, %r10113, 8;
	shf.r.wrap.b32 	%r10274, %r10113, %r10114, 8;
	mov.b64 	%rd15572, {%r10274, %r10273};
	shr.u64 	%rd15573, %rd21709, 7;
	xor.b64  	%rd15574, %rd15571, %rd15573;
	xor.b64  	%rd15575, %rd15574, %rd15572;
	add.s64 	%rd15576, %rd21700, %rd21693;
	add.s64 	%rd15577, %rd15576, %rd15570;
	add.s64 	%rd21693, %rd15577, %rd15575;
	mul.wide.s32 	%rd15578, %r14457, 8;
	add.s64 	%rd15580, %rd21334, %rd15578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10275,%dummy}, %rd21705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10276}, %rd21705;
	}
	shf.r.wrap.b32 	%r10277, %r10276, %r10275, 18;
	shf.r.wrap.b32 	%r10278, %r10275, %r10276, 18;
	mov.b64 	%rd15581, {%r10278, %r10277};
	shf.r.wrap.b32 	%r10279, %r10276, %r10275, 14;
	shf.r.wrap.b32 	%r10280, %r10275, %r10276, 14;
	mov.b64 	%rd15582, {%r10280, %r10279};
	xor.b64  	%rd15583, %rd15581, %rd15582;
	shf.l.wrap.b32 	%r10281, %r10275, %r10276, 23;
	shf.l.wrap.b32 	%r10282, %r10276, %r10275, 23;
	mov.b64 	%rd15584, {%r10282, %r10281};
	xor.b64  	%rd15585, %rd15583, %rd15584;
	xor.b64  	%rd15586, %rd21707, %rd21706;
	and.b64  	%rd15587, %rd15586, %rd21705;
	xor.b64  	%rd15588, %rd15587, %rd21707;
	add.s64 	%rd15589, %rd15588, %rd21708;
	add.s64 	%rd15590, %rd15589, %rd21709;
	ld.const.u64 	%rd15591, [%rd15580];
	add.s64 	%rd15592, %rd15590, %rd15591;
	add.s64 	%rd15593, %rd15592, %rd15585;
	add.s64 	%rd15594, %rd15593, %rd21704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10283}, %rd21701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10284,%dummy}, %rd21701;
	}
	shf.l.wrap.b32 	%r10285, %r10284, %r10283, 30;
	shf.l.wrap.b32 	%r10286, %r10283, %r10284, 30;
	mov.b64 	%rd15595, {%r10286, %r10285};
	shf.r.wrap.b32 	%r10287, %r10283, %r10284, 28;
	shf.r.wrap.b32 	%r10288, %r10284, %r10283, 28;
	mov.b64 	%rd15596, {%r10288, %r10287};
	xor.b64  	%rd15597, %rd15595, %rd15596;
	shf.l.wrap.b32 	%r10289, %r10284, %r10283, 25;
	shf.l.wrap.b32 	%r10290, %r10283, %r10284, 25;
	mov.b64 	%rd15598, {%r10290, %r10289};
	xor.b64  	%rd15599, %rd15597, %rd15598;
	xor.b64  	%rd15600, %rd21702, %rd21701;
	xor.b64  	%rd15601, %rd21703, %rd21701;
	and.b64  	%rd15602, %rd15601, %rd15600;
	xor.b64  	%rd15603, %rd15602, %rd21701;
	add.s64 	%rd15604, %rd15593, %rd15603;
	add.s64 	%rd15605, %rd15604, %rd15599;
	add.s32 	%r10291, %r14457, 1;
	mul.wide.s32 	%rd15606, %r10291, 8;
	add.s64 	%rd15607, %rd21334, %rd15606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10292,%dummy}, %rd15594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10293}, %rd15594;
	}
	shf.r.wrap.b32 	%r10294, %r10293, %r10292, 14;
	shf.r.wrap.b32 	%r10295, %r10292, %r10293, 14;
	mov.b64 	%rd15608, {%r10295, %r10294};
	shf.r.wrap.b32 	%r10296, %r10293, %r10292, 18;
	shf.r.wrap.b32 	%r10297, %r10292, %r10293, 18;
	mov.b64 	%rd15609, {%r10297, %r10296};
	xor.b64  	%rd15610, %rd15609, %rd15608;
	shf.l.wrap.b32 	%r10298, %r10292, %r10293, 23;
	shf.l.wrap.b32 	%r10299, %r10293, %r10292, 23;
	mov.b64 	%rd15611, {%r10299, %r10298};
	xor.b64  	%rd15612, %rd15610, %rd15611;
	xor.b64  	%rd15613, %rd21706, %rd21705;
	and.b64  	%rd15614, %rd15594, %rd15613;
	xor.b64  	%rd15615, %rd15614, %rd21706;
	add.s64 	%rd15616, %rd21710, %rd21707;
	ld.const.u64 	%rd15617, [%rd15607];
	add.s64 	%rd15618, %rd15616, %rd15617;
	add.s64 	%rd15619, %rd15618, %rd15615;
	add.s64 	%rd15620, %rd15619, %rd15612;
	add.s64 	%rd15621, %rd15620, %rd21703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10300,%dummy}, %rd15605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10301}, %rd15605;
	}
	shf.r.wrap.b32 	%r10302, %r10301, %r10300, 28;
	shf.r.wrap.b32 	%r10303, %r10300, %r10301, 28;
	mov.b64 	%rd15622, {%r10303, %r10302};
	shf.l.wrap.b32 	%r10304, %r10300, %r10301, 30;
	shf.l.wrap.b32 	%r10305, %r10301, %r10300, 30;
	mov.b64 	%rd15623, {%r10305, %r10304};
	xor.b64  	%rd15624, %rd15623, %rd15622;
	shf.l.wrap.b32 	%r10306, %r10300, %r10301, 25;
	shf.l.wrap.b32 	%r10307, %r10301, %r10300, 25;
	mov.b64 	%rd15625, {%r10307, %r10306};
	xor.b64  	%rd15626, %rd15624, %rd15625;
	xor.b64  	%rd15627, %rd15605, %rd21702;
	xor.b64  	%rd15628, %rd15605, %rd21701;
	and.b64  	%rd15629, %rd15628, %rd15627;
	xor.b64  	%rd15630, %rd15629, %rd15605;
	add.s64 	%rd15631, %rd15620, %rd15630;
	add.s64 	%rd15632, %rd15631, %rd15626;
	add.s32 	%r10308, %r14457, 2;
	mul.wide.s32 	%rd15633, %r10308, 8;
	add.s64 	%rd15634, %rd21334, %rd15633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10309,%dummy}, %rd15621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10310}, %rd15621;
	}
	shf.r.wrap.b32 	%r10311, %r10310, %r10309, 14;
	shf.r.wrap.b32 	%r10312, %r10309, %r10310, 14;
	mov.b64 	%rd15635, {%r10312, %r10311};
	shf.r.wrap.b32 	%r10313, %r10310, %r10309, 18;
	shf.r.wrap.b32 	%r10314, %r10309, %r10310, 18;
	mov.b64 	%rd15636, {%r10314, %r10313};
	xor.b64  	%rd15637, %rd15636, %rd15635;
	shf.l.wrap.b32 	%r10315, %r10309, %r10310, 23;
	shf.l.wrap.b32 	%r10316, %r10310, %r10309, 23;
	mov.b64 	%rd15638, {%r10316, %r10315};
	xor.b64  	%rd15639, %rd15637, %rd15638;
	xor.b64  	%rd15640, %rd15594, %rd21705;
	and.b64  	%rd15641, %rd15621, %rd15640;
	xor.b64  	%rd15642, %rd15641, %rd21705;
	add.s64 	%rd15643, %rd21711, %rd21706;
	ld.const.u64 	%rd15644, [%rd15634];
	add.s64 	%rd15645, %rd15643, %rd15644;
	add.s64 	%rd15646, %rd15645, %rd15642;
	add.s64 	%rd15647, %rd15646, %rd15639;
	add.s64 	%rd15648, %rd15647, %rd21702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10317,%dummy}, %rd15632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10318}, %rd15632;
	}
	shf.r.wrap.b32 	%r10319, %r10318, %r10317, 28;
	shf.r.wrap.b32 	%r10320, %r10317, %r10318, 28;
	mov.b64 	%rd15649, {%r10320, %r10319};
	shf.l.wrap.b32 	%r10321, %r10317, %r10318, 30;
	shf.l.wrap.b32 	%r10322, %r10318, %r10317, 30;
	mov.b64 	%rd15650, {%r10322, %r10321};
	xor.b64  	%rd15651, %rd15650, %rd15649;
	shf.l.wrap.b32 	%r10323, %r10317, %r10318, 25;
	shf.l.wrap.b32 	%r10324, %r10318, %r10317, 25;
	mov.b64 	%rd15652, {%r10324, %r10323};
	xor.b64  	%rd15653, %rd15651, %rd15652;
	xor.b64  	%rd15654, %rd15632, %rd21701;
	xor.b64  	%rd15655, %rd15632, %rd15605;
	and.b64  	%rd15656, %rd15655, %rd15654;
	xor.b64  	%rd15657, %rd15656, %rd15632;
	add.s64 	%rd15658, %rd15647, %rd15657;
	add.s64 	%rd15659, %rd15658, %rd15653;
	add.s32 	%r10325, %r14457, 3;
	mul.wide.s32 	%rd15660, %r10325, 8;
	add.s64 	%rd15661, %rd21334, %rd15660;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10326,%dummy}, %rd15648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10327}, %rd15648;
	}
	shf.r.wrap.b32 	%r10328, %r10327, %r10326, 14;
	shf.r.wrap.b32 	%r10329, %r10326, %r10327, 14;
	mov.b64 	%rd15662, {%r10329, %r10328};
	shf.r.wrap.b32 	%r10330, %r10327, %r10326, 18;
	shf.r.wrap.b32 	%r10331, %r10326, %r10327, 18;
	mov.b64 	%rd15663, {%r10331, %r10330};
	xor.b64  	%rd15664, %rd15663, %rd15662;
	shf.l.wrap.b32 	%r10332, %r10326, %r10327, 23;
	shf.l.wrap.b32 	%r10333, %r10327, %r10326, 23;
	mov.b64 	%rd15665, {%r10333, %r10332};
	xor.b64  	%rd15666, %rd15664, %rd15665;
	xor.b64  	%rd15667, %rd15621, %rd15594;
	and.b64  	%rd15668, %rd15648, %rd15667;
	xor.b64  	%rd15669, %rd15668, %rd15594;
	add.s64 	%rd15670, %rd21712, %rd21705;
	ld.const.u64 	%rd15671, [%rd15661];
	add.s64 	%rd15672, %rd15670, %rd15671;
	add.s64 	%rd15673, %rd15672, %rd15669;
	add.s64 	%rd15674, %rd15673, %rd15666;
	add.s64 	%rd15675, %rd15674, %rd21701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10334,%dummy}, %rd15659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10335}, %rd15659;
	}
	shf.r.wrap.b32 	%r10336, %r10335, %r10334, 28;
	shf.r.wrap.b32 	%r10337, %r10334, %r10335, 28;
	mov.b64 	%rd15676, {%r10337, %r10336};
	shf.l.wrap.b32 	%r10338, %r10334, %r10335, 30;
	shf.l.wrap.b32 	%r10339, %r10335, %r10334, 30;
	mov.b64 	%rd15677, {%r10339, %r10338};
	xor.b64  	%rd15678, %rd15677, %rd15676;
	shf.l.wrap.b32 	%r10340, %r10334, %r10335, 25;
	shf.l.wrap.b32 	%r10341, %r10335, %r10334, 25;
	mov.b64 	%rd15679, {%r10341, %r10340};
	xor.b64  	%rd15680, %rd15678, %rd15679;
	xor.b64  	%rd15681, %rd15659, %rd15605;
	xor.b64  	%rd15682, %rd15659, %rd15632;
	and.b64  	%rd15683, %rd15682, %rd15681;
	xor.b64  	%rd15684, %rd15683, %rd15659;
	add.s64 	%rd15685, %rd15674, %rd15684;
	add.s64 	%rd15686, %rd15685, %rd15680;
	add.s32 	%r10342, %r14457, 4;
	mul.wide.s32 	%rd15687, %r10342, 8;
	add.s64 	%rd15688, %rd21334, %rd15687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10343,%dummy}, %rd15675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10344}, %rd15675;
	}
	shf.r.wrap.b32 	%r10345, %r10344, %r10343, 14;
	shf.r.wrap.b32 	%r10346, %r10343, %r10344, 14;
	mov.b64 	%rd15689, {%r10346, %r10345};
	shf.r.wrap.b32 	%r10347, %r10344, %r10343, 18;
	shf.r.wrap.b32 	%r10348, %r10343, %r10344, 18;
	mov.b64 	%rd15690, {%r10348, %r10347};
	xor.b64  	%rd15691, %rd15690, %rd15689;
	shf.l.wrap.b32 	%r10349, %r10343, %r10344, 23;
	shf.l.wrap.b32 	%r10350, %r10344, %r10343, 23;
	mov.b64 	%rd15692, {%r10350, %r10349};
	xor.b64  	%rd15693, %rd15691, %rd15692;
	xor.b64  	%rd15694, %rd15648, %rd15621;
	and.b64  	%rd15695, %rd15675, %rd15694;
	xor.b64  	%rd15696, %rd15695, %rd15621;
	add.s64 	%rd15697, %rd15594, %rd21713;
	ld.const.u64 	%rd15698, [%rd15688];
	add.s64 	%rd15699, %rd15697, %rd15698;
	add.s64 	%rd15700, %rd15699, %rd15696;
	add.s64 	%rd15701, %rd15700, %rd15693;
	add.s64 	%rd15702, %rd15701, %rd15605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10351,%dummy}, %rd15686;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10352}, %rd15686;
	}
	shf.r.wrap.b32 	%r10353, %r10352, %r10351, 28;
	shf.r.wrap.b32 	%r10354, %r10351, %r10352, 28;
	mov.b64 	%rd15703, {%r10354, %r10353};
	shf.l.wrap.b32 	%r10355, %r10351, %r10352, 30;
	shf.l.wrap.b32 	%r10356, %r10352, %r10351, 30;
	mov.b64 	%rd15704, {%r10356, %r10355};
	xor.b64  	%rd15705, %rd15704, %rd15703;
	shf.l.wrap.b32 	%r10357, %r10351, %r10352, 25;
	shf.l.wrap.b32 	%r10358, %r10352, %r10351, 25;
	mov.b64 	%rd15706, {%r10358, %r10357};
	xor.b64  	%rd15707, %rd15705, %rd15706;
	xor.b64  	%rd15708, %rd15686, %rd15632;
	xor.b64  	%rd15709, %rd15686, %rd15659;
	and.b64  	%rd15710, %rd15709, %rd15708;
	xor.b64  	%rd15711, %rd15710, %rd15686;
	add.s64 	%rd15712, %rd15701, %rd15711;
	add.s64 	%rd15713, %rd15712, %rd15707;
	add.s32 	%r10359, %r14457, 5;
	mul.wide.s32 	%rd15714, %r10359, 8;
	add.s64 	%rd15715, %rd21334, %rd15714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10360,%dummy}, %rd15702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10361}, %rd15702;
	}
	shf.r.wrap.b32 	%r10362, %r10361, %r10360, 14;
	shf.r.wrap.b32 	%r10363, %r10360, %r10361, 14;
	mov.b64 	%rd15716, {%r10363, %r10362};
	shf.r.wrap.b32 	%r10364, %r10361, %r10360, 18;
	shf.r.wrap.b32 	%r10365, %r10360, %r10361, 18;
	mov.b64 	%rd15717, {%r10365, %r10364};
	xor.b64  	%rd15718, %rd15717, %rd15716;
	shf.l.wrap.b32 	%r10366, %r10360, %r10361, 23;
	shf.l.wrap.b32 	%r10367, %r10361, %r10360, 23;
	mov.b64 	%rd15719, {%r10367, %r10366};
	xor.b64  	%rd15720, %rd15718, %rd15719;
	xor.b64  	%rd15721, %rd15675, %rd15648;
	and.b64  	%rd15722, %rd15702, %rd15721;
	xor.b64  	%rd15723, %rd15722, %rd15648;
	add.s64 	%rd15724, %rd15621, %rd21714;
	ld.const.u64 	%rd15725, [%rd15715];
	add.s64 	%rd15726, %rd15724, %rd15725;
	add.s64 	%rd15727, %rd15726, %rd15723;
	add.s64 	%rd15728, %rd15727, %rd15720;
	add.s64 	%rd15729, %rd15728, %rd15632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10368,%dummy}, %rd15713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10369}, %rd15713;
	}
	shf.r.wrap.b32 	%r10370, %r10369, %r10368, 28;
	shf.r.wrap.b32 	%r10371, %r10368, %r10369, 28;
	mov.b64 	%rd15730, {%r10371, %r10370};
	shf.l.wrap.b32 	%r10372, %r10368, %r10369, 30;
	shf.l.wrap.b32 	%r10373, %r10369, %r10368, 30;
	mov.b64 	%rd15731, {%r10373, %r10372};
	xor.b64  	%rd15732, %rd15731, %rd15730;
	shf.l.wrap.b32 	%r10374, %r10368, %r10369, 25;
	shf.l.wrap.b32 	%r10375, %r10369, %r10368, 25;
	mov.b64 	%rd15733, {%r10375, %r10374};
	xor.b64  	%rd15734, %rd15732, %rd15733;
	xor.b64  	%rd15735, %rd15713, %rd15659;
	xor.b64  	%rd15736, %rd15713, %rd15686;
	and.b64  	%rd15737, %rd15736, %rd15735;
	xor.b64  	%rd15738, %rd15737, %rd15713;
	add.s64 	%rd15739, %rd15728, %rd15738;
	add.s64 	%rd15740, %rd15739, %rd15734;
	add.s32 	%r10376, %r14457, 6;
	mul.wide.s32 	%rd15741, %r10376, 8;
	add.s64 	%rd15742, %rd21334, %rd15741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10377,%dummy}, %rd15729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10378}, %rd15729;
	}
	shf.r.wrap.b32 	%r10379, %r10378, %r10377, 14;
	shf.r.wrap.b32 	%r10380, %r10377, %r10378, 14;
	mov.b64 	%rd15743, {%r10380, %r10379};
	shf.r.wrap.b32 	%r10381, %r10378, %r10377, 18;
	shf.r.wrap.b32 	%r10382, %r10377, %r10378, 18;
	mov.b64 	%rd15744, {%r10382, %r10381};
	xor.b64  	%rd15745, %rd15744, %rd15743;
	shf.l.wrap.b32 	%r10383, %r10377, %r10378, 23;
	shf.l.wrap.b32 	%r10384, %r10378, %r10377, 23;
	mov.b64 	%rd15746, {%r10384, %r10383};
	xor.b64  	%rd15747, %rd15745, %rd15746;
	xor.b64  	%rd15748, %rd15702, %rd15675;
	and.b64  	%rd15749, %rd15729, %rd15748;
	xor.b64  	%rd15750, %rd15749, %rd15675;
	add.s64 	%rd15751, %rd15648, %rd21715;
	ld.const.u64 	%rd15752, [%rd15742];
	add.s64 	%rd15753, %rd15751, %rd15752;
	add.s64 	%rd15754, %rd15753, %rd15750;
	add.s64 	%rd15755, %rd15754, %rd15747;
	add.s64 	%rd15756, %rd15755, %rd15659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10385,%dummy}, %rd15740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10386}, %rd15740;
	}
	shf.r.wrap.b32 	%r10387, %r10386, %r10385, 28;
	shf.r.wrap.b32 	%r10388, %r10385, %r10386, 28;
	mov.b64 	%rd15757, {%r10388, %r10387};
	shf.l.wrap.b32 	%r10389, %r10385, %r10386, 30;
	shf.l.wrap.b32 	%r10390, %r10386, %r10385, 30;
	mov.b64 	%rd15758, {%r10390, %r10389};
	xor.b64  	%rd15759, %rd15758, %rd15757;
	shf.l.wrap.b32 	%r10391, %r10385, %r10386, 25;
	shf.l.wrap.b32 	%r10392, %r10386, %r10385, 25;
	mov.b64 	%rd15760, {%r10392, %r10391};
	xor.b64  	%rd15761, %rd15759, %rd15760;
	xor.b64  	%rd15762, %rd15740, %rd15686;
	xor.b64  	%rd15763, %rd15740, %rd15713;
	and.b64  	%rd15764, %rd15763, %rd15762;
	xor.b64  	%rd15765, %rd15764, %rd15740;
	add.s64 	%rd15766, %rd15755, %rd15765;
	add.s64 	%rd15767, %rd15766, %rd15761;
	add.s32 	%r10393, %r14457, 7;
	mul.wide.s32 	%rd15768, %r10393, 8;
	add.s64 	%rd15769, %rd21334, %rd15768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10394,%dummy}, %rd15756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10395}, %rd15756;
	}
	shf.r.wrap.b32 	%r10396, %r10395, %r10394, 14;
	shf.r.wrap.b32 	%r10397, %r10394, %r10395, 14;
	mov.b64 	%rd15770, {%r10397, %r10396};
	shf.r.wrap.b32 	%r10398, %r10395, %r10394, 18;
	shf.r.wrap.b32 	%r10399, %r10394, %r10395, 18;
	mov.b64 	%rd15771, {%r10399, %r10398};
	xor.b64  	%rd15772, %rd15771, %rd15770;
	shf.l.wrap.b32 	%r10400, %r10394, %r10395, 23;
	shf.l.wrap.b32 	%r10401, %r10395, %r10394, 23;
	mov.b64 	%rd15773, {%r10401, %r10400};
	xor.b64  	%rd15774, %rd15772, %rd15773;
	xor.b64  	%rd15775, %rd15729, %rd15702;
	and.b64  	%rd15776, %rd15756, %rd15775;
	xor.b64  	%rd15777, %rd15776, %rd15702;
	add.s64 	%rd15778, %rd15675, %rd21716;
	ld.const.u64 	%rd15779, [%rd15769];
	add.s64 	%rd15780, %rd15778, %rd15779;
	add.s64 	%rd15781, %rd15780, %rd15777;
	add.s64 	%rd15782, %rd15781, %rd15774;
	add.s64 	%rd15783, %rd15782, %rd15686;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10402,%dummy}, %rd15767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10403}, %rd15767;
	}
	shf.r.wrap.b32 	%r10404, %r10403, %r10402, 28;
	shf.r.wrap.b32 	%r10405, %r10402, %r10403, 28;
	mov.b64 	%rd15784, {%r10405, %r10404};
	shf.l.wrap.b32 	%r10406, %r10402, %r10403, 30;
	shf.l.wrap.b32 	%r10407, %r10403, %r10402, 30;
	mov.b64 	%rd15785, {%r10407, %r10406};
	xor.b64  	%rd15786, %rd15785, %rd15784;
	shf.l.wrap.b32 	%r10408, %r10402, %r10403, 25;
	shf.l.wrap.b32 	%r10409, %r10403, %r10402, 25;
	mov.b64 	%rd15787, {%r10409, %r10408};
	xor.b64  	%rd15788, %rd15786, %rd15787;
	xor.b64  	%rd15789, %rd15767, %rd15713;
	xor.b64  	%rd15790, %rd15767, %rd15740;
	and.b64  	%rd15791, %rd15790, %rd15789;
	xor.b64  	%rd15792, %rd15791, %rd15767;
	add.s64 	%rd15793, %rd15782, %rd15792;
	add.s64 	%rd15794, %rd15793, %rd15788;
	add.s32 	%r10410, %r14457, 8;
	mul.wide.s32 	%rd15795, %r10410, 8;
	add.s64 	%rd15796, %rd21334, %rd15795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10411,%dummy}, %rd15783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10412}, %rd15783;
	}
	shf.r.wrap.b32 	%r10413, %r10412, %r10411, 14;
	shf.r.wrap.b32 	%r10414, %r10411, %r10412, 14;
	mov.b64 	%rd15797, {%r10414, %r10413};
	shf.r.wrap.b32 	%r10415, %r10412, %r10411, 18;
	shf.r.wrap.b32 	%r10416, %r10411, %r10412, 18;
	mov.b64 	%rd15798, {%r10416, %r10415};
	xor.b64  	%rd15799, %rd15798, %rd15797;
	shf.l.wrap.b32 	%r10417, %r10411, %r10412, 23;
	shf.l.wrap.b32 	%r10418, %r10412, %r10411, 23;
	mov.b64 	%rd15800, {%r10418, %r10417};
	xor.b64  	%rd15801, %rd15799, %rd15800;
	xor.b64  	%rd15802, %rd15756, %rd15729;
	and.b64  	%rd15803, %rd15783, %rd15802;
	xor.b64  	%rd15804, %rd15803, %rd15729;
	add.s64 	%rd15805, %rd15702, %rd21700;
	ld.const.u64 	%rd15806, [%rd15796];
	add.s64 	%rd15807, %rd15805, %rd15806;
	add.s64 	%rd15808, %rd15807, %rd15804;
	add.s64 	%rd15809, %rd15808, %rd15801;
	add.s64 	%rd15810, %rd15809, %rd15713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10419,%dummy}, %rd15794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10420}, %rd15794;
	}
	shf.r.wrap.b32 	%r10421, %r10420, %r10419, 28;
	shf.r.wrap.b32 	%r10422, %r10419, %r10420, 28;
	mov.b64 	%rd15811, {%r10422, %r10421};
	shf.l.wrap.b32 	%r10423, %r10419, %r10420, 30;
	shf.l.wrap.b32 	%r10424, %r10420, %r10419, 30;
	mov.b64 	%rd15812, {%r10424, %r10423};
	xor.b64  	%rd15813, %rd15812, %rd15811;
	shf.l.wrap.b32 	%r10425, %r10419, %r10420, 25;
	shf.l.wrap.b32 	%r10426, %r10420, %r10419, 25;
	mov.b64 	%rd15814, {%r10426, %r10425};
	xor.b64  	%rd15815, %rd15813, %rd15814;
	xor.b64  	%rd15816, %rd15794, %rd15740;
	xor.b64  	%rd15817, %rd15794, %rd15767;
	and.b64  	%rd15818, %rd15817, %rd15816;
	xor.b64  	%rd15819, %rd15818, %rd15794;
	add.s64 	%rd15820, %rd15809, %rd15819;
	add.s64 	%rd15821, %rd15820, %rd15815;
	add.s32 	%r10427, %r14457, 9;
	mul.wide.s32 	%rd15822, %r10427, 8;
	add.s64 	%rd15823, %rd21334, %rd15822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10428,%dummy}, %rd15810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10429}, %rd15810;
	}
	shf.r.wrap.b32 	%r10430, %r10429, %r10428, 14;
	shf.r.wrap.b32 	%r10431, %r10428, %r10429, 14;
	mov.b64 	%rd15824, {%r10431, %r10430};
	shf.r.wrap.b32 	%r10432, %r10429, %r10428, 18;
	shf.r.wrap.b32 	%r10433, %r10428, %r10429, 18;
	mov.b64 	%rd15825, {%r10433, %r10432};
	xor.b64  	%rd15826, %rd15825, %rd15824;
	shf.l.wrap.b32 	%r10434, %r10428, %r10429, 23;
	shf.l.wrap.b32 	%r10435, %r10429, %r10428, 23;
	mov.b64 	%rd15827, {%r10435, %r10434};
	xor.b64  	%rd15828, %rd15826, %rd15827;
	xor.b64  	%rd15829, %rd15783, %rd15756;
	and.b64  	%rd15830, %rd15810, %rd15829;
	xor.b64  	%rd15831, %rd15830, %rd15756;
	add.s64 	%rd15832, %rd15729, %rd21699;
	ld.const.u64 	%rd15833, [%rd15823];
	add.s64 	%rd15834, %rd15832, %rd15833;
	add.s64 	%rd15835, %rd15834, %rd15831;
	add.s64 	%rd15836, %rd15835, %rd15828;
	add.s64 	%rd15837, %rd15836, %rd15740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10436,%dummy}, %rd15821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10437}, %rd15821;
	}
	shf.r.wrap.b32 	%r10438, %r10437, %r10436, 28;
	shf.r.wrap.b32 	%r10439, %r10436, %r10437, 28;
	mov.b64 	%rd15838, {%r10439, %r10438};
	shf.l.wrap.b32 	%r10440, %r10436, %r10437, 30;
	shf.l.wrap.b32 	%r10441, %r10437, %r10436, 30;
	mov.b64 	%rd15839, {%r10441, %r10440};
	xor.b64  	%rd15840, %rd15839, %rd15838;
	shf.l.wrap.b32 	%r10442, %r10436, %r10437, 25;
	shf.l.wrap.b32 	%r10443, %r10437, %r10436, 25;
	mov.b64 	%rd15841, {%r10443, %r10442};
	xor.b64  	%rd15842, %rd15840, %rd15841;
	xor.b64  	%rd15843, %rd15821, %rd15767;
	xor.b64  	%rd15844, %rd15821, %rd15794;
	and.b64  	%rd15845, %rd15844, %rd15843;
	xor.b64  	%rd15846, %rd15845, %rd15821;
	add.s64 	%rd15847, %rd15836, %rd15846;
	add.s64 	%rd15848, %rd15847, %rd15842;
	add.s32 	%r10444, %r14457, 10;
	mul.wide.s32 	%rd15849, %r10444, 8;
	add.s64 	%rd15850, %rd21334, %rd15849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10445,%dummy}, %rd15837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10446}, %rd15837;
	}
	shf.r.wrap.b32 	%r10447, %r10446, %r10445, 14;
	shf.r.wrap.b32 	%r10448, %r10445, %r10446, 14;
	mov.b64 	%rd15851, {%r10448, %r10447};
	shf.r.wrap.b32 	%r10449, %r10446, %r10445, 18;
	shf.r.wrap.b32 	%r10450, %r10445, %r10446, 18;
	mov.b64 	%rd15852, {%r10450, %r10449};
	xor.b64  	%rd15853, %rd15852, %rd15851;
	shf.l.wrap.b32 	%r10451, %r10445, %r10446, 23;
	shf.l.wrap.b32 	%r10452, %r10446, %r10445, 23;
	mov.b64 	%rd15854, {%r10452, %r10451};
	xor.b64  	%rd15855, %rd15853, %rd15854;
	xor.b64  	%rd15856, %rd15810, %rd15783;
	and.b64  	%rd15857, %rd15837, %rd15856;
	xor.b64  	%rd15858, %rd15857, %rd15783;
	add.s64 	%rd15859, %rd15756, %rd21698;
	ld.const.u64 	%rd15860, [%rd15850];
	add.s64 	%rd15861, %rd15859, %rd15860;
	add.s64 	%rd15862, %rd15861, %rd15858;
	add.s64 	%rd15863, %rd15862, %rd15855;
	add.s64 	%rd15864, %rd15863, %rd15767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10453,%dummy}, %rd15848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10454}, %rd15848;
	}
	shf.r.wrap.b32 	%r10455, %r10454, %r10453, 28;
	shf.r.wrap.b32 	%r10456, %r10453, %r10454, 28;
	mov.b64 	%rd15865, {%r10456, %r10455};
	shf.l.wrap.b32 	%r10457, %r10453, %r10454, 30;
	shf.l.wrap.b32 	%r10458, %r10454, %r10453, 30;
	mov.b64 	%rd15866, {%r10458, %r10457};
	xor.b64  	%rd15867, %rd15866, %rd15865;
	shf.l.wrap.b32 	%r10459, %r10453, %r10454, 25;
	shf.l.wrap.b32 	%r10460, %r10454, %r10453, 25;
	mov.b64 	%rd15868, {%r10460, %r10459};
	xor.b64  	%rd15869, %rd15867, %rd15868;
	xor.b64  	%rd15870, %rd15848, %rd15794;
	xor.b64  	%rd15871, %rd15848, %rd15821;
	and.b64  	%rd15872, %rd15871, %rd15870;
	xor.b64  	%rd15873, %rd15872, %rd15848;
	add.s64 	%rd15874, %rd15863, %rd15873;
	add.s64 	%rd15875, %rd15874, %rd15869;
	add.s32 	%r10461, %r14457, 11;
	mul.wide.s32 	%rd15876, %r10461, 8;
	add.s64 	%rd15877, %rd21334, %rd15876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10462,%dummy}, %rd15864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10463}, %rd15864;
	}
	shf.r.wrap.b32 	%r10464, %r10463, %r10462, 14;
	shf.r.wrap.b32 	%r10465, %r10462, %r10463, 14;
	mov.b64 	%rd15878, {%r10465, %r10464};
	shf.r.wrap.b32 	%r10466, %r10463, %r10462, 18;
	shf.r.wrap.b32 	%r10467, %r10462, %r10463, 18;
	mov.b64 	%rd15879, {%r10467, %r10466};
	xor.b64  	%rd15880, %rd15879, %rd15878;
	shf.l.wrap.b32 	%r10468, %r10462, %r10463, 23;
	shf.l.wrap.b32 	%r10469, %r10463, %r10462, 23;
	mov.b64 	%rd15881, {%r10469, %r10468};
	xor.b64  	%rd15882, %rd15880, %rd15881;
	xor.b64  	%rd15883, %rd15837, %rd15810;
	and.b64  	%rd15884, %rd15864, %rd15883;
	xor.b64  	%rd15885, %rd15884, %rd15810;
	add.s64 	%rd15886, %rd15783, %rd21697;
	ld.const.u64 	%rd15887, [%rd15877];
	add.s64 	%rd15888, %rd15886, %rd15887;
	add.s64 	%rd15889, %rd15888, %rd15885;
	add.s64 	%rd15890, %rd15889, %rd15882;
	add.s64 	%rd15891, %rd15890, %rd15794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10470,%dummy}, %rd15875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10471}, %rd15875;
	}
	shf.r.wrap.b32 	%r10472, %r10471, %r10470, 28;
	shf.r.wrap.b32 	%r10473, %r10470, %r10471, 28;
	mov.b64 	%rd15892, {%r10473, %r10472};
	shf.l.wrap.b32 	%r10474, %r10470, %r10471, 30;
	shf.l.wrap.b32 	%r10475, %r10471, %r10470, 30;
	mov.b64 	%rd15893, {%r10475, %r10474};
	xor.b64  	%rd15894, %rd15893, %rd15892;
	shf.l.wrap.b32 	%r10476, %r10470, %r10471, 25;
	shf.l.wrap.b32 	%r10477, %r10471, %r10470, 25;
	mov.b64 	%rd15895, {%r10477, %r10476};
	xor.b64  	%rd15896, %rd15894, %rd15895;
	xor.b64  	%rd15897, %rd15875, %rd15821;
	xor.b64  	%rd15898, %rd15875, %rd15848;
	and.b64  	%rd15899, %rd15898, %rd15897;
	xor.b64  	%rd15900, %rd15899, %rd15875;
	add.s64 	%rd15901, %rd15890, %rd15900;
	add.s64 	%rd15902, %rd15901, %rd15896;
	add.s32 	%r10478, %r14457, 12;
	mul.wide.s32 	%rd15903, %r10478, 8;
	add.s64 	%rd15904, %rd21334, %rd15903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10479,%dummy}, %rd15891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10480}, %rd15891;
	}
	shf.r.wrap.b32 	%r10481, %r10480, %r10479, 14;
	shf.r.wrap.b32 	%r10482, %r10479, %r10480, 14;
	mov.b64 	%rd15905, {%r10482, %r10481};
	shf.r.wrap.b32 	%r10483, %r10480, %r10479, 18;
	shf.r.wrap.b32 	%r10484, %r10479, %r10480, 18;
	mov.b64 	%rd15906, {%r10484, %r10483};
	xor.b64  	%rd15907, %rd15906, %rd15905;
	shf.l.wrap.b32 	%r10485, %r10479, %r10480, 23;
	shf.l.wrap.b32 	%r10486, %r10480, %r10479, 23;
	mov.b64 	%rd15908, {%r10486, %r10485};
	xor.b64  	%rd15909, %rd15907, %rd15908;
	xor.b64  	%rd15910, %rd15864, %rd15837;
	and.b64  	%rd15911, %rd15891, %rd15910;
	xor.b64  	%rd15912, %rd15911, %rd15837;
	add.s64 	%rd15913, %rd15810, %rd21696;
	ld.const.u64 	%rd15914, [%rd15904];
	add.s64 	%rd15915, %rd15913, %rd15914;
	add.s64 	%rd15916, %rd15915, %rd15912;
	add.s64 	%rd15917, %rd15916, %rd15909;
	add.s64 	%rd21708, %rd15917, %rd15821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10487,%dummy}, %rd15902;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10488}, %rd15902;
	}
	shf.r.wrap.b32 	%r10489, %r10488, %r10487, 28;
	shf.r.wrap.b32 	%r10490, %r10487, %r10488, 28;
	mov.b64 	%rd15918, {%r10490, %r10489};
	shf.l.wrap.b32 	%r10491, %r10487, %r10488, 30;
	shf.l.wrap.b32 	%r10492, %r10488, %r10487, 30;
	mov.b64 	%rd15919, {%r10492, %r10491};
	xor.b64  	%rd15920, %rd15919, %rd15918;
	shf.l.wrap.b32 	%r10493, %r10487, %r10488, 25;
	shf.l.wrap.b32 	%r10494, %r10488, %r10487, 25;
	mov.b64 	%rd15921, {%r10494, %r10493};
	xor.b64  	%rd15922, %rd15920, %rd15921;
	xor.b64  	%rd15923, %rd15902, %rd15848;
	xor.b64  	%rd15924, %rd15902, %rd15875;
	and.b64  	%rd15925, %rd15924, %rd15923;
	xor.b64  	%rd15926, %rd15925, %rd15902;
	add.s64 	%rd15927, %rd15917, %rd15926;
	add.s64 	%rd21704, %rd15927, %rd15922;
	add.s32 	%r10495, %r14457, 13;
	mul.wide.s32 	%rd15928, %r10495, 8;
	add.s64 	%rd15929, %rd21334, %rd15928;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10496,%dummy}, %rd21708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10497}, %rd21708;
	}
	shf.r.wrap.b32 	%r10498, %r10497, %r10496, 14;
	shf.r.wrap.b32 	%r10499, %r10496, %r10497, 14;
	mov.b64 	%rd15930, {%r10499, %r10498};
	shf.r.wrap.b32 	%r10500, %r10497, %r10496, 18;
	shf.r.wrap.b32 	%r10501, %r10496, %r10497, 18;
	mov.b64 	%rd15931, {%r10501, %r10500};
	xor.b64  	%rd15932, %rd15931, %rd15930;
	shf.l.wrap.b32 	%r10502, %r10496, %r10497, 23;
	shf.l.wrap.b32 	%r10503, %r10497, %r10496, 23;
	mov.b64 	%rd15933, {%r10503, %r10502};
	xor.b64  	%rd15934, %rd15932, %rd15933;
	xor.b64  	%rd15935, %rd15891, %rd15864;
	and.b64  	%rd15936, %rd21708, %rd15935;
	xor.b64  	%rd15937, %rd15936, %rd15864;
	add.s64 	%rd15938, %rd15837, %rd21695;
	ld.const.u64 	%rd15939, [%rd15929];
	add.s64 	%rd15940, %rd15938, %rd15939;
	add.s64 	%rd15941, %rd15940, %rd15937;
	add.s64 	%rd15942, %rd15941, %rd15934;
	add.s64 	%rd21707, %rd15942, %rd15848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10504,%dummy}, %rd21704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10505}, %rd21704;
	}
	shf.r.wrap.b32 	%r10506, %r10505, %r10504, 28;
	shf.r.wrap.b32 	%r10507, %r10504, %r10505, 28;
	mov.b64 	%rd15943, {%r10507, %r10506};
	shf.l.wrap.b32 	%r10508, %r10504, %r10505, 30;
	shf.l.wrap.b32 	%r10509, %r10505, %r10504, 30;
	mov.b64 	%rd15944, {%r10509, %r10508};
	xor.b64  	%rd15945, %rd15944, %rd15943;
	shf.l.wrap.b32 	%r10510, %r10504, %r10505, 25;
	shf.l.wrap.b32 	%r10511, %r10505, %r10504, 25;
	mov.b64 	%rd15946, {%r10511, %r10510};
	xor.b64  	%rd15947, %rd15945, %rd15946;
	xor.b64  	%rd15948, %rd21704, %rd15875;
	xor.b64  	%rd15949, %rd21704, %rd15902;
	and.b64  	%rd15950, %rd15949, %rd15948;
	xor.b64  	%rd15951, %rd15950, %rd21704;
	add.s64 	%rd15952, %rd15942, %rd15951;
	add.s64 	%rd21703, %rd15952, %rd15947;
	add.s32 	%r10512, %r14457, 14;
	mul.wide.s32 	%rd15953, %r10512, 8;
	add.s64 	%rd15954, %rd21334, %rd15953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10513,%dummy}, %rd21707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10514}, %rd21707;
	}
	shf.r.wrap.b32 	%r10515, %r10514, %r10513, 14;
	shf.r.wrap.b32 	%r10516, %r10513, %r10514, 14;
	mov.b64 	%rd15955, {%r10516, %r10515};
	shf.r.wrap.b32 	%r10517, %r10514, %r10513, 18;
	shf.r.wrap.b32 	%r10518, %r10513, %r10514, 18;
	mov.b64 	%rd15956, {%r10518, %r10517};
	xor.b64  	%rd15957, %rd15956, %rd15955;
	shf.l.wrap.b32 	%r10519, %r10513, %r10514, 23;
	shf.l.wrap.b32 	%r10520, %r10514, %r10513, 23;
	mov.b64 	%rd15958, {%r10520, %r10519};
	xor.b64  	%rd15959, %rd15957, %rd15958;
	xor.b64  	%rd15960, %rd21708, %rd15891;
	and.b64  	%rd15961, %rd21707, %rd15960;
	xor.b64  	%rd15962, %rd15961, %rd15891;
	add.s64 	%rd15963, %rd15864, %rd21694;
	ld.const.u64 	%rd15964, [%rd15954];
	add.s64 	%rd15965, %rd15963, %rd15964;
	add.s64 	%rd15966, %rd15965, %rd15962;
	add.s64 	%rd15967, %rd15966, %rd15959;
	add.s64 	%rd21706, %rd15967, %rd15875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10521,%dummy}, %rd21703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10522}, %rd21703;
	}
	shf.r.wrap.b32 	%r10523, %r10522, %r10521, 28;
	shf.r.wrap.b32 	%r10524, %r10521, %r10522, 28;
	mov.b64 	%rd15968, {%r10524, %r10523};
	shf.l.wrap.b32 	%r10525, %r10521, %r10522, 30;
	shf.l.wrap.b32 	%r10526, %r10522, %r10521, 30;
	mov.b64 	%rd15969, {%r10526, %r10525};
	xor.b64  	%rd15970, %rd15969, %rd15968;
	shf.l.wrap.b32 	%r10527, %r10521, %r10522, 25;
	shf.l.wrap.b32 	%r10528, %r10522, %r10521, 25;
	mov.b64 	%rd15971, {%r10528, %r10527};
	xor.b64  	%rd15972, %rd15970, %rd15971;
	xor.b64  	%rd15973, %rd21703, %rd15902;
	xor.b64  	%rd15974, %rd21703, %rd21704;
	and.b64  	%rd15975, %rd15974, %rd15973;
	xor.b64  	%rd15976, %rd15975, %rd21703;
	add.s64 	%rd15977, %rd15967, %rd15976;
	add.s64 	%rd21702, %rd15977, %rd15972;
	add.s32 	%r10529, %r14457, 15;
	mul.wide.s32 	%rd15978, %r10529, 8;
	add.s64 	%rd15979, %rd21334, %rd15978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10530,%dummy}, %rd21706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10531}, %rd21706;
	}
	shf.r.wrap.b32 	%r10532, %r10531, %r10530, 14;
	shf.r.wrap.b32 	%r10533, %r10530, %r10531, 14;
	mov.b64 	%rd15980, {%r10533, %r10532};
	shf.r.wrap.b32 	%r10534, %r10531, %r10530, 18;
	shf.r.wrap.b32 	%r10535, %r10530, %r10531, 18;
	mov.b64 	%rd15981, {%r10535, %r10534};
	xor.b64  	%rd15982, %rd15981, %rd15980;
	shf.l.wrap.b32 	%r10536, %r10530, %r10531, 23;
	shf.l.wrap.b32 	%r10537, %r10531, %r10530, 23;
	mov.b64 	%rd15983, {%r10537, %r10536};
	xor.b64  	%rd15984, %rd15982, %rd15983;
	xor.b64  	%rd15985, %rd21707, %rd21708;
	and.b64  	%rd15986, %rd21706, %rd15985;
	xor.b64  	%rd15987, %rd15986, %rd21708;
	add.s64 	%rd15988, %rd15891, %rd21693;
	ld.const.u64 	%rd15989, [%rd15979];
	add.s64 	%rd15990, %rd15988, %rd15989;
	add.s64 	%rd15991, %rd15990, %rd15987;
	add.s64 	%rd15992, %rd15991, %rd15984;
	add.s64 	%rd21705, %rd15992, %rd15902;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10538,%dummy}, %rd21702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10539}, %rd21702;
	}
	shf.r.wrap.b32 	%r10540, %r10539, %r10538, 28;
	shf.r.wrap.b32 	%r10541, %r10538, %r10539, 28;
	mov.b64 	%rd15993, {%r10541, %r10540};
	shf.l.wrap.b32 	%r10542, %r10538, %r10539, 30;
	shf.l.wrap.b32 	%r10543, %r10539, %r10538, 30;
	mov.b64 	%rd15994, {%r10543, %r10542};
	xor.b64  	%rd15995, %rd15994, %rd15993;
	shf.l.wrap.b32 	%r10544, %r10538, %r10539, 25;
	shf.l.wrap.b32 	%r10545, %r10539, %r10538, 25;
	mov.b64 	%rd15996, {%r10545, %r10544};
	xor.b64  	%rd15997, %rd15995, %rd15996;
	xor.b64  	%rd15998, %rd21702, %rd21704;
	xor.b64  	%rd15999, %rd21702, %rd21703;
	and.b64  	%rd16000, %rd15999, %rd15998;
	xor.b64  	%rd16001, %rd16000, %rd21702;
	add.s64 	%rd16002, %rd15992, %rd16001;
	add.s64 	%rd21701, %rd16002, %rd15997;
	add.s32 	%r14457, %r14457, 16;
	setp.lt.s32	%p166, %r14457, 80;
	@%p166 bra 	BB1_263;

	add.s64 	%rd16003, %rd21701, %rd1228;
	st.local.u64 	[%rd1], %rd16003;
	add.s64 	%rd16004, %rd21702, %rd1230;
	st.local.u64 	[%rd1+8], %rd16004;
	add.s64 	%rd16005, %rd21703, %rd1229;
	st.local.u64 	[%rd1+16], %rd16005;
	add.s64 	%rd16006, %rd21704, %rd1227;
	st.local.u64 	[%rd1+24], %rd16006;
	add.s64 	%rd16007, %rd21705, %rd1223;
	st.local.u64 	[%rd1+32], %rd16007;
	add.s64 	%rd16008, %rd21706, %rd1225;
	st.local.u64 	[%rd1+40], %rd16008;
	add.s64 	%rd16009, %rd21707, %rd1224;
	st.local.u64 	[%rd1+48], %rd16009;
	add.s64 	%rd16010, %rd21708, %rd1226;
	st.local.u64 	[%rd1+56], %rd16010;
	sub.s32 	%r375, %r2, %r355;
	setp.lt.s32	%p167, %r375, 1;
	@%p167 bra 	BB1_282;

	add.s32 	%r376, %r354, -128;
	and.b32  	%r377, %r376, 3;
	setp.eq.s32	%p168, %r377, 0;
	mov.u32 	%r14461, 0;
	@%p168 bra 	BB1_271;

	setp.eq.s32	%p169, %r377, 1;
	mov.u32 	%r14459, 0;
	@%p169 bra 	BB1_270;

	setp.eq.s32	%p170, %r377, 2;
	mov.u32 	%r14458, 0;
	@%p170 bra 	BB1_269;

	xor.b32  	%r10550, %r355, 7;
	cvt.u64.u32	%rd16011, %r10550;
	add.s64 	%rd16012, %rd1204, %rd16011;
	ld.local.u8 	%rs265, [%rd16012];
	st.local.u8 	[%rd1206], %rs265;
	mov.u32 	%r14458, 1;

BB1_269:
	add.s32 	%r10551, %r14458, %r355;
	xor.b32  	%r10552, %r10551, 7;
	cvt.s64.s32	%rd16013, %r10552;
	add.s64 	%rd16014, %rd1204, %rd16013;
	ld.local.u8 	%rs266, [%rd16014];
	xor.b32  	%r10553, %r14458, 7;
	cvt.u64.u32	%rd16015, %r10553;
	add.s64 	%rd16016, %rd179, %rd16015;
	st.local.u8 	[%rd16016], %rs266;
	add.s32 	%r14459, %r14458, 1;

BB1_270:
	add.s32 	%r10554, %r14459, %r355;
	xor.b32  	%r10555, %r10554, 7;
	cvt.s64.s32	%rd16017, %r10555;
	add.s64 	%rd16018, %rd1204, %rd16017;
	ld.local.u8 	%rs267, [%rd16018];
	xor.b32  	%r10556, %r14459, 7;
	cvt.s64.s32	%rd16019, %r10556;
	add.s64 	%rd16020, %rd179, %rd16019;
	st.local.u8 	[%rd16020], %rs267;
	add.s32 	%r14461, %r14459, 1;

BB1_271:
	setp.lt.u32	%p171, %r376, 4;
	@%p171 bra 	BB1_282;

BB1_272:
	add.s32 	%r10557, %r14461, %r355;
	xor.b32  	%r10558, %r10557, 7;
	cvt.s64.s32	%rd16021, %r10558;
	add.s64 	%rd16022, %rd1204, %rd16021;
	ld.local.u8 	%rs268, [%rd16022];
	xor.b32  	%r10559, %r14461, 7;
	cvt.s64.s32	%rd16023, %r10559;
	add.s64 	%rd16024, %rd179, %rd16023;
	st.local.u8 	[%rd16024], %rs268;
	add.s32 	%r10560, %r14461, 1;
	add.s32 	%r10561, %r10560, %r355;
	xor.b32  	%r10562, %r10561, 7;
	cvt.s64.s32	%rd16025, %r10562;
	add.s64 	%rd16026, %rd1204, %rd16025;
	ld.local.u8 	%rs269, [%rd16026];
	xor.b32  	%r10563, %r10560, 7;
	cvt.s64.s32	%rd16027, %r10563;
	add.s64 	%rd16028, %rd179, %rd16027;
	st.local.u8 	[%rd16028], %rs269;
	add.s32 	%r10564, %r14461, 2;
	add.s32 	%r10565, %r10564, %r355;
	xor.b32  	%r10566, %r10565, 7;
	cvt.s64.s32	%rd16029, %r10566;
	add.s64 	%rd16030, %rd1204, %rd16029;
	ld.local.u8 	%rs270, [%rd16030];
	xor.b32  	%r10567, %r10564, 7;
	cvt.s64.s32	%rd16031, %r10567;
	add.s64 	%rd16032, %rd179, %rd16031;
	st.local.u8 	[%rd16032], %rs270;
	add.s32 	%r10568, %r14461, 3;
	add.s32 	%r10569, %r10568, %r355;
	xor.b32  	%r10570, %r10569, 7;
	cvt.s64.s32	%rd16033, %r10570;
	add.s64 	%rd16034, %rd1204, %rd16033;
	ld.local.u8 	%rs271, [%rd16034];
	xor.b32  	%r10571, %r10568, 7;
	cvt.s64.s32	%rd16035, %r10571;
	add.s64 	%rd16036, %rd179, %rd16035;
	st.local.u8 	[%rd16036], %rs271;
	add.s32 	%r14461, %r14461, 4;
	setp.lt.s32	%p172, %r14461, %r375;
	@%p172 bra 	BB1_272;

BB1_282:
	add.s32 	%r14448, %r14448, 1;
	setp.lt.u32	%p179, %r14448, %r2;
	ld.local.u32 	%r14447, [%rd1+192];
	and.b32  	%r351, %r14447, 127;
	@%p179 bra 	BB1_252;

BB1_283:
	sub.s32 	%r404, %r2861, %r351;
	and.b32  	%r405, %r404, 3;
	setp.eq.s32	%p180, %r405, 0;
	mov.u32 	%r411, %r351;
	@%p180 bra 	BB1_289;

	setp.eq.s32	%p181, %r405, 1;
	mov.u32 	%r14472, %r351;
	@%p181 bra 	BB1_288;

	setp.eq.s32	%p182, %r405, 2;
	mov.u32 	%r14471, %r351;
	@%p182 bra 	BB1_287;

	xor.b32  	%r10596, %r351, 7;
	cvt.u64.u32	%rd16063, %r10596;
	add.s64 	%rd16064, %rd179, %rd16063;
	mov.u16 	%rs279, 0;
	st.local.u8 	[%rd16064], %rs279;
	add.s32 	%r14471, %r351, 1;

BB1_287:
	xor.b32  	%r10597, %r14471, 7;
	cvt.s64.s32	%rd16065, %r10597;
	add.s64 	%rd16066, %rd179, %rd16065;
	mov.u16 	%rs280, 0;
	st.local.u8 	[%rd16066], %rs280;
	add.s32 	%r14472, %r14471, 1;

BB1_288:
	xor.b32  	%r10598, %r14472, 7;
	cvt.s64.s32	%rd16067, %r10598;
	add.s64 	%rd16068, %rd179, %rd16067;
	mov.u16 	%rs281, 0;
	st.local.u8 	[%rd16068], %rs281;
	add.s32 	%r411, %r14472, 1;

BB1_289:
	setp.lt.u32	%p183, %r404, 4;
	@%p183 bra 	BB1_299;

	add.s32 	%r412, %r411, 4;
	setp.gt.s32	%p184, %r412, 128;
	add.s32 	%r413, %r411, 3;
	selp.b32	%r10599, %r413, 127, %p184;
	sub.s32 	%r10600, %r10599, %r411;
	shr.u32 	%r10601, %r10600, 2;
	add.s32 	%r414, %r10601, 1;
	and.b32  	%r415, %r414, 3;
	setp.eq.s32	%p185, %r415, 0;
	@%p185 bra 	BB1_297;

	setp.eq.s32	%p186, %r415, 1;
	@%p186 bra 	BB1_296;

	setp.eq.s32	%p187, %r415, 2;
	@%p187 bra 	BB1_293;
	bra.uni 	BB1_294;

BB1_293:
	mov.u32 	%r412, %r411;
	bra.uni 	BB1_295;

BB1_294:
	xor.b32  	%r10602, %r411, 7;
	cvt.s64.s32	%rd16069, %r10602;
	add.s64 	%rd16070, %rd179, %rd16069;
	mov.u16 	%rs282, 0;
	st.local.u8 	[%rd16070], %rs282;
	add.s32 	%r10603, %r411, 1;
	xor.b32  	%r10604, %r10603, 7;
	cvt.s64.s32	%rd16071, %r10604;
	add.s64 	%rd16072, %rd179, %rd16071;
	st.local.u8 	[%rd16072], %rs282;
	add.s32 	%r10605, %r411, 2;
	xor.b32  	%r10606, %r10605, 7;
	cvt.s64.s32	%rd16073, %r10606;
	add.s64 	%rd16074, %rd179, %rd16073;
	st.local.u8 	[%rd16074], %rs282;
	xor.b32  	%r10607, %r413, 7;
	cvt.s64.s32	%rd16075, %r10607;
	add.s64 	%rd16076, %rd179, %rd16075;
	st.local.u8 	[%rd16076], %rs282;

BB1_295:
	xor.b32  	%r10608, %r412, 7;
	cvt.s64.s32	%rd16077, %r10608;
	add.s64 	%rd16078, %rd179, %rd16077;
	mov.u16 	%rs283, 0;
	st.local.u8 	[%rd16078], %rs283;
	add.s32 	%r10609, %r412, 1;
	xor.b32  	%r10610, %r10609, 7;
	cvt.s64.s32	%rd16079, %r10610;
	add.s64 	%rd16080, %rd179, %rd16079;
	st.local.u8 	[%rd16080], %rs283;
	add.s32 	%r10611, %r412, 2;
	xor.b32  	%r10612, %r10611, 7;
	cvt.s64.s32	%rd16081, %r10612;
	add.s64 	%rd16082, %rd179, %rd16081;
	st.local.u8 	[%rd16082], %rs283;
	add.s32 	%r10613, %r412, 3;
	xor.b32  	%r10614, %r10613, 7;
	cvt.s64.s32	%rd16083, %r10614;
	add.s64 	%rd16084, %rd179, %rd16083;
	st.local.u8 	[%rd16084], %rs283;
	add.s32 	%r411, %r412, 4;

BB1_296:
	xor.b32  	%r10615, %r411, 7;
	cvt.s64.s32	%rd16085, %r10615;
	add.s64 	%rd16086, %rd179, %rd16085;
	mov.u16 	%rs284, 0;
	st.local.u8 	[%rd16086], %rs284;
	add.s32 	%r10616, %r411, 1;
	xor.b32  	%r10617, %r10616, 7;
	cvt.s64.s32	%rd16087, %r10617;
	add.s64 	%rd16088, %rd179, %rd16087;
	st.local.u8 	[%rd16088], %rs284;
	add.s32 	%r10618, %r411, 2;
	xor.b32  	%r10619, %r10618, 7;
	cvt.s64.s32	%rd16089, %r10619;
	add.s64 	%rd16090, %rd179, %rd16089;
	st.local.u8 	[%rd16090], %rs284;
	add.s32 	%r10620, %r411, 3;
	xor.b32  	%r10621, %r10620, 7;
	cvt.s64.s32	%rd16091, %r10621;
	add.s64 	%rd16092, %rd179, %rd16091;
	st.local.u8 	[%rd16092], %rs284;
	add.s32 	%r411, %r411, 4;

BB1_297:
	setp.lt.u32	%p188, %r414, 4;
	@%p188 bra 	BB1_299;

BB1_298:
	xor.b32  	%r10622, %r411, 7;
	cvt.s64.s32	%rd16093, %r10622;
	add.s64 	%rd16094, %rd179, %rd16093;
	mov.u16 	%rs285, 0;
	st.local.u8 	[%rd16094], %rs285;
	add.s32 	%r10623, %r411, 1;
	xor.b32  	%r10624, %r10623, 7;
	cvt.s64.s32	%rd16095, %r10624;
	add.s64 	%rd16096, %rd179, %rd16095;
	st.local.u8 	[%rd16096], %rs285;
	add.s32 	%r10625, %r411, 2;
	xor.b32  	%r10626, %r10625, 7;
	cvt.s64.s32	%rd16097, %r10626;
	add.s64 	%rd16098, %rd179, %rd16097;
	st.local.u8 	[%rd16098], %rs285;
	add.s32 	%r10627, %r411, 3;
	xor.b32  	%r10628, %r10627, 7;
	cvt.s64.s32	%rd16099, %r10628;
	add.s64 	%rd16100, %rd179, %rd16099;
	st.local.u8 	[%rd16100], %rs285;
	add.s32 	%r10629, %r411, 4;
	xor.b32  	%r10630, %r10629, 7;
	cvt.s64.s32	%rd16101, %r10630;
	add.s64 	%rd16102, %rd179, %rd16101;
	st.local.u8 	[%rd16102], %rs285;
	add.s32 	%r10631, %r411, 5;
	xor.b32  	%r10632, %r10631, 7;
	cvt.s64.s32	%rd16103, %r10632;
	add.s64 	%rd16104, %rd179, %rd16103;
	st.local.u8 	[%rd16104], %rs285;
	add.s32 	%r10633, %r411, 6;
	xor.b32  	%r10634, %r10633, 7;
	cvt.s64.s32	%rd16105, %r10634;
	add.s64 	%rd16106, %rd179, %rd16105;
	st.local.u8 	[%rd16106], %rs285;
	add.s32 	%r10635, %r411, 7;
	xor.b32  	%r10636, %r10635, 7;
	cvt.s64.s32	%rd16107, %r10636;
	add.s64 	%rd16108, %rd179, %rd16107;
	st.local.u8 	[%rd16108], %rs285;
	add.s32 	%r10637, %r411, 8;
	xor.b32  	%r10638, %r10637, 7;
	cvt.s64.s32	%rd16109, %r10638;
	add.s64 	%rd16110, %rd179, %rd16109;
	st.local.u8 	[%rd16110], %rs285;
	add.s32 	%r10639, %r411, 9;
	xor.b32  	%r10640, %r10639, 7;
	cvt.s64.s32	%rd16111, %r10640;
	add.s64 	%rd16112, %rd179, %rd16111;
	st.local.u8 	[%rd16112], %rs285;
	add.s32 	%r10641, %r411, 10;
	xor.b32  	%r10642, %r10641, 7;
	cvt.s64.s32	%rd16113, %r10642;
	add.s64 	%rd16114, %rd179, %rd16113;
	st.local.u8 	[%rd16114], %rs285;
	add.s32 	%r10643, %r411, 11;
	xor.b32  	%r10644, %r10643, 7;
	cvt.s64.s32	%rd16115, %r10644;
	add.s64 	%rd16116, %rd179, %rd16115;
	st.local.u8 	[%rd16116], %rs285;
	add.s32 	%r10645, %r411, 12;
	xor.b32  	%r10646, %r10645, 7;
	cvt.s64.s32	%rd16117, %r10646;
	add.s64 	%rd16118, %rd179, %rd16117;
	st.local.u8 	[%rd16118], %rs285;
	add.s32 	%r10647, %r411, 13;
	xor.b32  	%r10648, %r10647, 7;
	cvt.s64.s32	%rd16119, %r10648;
	add.s64 	%rd16120, %rd179, %rd16119;
	st.local.u8 	[%rd16120], %rs285;
	add.s32 	%r10649, %r411, 14;
	xor.b32  	%r10650, %r10649, 7;
	cvt.s64.s32	%rd16121, %r10650;
	add.s64 	%rd16122, %rd179, %rd16121;
	st.local.u8 	[%rd16122], %rs285;
	add.s32 	%r10651, %r411, 15;
	xor.b32  	%r10652, %r10651, 7;
	cvt.s64.s32	%rd16123, %r10652;
	add.s64 	%rd16124, %rd179, %rd16123;
	st.local.u8 	[%rd16124], %rs285;
	add.s32 	%r411, %r411, 16;
	setp.lt.s32	%p189, %r411, 128;
	@%p189 bra 	BB1_298;

BB1_299:
	mov.u16 	%rs314, 128;
	xor.b32  	%r10653, %r351, 7;
	cvt.u64.u32	%rd16125, %r10653;
	add.s64 	%rd16126, %rd179, %rd16125;
	st.local.u8 	[%rd16126], %rs314;
	ld.local.u64 	%rd21763, [%rd179];
	setp.gt.u32	%p190, %r351, 111;
	@%p190 bra 	BB1_301;
	bra.uni 	BB1_300;

BB1_301:
	shr.u64 	%rd16127, %rd21763, 32;
	ld.local.u64 	%rd16128, [%rd265];
	shr.u64 	%rd16129, %rd16128, 32;
	ld.local.u64 	%rd16130, [%rd265+8];
	shr.u64 	%rd16131, %rd16130, 32;
	ld.local.u64 	%rd16132, [%rd265+16];
	shr.u64 	%rd16133, %rd16132, 32;
	ld.local.u64 	%rd16134, [%rd265+24];
	shr.u64 	%rd16135, %rd16134, 32;
	ld.local.u64 	%rd16136, [%rd265+32];
	shr.u64 	%rd16137, %rd16136, 32;
	ld.local.u64 	%rd16138, [%rd265+40];
	shr.u64 	%rd16139, %rd16138, 32;
	ld.local.u64 	%rd16140, [%rd265+48];
	shr.u64 	%rd16141, %rd16140, 32;
	ld.local.u64 	%rd16142, [%rd265+56];
	shr.u64 	%rd16143, %rd16142, 32;
	ld.local.u64 	%rd16144, [%rd265+64];
	shr.u64 	%rd16145, %rd16144, 32;
	ld.local.u64 	%rd16146, [%rd265+72];
	shr.u64 	%rd16147, %rd16146, 32;
	ld.local.u64 	%rd16148, [%rd265+80];
	shr.u64 	%rd16149, %rd16148, 32;
	ld.local.u64 	%rd16150, [%rd265+88];
	shr.u64 	%rd16151, %rd16150, 32;
	ld.local.u64 	%rd16152, [%rd265+96];
	shr.u64 	%rd16153, %rd16152, 32;
	ld.local.u64 	%rd16154, [%rd265+104];
	shr.u64 	%rd16155, %rd16154, 32;
	ld.local.u64 	%rd16156, [%rd265+112];
	shr.u64 	%rd16157, %rd16156, 32;
	bfi.b64 	%rd21733, %rd16127, %rd21763, 32, 32;
	bfi.b64 	%rd21734, %rd16129, %rd16128, 32, 32;
	bfi.b64 	%rd21735, %rd16131, %rd16130, 32, 32;
	bfi.b64 	%rd21736, %rd16133, %rd16132, 32, 32;
	bfi.b64 	%rd21737, %rd16135, %rd16134, 32, 32;
	bfi.b64 	%rd21738, %rd16137, %rd16136, 32, 32;
	bfi.b64 	%rd21739, %rd16139, %rd16138, 32, 32;
	bfi.b64 	%rd21740, %rd16141, %rd16140, 32, 32;
	bfi.b64 	%rd21724, %rd16143, %rd16142, 32, 32;
	bfi.b64 	%rd21723, %rd16145, %rd16144, 32, 32;
	bfi.b64 	%rd21722, %rd16147, %rd16146, 32, 32;
	bfi.b64 	%rd21721, %rd16149, %rd16148, 32, 32;
	bfi.b64 	%rd21720, %rd16151, %rd16150, 32, 32;
	bfi.b64 	%rd21719, %rd16153, %rd16152, 32, 32;
	bfi.b64 	%rd21718, %rd16155, %rd16154, 32, 32;
	bfi.b64 	%rd21717, %rd16157, %rd16156, 32, 32;
	ld.local.u64 	%rd1326, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10655,%dummy}, %rd1326;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10656}, %rd1326;
	}
	shf.r.wrap.b32 	%r10657, %r10656, %r10655, 14;
	shf.r.wrap.b32 	%r10658, %r10655, %r10656, 14;
	mov.b64 	%rd16158, {%r10658, %r10657};
	shf.r.wrap.b32 	%r10659, %r10656, %r10655, 18;
	shf.r.wrap.b32 	%r10660, %r10655, %r10656, 18;
	mov.b64 	%rd16159, {%r10660, %r10659};
	xor.b64  	%rd16160, %rd16159, %rd16158;
	shf.l.wrap.b32 	%r10661, %r10655, %r10656, 23;
	shf.l.wrap.b32 	%r10662, %r10656, %r10655, 23;
	mov.b64 	%rd16161, {%r10662, %r10661};
	xor.b64  	%rd16162, %rd16160, %rd16161;
	ld.local.u64 	%rd1327, [%rd1+48];
	ld.local.u64 	%rd1328, [%rd1+40];
	xor.b64  	%rd16163, %rd1327, %rd1328;
	and.b64  	%rd16164, %rd16163, %rd1326;
	xor.b64  	%rd16165, %rd16164, %rd1327;
	ld.local.u64 	%rd1329, [%rd1+56];
	add.s64 	%rd16166, %rd1329, %rd21733;
	add.s64 	%rd16167, %rd16166, %rd21452;
	add.s64 	%rd16168, %rd16167, %rd16165;
	add.s64 	%rd16169, %rd16168, %rd16162;
	ld.local.u64 	%rd1330, [%rd1+24];
	add.s64 	%rd16170, %rd16169, %rd1330;
	ld.local.u64 	%rd1331, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10663,%dummy}, %rd1331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10664}, %rd1331;
	}
	shf.r.wrap.b32 	%r10665, %r10664, %r10663, 28;
	shf.r.wrap.b32 	%r10666, %r10663, %r10664, 28;
	mov.b64 	%rd16171, {%r10666, %r10665};
	shf.l.wrap.b32 	%r10667, %r10663, %r10664, 30;
	shf.l.wrap.b32 	%r10668, %r10664, %r10663, 30;
	mov.b64 	%rd16172, {%r10668, %r10667};
	xor.b64  	%rd16173, %rd16172, %rd16171;
	shf.l.wrap.b32 	%r10669, %r10663, %r10664, 25;
	shf.l.wrap.b32 	%r10670, %r10664, %r10663, 25;
	mov.b64 	%rd16174, {%r10670, %r10669};
	xor.b64  	%rd16175, %rd16173, %rd16174;
	ld.local.u64 	%rd1332, [%rd1+16];
	xor.b64  	%rd16176, %rd1332, %rd1331;
	ld.local.u64 	%rd1333, [%rd1+8];
	xor.b64  	%rd16177, %rd1333, %rd1331;
	and.b64  	%rd16178, %rd16176, %rd16177;
	xor.b64  	%rd16179, %rd16178, %rd1331;
	add.s64 	%rd16180, %rd16169, %rd16179;
	add.s64 	%rd16181, %rd16180, %rd16175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10671,%dummy}, %rd16170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10672}, %rd16170;
	}
	shf.r.wrap.b32 	%r10673, %r10672, %r10671, 14;
	shf.r.wrap.b32 	%r10674, %r10671, %r10672, 14;
	mov.b64 	%rd16182, {%r10674, %r10673};
	shf.r.wrap.b32 	%r10675, %r10672, %r10671, 18;
	shf.r.wrap.b32 	%r10676, %r10671, %r10672, 18;
	mov.b64 	%rd16183, {%r10676, %r10675};
	xor.b64  	%rd16184, %rd16183, %rd16182;
	shf.l.wrap.b32 	%r10677, %r10671, %r10672, 23;
	shf.l.wrap.b32 	%r10678, %r10672, %r10671, 23;
	mov.b64 	%rd16185, {%r10678, %r10677};
	xor.b64  	%rd16186, %rd16184, %rd16185;
	xor.b64  	%rd16187, %rd1328, %rd1326;
	and.b64  	%rd16188, %rd16170, %rd16187;
	xor.b64  	%rd16189, %rd16188, %rd1328;
	add.s64 	%rd16190, %rd1327, %rd21734;
	add.s64 	%rd16191, %rd16190, %rd21451;
	add.s64 	%rd16192, %rd16191, %rd16189;
	add.s64 	%rd16193, %rd16192, %rd16186;
	add.s64 	%rd16194, %rd16193, %rd1332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10679,%dummy}, %rd16181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10680}, %rd16181;
	}
	shf.r.wrap.b32 	%r10681, %r10680, %r10679, 28;
	shf.r.wrap.b32 	%r10682, %r10679, %r10680, 28;
	mov.b64 	%rd16195, {%r10682, %r10681};
	shf.l.wrap.b32 	%r10683, %r10679, %r10680, 30;
	shf.l.wrap.b32 	%r10684, %r10680, %r10679, 30;
	mov.b64 	%rd16196, {%r10684, %r10683};
	xor.b64  	%rd16197, %rd16196, %rd16195;
	shf.l.wrap.b32 	%r10685, %r10679, %r10680, 25;
	shf.l.wrap.b32 	%r10686, %r10680, %r10679, 25;
	mov.b64 	%rd16198, {%r10686, %r10685};
	xor.b64  	%rd16199, %rd16197, %rd16198;
	xor.b64  	%rd16200, %rd16181, %rd1333;
	xor.b64  	%rd16201, %rd16181, %rd1331;
	and.b64  	%rd16202, %rd16201, %rd16200;
	xor.b64  	%rd16203, %rd16202, %rd16181;
	add.s64 	%rd16204, %rd16193, %rd16203;
	add.s64 	%rd16205, %rd16204, %rd16199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10687,%dummy}, %rd16194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10688}, %rd16194;
	}
	shf.r.wrap.b32 	%r10689, %r10688, %r10687, 14;
	shf.r.wrap.b32 	%r10690, %r10687, %r10688, 14;
	mov.b64 	%rd16206, {%r10690, %r10689};
	shf.r.wrap.b32 	%r10691, %r10688, %r10687, 18;
	shf.r.wrap.b32 	%r10692, %r10687, %r10688, 18;
	mov.b64 	%rd16207, {%r10692, %r10691};
	xor.b64  	%rd16208, %rd16207, %rd16206;
	shf.l.wrap.b32 	%r10693, %r10687, %r10688, 23;
	shf.l.wrap.b32 	%r10694, %r10688, %r10687, 23;
	mov.b64 	%rd16209, {%r10694, %r10693};
	xor.b64  	%rd16210, %rd16208, %rd16209;
	xor.b64  	%rd16211, %rd16170, %rd1326;
	and.b64  	%rd16212, %rd16194, %rd16211;
	xor.b64  	%rd16213, %rd16212, %rd1326;
	add.s64 	%rd16214, %rd1328, %rd21735;
	add.s64 	%rd16215, %rd16214, %rd21450;
	add.s64 	%rd16216, %rd16215, %rd16213;
	add.s64 	%rd16217, %rd16216, %rd16210;
	add.s64 	%rd16218, %rd16217, %rd1333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10695,%dummy}, %rd16205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10696}, %rd16205;
	}
	shf.r.wrap.b32 	%r10697, %r10696, %r10695, 28;
	shf.r.wrap.b32 	%r10698, %r10695, %r10696, 28;
	mov.b64 	%rd16219, {%r10698, %r10697};
	shf.l.wrap.b32 	%r10699, %r10695, %r10696, 30;
	shf.l.wrap.b32 	%r10700, %r10696, %r10695, 30;
	mov.b64 	%rd16220, {%r10700, %r10699};
	xor.b64  	%rd16221, %rd16220, %rd16219;
	shf.l.wrap.b32 	%r10701, %r10695, %r10696, 25;
	shf.l.wrap.b32 	%r10702, %r10696, %r10695, 25;
	mov.b64 	%rd16222, {%r10702, %r10701};
	xor.b64  	%rd16223, %rd16221, %rd16222;
	xor.b64  	%rd16224, %rd16205, %rd1331;
	xor.b64  	%rd16225, %rd16205, %rd16181;
	and.b64  	%rd16226, %rd16225, %rd16224;
	xor.b64  	%rd16227, %rd16226, %rd16205;
	add.s64 	%rd16228, %rd16217, %rd16227;
	add.s64 	%rd16229, %rd16228, %rd16223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10703,%dummy}, %rd16218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10704}, %rd16218;
	}
	shf.r.wrap.b32 	%r10705, %r10704, %r10703, 14;
	shf.r.wrap.b32 	%r10706, %r10703, %r10704, 14;
	mov.b64 	%rd16230, {%r10706, %r10705};
	shf.r.wrap.b32 	%r10707, %r10704, %r10703, 18;
	shf.r.wrap.b32 	%r10708, %r10703, %r10704, 18;
	mov.b64 	%rd16231, {%r10708, %r10707};
	xor.b64  	%rd16232, %rd16231, %rd16230;
	shf.l.wrap.b32 	%r10709, %r10703, %r10704, 23;
	shf.l.wrap.b32 	%r10710, %r10704, %r10703, 23;
	mov.b64 	%rd16233, {%r10710, %r10709};
	xor.b64  	%rd16234, %rd16232, %rd16233;
	xor.b64  	%rd16235, %rd16194, %rd16170;
	and.b64  	%rd16236, %rd16218, %rd16235;
	xor.b64  	%rd16237, %rd16236, %rd16170;
	add.s64 	%rd16238, %rd1326, %rd21736;
	add.s64 	%rd16239, %rd16238, %rd21449;
	add.s64 	%rd16240, %rd16239, %rd16237;
	add.s64 	%rd16241, %rd16240, %rd16234;
	add.s64 	%rd16242, %rd16241, %rd1331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10711,%dummy}, %rd16229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10712}, %rd16229;
	}
	shf.r.wrap.b32 	%r10713, %r10712, %r10711, 28;
	shf.r.wrap.b32 	%r10714, %r10711, %r10712, 28;
	mov.b64 	%rd16243, {%r10714, %r10713};
	shf.l.wrap.b32 	%r10715, %r10711, %r10712, 30;
	shf.l.wrap.b32 	%r10716, %r10712, %r10711, 30;
	mov.b64 	%rd16244, {%r10716, %r10715};
	xor.b64  	%rd16245, %rd16244, %rd16243;
	shf.l.wrap.b32 	%r10717, %r10711, %r10712, 25;
	shf.l.wrap.b32 	%r10718, %r10712, %r10711, 25;
	mov.b64 	%rd16246, {%r10718, %r10717};
	xor.b64  	%rd16247, %rd16245, %rd16246;
	xor.b64  	%rd16248, %rd16229, %rd16181;
	xor.b64  	%rd16249, %rd16229, %rd16205;
	and.b64  	%rd16250, %rd16249, %rd16248;
	xor.b64  	%rd16251, %rd16250, %rd16229;
	add.s64 	%rd16252, %rd16241, %rd16251;
	add.s64 	%rd16253, %rd16252, %rd16247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10719,%dummy}, %rd16242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10720}, %rd16242;
	}
	shf.r.wrap.b32 	%r10721, %r10720, %r10719, 14;
	shf.r.wrap.b32 	%r10722, %r10719, %r10720, 14;
	mov.b64 	%rd16254, {%r10722, %r10721};
	shf.r.wrap.b32 	%r10723, %r10720, %r10719, 18;
	shf.r.wrap.b32 	%r10724, %r10719, %r10720, 18;
	mov.b64 	%rd16255, {%r10724, %r10723};
	xor.b64  	%rd16256, %rd16255, %rd16254;
	shf.l.wrap.b32 	%r10725, %r10719, %r10720, 23;
	shf.l.wrap.b32 	%r10726, %r10720, %r10719, 23;
	mov.b64 	%rd16257, {%r10726, %r10725};
	xor.b64  	%rd16258, %rd16256, %rd16257;
	xor.b64  	%rd16259, %rd16218, %rd16194;
	and.b64  	%rd16260, %rd16242, %rd16259;
	xor.b64  	%rd16261, %rd16260, %rd16194;
	add.s64 	%rd16262, %rd16170, %rd21737;
	add.s64 	%rd16263, %rd16262, %rd21448;
	add.s64 	%rd16264, %rd16263, %rd16261;
	add.s64 	%rd16265, %rd16264, %rd16258;
	add.s64 	%rd16266, %rd16265, %rd16181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10727,%dummy}, %rd16253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10728}, %rd16253;
	}
	shf.r.wrap.b32 	%r10729, %r10728, %r10727, 28;
	shf.r.wrap.b32 	%r10730, %r10727, %r10728, 28;
	mov.b64 	%rd16267, {%r10730, %r10729};
	shf.l.wrap.b32 	%r10731, %r10727, %r10728, 30;
	shf.l.wrap.b32 	%r10732, %r10728, %r10727, 30;
	mov.b64 	%rd16268, {%r10732, %r10731};
	xor.b64  	%rd16269, %rd16268, %rd16267;
	shf.l.wrap.b32 	%r10733, %r10727, %r10728, 25;
	shf.l.wrap.b32 	%r10734, %r10728, %r10727, 25;
	mov.b64 	%rd16270, {%r10734, %r10733};
	xor.b64  	%rd16271, %rd16269, %rd16270;
	xor.b64  	%rd16272, %rd16253, %rd16205;
	xor.b64  	%rd16273, %rd16253, %rd16229;
	and.b64  	%rd16274, %rd16273, %rd16272;
	xor.b64  	%rd16275, %rd16274, %rd16253;
	add.s64 	%rd16276, %rd16265, %rd16275;
	add.s64 	%rd16277, %rd16276, %rd16271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10735,%dummy}, %rd16266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10736}, %rd16266;
	}
	shf.r.wrap.b32 	%r10737, %r10736, %r10735, 14;
	shf.r.wrap.b32 	%r10738, %r10735, %r10736, 14;
	mov.b64 	%rd16278, {%r10738, %r10737};
	shf.r.wrap.b32 	%r10739, %r10736, %r10735, 18;
	shf.r.wrap.b32 	%r10740, %r10735, %r10736, 18;
	mov.b64 	%rd16279, {%r10740, %r10739};
	xor.b64  	%rd16280, %rd16279, %rd16278;
	shf.l.wrap.b32 	%r10741, %r10735, %r10736, 23;
	shf.l.wrap.b32 	%r10742, %r10736, %r10735, 23;
	mov.b64 	%rd16281, {%r10742, %r10741};
	xor.b64  	%rd16282, %rd16280, %rd16281;
	xor.b64  	%rd16283, %rd16242, %rd16218;
	and.b64  	%rd16284, %rd16266, %rd16283;
	xor.b64  	%rd16285, %rd16284, %rd16218;
	add.s64 	%rd16286, %rd16194, %rd21738;
	add.s64 	%rd16287, %rd16286, %rd21447;
	add.s64 	%rd16288, %rd16287, %rd16285;
	add.s64 	%rd16289, %rd16288, %rd16282;
	add.s64 	%rd16290, %rd16289, %rd16205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10743,%dummy}, %rd16277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10744}, %rd16277;
	}
	shf.r.wrap.b32 	%r10745, %r10744, %r10743, 28;
	shf.r.wrap.b32 	%r10746, %r10743, %r10744, 28;
	mov.b64 	%rd16291, {%r10746, %r10745};
	shf.l.wrap.b32 	%r10747, %r10743, %r10744, 30;
	shf.l.wrap.b32 	%r10748, %r10744, %r10743, 30;
	mov.b64 	%rd16292, {%r10748, %r10747};
	xor.b64  	%rd16293, %rd16292, %rd16291;
	shf.l.wrap.b32 	%r10749, %r10743, %r10744, 25;
	shf.l.wrap.b32 	%r10750, %r10744, %r10743, 25;
	mov.b64 	%rd16294, {%r10750, %r10749};
	xor.b64  	%rd16295, %rd16293, %rd16294;
	xor.b64  	%rd16296, %rd16277, %rd16229;
	xor.b64  	%rd16297, %rd16277, %rd16253;
	and.b64  	%rd16298, %rd16297, %rd16296;
	xor.b64  	%rd16299, %rd16298, %rd16277;
	add.s64 	%rd16300, %rd16289, %rd16299;
	add.s64 	%rd16301, %rd16300, %rd16295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10751,%dummy}, %rd16290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10752}, %rd16290;
	}
	shf.r.wrap.b32 	%r10753, %r10752, %r10751, 14;
	shf.r.wrap.b32 	%r10754, %r10751, %r10752, 14;
	mov.b64 	%rd16302, {%r10754, %r10753};
	shf.r.wrap.b32 	%r10755, %r10752, %r10751, 18;
	shf.r.wrap.b32 	%r10756, %r10751, %r10752, 18;
	mov.b64 	%rd16303, {%r10756, %r10755};
	xor.b64  	%rd16304, %rd16303, %rd16302;
	shf.l.wrap.b32 	%r10757, %r10751, %r10752, 23;
	shf.l.wrap.b32 	%r10758, %r10752, %r10751, 23;
	mov.b64 	%rd16305, {%r10758, %r10757};
	xor.b64  	%rd16306, %rd16304, %rd16305;
	xor.b64  	%rd16307, %rd16266, %rd16242;
	and.b64  	%rd16308, %rd16290, %rd16307;
	xor.b64  	%rd16309, %rd16308, %rd16242;
	add.s64 	%rd16310, %rd16218, %rd21739;
	add.s64 	%rd16311, %rd16310, %rd21446;
	add.s64 	%rd16312, %rd16311, %rd16309;
	add.s64 	%rd16313, %rd16312, %rd16306;
	add.s64 	%rd16314, %rd16313, %rd16229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10759,%dummy}, %rd16301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10760}, %rd16301;
	}
	shf.r.wrap.b32 	%r10761, %r10760, %r10759, 28;
	shf.r.wrap.b32 	%r10762, %r10759, %r10760, 28;
	mov.b64 	%rd16315, {%r10762, %r10761};
	shf.l.wrap.b32 	%r10763, %r10759, %r10760, 30;
	shf.l.wrap.b32 	%r10764, %r10760, %r10759, 30;
	mov.b64 	%rd16316, {%r10764, %r10763};
	xor.b64  	%rd16317, %rd16316, %rd16315;
	shf.l.wrap.b32 	%r10765, %r10759, %r10760, 25;
	shf.l.wrap.b32 	%r10766, %r10760, %r10759, 25;
	mov.b64 	%rd16318, {%r10766, %r10765};
	xor.b64  	%rd16319, %rd16317, %rd16318;
	xor.b64  	%rd16320, %rd16301, %rd16253;
	xor.b64  	%rd16321, %rd16301, %rd16277;
	and.b64  	%rd16322, %rd16321, %rd16320;
	xor.b64  	%rd16323, %rd16322, %rd16301;
	add.s64 	%rd16324, %rd16313, %rd16323;
	add.s64 	%rd16325, %rd16324, %rd16319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10767,%dummy}, %rd16314;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10768}, %rd16314;
	}
	shf.r.wrap.b32 	%r10769, %r10768, %r10767, 14;
	shf.r.wrap.b32 	%r10770, %r10767, %r10768, 14;
	mov.b64 	%rd16326, {%r10770, %r10769};
	shf.r.wrap.b32 	%r10771, %r10768, %r10767, 18;
	shf.r.wrap.b32 	%r10772, %r10767, %r10768, 18;
	mov.b64 	%rd16327, {%r10772, %r10771};
	xor.b64  	%rd16328, %rd16327, %rd16326;
	shf.l.wrap.b32 	%r10773, %r10767, %r10768, 23;
	shf.l.wrap.b32 	%r10774, %r10768, %r10767, 23;
	mov.b64 	%rd16329, {%r10774, %r10773};
	xor.b64  	%rd16330, %rd16328, %rd16329;
	xor.b64  	%rd16331, %rd16290, %rd16266;
	and.b64  	%rd16332, %rd16314, %rd16331;
	xor.b64  	%rd16333, %rd16332, %rd16266;
	add.s64 	%rd16334, %rd16242, %rd21740;
	add.s64 	%rd16335, %rd16334, %rd21445;
	add.s64 	%rd16336, %rd16335, %rd16333;
	add.s64 	%rd16337, %rd16336, %rd16330;
	add.s64 	%rd16338, %rd16337, %rd16253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10775,%dummy}, %rd16325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10776}, %rd16325;
	}
	shf.r.wrap.b32 	%r10777, %r10776, %r10775, 28;
	shf.r.wrap.b32 	%r10778, %r10775, %r10776, 28;
	mov.b64 	%rd16339, {%r10778, %r10777};
	shf.l.wrap.b32 	%r10779, %r10775, %r10776, 30;
	shf.l.wrap.b32 	%r10780, %r10776, %r10775, 30;
	mov.b64 	%rd16340, {%r10780, %r10779};
	xor.b64  	%rd16341, %rd16340, %rd16339;
	shf.l.wrap.b32 	%r10781, %r10775, %r10776, 25;
	shf.l.wrap.b32 	%r10782, %r10776, %r10775, 25;
	mov.b64 	%rd16342, {%r10782, %r10781};
	xor.b64  	%rd16343, %rd16341, %rd16342;
	xor.b64  	%rd16344, %rd16325, %rd16277;
	xor.b64  	%rd16345, %rd16325, %rd16301;
	and.b64  	%rd16346, %rd16345, %rd16344;
	xor.b64  	%rd16347, %rd16346, %rd16325;
	add.s64 	%rd16348, %rd16337, %rd16347;
	add.s64 	%rd16349, %rd16348, %rd16343;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10783,%dummy}, %rd16338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10784}, %rd16338;
	}
	shf.r.wrap.b32 	%r10785, %r10784, %r10783, 14;
	shf.r.wrap.b32 	%r10786, %r10783, %r10784, 14;
	mov.b64 	%rd16350, {%r10786, %r10785};
	shf.r.wrap.b32 	%r10787, %r10784, %r10783, 18;
	shf.r.wrap.b32 	%r10788, %r10783, %r10784, 18;
	mov.b64 	%rd16351, {%r10788, %r10787};
	xor.b64  	%rd16352, %rd16351, %rd16350;
	shf.l.wrap.b32 	%r10789, %r10783, %r10784, 23;
	shf.l.wrap.b32 	%r10790, %r10784, %r10783, 23;
	mov.b64 	%rd16353, {%r10790, %r10789};
	xor.b64  	%rd16354, %rd16352, %rd16353;
	xor.b64  	%rd16355, %rd16314, %rd16290;
	and.b64  	%rd16356, %rd16338, %rd16355;
	xor.b64  	%rd16357, %rd16356, %rd16290;
	add.s64 	%rd16358, %rd16266, %rd21724;
	add.s64 	%rd16359, %rd16358, %rd21444;
	add.s64 	%rd16360, %rd16359, %rd16357;
	add.s64 	%rd16361, %rd16360, %rd16354;
	add.s64 	%rd16362, %rd16361, %rd16277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10791,%dummy}, %rd16349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10792}, %rd16349;
	}
	shf.r.wrap.b32 	%r10793, %r10792, %r10791, 28;
	shf.r.wrap.b32 	%r10794, %r10791, %r10792, 28;
	mov.b64 	%rd16363, {%r10794, %r10793};
	shf.l.wrap.b32 	%r10795, %r10791, %r10792, 30;
	shf.l.wrap.b32 	%r10796, %r10792, %r10791, 30;
	mov.b64 	%rd16364, {%r10796, %r10795};
	xor.b64  	%rd16365, %rd16364, %rd16363;
	shf.l.wrap.b32 	%r10797, %r10791, %r10792, 25;
	shf.l.wrap.b32 	%r10798, %r10792, %r10791, 25;
	mov.b64 	%rd16366, {%r10798, %r10797};
	xor.b64  	%rd16367, %rd16365, %rd16366;
	xor.b64  	%rd16368, %rd16349, %rd16301;
	xor.b64  	%rd16369, %rd16349, %rd16325;
	and.b64  	%rd16370, %rd16369, %rd16368;
	xor.b64  	%rd16371, %rd16370, %rd16349;
	add.s64 	%rd16372, %rd16361, %rd16371;
	add.s64 	%rd16373, %rd16372, %rd16367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10799,%dummy}, %rd16362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10800}, %rd16362;
	}
	shf.r.wrap.b32 	%r10801, %r10800, %r10799, 14;
	shf.r.wrap.b32 	%r10802, %r10799, %r10800, 14;
	mov.b64 	%rd16374, {%r10802, %r10801};
	shf.r.wrap.b32 	%r10803, %r10800, %r10799, 18;
	shf.r.wrap.b32 	%r10804, %r10799, %r10800, 18;
	mov.b64 	%rd16375, {%r10804, %r10803};
	xor.b64  	%rd16376, %rd16375, %rd16374;
	shf.l.wrap.b32 	%r10805, %r10799, %r10800, 23;
	shf.l.wrap.b32 	%r10806, %r10800, %r10799, 23;
	mov.b64 	%rd16377, {%r10806, %r10805};
	xor.b64  	%rd16378, %rd16376, %rd16377;
	xor.b64  	%rd16379, %rd16338, %rd16314;
	and.b64  	%rd16380, %rd16362, %rd16379;
	xor.b64  	%rd16381, %rd16380, %rd16314;
	add.s64 	%rd16382, %rd16290, %rd21723;
	add.s64 	%rd16383, %rd16382, %rd21443;
	add.s64 	%rd16384, %rd16383, %rd16381;
	add.s64 	%rd16385, %rd16384, %rd16378;
	add.s64 	%rd16386, %rd16385, %rd16301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10807,%dummy}, %rd16373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10808}, %rd16373;
	}
	shf.r.wrap.b32 	%r10809, %r10808, %r10807, 28;
	shf.r.wrap.b32 	%r10810, %r10807, %r10808, 28;
	mov.b64 	%rd16387, {%r10810, %r10809};
	shf.l.wrap.b32 	%r10811, %r10807, %r10808, 30;
	shf.l.wrap.b32 	%r10812, %r10808, %r10807, 30;
	mov.b64 	%rd16388, {%r10812, %r10811};
	xor.b64  	%rd16389, %rd16388, %rd16387;
	shf.l.wrap.b32 	%r10813, %r10807, %r10808, 25;
	shf.l.wrap.b32 	%r10814, %r10808, %r10807, 25;
	mov.b64 	%rd16390, {%r10814, %r10813};
	xor.b64  	%rd16391, %rd16389, %rd16390;
	xor.b64  	%rd16392, %rd16373, %rd16325;
	xor.b64  	%rd16393, %rd16373, %rd16349;
	and.b64  	%rd16394, %rd16393, %rd16392;
	xor.b64  	%rd16395, %rd16394, %rd16373;
	add.s64 	%rd16396, %rd16385, %rd16395;
	add.s64 	%rd16397, %rd16396, %rd16391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10815,%dummy}, %rd16386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10816}, %rd16386;
	}
	shf.r.wrap.b32 	%r10817, %r10816, %r10815, 14;
	shf.r.wrap.b32 	%r10818, %r10815, %r10816, 14;
	mov.b64 	%rd16398, {%r10818, %r10817};
	shf.r.wrap.b32 	%r10819, %r10816, %r10815, 18;
	shf.r.wrap.b32 	%r10820, %r10815, %r10816, 18;
	mov.b64 	%rd16399, {%r10820, %r10819};
	xor.b64  	%rd16400, %rd16399, %rd16398;
	shf.l.wrap.b32 	%r10821, %r10815, %r10816, 23;
	shf.l.wrap.b32 	%r10822, %r10816, %r10815, 23;
	mov.b64 	%rd16401, {%r10822, %r10821};
	xor.b64  	%rd16402, %rd16400, %rd16401;
	xor.b64  	%rd16403, %rd16362, %rd16338;
	and.b64  	%rd16404, %rd16386, %rd16403;
	xor.b64  	%rd16405, %rd16404, %rd16338;
	add.s64 	%rd16406, %rd16314, %rd21722;
	add.s64 	%rd16407, %rd16406, %rd21442;
	add.s64 	%rd16408, %rd16407, %rd16405;
	add.s64 	%rd16409, %rd16408, %rd16402;
	add.s64 	%rd16410, %rd16409, %rd16325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10823,%dummy}, %rd16397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10824}, %rd16397;
	}
	shf.r.wrap.b32 	%r10825, %r10824, %r10823, 28;
	shf.r.wrap.b32 	%r10826, %r10823, %r10824, 28;
	mov.b64 	%rd16411, {%r10826, %r10825};
	shf.l.wrap.b32 	%r10827, %r10823, %r10824, 30;
	shf.l.wrap.b32 	%r10828, %r10824, %r10823, 30;
	mov.b64 	%rd16412, {%r10828, %r10827};
	xor.b64  	%rd16413, %rd16412, %rd16411;
	shf.l.wrap.b32 	%r10829, %r10823, %r10824, 25;
	shf.l.wrap.b32 	%r10830, %r10824, %r10823, 25;
	mov.b64 	%rd16414, {%r10830, %r10829};
	xor.b64  	%rd16415, %rd16413, %rd16414;
	xor.b64  	%rd16416, %rd16397, %rd16349;
	xor.b64  	%rd16417, %rd16397, %rd16373;
	and.b64  	%rd16418, %rd16417, %rd16416;
	xor.b64  	%rd16419, %rd16418, %rd16397;
	add.s64 	%rd16420, %rd16409, %rd16419;
	add.s64 	%rd16421, %rd16420, %rd16415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10831,%dummy}, %rd16410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10832}, %rd16410;
	}
	shf.r.wrap.b32 	%r10833, %r10832, %r10831, 14;
	shf.r.wrap.b32 	%r10834, %r10831, %r10832, 14;
	mov.b64 	%rd16422, {%r10834, %r10833};
	shf.r.wrap.b32 	%r10835, %r10832, %r10831, 18;
	shf.r.wrap.b32 	%r10836, %r10831, %r10832, 18;
	mov.b64 	%rd16423, {%r10836, %r10835};
	xor.b64  	%rd16424, %rd16423, %rd16422;
	shf.l.wrap.b32 	%r10837, %r10831, %r10832, 23;
	shf.l.wrap.b32 	%r10838, %r10832, %r10831, 23;
	mov.b64 	%rd16425, {%r10838, %r10837};
	xor.b64  	%rd16426, %rd16424, %rd16425;
	xor.b64  	%rd16427, %rd16386, %rd16362;
	and.b64  	%rd16428, %rd16410, %rd16427;
	xor.b64  	%rd16429, %rd16428, %rd16362;
	add.s64 	%rd16430, %rd16338, %rd21721;
	add.s64 	%rd16431, %rd16430, %rd21441;
	add.s64 	%rd16432, %rd16431, %rd16429;
	add.s64 	%rd16433, %rd16432, %rd16426;
	add.s64 	%rd16434, %rd16433, %rd16349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10839,%dummy}, %rd16421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10840}, %rd16421;
	}
	shf.r.wrap.b32 	%r10841, %r10840, %r10839, 28;
	shf.r.wrap.b32 	%r10842, %r10839, %r10840, 28;
	mov.b64 	%rd16435, {%r10842, %r10841};
	shf.l.wrap.b32 	%r10843, %r10839, %r10840, 30;
	shf.l.wrap.b32 	%r10844, %r10840, %r10839, 30;
	mov.b64 	%rd16436, {%r10844, %r10843};
	xor.b64  	%rd16437, %rd16436, %rd16435;
	shf.l.wrap.b32 	%r10845, %r10839, %r10840, 25;
	shf.l.wrap.b32 	%r10846, %r10840, %r10839, 25;
	mov.b64 	%rd16438, {%r10846, %r10845};
	xor.b64  	%rd16439, %rd16437, %rd16438;
	xor.b64  	%rd16440, %rd16421, %rd16373;
	xor.b64  	%rd16441, %rd16421, %rd16397;
	and.b64  	%rd16442, %rd16441, %rd16440;
	xor.b64  	%rd16443, %rd16442, %rd16421;
	add.s64 	%rd16444, %rd16433, %rd16443;
	add.s64 	%rd16445, %rd16444, %rd16439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10847,%dummy}, %rd16434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10848}, %rd16434;
	}
	shf.r.wrap.b32 	%r10849, %r10848, %r10847, 14;
	shf.r.wrap.b32 	%r10850, %r10847, %r10848, 14;
	mov.b64 	%rd16446, {%r10850, %r10849};
	shf.r.wrap.b32 	%r10851, %r10848, %r10847, 18;
	shf.r.wrap.b32 	%r10852, %r10847, %r10848, 18;
	mov.b64 	%rd16447, {%r10852, %r10851};
	xor.b64  	%rd16448, %rd16447, %rd16446;
	shf.l.wrap.b32 	%r10853, %r10847, %r10848, 23;
	shf.l.wrap.b32 	%r10854, %r10848, %r10847, 23;
	mov.b64 	%rd16449, {%r10854, %r10853};
	xor.b64  	%rd16450, %rd16448, %rd16449;
	xor.b64  	%rd16451, %rd16410, %rd16386;
	and.b64  	%rd16452, %rd16434, %rd16451;
	xor.b64  	%rd16453, %rd16452, %rd16386;
	add.s64 	%rd16454, %rd16362, %rd21720;
	add.s64 	%rd16455, %rd16454, %rd21440;
	add.s64 	%rd16456, %rd16455, %rd16453;
	add.s64 	%rd16457, %rd16456, %rd16450;
	add.s64 	%rd21732, %rd16457, %rd16373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10855,%dummy}, %rd16445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10856}, %rd16445;
	}
	shf.r.wrap.b32 	%r10857, %r10856, %r10855, 28;
	shf.r.wrap.b32 	%r10858, %r10855, %r10856, 28;
	mov.b64 	%rd16458, {%r10858, %r10857};
	shf.l.wrap.b32 	%r10859, %r10855, %r10856, 30;
	shf.l.wrap.b32 	%r10860, %r10856, %r10855, 30;
	mov.b64 	%rd16459, {%r10860, %r10859};
	xor.b64  	%rd16460, %rd16459, %rd16458;
	shf.l.wrap.b32 	%r10861, %r10855, %r10856, 25;
	shf.l.wrap.b32 	%r10862, %r10856, %r10855, 25;
	mov.b64 	%rd16461, {%r10862, %r10861};
	xor.b64  	%rd16462, %rd16460, %rd16461;
	xor.b64  	%rd16463, %rd16445, %rd16397;
	xor.b64  	%rd16464, %rd16445, %rd16421;
	and.b64  	%rd16465, %rd16464, %rd16463;
	xor.b64  	%rd16466, %rd16465, %rd16445;
	add.s64 	%rd16467, %rd16457, %rd16466;
	add.s64 	%rd21728, %rd16467, %rd16462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10863,%dummy}, %rd21732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10864}, %rd21732;
	}
	shf.r.wrap.b32 	%r10865, %r10864, %r10863, 14;
	shf.r.wrap.b32 	%r10866, %r10863, %r10864, 14;
	mov.b64 	%rd16468, {%r10866, %r10865};
	shf.r.wrap.b32 	%r10867, %r10864, %r10863, 18;
	shf.r.wrap.b32 	%r10868, %r10863, %r10864, 18;
	mov.b64 	%rd16469, {%r10868, %r10867};
	xor.b64  	%rd16470, %rd16469, %rd16468;
	shf.l.wrap.b32 	%r10869, %r10863, %r10864, 23;
	shf.l.wrap.b32 	%r10870, %r10864, %r10863, 23;
	mov.b64 	%rd16471, {%r10870, %r10869};
	xor.b64  	%rd16472, %rd16470, %rd16471;
	xor.b64  	%rd16473, %rd16434, %rd16410;
	and.b64  	%rd16474, %rd21732, %rd16473;
	xor.b64  	%rd16475, %rd16474, %rd16410;
	add.s64 	%rd16476, %rd16386, %rd21719;
	add.s64 	%rd16477, %rd16476, %rd21439;
	add.s64 	%rd16478, %rd16477, %rd16475;
	add.s64 	%rd16479, %rd16478, %rd16472;
	add.s64 	%rd21731, %rd16479, %rd16397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10871,%dummy}, %rd21728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10872}, %rd21728;
	}
	shf.r.wrap.b32 	%r10873, %r10872, %r10871, 28;
	shf.r.wrap.b32 	%r10874, %r10871, %r10872, 28;
	mov.b64 	%rd16480, {%r10874, %r10873};
	shf.l.wrap.b32 	%r10875, %r10871, %r10872, 30;
	shf.l.wrap.b32 	%r10876, %r10872, %r10871, 30;
	mov.b64 	%rd16481, {%r10876, %r10875};
	xor.b64  	%rd16482, %rd16481, %rd16480;
	shf.l.wrap.b32 	%r10877, %r10871, %r10872, 25;
	shf.l.wrap.b32 	%r10878, %r10872, %r10871, 25;
	mov.b64 	%rd16483, {%r10878, %r10877};
	xor.b64  	%rd16484, %rd16482, %rd16483;
	xor.b64  	%rd16485, %rd21728, %rd16421;
	xor.b64  	%rd16486, %rd21728, %rd16445;
	and.b64  	%rd16487, %rd16486, %rd16485;
	xor.b64  	%rd16488, %rd16487, %rd21728;
	add.s64 	%rd16489, %rd16479, %rd16488;
	add.s64 	%rd21727, %rd16489, %rd16484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10879,%dummy}, %rd21731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10880}, %rd21731;
	}
	shf.r.wrap.b32 	%r10881, %r10880, %r10879, 14;
	shf.r.wrap.b32 	%r10882, %r10879, %r10880, 14;
	mov.b64 	%rd16490, {%r10882, %r10881};
	shf.r.wrap.b32 	%r10883, %r10880, %r10879, 18;
	shf.r.wrap.b32 	%r10884, %r10879, %r10880, 18;
	mov.b64 	%rd16491, {%r10884, %r10883};
	xor.b64  	%rd16492, %rd16491, %rd16490;
	shf.l.wrap.b32 	%r10885, %r10879, %r10880, 23;
	shf.l.wrap.b32 	%r10886, %r10880, %r10879, 23;
	mov.b64 	%rd16493, {%r10886, %r10885};
	xor.b64  	%rd16494, %rd16492, %rd16493;
	xor.b64  	%rd16495, %rd21732, %rd16434;
	and.b64  	%rd16496, %rd21731, %rd16495;
	xor.b64  	%rd16497, %rd16496, %rd16434;
	add.s64 	%rd16498, %rd16410, %rd21718;
	add.s64 	%rd16499, %rd16498, %rd21438;
	add.s64 	%rd16500, %rd16499, %rd16497;
	add.s64 	%rd16501, %rd16500, %rd16494;
	add.s64 	%rd21730, %rd16501, %rd16421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10887,%dummy}, %rd21727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10888}, %rd21727;
	}
	shf.r.wrap.b32 	%r10889, %r10888, %r10887, 28;
	shf.r.wrap.b32 	%r10890, %r10887, %r10888, 28;
	mov.b64 	%rd16502, {%r10890, %r10889};
	shf.l.wrap.b32 	%r10891, %r10887, %r10888, 30;
	shf.l.wrap.b32 	%r10892, %r10888, %r10887, 30;
	mov.b64 	%rd16503, {%r10892, %r10891};
	xor.b64  	%rd16504, %rd16503, %rd16502;
	shf.l.wrap.b32 	%r10893, %r10887, %r10888, 25;
	shf.l.wrap.b32 	%r10894, %r10888, %r10887, 25;
	mov.b64 	%rd16505, {%r10894, %r10893};
	xor.b64  	%rd16506, %rd16504, %rd16505;
	xor.b64  	%rd16507, %rd21727, %rd16445;
	xor.b64  	%rd16508, %rd21727, %rd21728;
	and.b64  	%rd16509, %rd16508, %rd16507;
	xor.b64  	%rd16510, %rd16509, %rd21727;
	add.s64 	%rd16511, %rd16501, %rd16510;
	add.s64 	%rd21726, %rd16511, %rd16506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10895,%dummy}, %rd21730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10896}, %rd21730;
	}
	shf.r.wrap.b32 	%r10897, %r10896, %r10895, 14;
	shf.r.wrap.b32 	%r10898, %r10895, %r10896, 14;
	mov.b64 	%rd16512, {%r10898, %r10897};
	shf.r.wrap.b32 	%r10899, %r10896, %r10895, 18;
	shf.r.wrap.b32 	%r10900, %r10895, %r10896, 18;
	mov.b64 	%rd16513, {%r10900, %r10899};
	xor.b64  	%rd16514, %rd16513, %rd16512;
	shf.l.wrap.b32 	%r10901, %r10895, %r10896, 23;
	shf.l.wrap.b32 	%r10902, %r10896, %r10895, 23;
	mov.b64 	%rd16515, {%r10902, %r10901};
	xor.b64  	%rd16516, %rd16514, %rd16515;
	xor.b64  	%rd16517, %rd21731, %rd21732;
	and.b64  	%rd16518, %rd21730, %rd16517;
	xor.b64  	%rd16519, %rd16518, %rd21732;
	add.s64 	%rd16520, %rd16434, %rd21717;
	add.s64 	%rd16521, %rd16520, %rd21437;
	add.s64 	%rd16522, %rd16521, %rd16519;
	add.s64 	%rd16523, %rd16522, %rd16516;
	add.s64 	%rd21729, %rd16523, %rd16445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10903,%dummy}, %rd21726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10904}, %rd21726;
	}
	shf.r.wrap.b32 	%r10905, %r10904, %r10903, 28;
	shf.r.wrap.b32 	%r10906, %r10903, %r10904, 28;
	mov.b64 	%rd16524, {%r10906, %r10905};
	shf.l.wrap.b32 	%r10907, %r10903, %r10904, 30;
	shf.l.wrap.b32 	%r10908, %r10904, %r10903, 30;
	mov.b64 	%rd16525, {%r10908, %r10907};
	xor.b64  	%rd16526, %rd16525, %rd16524;
	shf.l.wrap.b32 	%r10909, %r10903, %r10904, 25;
	shf.l.wrap.b32 	%r10910, %r10904, %r10903, 25;
	mov.b64 	%rd16527, {%r10910, %r10909};
	xor.b64  	%rd16528, %rd16526, %rd16527;
	xor.b64  	%rd16529, %rd21726, %rd21728;
	xor.b64  	%rd16530, %rd21726, %rd21727;
	and.b64  	%rd16531, %rd16530, %rd16529;
	xor.b64  	%rd16532, %rd16531, %rd21726;
	add.s64 	%rd16533, %rd16523, %rd16532;
	add.s64 	%rd21725, %rd16533, %rd16528;
	mov.u32 	%r14478, 16;

BB1_302:
	shr.u64 	%rd16534, %rd21718, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10911,%dummy}, %rd21718;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10912}, %rd21718;
	}
	shf.r.wrap.b32 	%r10913, %r10912, %r10911, 19;
	shf.r.wrap.b32 	%r10914, %r10911, %r10912, 19;
	mov.b64 	%rd16535, {%r10914, %r10913};
	xor.b64  	%rd16536, %rd16535, %rd16534;
	shf.l.wrap.b32 	%r10915, %r10911, %r10912, 3;
	shf.l.wrap.b32 	%r10916, %r10912, %r10911, 3;
	mov.b64 	%rd16537, {%r10916, %r10915};
	xor.b64  	%rd16538, %rd16536, %rd16537;
	shr.u64 	%rd16539, %rd21734, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10917,%dummy}, %rd21734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10918}, %rd21734;
	}
	shf.r.wrap.b32 	%r10919, %r10918, %r10917, 1;
	shf.r.wrap.b32 	%r10920, %r10917, %r10918, 1;
	mov.b64 	%rd16540, {%r10920, %r10919};
	xor.b64  	%rd16541, %rd16540, %rd16539;
	shf.r.wrap.b32 	%r10921, %r10918, %r10917, 8;
	shf.r.wrap.b32 	%r10922, %r10917, %r10918, 8;
	mov.b64 	%rd16542, {%r10922, %r10921};
	xor.b64  	%rd16543, %rd16541, %rd16542;
	add.s64 	%rd16544, %rd21733, %rd21723;
	add.s64 	%rd16545, %rd16544, %rd16538;
	add.s64 	%rd21733, %rd16545, %rd16543;
	shr.u64 	%rd16546, %rd21717, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10923,%dummy}, %rd21717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10924}, %rd21717;
	}
	shf.r.wrap.b32 	%r10925, %r10924, %r10923, 19;
	shf.r.wrap.b32 	%r10926, %r10923, %r10924, 19;
	mov.b64 	%rd16547, {%r10926, %r10925};
	xor.b64  	%rd16548, %rd16547, %rd16546;
	shf.l.wrap.b32 	%r10927, %r10923, %r10924, 3;
	shf.l.wrap.b32 	%r10928, %r10924, %r10923, 3;
	mov.b64 	%rd16549, {%r10928, %r10927};
	xor.b64  	%rd16550, %rd16548, %rd16549;
	shr.u64 	%rd16551, %rd21735, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10929,%dummy}, %rd21735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10930}, %rd21735;
	}
	shf.r.wrap.b32 	%r10931, %r10930, %r10929, 1;
	shf.r.wrap.b32 	%r10932, %r10929, %r10930, 1;
	mov.b64 	%rd16552, {%r10932, %r10931};
	xor.b64  	%rd16553, %rd16552, %rd16551;
	shf.r.wrap.b32 	%r10933, %r10930, %r10929, 8;
	shf.r.wrap.b32 	%r10934, %r10929, %r10930, 8;
	mov.b64 	%rd16554, {%r10934, %r10933};
	xor.b64  	%rd16555, %rd16553, %rd16554;
	add.s64 	%rd16556, %rd21734, %rd21722;
	add.s64 	%rd16557, %rd16556, %rd16550;
	add.s64 	%rd21734, %rd16557, %rd16555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10935,%dummy}, %rd21733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10936}, %rd21733;
	}
	shf.r.wrap.b32 	%r10937, %r10936, %r10935, 19;
	shf.r.wrap.b32 	%r10938, %r10935, %r10936, 19;
	mov.b64 	%rd16558, {%r10938, %r10937};
	shf.l.wrap.b32 	%r10939, %r10935, %r10936, 3;
	shf.l.wrap.b32 	%r10940, %r10936, %r10935, 3;
	mov.b64 	%rd16559, {%r10940, %r10939};
	shr.u64 	%rd16560, %rd21733, 6;
	xor.b64  	%rd16561, %rd16558, %rd16560;
	xor.b64  	%rd16562, %rd16561, %rd16559;
	shr.u64 	%rd16563, %rd21736, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10941,%dummy}, %rd21736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10942}, %rd21736;
	}
	shf.r.wrap.b32 	%r10943, %r10942, %r10941, 1;
	shf.r.wrap.b32 	%r10944, %r10941, %r10942, 1;
	mov.b64 	%rd16564, {%r10944, %r10943};
	xor.b64  	%rd16565, %rd16564, %rd16563;
	shf.r.wrap.b32 	%r10945, %r10942, %r10941, 8;
	shf.r.wrap.b32 	%r10946, %r10941, %r10942, 8;
	mov.b64 	%rd16566, {%r10946, %r10945};
	xor.b64  	%rd16567, %rd16565, %rd16566;
	add.s64 	%rd16568, %rd21735, %rd21721;
	add.s64 	%rd16569, %rd16568, %rd16562;
	add.s64 	%rd21735, %rd16569, %rd16567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10947,%dummy}, %rd21734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10948}, %rd21734;
	}
	shf.r.wrap.b32 	%r10949, %r10948, %r10947, 19;
	shf.r.wrap.b32 	%r10950, %r10947, %r10948, 19;
	mov.b64 	%rd16570, {%r10950, %r10949};
	shf.l.wrap.b32 	%r10951, %r10947, %r10948, 3;
	shf.l.wrap.b32 	%r10952, %r10948, %r10947, 3;
	mov.b64 	%rd16571, {%r10952, %r10951};
	shr.u64 	%rd16572, %rd21734, 6;
	xor.b64  	%rd16573, %rd16570, %rd16572;
	xor.b64  	%rd16574, %rd16573, %rd16571;
	shr.u64 	%rd16575, %rd21737, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10953,%dummy}, %rd21737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10954}, %rd21737;
	}
	shf.r.wrap.b32 	%r10955, %r10954, %r10953, 1;
	shf.r.wrap.b32 	%r10956, %r10953, %r10954, 1;
	mov.b64 	%rd16576, {%r10956, %r10955};
	xor.b64  	%rd16577, %rd16576, %rd16575;
	shf.r.wrap.b32 	%r10957, %r10954, %r10953, 8;
	shf.r.wrap.b32 	%r10958, %r10953, %r10954, 8;
	mov.b64 	%rd16578, {%r10958, %r10957};
	xor.b64  	%rd16579, %rd16577, %rd16578;
	add.s64 	%rd16580, %rd21736, %rd21720;
	add.s64 	%rd16581, %rd16580, %rd16574;
	add.s64 	%rd21736, %rd16581, %rd16579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10959,%dummy}, %rd21735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10960}, %rd21735;
	}
	shf.r.wrap.b32 	%r10961, %r10960, %r10959, 19;
	shf.r.wrap.b32 	%r10962, %r10959, %r10960, 19;
	mov.b64 	%rd16582, {%r10962, %r10961};
	shf.l.wrap.b32 	%r10963, %r10959, %r10960, 3;
	shf.l.wrap.b32 	%r10964, %r10960, %r10959, 3;
	mov.b64 	%rd16583, {%r10964, %r10963};
	shr.u64 	%rd16584, %rd21735, 6;
	xor.b64  	%rd16585, %rd16582, %rd16584;
	xor.b64  	%rd16586, %rd16585, %rd16583;
	shr.u64 	%rd16587, %rd21738, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10965,%dummy}, %rd21738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10966}, %rd21738;
	}
	shf.r.wrap.b32 	%r10967, %r10966, %r10965, 1;
	shf.r.wrap.b32 	%r10968, %r10965, %r10966, 1;
	mov.b64 	%rd16588, {%r10968, %r10967};
	xor.b64  	%rd16589, %rd16588, %rd16587;
	shf.r.wrap.b32 	%r10969, %r10966, %r10965, 8;
	shf.r.wrap.b32 	%r10970, %r10965, %r10966, 8;
	mov.b64 	%rd16590, {%r10970, %r10969};
	xor.b64  	%rd16591, %rd16589, %rd16590;
	add.s64 	%rd16592, %rd21737, %rd21719;
	add.s64 	%rd16593, %rd16592, %rd16586;
	add.s64 	%rd21737, %rd16593, %rd16591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10971,%dummy}, %rd21736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10972}, %rd21736;
	}
	shf.r.wrap.b32 	%r10973, %r10972, %r10971, 19;
	shf.r.wrap.b32 	%r10974, %r10971, %r10972, 19;
	mov.b64 	%rd16594, {%r10974, %r10973};
	shf.l.wrap.b32 	%r10975, %r10971, %r10972, 3;
	shf.l.wrap.b32 	%r10976, %r10972, %r10971, 3;
	mov.b64 	%rd16595, {%r10976, %r10975};
	shr.u64 	%rd16596, %rd21736, 6;
	xor.b64  	%rd16597, %rd16594, %rd16596;
	xor.b64  	%rd16598, %rd16597, %rd16595;
	shr.u64 	%rd16599, %rd21739, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10977,%dummy}, %rd21739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10978}, %rd21739;
	}
	shf.r.wrap.b32 	%r10979, %r10978, %r10977, 1;
	shf.r.wrap.b32 	%r10980, %r10977, %r10978, 1;
	mov.b64 	%rd16600, {%r10980, %r10979};
	xor.b64  	%rd16601, %rd16600, %rd16599;
	shf.r.wrap.b32 	%r10981, %r10978, %r10977, 8;
	shf.r.wrap.b32 	%r10982, %r10977, %r10978, 8;
	mov.b64 	%rd16602, {%r10982, %r10981};
	xor.b64  	%rd16603, %rd16601, %rd16602;
	add.s64 	%rd16604, %rd21738, %rd21718;
	add.s64 	%rd16605, %rd16604, %rd16598;
	add.s64 	%rd21738, %rd16605, %rd16603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10983,%dummy}, %rd21737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10984}, %rd21737;
	}
	shf.r.wrap.b32 	%r10985, %r10984, %r10983, 19;
	shf.r.wrap.b32 	%r10986, %r10983, %r10984, 19;
	mov.b64 	%rd16606, {%r10986, %r10985};
	shf.l.wrap.b32 	%r10987, %r10983, %r10984, 3;
	shf.l.wrap.b32 	%r10988, %r10984, %r10983, 3;
	mov.b64 	%rd16607, {%r10988, %r10987};
	shr.u64 	%rd16608, %rd21737, 6;
	xor.b64  	%rd16609, %rd16606, %rd16608;
	xor.b64  	%rd16610, %rd16609, %rd16607;
	shr.u64 	%rd16611, %rd21740, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10989,%dummy}, %rd21740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10990}, %rd21740;
	}
	shf.r.wrap.b32 	%r10991, %r10990, %r10989, 1;
	shf.r.wrap.b32 	%r10992, %r10989, %r10990, 1;
	mov.b64 	%rd16612, {%r10992, %r10991};
	xor.b64  	%rd16613, %rd16612, %rd16611;
	shf.r.wrap.b32 	%r10993, %r10990, %r10989, 8;
	shf.r.wrap.b32 	%r10994, %r10989, %r10990, 8;
	mov.b64 	%rd16614, {%r10994, %r10993};
	xor.b64  	%rd16615, %rd16613, %rd16614;
	add.s64 	%rd16616, %rd21739, %rd21717;
	add.s64 	%rd16617, %rd16616, %rd16610;
	add.s64 	%rd21739, %rd16617, %rd16615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10995,%dummy}, %rd21738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10996}, %rd21738;
	}
	shf.r.wrap.b32 	%r10997, %r10996, %r10995, 19;
	shf.r.wrap.b32 	%r10998, %r10995, %r10996, 19;
	mov.b64 	%rd16618, {%r10998, %r10997};
	shf.l.wrap.b32 	%r10999, %r10995, %r10996, 3;
	shf.l.wrap.b32 	%r11000, %r10996, %r10995, 3;
	mov.b64 	%rd16619, {%r11000, %r10999};
	shr.u64 	%rd16620, %rd21738, 6;
	xor.b64  	%rd16621, %rd16618, %rd16620;
	xor.b64  	%rd16622, %rd16621, %rd16619;
	shr.u64 	%rd16623, %rd21724, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11001,%dummy}, %rd21724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11002}, %rd21724;
	}
	shf.r.wrap.b32 	%r11003, %r11002, %r11001, 1;
	shf.r.wrap.b32 	%r11004, %r11001, %r11002, 1;
	mov.b64 	%rd16624, {%r11004, %r11003};
	xor.b64  	%rd16625, %rd16624, %rd16623;
	shf.r.wrap.b32 	%r11005, %r11002, %r11001, 8;
	shf.r.wrap.b32 	%r11006, %r11001, %r11002, 8;
	mov.b64 	%rd16626, {%r11006, %r11005};
	xor.b64  	%rd16627, %rd16625, %rd16626;
	add.s64 	%rd16628, %rd21733, %rd21740;
	add.s64 	%rd16629, %rd16628, %rd16622;
	add.s64 	%rd21740, %rd16629, %rd16627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11007,%dummy}, %rd21739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11008}, %rd21739;
	}
	shf.r.wrap.b32 	%r11009, %r11008, %r11007, 19;
	shf.r.wrap.b32 	%r11010, %r11007, %r11008, 19;
	mov.b64 	%rd16630, {%r11010, %r11009};
	shf.l.wrap.b32 	%r11011, %r11007, %r11008, 3;
	shf.l.wrap.b32 	%r11012, %r11008, %r11007, 3;
	mov.b64 	%rd16631, {%r11012, %r11011};
	shr.u64 	%rd16632, %rd21739, 6;
	xor.b64  	%rd16633, %rd16630, %rd16632;
	xor.b64  	%rd16634, %rd16633, %rd16631;
	shr.u64 	%rd16635, %rd21723, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11013,%dummy}, %rd21723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11014}, %rd21723;
	}
	shf.r.wrap.b32 	%r11015, %r11014, %r11013, 1;
	shf.r.wrap.b32 	%r11016, %r11013, %r11014, 1;
	mov.b64 	%rd16636, {%r11016, %r11015};
	xor.b64  	%rd16637, %rd16636, %rd16635;
	shf.r.wrap.b32 	%r11017, %r11014, %r11013, 8;
	shf.r.wrap.b32 	%r11018, %r11013, %r11014, 8;
	mov.b64 	%rd16638, {%r11018, %r11017};
	xor.b64  	%rd16639, %rd16637, %rd16638;
	add.s64 	%rd16640, %rd21734, %rd21724;
	add.s64 	%rd16641, %rd16640, %rd16634;
	add.s64 	%rd21724, %rd16641, %rd16639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11019,%dummy}, %rd21740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11020}, %rd21740;
	}
	shf.r.wrap.b32 	%r11021, %r11020, %r11019, 19;
	shf.r.wrap.b32 	%r11022, %r11019, %r11020, 19;
	mov.b64 	%rd16642, {%r11022, %r11021};
	shf.l.wrap.b32 	%r11023, %r11019, %r11020, 3;
	shf.l.wrap.b32 	%r11024, %r11020, %r11019, 3;
	mov.b64 	%rd16643, {%r11024, %r11023};
	shr.u64 	%rd16644, %rd21740, 6;
	xor.b64  	%rd16645, %rd16642, %rd16644;
	xor.b64  	%rd16646, %rd16645, %rd16643;
	shr.u64 	%rd16647, %rd21722, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11025,%dummy}, %rd21722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11026}, %rd21722;
	}
	shf.r.wrap.b32 	%r11027, %r11026, %r11025, 1;
	shf.r.wrap.b32 	%r11028, %r11025, %r11026, 1;
	mov.b64 	%rd16648, {%r11028, %r11027};
	xor.b64  	%rd16649, %rd16648, %rd16647;
	shf.r.wrap.b32 	%r11029, %r11026, %r11025, 8;
	shf.r.wrap.b32 	%r11030, %r11025, %r11026, 8;
	mov.b64 	%rd16650, {%r11030, %r11029};
	xor.b64  	%rd16651, %rd16649, %rd16650;
	add.s64 	%rd16652, %rd21735, %rd21723;
	add.s64 	%rd16653, %rd16652, %rd16646;
	add.s64 	%rd21723, %rd16653, %rd16651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11031,%dummy}, %rd21724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11032}, %rd21724;
	}
	shf.r.wrap.b32 	%r11033, %r11032, %r11031, 19;
	shf.r.wrap.b32 	%r11034, %r11031, %r11032, 19;
	mov.b64 	%rd16654, {%r11034, %r11033};
	shf.l.wrap.b32 	%r11035, %r11031, %r11032, 3;
	shf.l.wrap.b32 	%r11036, %r11032, %r11031, 3;
	mov.b64 	%rd16655, {%r11036, %r11035};
	shr.u64 	%rd16656, %rd21724, 6;
	xor.b64  	%rd16657, %rd16654, %rd16656;
	xor.b64  	%rd16658, %rd16657, %rd16655;
	shr.u64 	%rd16659, %rd21721, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11037,%dummy}, %rd21721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11038}, %rd21721;
	}
	shf.r.wrap.b32 	%r11039, %r11038, %r11037, 1;
	shf.r.wrap.b32 	%r11040, %r11037, %r11038, 1;
	mov.b64 	%rd16660, {%r11040, %r11039};
	xor.b64  	%rd16661, %rd16660, %rd16659;
	shf.r.wrap.b32 	%r11041, %r11038, %r11037, 8;
	shf.r.wrap.b32 	%r11042, %r11037, %r11038, 8;
	mov.b64 	%rd16662, {%r11042, %r11041};
	xor.b64  	%rd16663, %rd16661, %rd16662;
	add.s64 	%rd16664, %rd21736, %rd21722;
	add.s64 	%rd16665, %rd16664, %rd16658;
	add.s64 	%rd21722, %rd16665, %rd16663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11043,%dummy}, %rd21723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11044}, %rd21723;
	}
	shf.r.wrap.b32 	%r11045, %r11044, %r11043, 19;
	shf.r.wrap.b32 	%r11046, %r11043, %r11044, 19;
	mov.b64 	%rd16666, {%r11046, %r11045};
	shf.l.wrap.b32 	%r11047, %r11043, %r11044, 3;
	shf.l.wrap.b32 	%r11048, %r11044, %r11043, 3;
	mov.b64 	%rd16667, {%r11048, %r11047};
	shr.u64 	%rd16668, %rd21723, 6;
	xor.b64  	%rd16669, %rd16666, %rd16668;
	xor.b64  	%rd16670, %rd16669, %rd16667;
	shr.u64 	%rd16671, %rd21720, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11049,%dummy}, %rd21720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11050}, %rd21720;
	}
	shf.r.wrap.b32 	%r11051, %r11050, %r11049, 1;
	shf.r.wrap.b32 	%r11052, %r11049, %r11050, 1;
	mov.b64 	%rd16672, {%r11052, %r11051};
	xor.b64  	%rd16673, %rd16672, %rd16671;
	shf.r.wrap.b32 	%r11053, %r11050, %r11049, 8;
	shf.r.wrap.b32 	%r11054, %r11049, %r11050, 8;
	mov.b64 	%rd16674, {%r11054, %r11053};
	xor.b64  	%rd16675, %rd16673, %rd16674;
	add.s64 	%rd16676, %rd21737, %rd21721;
	add.s64 	%rd16677, %rd16676, %rd16670;
	add.s64 	%rd21721, %rd16677, %rd16675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11055,%dummy}, %rd21722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11056}, %rd21722;
	}
	shf.r.wrap.b32 	%r11057, %r11056, %r11055, 19;
	shf.r.wrap.b32 	%r11058, %r11055, %r11056, 19;
	mov.b64 	%rd16678, {%r11058, %r11057};
	shf.l.wrap.b32 	%r11059, %r11055, %r11056, 3;
	shf.l.wrap.b32 	%r11060, %r11056, %r11055, 3;
	mov.b64 	%rd16679, {%r11060, %r11059};
	shr.u64 	%rd16680, %rd21722, 6;
	xor.b64  	%rd16681, %rd16678, %rd16680;
	xor.b64  	%rd16682, %rd16681, %rd16679;
	shr.u64 	%rd16683, %rd21719, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11061,%dummy}, %rd21719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11062}, %rd21719;
	}
	shf.r.wrap.b32 	%r11063, %r11062, %r11061, 1;
	shf.r.wrap.b32 	%r11064, %r11061, %r11062, 1;
	mov.b64 	%rd16684, {%r11064, %r11063};
	xor.b64  	%rd16685, %rd16684, %rd16683;
	shf.r.wrap.b32 	%r11065, %r11062, %r11061, 8;
	shf.r.wrap.b32 	%r11066, %r11061, %r11062, 8;
	mov.b64 	%rd16686, {%r11066, %r11065};
	xor.b64  	%rd16687, %rd16685, %rd16686;
	add.s64 	%rd16688, %rd21738, %rd21720;
	add.s64 	%rd16689, %rd16688, %rd16682;
	add.s64 	%rd21720, %rd16689, %rd16687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11067,%dummy}, %rd21721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11068}, %rd21721;
	}
	shf.r.wrap.b32 	%r11069, %r11068, %r11067, 19;
	shf.r.wrap.b32 	%r11070, %r11067, %r11068, 19;
	mov.b64 	%rd16690, {%r11070, %r11069};
	shf.l.wrap.b32 	%r11071, %r11067, %r11068, 3;
	shf.l.wrap.b32 	%r11072, %r11068, %r11067, 3;
	mov.b64 	%rd16691, {%r11072, %r11071};
	shr.u64 	%rd16692, %rd21721, 6;
	xor.b64  	%rd16693, %rd16690, %rd16692;
	xor.b64  	%rd16694, %rd16693, %rd16691;
	shr.u64 	%rd16695, %rd21718, 7;
	shf.r.wrap.b32 	%r11073, %r10912, %r10911, 1;
	shf.r.wrap.b32 	%r11074, %r10911, %r10912, 1;
	mov.b64 	%rd16696, {%r11074, %r11073};
	xor.b64  	%rd16697, %rd16696, %rd16695;
	shf.r.wrap.b32 	%r11075, %r10912, %r10911, 8;
	shf.r.wrap.b32 	%r11076, %r10911, %r10912, 8;
	mov.b64 	%rd16698, {%r11076, %r11075};
	xor.b64  	%rd16699, %rd16697, %rd16698;
	add.s64 	%rd16700, %rd21739, %rd21719;
	add.s64 	%rd16701, %rd16700, %rd16694;
	add.s64 	%rd21719, %rd16701, %rd16699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11077,%dummy}, %rd21720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11078}, %rd21720;
	}
	shf.r.wrap.b32 	%r11079, %r11078, %r11077, 19;
	shf.r.wrap.b32 	%r11080, %r11077, %r11078, 19;
	mov.b64 	%rd16702, {%r11080, %r11079};
	shf.l.wrap.b32 	%r11081, %r11077, %r11078, 3;
	shf.l.wrap.b32 	%r11082, %r11078, %r11077, 3;
	mov.b64 	%rd16703, {%r11082, %r11081};
	shr.u64 	%rd16704, %rd21720, 6;
	xor.b64  	%rd16705, %rd16702, %rd16704;
	xor.b64  	%rd16706, %rd16705, %rd16703;
	shr.u64 	%rd16707, %rd21717, 7;
	shf.r.wrap.b32 	%r11083, %r10924, %r10923, 1;
	shf.r.wrap.b32 	%r11084, %r10923, %r10924, 1;
	mov.b64 	%rd16708, {%r11084, %r11083};
	xor.b64  	%rd16709, %rd16708, %rd16707;
	shf.r.wrap.b32 	%r11085, %r10924, %r10923, 8;
	shf.r.wrap.b32 	%r11086, %r10923, %r10924, 8;
	mov.b64 	%rd16710, {%r11086, %r11085};
	xor.b64  	%rd16711, %rd16709, %rd16710;
	add.s64 	%rd16712, %rd21740, %rd21718;
	add.s64 	%rd16713, %rd16712, %rd16706;
	add.s64 	%rd21718, %rd16713, %rd16711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11087,%dummy}, %rd21719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11088}, %rd21719;
	}
	shf.r.wrap.b32 	%r11089, %r11088, %r11087, 19;
	shf.r.wrap.b32 	%r11090, %r11087, %r11088, 19;
	mov.b64 	%rd16714, {%r11090, %r11089};
	shf.l.wrap.b32 	%r11091, %r11087, %r11088, 3;
	shf.l.wrap.b32 	%r11092, %r11088, %r11087, 3;
	mov.b64 	%rd16715, {%r11092, %r11091};
	shr.u64 	%rd16716, %rd21719, 6;
	xor.b64  	%rd16717, %rd16714, %rd16716;
	xor.b64  	%rd16718, %rd16717, %rd16715;
	shf.r.wrap.b32 	%r11093, %r10936, %r10935, 1;
	shf.r.wrap.b32 	%r11094, %r10935, %r10936, 1;
	mov.b64 	%rd16719, {%r11094, %r11093};
	shf.r.wrap.b32 	%r11095, %r10936, %r10935, 8;
	shf.r.wrap.b32 	%r11096, %r10935, %r10936, 8;
	mov.b64 	%rd16720, {%r11096, %r11095};
	shr.u64 	%rd16721, %rd21733, 7;
	xor.b64  	%rd16722, %rd16719, %rd16721;
	xor.b64  	%rd16723, %rd16722, %rd16720;
	add.s64 	%rd16724, %rd21724, %rd21717;
	add.s64 	%rd16725, %rd16724, %rd16718;
	add.s64 	%rd21717, %rd16725, %rd16723;
	mul.wide.s32 	%rd16726, %r14478, 8;
	mov.u64 	%rd16727, k_sha512;
	add.s64 	%rd16728, %rd16727, %rd16726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11097,%dummy}, %rd21729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11098}, %rd21729;
	}
	shf.r.wrap.b32 	%r11099, %r11098, %r11097, 18;
	shf.r.wrap.b32 	%r11100, %r11097, %r11098, 18;
	mov.b64 	%rd16729, {%r11100, %r11099};
	shf.r.wrap.b32 	%r11101, %r11098, %r11097, 14;
	shf.r.wrap.b32 	%r11102, %r11097, %r11098, 14;
	mov.b64 	%rd16730, {%r11102, %r11101};
	xor.b64  	%rd16731, %rd16729, %rd16730;
	shf.l.wrap.b32 	%r11103, %r11097, %r11098, 23;
	shf.l.wrap.b32 	%r11104, %r11098, %r11097, 23;
	mov.b64 	%rd16732, {%r11104, %r11103};
	xor.b64  	%rd16733, %rd16731, %rd16732;
	xor.b64  	%rd16734, %rd21731, %rd21730;
	and.b64  	%rd16735, %rd16734, %rd21729;
	xor.b64  	%rd16736, %rd16735, %rd21731;
	add.s64 	%rd16737, %rd16736, %rd21732;
	add.s64 	%rd16738, %rd16737, %rd21733;
	ld.const.u64 	%rd16739, [%rd16728];
	add.s64 	%rd16740, %rd16738, %rd16739;
	add.s64 	%rd16741, %rd16740, %rd16733;
	add.s64 	%rd16742, %rd16741, %rd21728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11105}, %rd21725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11106,%dummy}, %rd21725;
	}
	shf.l.wrap.b32 	%r11107, %r11106, %r11105, 30;
	shf.l.wrap.b32 	%r11108, %r11105, %r11106, 30;
	mov.b64 	%rd16743, {%r11108, %r11107};
	shf.r.wrap.b32 	%r11109, %r11105, %r11106, 28;
	shf.r.wrap.b32 	%r11110, %r11106, %r11105, 28;
	mov.b64 	%rd16744, {%r11110, %r11109};
	xor.b64  	%rd16745, %rd16743, %rd16744;
	shf.l.wrap.b32 	%r11111, %r11106, %r11105, 25;
	shf.l.wrap.b32 	%r11112, %r11105, %r11106, 25;
	mov.b64 	%rd16746, {%r11112, %r11111};
	xor.b64  	%rd16747, %rd16745, %rd16746;
	xor.b64  	%rd16748, %rd21726, %rd21725;
	xor.b64  	%rd16749, %rd21727, %rd21725;
	and.b64  	%rd16750, %rd16749, %rd16748;
	xor.b64  	%rd16751, %rd16750, %rd21725;
	add.s64 	%rd16752, %rd16741, %rd16751;
	add.s64 	%rd16753, %rd16752, %rd16747;
	add.s32 	%r11113, %r14478, 1;
	mul.wide.s32 	%rd16754, %r11113, 8;
	add.s64 	%rd16755, %rd16727, %rd16754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11114,%dummy}, %rd16742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11115}, %rd16742;
	}
	shf.r.wrap.b32 	%r11116, %r11115, %r11114, 14;
	shf.r.wrap.b32 	%r11117, %r11114, %r11115, 14;
	mov.b64 	%rd16756, {%r11117, %r11116};
	shf.r.wrap.b32 	%r11118, %r11115, %r11114, 18;
	shf.r.wrap.b32 	%r11119, %r11114, %r11115, 18;
	mov.b64 	%rd16757, {%r11119, %r11118};
	xor.b64  	%rd16758, %rd16757, %rd16756;
	shf.l.wrap.b32 	%r11120, %r11114, %r11115, 23;
	shf.l.wrap.b32 	%r11121, %r11115, %r11114, 23;
	mov.b64 	%rd16759, {%r11121, %r11120};
	xor.b64  	%rd16760, %rd16758, %rd16759;
	xor.b64  	%rd16761, %rd21730, %rd21729;
	and.b64  	%rd16762, %rd16742, %rd16761;
	xor.b64  	%rd16763, %rd16762, %rd21730;
	add.s64 	%rd16764, %rd21734, %rd21731;
	ld.const.u64 	%rd16765, [%rd16755];
	add.s64 	%rd16766, %rd16764, %rd16765;
	add.s64 	%rd16767, %rd16766, %rd16763;
	add.s64 	%rd16768, %rd16767, %rd16760;
	add.s64 	%rd16769, %rd16768, %rd21727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11122,%dummy}, %rd16753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11123}, %rd16753;
	}
	shf.r.wrap.b32 	%r11124, %r11123, %r11122, 28;
	shf.r.wrap.b32 	%r11125, %r11122, %r11123, 28;
	mov.b64 	%rd16770, {%r11125, %r11124};
	shf.l.wrap.b32 	%r11126, %r11122, %r11123, 30;
	shf.l.wrap.b32 	%r11127, %r11123, %r11122, 30;
	mov.b64 	%rd16771, {%r11127, %r11126};
	xor.b64  	%rd16772, %rd16771, %rd16770;
	shf.l.wrap.b32 	%r11128, %r11122, %r11123, 25;
	shf.l.wrap.b32 	%r11129, %r11123, %r11122, 25;
	mov.b64 	%rd16773, {%r11129, %r11128};
	xor.b64  	%rd16774, %rd16772, %rd16773;
	xor.b64  	%rd16775, %rd16753, %rd21726;
	xor.b64  	%rd16776, %rd16753, %rd21725;
	and.b64  	%rd16777, %rd16776, %rd16775;
	xor.b64  	%rd16778, %rd16777, %rd16753;
	add.s64 	%rd16779, %rd16768, %rd16778;
	add.s64 	%rd16780, %rd16779, %rd16774;
	add.s32 	%r11130, %r14478, 2;
	mul.wide.s32 	%rd16781, %r11130, 8;
	add.s64 	%rd16782, %rd16727, %rd16781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11131,%dummy}, %rd16769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11132}, %rd16769;
	}
	shf.r.wrap.b32 	%r11133, %r11132, %r11131, 14;
	shf.r.wrap.b32 	%r11134, %r11131, %r11132, 14;
	mov.b64 	%rd16783, {%r11134, %r11133};
	shf.r.wrap.b32 	%r11135, %r11132, %r11131, 18;
	shf.r.wrap.b32 	%r11136, %r11131, %r11132, 18;
	mov.b64 	%rd16784, {%r11136, %r11135};
	xor.b64  	%rd16785, %rd16784, %rd16783;
	shf.l.wrap.b32 	%r11137, %r11131, %r11132, 23;
	shf.l.wrap.b32 	%r11138, %r11132, %r11131, 23;
	mov.b64 	%rd16786, {%r11138, %r11137};
	xor.b64  	%rd16787, %rd16785, %rd16786;
	xor.b64  	%rd16788, %rd16742, %rd21729;
	and.b64  	%rd16789, %rd16769, %rd16788;
	xor.b64  	%rd16790, %rd16789, %rd21729;
	add.s64 	%rd16791, %rd21735, %rd21730;
	ld.const.u64 	%rd16792, [%rd16782];
	add.s64 	%rd16793, %rd16791, %rd16792;
	add.s64 	%rd16794, %rd16793, %rd16790;
	add.s64 	%rd16795, %rd16794, %rd16787;
	add.s64 	%rd16796, %rd16795, %rd21726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11139,%dummy}, %rd16780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11140}, %rd16780;
	}
	shf.r.wrap.b32 	%r11141, %r11140, %r11139, 28;
	shf.r.wrap.b32 	%r11142, %r11139, %r11140, 28;
	mov.b64 	%rd16797, {%r11142, %r11141};
	shf.l.wrap.b32 	%r11143, %r11139, %r11140, 30;
	shf.l.wrap.b32 	%r11144, %r11140, %r11139, 30;
	mov.b64 	%rd16798, {%r11144, %r11143};
	xor.b64  	%rd16799, %rd16798, %rd16797;
	shf.l.wrap.b32 	%r11145, %r11139, %r11140, 25;
	shf.l.wrap.b32 	%r11146, %r11140, %r11139, 25;
	mov.b64 	%rd16800, {%r11146, %r11145};
	xor.b64  	%rd16801, %rd16799, %rd16800;
	xor.b64  	%rd16802, %rd16780, %rd21725;
	xor.b64  	%rd16803, %rd16780, %rd16753;
	and.b64  	%rd16804, %rd16803, %rd16802;
	xor.b64  	%rd16805, %rd16804, %rd16780;
	add.s64 	%rd16806, %rd16795, %rd16805;
	add.s64 	%rd16807, %rd16806, %rd16801;
	add.s32 	%r11147, %r14478, 3;
	mul.wide.s32 	%rd16808, %r11147, 8;
	add.s64 	%rd16809, %rd16727, %rd16808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11148,%dummy}, %rd16796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11149}, %rd16796;
	}
	shf.r.wrap.b32 	%r11150, %r11149, %r11148, 14;
	shf.r.wrap.b32 	%r11151, %r11148, %r11149, 14;
	mov.b64 	%rd16810, {%r11151, %r11150};
	shf.r.wrap.b32 	%r11152, %r11149, %r11148, 18;
	shf.r.wrap.b32 	%r11153, %r11148, %r11149, 18;
	mov.b64 	%rd16811, {%r11153, %r11152};
	xor.b64  	%rd16812, %rd16811, %rd16810;
	shf.l.wrap.b32 	%r11154, %r11148, %r11149, 23;
	shf.l.wrap.b32 	%r11155, %r11149, %r11148, 23;
	mov.b64 	%rd16813, {%r11155, %r11154};
	xor.b64  	%rd16814, %rd16812, %rd16813;
	xor.b64  	%rd16815, %rd16769, %rd16742;
	and.b64  	%rd16816, %rd16796, %rd16815;
	xor.b64  	%rd16817, %rd16816, %rd16742;
	add.s64 	%rd16818, %rd21736, %rd21729;
	ld.const.u64 	%rd16819, [%rd16809];
	add.s64 	%rd16820, %rd16818, %rd16819;
	add.s64 	%rd16821, %rd16820, %rd16817;
	add.s64 	%rd16822, %rd16821, %rd16814;
	add.s64 	%rd16823, %rd16822, %rd21725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11156,%dummy}, %rd16807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11157}, %rd16807;
	}
	shf.r.wrap.b32 	%r11158, %r11157, %r11156, 28;
	shf.r.wrap.b32 	%r11159, %r11156, %r11157, 28;
	mov.b64 	%rd16824, {%r11159, %r11158};
	shf.l.wrap.b32 	%r11160, %r11156, %r11157, 30;
	shf.l.wrap.b32 	%r11161, %r11157, %r11156, 30;
	mov.b64 	%rd16825, {%r11161, %r11160};
	xor.b64  	%rd16826, %rd16825, %rd16824;
	shf.l.wrap.b32 	%r11162, %r11156, %r11157, 25;
	shf.l.wrap.b32 	%r11163, %r11157, %r11156, 25;
	mov.b64 	%rd16827, {%r11163, %r11162};
	xor.b64  	%rd16828, %rd16826, %rd16827;
	xor.b64  	%rd16829, %rd16807, %rd16753;
	xor.b64  	%rd16830, %rd16807, %rd16780;
	and.b64  	%rd16831, %rd16830, %rd16829;
	xor.b64  	%rd16832, %rd16831, %rd16807;
	add.s64 	%rd16833, %rd16822, %rd16832;
	add.s64 	%rd16834, %rd16833, %rd16828;
	add.s32 	%r11164, %r14478, 4;
	mul.wide.s32 	%rd16835, %r11164, 8;
	add.s64 	%rd16836, %rd16727, %rd16835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11165,%dummy}, %rd16823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11166}, %rd16823;
	}
	shf.r.wrap.b32 	%r11167, %r11166, %r11165, 14;
	shf.r.wrap.b32 	%r11168, %r11165, %r11166, 14;
	mov.b64 	%rd16837, {%r11168, %r11167};
	shf.r.wrap.b32 	%r11169, %r11166, %r11165, 18;
	shf.r.wrap.b32 	%r11170, %r11165, %r11166, 18;
	mov.b64 	%rd16838, {%r11170, %r11169};
	xor.b64  	%rd16839, %rd16838, %rd16837;
	shf.l.wrap.b32 	%r11171, %r11165, %r11166, 23;
	shf.l.wrap.b32 	%r11172, %r11166, %r11165, 23;
	mov.b64 	%rd16840, {%r11172, %r11171};
	xor.b64  	%rd16841, %rd16839, %rd16840;
	xor.b64  	%rd16842, %rd16796, %rd16769;
	and.b64  	%rd16843, %rd16823, %rd16842;
	xor.b64  	%rd16844, %rd16843, %rd16769;
	add.s64 	%rd16845, %rd16742, %rd21737;
	ld.const.u64 	%rd16846, [%rd16836];
	add.s64 	%rd16847, %rd16845, %rd16846;
	add.s64 	%rd16848, %rd16847, %rd16844;
	add.s64 	%rd16849, %rd16848, %rd16841;
	add.s64 	%rd16850, %rd16849, %rd16753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11173,%dummy}, %rd16834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11174}, %rd16834;
	}
	shf.r.wrap.b32 	%r11175, %r11174, %r11173, 28;
	shf.r.wrap.b32 	%r11176, %r11173, %r11174, 28;
	mov.b64 	%rd16851, {%r11176, %r11175};
	shf.l.wrap.b32 	%r11177, %r11173, %r11174, 30;
	shf.l.wrap.b32 	%r11178, %r11174, %r11173, 30;
	mov.b64 	%rd16852, {%r11178, %r11177};
	xor.b64  	%rd16853, %rd16852, %rd16851;
	shf.l.wrap.b32 	%r11179, %r11173, %r11174, 25;
	shf.l.wrap.b32 	%r11180, %r11174, %r11173, 25;
	mov.b64 	%rd16854, {%r11180, %r11179};
	xor.b64  	%rd16855, %rd16853, %rd16854;
	xor.b64  	%rd16856, %rd16834, %rd16780;
	xor.b64  	%rd16857, %rd16834, %rd16807;
	and.b64  	%rd16858, %rd16857, %rd16856;
	xor.b64  	%rd16859, %rd16858, %rd16834;
	add.s64 	%rd16860, %rd16849, %rd16859;
	add.s64 	%rd16861, %rd16860, %rd16855;
	add.s32 	%r11181, %r14478, 5;
	mul.wide.s32 	%rd16862, %r11181, 8;
	add.s64 	%rd16863, %rd16727, %rd16862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11182,%dummy}, %rd16850;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11183}, %rd16850;
	}
	shf.r.wrap.b32 	%r11184, %r11183, %r11182, 14;
	shf.r.wrap.b32 	%r11185, %r11182, %r11183, 14;
	mov.b64 	%rd16864, {%r11185, %r11184};
	shf.r.wrap.b32 	%r11186, %r11183, %r11182, 18;
	shf.r.wrap.b32 	%r11187, %r11182, %r11183, 18;
	mov.b64 	%rd16865, {%r11187, %r11186};
	xor.b64  	%rd16866, %rd16865, %rd16864;
	shf.l.wrap.b32 	%r11188, %r11182, %r11183, 23;
	shf.l.wrap.b32 	%r11189, %r11183, %r11182, 23;
	mov.b64 	%rd16867, {%r11189, %r11188};
	xor.b64  	%rd16868, %rd16866, %rd16867;
	xor.b64  	%rd16869, %rd16823, %rd16796;
	and.b64  	%rd16870, %rd16850, %rd16869;
	xor.b64  	%rd16871, %rd16870, %rd16796;
	add.s64 	%rd16872, %rd16769, %rd21738;
	ld.const.u64 	%rd16873, [%rd16863];
	add.s64 	%rd16874, %rd16872, %rd16873;
	add.s64 	%rd16875, %rd16874, %rd16871;
	add.s64 	%rd16876, %rd16875, %rd16868;
	add.s64 	%rd16877, %rd16876, %rd16780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11190,%dummy}, %rd16861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11191}, %rd16861;
	}
	shf.r.wrap.b32 	%r11192, %r11191, %r11190, 28;
	shf.r.wrap.b32 	%r11193, %r11190, %r11191, 28;
	mov.b64 	%rd16878, {%r11193, %r11192};
	shf.l.wrap.b32 	%r11194, %r11190, %r11191, 30;
	shf.l.wrap.b32 	%r11195, %r11191, %r11190, 30;
	mov.b64 	%rd16879, {%r11195, %r11194};
	xor.b64  	%rd16880, %rd16879, %rd16878;
	shf.l.wrap.b32 	%r11196, %r11190, %r11191, 25;
	shf.l.wrap.b32 	%r11197, %r11191, %r11190, 25;
	mov.b64 	%rd16881, {%r11197, %r11196};
	xor.b64  	%rd16882, %rd16880, %rd16881;
	xor.b64  	%rd16883, %rd16861, %rd16807;
	xor.b64  	%rd16884, %rd16861, %rd16834;
	and.b64  	%rd16885, %rd16884, %rd16883;
	xor.b64  	%rd16886, %rd16885, %rd16861;
	add.s64 	%rd16887, %rd16876, %rd16886;
	add.s64 	%rd16888, %rd16887, %rd16882;
	add.s32 	%r11198, %r14478, 6;
	mul.wide.s32 	%rd16889, %r11198, 8;
	add.s64 	%rd16890, %rd16727, %rd16889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11199,%dummy}, %rd16877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11200}, %rd16877;
	}
	shf.r.wrap.b32 	%r11201, %r11200, %r11199, 14;
	shf.r.wrap.b32 	%r11202, %r11199, %r11200, 14;
	mov.b64 	%rd16891, {%r11202, %r11201};
	shf.r.wrap.b32 	%r11203, %r11200, %r11199, 18;
	shf.r.wrap.b32 	%r11204, %r11199, %r11200, 18;
	mov.b64 	%rd16892, {%r11204, %r11203};
	xor.b64  	%rd16893, %rd16892, %rd16891;
	shf.l.wrap.b32 	%r11205, %r11199, %r11200, 23;
	shf.l.wrap.b32 	%r11206, %r11200, %r11199, 23;
	mov.b64 	%rd16894, {%r11206, %r11205};
	xor.b64  	%rd16895, %rd16893, %rd16894;
	xor.b64  	%rd16896, %rd16850, %rd16823;
	and.b64  	%rd16897, %rd16877, %rd16896;
	xor.b64  	%rd16898, %rd16897, %rd16823;
	add.s64 	%rd16899, %rd16796, %rd21739;
	ld.const.u64 	%rd16900, [%rd16890];
	add.s64 	%rd16901, %rd16899, %rd16900;
	add.s64 	%rd16902, %rd16901, %rd16898;
	add.s64 	%rd16903, %rd16902, %rd16895;
	add.s64 	%rd16904, %rd16903, %rd16807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11207,%dummy}, %rd16888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11208}, %rd16888;
	}
	shf.r.wrap.b32 	%r11209, %r11208, %r11207, 28;
	shf.r.wrap.b32 	%r11210, %r11207, %r11208, 28;
	mov.b64 	%rd16905, {%r11210, %r11209};
	shf.l.wrap.b32 	%r11211, %r11207, %r11208, 30;
	shf.l.wrap.b32 	%r11212, %r11208, %r11207, 30;
	mov.b64 	%rd16906, {%r11212, %r11211};
	xor.b64  	%rd16907, %rd16906, %rd16905;
	shf.l.wrap.b32 	%r11213, %r11207, %r11208, 25;
	shf.l.wrap.b32 	%r11214, %r11208, %r11207, 25;
	mov.b64 	%rd16908, {%r11214, %r11213};
	xor.b64  	%rd16909, %rd16907, %rd16908;
	xor.b64  	%rd16910, %rd16888, %rd16834;
	xor.b64  	%rd16911, %rd16888, %rd16861;
	and.b64  	%rd16912, %rd16911, %rd16910;
	xor.b64  	%rd16913, %rd16912, %rd16888;
	add.s64 	%rd16914, %rd16903, %rd16913;
	add.s64 	%rd16915, %rd16914, %rd16909;
	add.s32 	%r11215, %r14478, 7;
	mul.wide.s32 	%rd16916, %r11215, 8;
	add.s64 	%rd16917, %rd16727, %rd16916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11216,%dummy}, %rd16904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11217}, %rd16904;
	}
	shf.r.wrap.b32 	%r11218, %r11217, %r11216, 14;
	shf.r.wrap.b32 	%r11219, %r11216, %r11217, 14;
	mov.b64 	%rd16918, {%r11219, %r11218};
	shf.r.wrap.b32 	%r11220, %r11217, %r11216, 18;
	shf.r.wrap.b32 	%r11221, %r11216, %r11217, 18;
	mov.b64 	%rd16919, {%r11221, %r11220};
	xor.b64  	%rd16920, %rd16919, %rd16918;
	shf.l.wrap.b32 	%r11222, %r11216, %r11217, 23;
	shf.l.wrap.b32 	%r11223, %r11217, %r11216, 23;
	mov.b64 	%rd16921, {%r11223, %r11222};
	xor.b64  	%rd16922, %rd16920, %rd16921;
	xor.b64  	%rd16923, %rd16877, %rd16850;
	and.b64  	%rd16924, %rd16904, %rd16923;
	xor.b64  	%rd16925, %rd16924, %rd16850;
	add.s64 	%rd16926, %rd16823, %rd21740;
	ld.const.u64 	%rd16927, [%rd16917];
	add.s64 	%rd16928, %rd16926, %rd16927;
	add.s64 	%rd16929, %rd16928, %rd16925;
	add.s64 	%rd16930, %rd16929, %rd16922;
	add.s64 	%rd16931, %rd16930, %rd16834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11224,%dummy}, %rd16915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11225}, %rd16915;
	}
	shf.r.wrap.b32 	%r11226, %r11225, %r11224, 28;
	shf.r.wrap.b32 	%r11227, %r11224, %r11225, 28;
	mov.b64 	%rd16932, {%r11227, %r11226};
	shf.l.wrap.b32 	%r11228, %r11224, %r11225, 30;
	shf.l.wrap.b32 	%r11229, %r11225, %r11224, 30;
	mov.b64 	%rd16933, {%r11229, %r11228};
	xor.b64  	%rd16934, %rd16933, %rd16932;
	shf.l.wrap.b32 	%r11230, %r11224, %r11225, 25;
	shf.l.wrap.b32 	%r11231, %r11225, %r11224, 25;
	mov.b64 	%rd16935, {%r11231, %r11230};
	xor.b64  	%rd16936, %rd16934, %rd16935;
	xor.b64  	%rd16937, %rd16915, %rd16861;
	xor.b64  	%rd16938, %rd16915, %rd16888;
	and.b64  	%rd16939, %rd16938, %rd16937;
	xor.b64  	%rd16940, %rd16939, %rd16915;
	add.s64 	%rd16941, %rd16930, %rd16940;
	add.s64 	%rd16942, %rd16941, %rd16936;
	add.s32 	%r11232, %r14478, 8;
	mul.wide.s32 	%rd16943, %r11232, 8;
	add.s64 	%rd16944, %rd16727, %rd16943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11233,%dummy}, %rd16931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11234}, %rd16931;
	}
	shf.r.wrap.b32 	%r11235, %r11234, %r11233, 14;
	shf.r.wrap.b32 	%r11236, %r11233, %r11234, 14;
	mov.b64 	%rd16945, {%r11236, %r11235};
	shf.r.wrap.b32 	%r11237, %r11234, %r11233, 18;
	shf.r.wrap.b32 	%r11238, %r11233, %r11234, 18;
	mov.b64 	%rd16946, {%r11238, %r11237};
	xor.b64  	%rd16947, %rd16946, %rd16945;
	shf.l.wrap.b32 	%r11239, %r11233, %r11234, 23;
	shf.l.wrap.b32 	%r11240, %r11234, %r11233, 23;
	mov.b64 	%rd16948, {%r11240, %r11239};
	xor.b64  	%rd16949, %rd16947, %rd16948;
	xor.b64  	%rd16950, %rd16904, %rd16877;
	and.b64  	%rd16951, %rd16931, %rd16950;
	xor.b64  	%rd16952, %rd16951, %rd16877;
	add.s64 	%rd16953, %rd16850, %rd21724;
	ld.const.u64 	%rd16954, [%rd16944];
	add.s64 	%rd16955, %rd16953, %rd16954;
	add.s64 	%rd16956, %rd16955, %rd16952;
	add.s64 	%rd16957, %rd16956, %rd16949;
	add.s64 	%rd16958, %rd16957, %rd16861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11241,%dummy}, %rd16942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11242}, %rd16942;
	}
	shf.r.wrap.b32 	%r11243, %r11242, %r11241, 28;
	shf.r.wrap.b32 	%r11244, %r11241, %r11242, 28;
	mov.b64 	%rd16959, {%r11244, %r11243};
	shf.l.wrap.b32 	%r11245, %r11241, %r11242, 30;
	shf.l.wrap.b32 	%r11246, %r11242, %r11241, 30;
	mov.b64 	%rd16960, {%r11246, %r11245};
	xor.b64  	%rd16961, %rd16960, %rd16959;
	shf.l.wrap.b32 	%r11247, %r11241, %r11242, 25;
	shf.l.wrap.b32 	%r11248, %r11242, %r11241, 25;
	mov.b64 	%rd16962, {%r11248, %r11247};
	xor.b64  	%rd16963, %rd16961, %rd16962;
	xor.b64  	%rd16964, %rd16942, %rd16888;
	xor.b64  	%rd16965, %rd16942, %rd16915;
	and.b64  	%rd16966, %rd16965, %rd16964;
	xor.b64  	%rd16967, %rd16966, %rd16942;
	add.s64 	%rd16968, %rd16957, %rd16967;
	add.s64 	%rd16969, %rd16968, %rd16963;
	add.s32 	%r11249, %r14478, 9;
	mul.wide.s32 	%rd16970, %r11249, 8;
	add.s64 	%rd16971, %rd16727, %rd16970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11250,%dummy}, %rd16958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11251}, %rd16958;
	}
	shf.r.wrap.b32 	%r11252, %r11251, %r11250, 14;
	shf.r.wrap.b32 	%r11253, %r11250, %r11251, 14;
	mov.b64 	%rd16972, {%r11253, %r11252};
	shf.r.wrap.b32 	%r11254, %r11251, %r11250, 18;
	shf.r.wrap.b32 	%r11255, %r11250, %r11251, 18;
	mov.b64 	%rd16973, {%r11255, %r11254};
	xor.b64  	%rd16974, %rd16973, %rd16972;
	shf.l.wrap.b32 	%r11256, %r11250, %r11251, 23;
	shf.l.wrap.b32 	%r11257, %r11251, %r11250, 23;
	mov.b64 	%rd16975, {%r11257, %r11256};
	xor.b64  	%rd16976, %rd16974, %rd16975;
	xor.b64  	%rd16977, %rd16931, %rd16904;
	and.b64  	%rd16978, %rd16958, %rd16977;
	xor.b64  	%rd16979, %rd16978, %rd16904;
	add.s64 	%rd16980, %rd16877, %rd21723;
	ld.const.u64 	%rd16981, [%rd16971];
	add.s64 	%rd16982, %rd16980, %rd16981;
	add.s64 	%rd16983, %rd16982, %rd16979;
	add.s64 	%rd16984, %rd16983, %rd16976;
	add.s64 	%rd16985, %rd16984, %rd16888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11258,%dummy}, %rd16969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11259}, %rd16969;
	}
	shf.r.wrap.b32 	%r11260, %r11259, %r11258, 28;
	shf.r.wrap.b32 	%r11261, %r11258, %r11259, 28;
	mov.b64 	%rd16986, {%r11261, %r11260};
	shf.l.wrap.b32 	%r11262, %r11258, %r11259, 30;
	shf.l.wrap.b32 	%r11263, %r11259, %r11258, 30;
	mov.b64 	%rd16987, {%r11263, %r11262};
	xor.b64  	%rd16988, %rd16987, %rd16986;
	shf.l.wrap.b32 	%r11264, %r11258, %r11259, 25;
	shf.l.wrap.b32 	%r11265, %r11259, %r11258, 25;
	mov.b64 	%rd16989, {%r11265, %r11264};
	xor.b64  	%rd16990, %rd16988, %rd16989;
	xor.b64  	%rd16991, %rd16969, %rd16915;
	xor.b64  	%rd16992, %rd16969, %rd16942;
	and.b64  	%rd16993, %rd16992, %rd16991;
	xor.b64  	%rd16994, %rd16993, %rd16969;
	add.s64 	%rd16995, %rd16984, %rd16994;
	add.s64 	%rd16996, %rd16995, %rd16990;
	add.s32 	%r11266, %r14478, 10;
	mul.wide.s32 	%rd16997, %r11266, 8;
	add.s64 	%rd16998, %rd16727, %rd16997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11267,%dummy}, %rd16985;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11268}, %rd16985;
	}
	shf.r.wrap.b32 	%r11269, %r11268, %r11267, 14;
	shf.r.wrap.b32 	%r11270, %r11267, %r11268, 14;
	mov.b64 	%rd16999, {%r11270, %r11269};
	shf.r.wrap.b32 	%r11271, %r11268, %r11267, 18;
	shf.r.wrap.b32 	%r11272, %r11267, %r11268, 18;
	mov.b64 	%rd17000, {%r11272, %r11271};
	xor.b64  	%rd17001, %rd17000, %rd16999;
	shf.l.wrap.b32 	%r11273, %r11267, %r11268, 23;
	shf.l.wrap.b32 	%r11274, %r11268, %r11267, 23;
	mov.b64 	%rd17002, {%r11274, %r11273};
	xor.b64  	%rd17003, %rd17001, %rd17002;
	xor.b64  	%rd17004, %rd16958, %rd16931;
	and.b64  	%rd17005, %rd16985, %rd17004;
	xor.b64  	%rd17006, %rd17005, %rd16931;
	add.s64 	%rd17007, %rd16904, %rd21722;
	ld.const.u64 	%rd17008, [%rd16998];
	add.s64 	%rd17009, %rd17007, %rd17008;
	add.s64 	%rd17010, %rd17009, %rd17006;
	add.s64 	%rd17011, %rd17010, %rd17003;
	add.s64 	%rd17012, %rd17011, %rd16915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11275,%dummy}, %rd16996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11276}, %rd16996;
	}
	shf.r.wrap.b32 	%r11277, %r11276, %r11275, 28;
	shf.r.wrap.b32 	%r11278, %r11275, %r11276, 28;
	mov.b64 	%rd17013, {%r11278, %r11277};
	shf.l.wrap.b32 	%r11279, %r11275, %r11276, 30;
	shf.l.wrap.b32 	%r11280, %r11276, %r11275, 30;
	mov.b64 	%rd17014, {%r11280, %r11279};
	xor.b64  	%rd17015, %rd17014, %rd17013;
	shf.l.wrap.b32 	%r11281, %r11275, %r11276, 25;
	shf.l.wrap.b32 	%r11282, %r11276, %r11275, 25;
	mov.b64 	%rd17016, {%r11282, %r11281};
	xor.b64  	%rd17017, %rd17015, %rd17016;
	xor.b64  	%rd17018, %rd16996, %rd16942;
	xor.b64  	%rd17019, %rd16996, %rd16969;
	and.b64  	%rd17020, %rd17019, %rd17018;
	xor.b64  	%rd17021, %rd17020, %rd16996;
	add.s64 	%rd17022, %rd17011, %rd17021;
	add.s64 	%rd17023, %rd17022, %rd17017;
	add.s32 	%r11283, %r14478, 11;
	mul.wide.s32 	%rd17024, %r11283, 8;
	add.s64 	%rd17025, %rd16727, %rd17024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11284,%dummy}, %rd17012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11285}, %rd17012;
	}
	shf.r.wrap.b32 	%r11286, %r11285, %r11284, 14;
	shf.r.wrap.b32 	%r11287, %r11284, %r11285, 14;
	mov.b64 	%rd17026, {%r11287, %r11286};
	shf.r.wrap.b32 	%r11288, %r11285, %r11284, 18;
	shf.r.wrap.b32 	%r11289, %r11284, %r11285, 18;
	mov.b64 	%rd17027, {%r11289, %r11288};
	xor.b64  	%rd17028, %rd17027, %rd17026;
	shf.l.wrap.b32 	%r11290, %r11284, %r11285, 23;
	shf.l.wrap.b32 	%r11291, %r11285, %r11284, 23;
	mov.b64 	%rd17029, {%r11291, %r11290};
	xor.b64  	%rd17030, %rd17028, %rd17029;
	xor.b64  	%rd17031, %rd16985, %rd16958;
	and.b64  	%rd17032, %rd17012, %rd17031;
	xor.b64  	%rd17033, %rd17032, %rd16958;
	add.s64 	%rd17034, %rd16931, %rd21721;
	ld.const.u64 	%rd17035, [%rd17025];
	add.s64 	%rd17036, %rd17034, %rd17035;
	add.s64 	%rd17037, %rd17036, %rd17033;
	add.s64 	%rd17038, %rd17037, %rd17030;
	add.s64 	%rd17039, %rd17038, %rd16942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11292,%dummy}, %rd17023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11293}, %rd17023;
	}
	shf.r.wrap.b32 	%r11294, %r11293, %r11292, 28;
	shf.r.wrap.b32 	%r11295, %r11292, %r11293, 28;
	mov.b64 	%rd17040, {%r11295, %r11294};
	shf.l.wrap.b32 	%r11296, %r11292, %r11293, 30;
	shf.l.wrap.b32 	%r11297, %r11293, %r11292, 30;
	mov.b64 	%rd17041, {%r11297, %r11296};
	xor.b64  	%rd17042, %rd17041, %rd17040;
	shf.l.wrap.b32 	%r11298, %r11292, %r11293, 25;
	shf.l.wrap.b32 	%r11299, %r11293, %r11292, 25;
	mov.b64 	%rd17043, {%r11299, %r11298};
	xor.b64  	%rd17044, %rd17042, %rd17043;
	xor.b64  	%rd17045, %rd17023, %rd16969;
	xor.b64  	%rd17046, %rd17023, %rd16996;
	and.b64  	%rd17047, %rd17046, %rd17045;
	xor.b64  	%rd17048, %rd17047, %rd17023;
	add.s64 	%rd17049, %rd17038, %rd17048;
	add.s64 	%rd17050, %rd17049, %rd17044;
	add.s32 	%r11300, %r14478, 12;
	mul.wide.s32 	%rd17051, %r11300, 8;
	add.s64 	%rd17052, %rd16727, %rd17051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11301,%dummy}, %rd17039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11302}, %rd17039;
	}
	shf.r.wrap.b32 	%r11303, %r11302, %r11301, 14;
	shf.r.wrap.b32 	%r11304, %r11301, %r11302, 14;
	mov.b64 	%rd17053, {%r11304, %r11303};
	shf.r.wrap.b32 	%r11305, %r11302, %r11301, 18;
	shf.r.wrap.b32 	%r11306, %r11301, %r11302, 18;
	mov.b64 	%rd17054, {%r11306, %r11305};
	xor.b64  	%rd17055, %rd17054, %rd17053;
	shf.l.wrap.b32 	%r11307, %r11301, %r11302, 23;
	shf.l.wrap.b32 	%r11308, %r11302, %r11301, 23;
	mov.b64 	%rd17056, {%r11308, %r11307};
	xor.b64  	%rd17057, %rd17055, %rd17056;
	xor.b64  	%rd17058, %rd17012, %rd16985;
	and.b64  	%rd17059, %rd17039, %rd17058;
	xor.b64  	%rd17060, %rd17059, %rd16985;
	add.s64 	%rd17061, %rd16958, %rd21720;
	ld.const.u64 	%rd17062, [%rd17052];
	add.s64 	%rd17063, %rd17061, %rd17062;
	add.s64 	%rd17064, %rd17063, %rd17060;
	add.s64 	%rd17065, %rd17064, %rd17057;
	add.s64 	%rd21732, %rd17065, %rd16969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11309,%dummy}, %rd17050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11310}, %rd17050;
	}
	shf.r.wrap.b32 	%r11311, %r11310, %r11309, 28;
	shf.r.wrap.b32 	%r11312, %r11309, %r11310, 28;
	mov.b64 	%rd17066, {%r11312, %r11311};
	shf.l.wrap.b32 	%r11313, %r11309, %r11310, 30;
	shf.l.wrap.b32 	%r11314, %r11310, %r11309, 30;
	mov.b64 	%rd17067, {%r11314, %r11313};
	xor.b64  	%rd17068, %rd17067, %rd17066;
	shf.l.wrap.b32 	%r11315, %r11309, %r11310, 25;
	shf.l.wrap.b32 	%r11316, %r11310, %r11309, 25;
	mov.b64 	%rd17069, {%r11316, %r11315};
	xor.b64  	%rd17070, %rd17068, %rd17069;
	xor.b64  	%rd17071, %rd17050, %rd16996;
	xor.b64  	%rd17072, %rd17050, %rd17023;
	and.b64  	%rd17073, %rd17072, %rd17071;
	xor.b64  	%rd17074, %rd17073, %rd17050;
	add.s64 	%rd17075, %rd17065, %rd17074;
	add.s64 	%rd21728, %rd17075, %rd17070;
	add.s32 	%r11317, %r14478, 13;
	mul.wide.s32 	%rd17076, %r11317, 8;
	add.s64 	%rd17077, %rd16727, %rd17076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11318,%dummy}, %rd21732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11319}, %rd21732;
	}
	shf.r.wrap.b32 	%r11320, %r11319, %r11318, 14;
	shf.r.wrap.b32 	%r11321, %r11318, %r11319, 14;
	mov.b64 	%rd17078, {%r11321, %r11320};
	shf.r.wrap.b32 	%r11322, %r11319, %r11318, 18;
	shf.r.wrap.b32 	%r11323, %r11318, %r11319, 18;
	mov.b64 	%rd17079, {%r11323, %r11322};
	xor.b64  	%rd17080, %rd17079, %rd17078;
	shf.l.wrap.b32 	%r11324, %r11318, %r11319, 23;
	shf.l.wrap.b32 	%r11325, %r11319, %r11318, 23;
	mov.b64 	%rd17081, {%r11325, %r11324};
	xor.b64  	%rd17082, %rd17080, %rd17081;
	xor.b64  	%rd17083, %rd17039, %rd17012;
	and.b64  	%rd17084, %rd21732, %rd17083;
	xor.b64  	%rd17085, %rd17084, %rd17012;
	add.s64 	%rd17086, %rd16985, %rd21719;
	ld.const.u64 	%rd17087, [%rd17077];
	add.s64 	%rd17088, %rd17086, %rd17087;
	add.s64 	%rd17089, %rd17088, %rd17085;
	add.s64 	%rd17090, %rd17089, %rd17082;
	add.s64 	%rd21731, %rd17090, %rd16996;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11326,%dummy}, %rd21728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11327}, %rd21728;
	}
	shf.r.wrap.b32 	%r11328, %r11327, %r11326, 28;
	shf.r.wrap.b32 	%r11329, %r11326, %r11327, 28;
	mov.b64 	%rd17091, {%r11329, %r11328};
	shf.l.wrap.b32 	%r11330, %r11326, %r11327, 30;
	shf.l.wrap.b32 	%r11331, %r11327, %r11326, 30;
	mov.b64 	%rd17092, {%r11331, %r11330};
	xor.b64  	%rd17093, %rd17092, %rd17091;
	shf.l.wrap.b32 	%r11332, %r11326, %r11327, 25;
	shf.l.wrap.b32 	%r11333, %r11327, %r11326, 25;
	mov.b64 	%rd17094, {%r11333, %r11332};
	xor.b64  	%rd17095, %rd17093, %rd17094;
	xor.b64  	%rd17096, %rd21728, %rd17023;
	xor.b64  	%rd17097, %rd21728, %rd17050;
	and.b64  	%rd17098, %rd17097, %rd17096;
	xor.b64  	%rd17099, %rd17098, %rd21728;
	add.s64 	%rd17100, %rd17090, %rd17099;
	add.s64 	%rd21727, %rd17100, %rd17095;
	add.s32 	%r11334, %r14478, 14;
	mul.wide.s32 	%rd17101, %r11334, 8;
	add.s64 	%rd17102, %rd16727, %rd17101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11335,%dummy}, %rd21731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11336}, %rd21731;
	}
	shf.r.wrap.b32 	%r11337, %r11336, %r11335, 14;
	shf.r.wrap.b32 	%r11338, %r11335, %r11336, 14;
	mov.b64 	%rd17103, {%r11338, %r11337};
	shf.r.wrap.b32 	%r11339, %r11336, %r11335, 18;
	shf.r.wrap.b32 	%r11340, %r11335, %r11336, 18;
	mov.b64 	%rd17104, {%r11340, %r11339};
	xor.b64  	%rd17105, %rd17104, %rd17103;
	shf.l.wrap.b32 	%r11341, %r11335, %r11336, 23;
	shf.l.wrap.b32 	%r11342, %r11336, %r11335, 23;
	mov.b64 	%rd17106, {%r11342, %r11341};
	xor.b64  	%rd17107, %rd17105, %rd17106;
	xor.b64  	%rd17108, %rd21732, %rd17039;
	and.b64  	%rd17109, %rd21731, %rd17108;
	xor.b64  	%rd17110, %rd17109, %rd17039;
	add.s64 	%rd17111, %rd17012, %rd21718;
	ld.const.u64 	%rd17112, [%rd17102];
	add.s64 	%rd17113, %rd17111, %rd17112;
	add.s64 	%rd17114, %rd17113, %rd17110;
	add.s64 	%rd17115, %rd17114, %rd17107;
	add.s64 	%rd21730, %rd17115, %rd17023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11343,%dummy}, %rd21727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11344}, %rd21727;
	}
	shf.r.wrap.b32 	%r11345, %r11344, %r11343, 28;
	shf.r.wrap.b32 	%r11346, %r11343, %r11344, 28;
	mov.b64 	%rd17116, {%r11346, %r11345};
	shf.l.wrap.b32 	%r11347, %r11343, %r11344, 30;
	shf.l.wrap.b32 	%r11348, %r11344, %r11343, 30;
	mov.b64 	%rd17117, {%r11348, %r11347};
	xor.b64  	%rd17118, %rd17117, %rd17116;
	shf.l.wrap.b32 	%r11349, %r11343, %r11344, 25;
	shf.l.wrap.b32 	%r11350, %r11344, %r11343, 25;
	mov.b64 	%rd17119, {%r11350, %r11349};
	xor.b64  	%rd17120, %rd17118, %rd17119;
	xor.b64  	%rd17121, %rd21727, %rd17050;
	xor.b64  	%rd17122, %rd21727, %rd21728;
	and.b64  	%rd17123, %rd17122, %rd17121;
	xor.b64  	%rd17124, %rd17123, %rd21727;
	add.s64 	%rd17125, %rd17115, %rd17124;
	add.s64 	%rd21726, %rd17125, %rd17120;
	add.s32 	%r11351, %r14478, 15;
	mul.wide.s32 	%rd17126, %r11351, 8;
	add.s64 	%rd17127, %rd16727, %rd17126;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11352,%dummy}, %rd21730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11353}, %rd21730;
	}
	shf.r.wrap.b32 	%r11354, %r11353, %r11352, 14;
	shf.r.wrap.b32 	%r11355, %r11352, %r11353, 14;
	mov.b64 	%rd17128, {%r11355, %r11354};
	shf.r.wrap.b32 	%r11356, %r11353, %r11352, 18;
	shf.r.wrap.b32 	%r11357, %r11352, %r11353, 18;
	mov.b64 	%rd17129, {%r11357, %r11356};
	xor.b64  	%rd17130, %rd17129, %rd17128;
	shf.l.wrap.b32 	%r11358, %r11352, %r11353, 23;
	shf.l.wrap.b32 	%r11359, %r11353, %r11352, 23;
	mov.b64 	%rd17131, {%r11359, %r11358};
	xor.b64  	%rd17132, %rd17130, %rd17131;
	xor.b64  	%rd17133, %rd21731, %rd21732;
	and.b64  	%rd17134, %rd21730, %rd17133;
	xor.b64  	%rd17135, %rd17134, %rd21732;
	add.s64 	%rd17136, %rd17039, %rd21717;
	ld.const.u64 	%rd17137, [%rd17127];
	add.s64 	%rd17138, %rd17136, %rd17137;
	add.s64 	%rd17139, %rd17138, %rd17135;
	add.s64 	%rd17140, %rd17139, %rd17132;
	add.s64 	%rd21729, %rd17140, %rd17050;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11360,%dummy}, %rd21726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11361}, %rd21726;
	}
	shf.r.wrap.b32 	%r11362, %r11361, %r11360, 28;
	shf.r.wrap.b32 	%r11363, %r11360, %r11361, 28;
	mov.b64 	%rd17141, {%r11363, %r11362};
	shf.l.wrap.b32 	%r11364, %r11360, %r11361, 30;
	shf.l.wrap.b32 	%r11365, %r11361, %r11360, 30;
	mov.b64 	%rd17142, {%r11365, %r11364};
	xor.b64  	%rd17143, %rd17142, %rd17141;
	shf.l.wrap.b32 	%r11366, %r11360, %r11361, 25;
	shf.l.wrap.b32 	%r11367, %r11361, %r11360, 25;
	mov.b64 	%rd17144, {%r11367, %r11366};
	xor.b64  	%rd17145, %rd17143, %rd17144;
	xor.b64  	%rd17146, %rd21726, %rd21728;
	xor.b64  	%rd17147, %rd21726, %rd21727;
	and.b64  	%rd17148, %rd17147, %rd17146;
	xor.b64  	%rd17149, %rd17148, %rd21726;
	add.s64 	%rd17150, %rd17140, %rd17149;
	add.s64 	%rd21725, %rd17150, %rd17145;
	add.s32 	%r14478, %r14478, 16;
	setp.lt.s32	%p191, %r14478, 80;
	@%p191 bra 	BB1_302;

	add.s64 	%rd21748, %rd21725, %rd1331;
	st.local.u64 	[%rd1], %rd21748;
	add.s64 	%rd21747, %rd21726, %rd1333;
	st.local.u64 	[%rd1+8], %rd21747;
	add.s64 	%rd21746, %rd21727, %rd1332;
	st.local.u64 	[%rd1+16], %rd21746;
	add.s64 	%rd21745, %rd21728, %rd1330;
	st.local.u64 	[%rd1+24], %rd21745;
	add.s64 	%rd21744, %rd21729, %rd1326;
	st.local.u64 	[%rd1+32], %rd21744;
	add.s64 	%rd21743, %rd21730, %rd1328;
	st.local.u64 	[%rd1+40], %rd21743;
	add.s64 	%rd21742, %rd21731, %rd1327;
	st.local.u64 	[%rd1+48], %rd21742;
	add.s64 	%rd21741, %rd21732, %rd1329;
	st.local.u64 	[%rd1+56], %rd21741;
	mov.u64 	%rd21749, 0;
	st.local.u64 	[%rd179], %rd21749;
	st.local.u64 	[%rd265], %rd21749;
	st.local.u64 	[%rd265+8], %rd21749;
	st.local.u64 	[%rd265+16], %rd21749;
	st.local.u64 	[%rd265+24], %rd21749;
	st.local.u64 	[%rd265+32], %rd21749;
	st.local.u64 	[%rd265+40], %rd21749;
	st.local.u64 	[%rd265+48], %rd21749;
	st.local.u64 	[%rd265+56], %rd21749;
	st.local.u64 	[%rd265+64], %rd21749;
	st.local.u64 	[%rd265+72], %rd21749;
	st.local.u64 	[%rd265+80], %rd21749;
	st.local.u64 	[%rd265+88], %rd21749;
	st.local.u64 	[%rd265+96], %rd21749;
	st.local.u64 	[%rd265+104], %rd21749;
	st.local.u64 	[%rd265+112], %rd21749;
	mov.u64 	%rd21750, %rd21749;
	mov.u64 	%rd21751, %rd21749;
	mov.u64 	%rd21752, %rd21749;
	mov.u64 	%rd21753, %rd21749;
	mov.u64 	%rd21754, %rd21749;
	mov.u64 	%rd21755, %rd21749;
	mov.u64 	%rd21756, %rd21749;
	mov.u64 	%rd21757, %rd21749;
	mov.u64 	%rd21758, %rd21749;
	mov.u64 	%rd21759, %rd21749;
	mov.u64 	%rd21760, %rd21749;
	mov.u64 	%rd21761, %rd21749;
	mov.u64 	%rd21762, %rd21749;
	mov.u64 	%rd21763, %rd21749;
	bra.uni 	BB1_304;

BB1_300:
	ld.local.u64 	%rd21762, [%rd265];
	ld.local.u64 	%rd21761, [%rd265+8];
	ld.local.u64 	%rd21760, [%rd265+16];
	ld.local.u64 	%rd21759, [%rd265+24];
	ld.local.u64 	%rd21758, [%rd265+32];
	ld.local.u64 	%rd21757, [%rd265+40];
	ld.local.u64 	%rd21756, [%rd265+48];
	ld.local.u64 	%rd21755, [%rd265+56];
	ld.local.u64 	%rd21754, [%rd265+64];
	ld.local.u64 	%rd21753, [%rd265+72];
	ld.local.u64 	%rd21752, [%rd265+80];
	ld.local.u64 	%rd21751, [%rd265+88];
	ld.local.u64 	%rd21750, [%rd265+96];
	ld.local.u64 	%rd21749, [%rd265+104];
	ld.local.u64 	%rd21748, [%rd1];
	ld.local.u64 	%rd21747, [%rd1+8];
	ld.local.u64 	%rd21746, [%rd1+16];
	ld.local.u64 	%rd21745, [%rd1+24];
	ld.local.u64 	%rd21744, [%rd1+32];
	ld.local.u64 	%rd21743, [%rd1+40];
	ld.local.u64 	%rd21742, [%rd1+48];
	ld.local.u64 	%rd21741, [%rd1+56];

BB1_304:
	mov.u64 	%rd21764, k_sha512;
	ld.local.u32 	%r11369, [%rd1+192];
	shl.b32 	%r11370, %r11369, 3;
	cvt.s64.s32	%rd17167, %r11370;
	st.local.u64 	[%rd265+112], %rd17167;
	shr.u64 	%rd17168, %rd21763, 32;
	shr.u64 	%rd17169, %rd21762, 32;
	shr.u64 	%rd17170, %rd21761, 32;
	shr.u64 	%rd17171, %rd21760, 32;
	shr.u64 	%rd17172, %rd21759, 32;
	shr.u64 	%rd17173, %rd21758, 32;
	shr.u64 	%rd17174, %rd21757, 32;
	shr.u64 	%rd17175, %rd21756, 32;
	shr.u64 	%rd17176, %rd21755, 32;
	shr.u64 	%rd17177, %rd21754, 32;
	shr.u64 	%rd17178, %rd21753, 32;
	shr.u64 	%rd17179, %rd21752, 32;
	shr.u64 	%rd17180, %rd21751, 32;
	shr.u64 	%rd17181, %rd21750, 32;
	shr.u64 	%rd17182, %rd21749, 32;
	shr.u64 	%rd17183, %rd17167, 32;
	bfi.b64 	%rd21781, %rd17168, %rd21763, 32, 32;
	bfi.b64 	%rd21782, %rd17169, %rd21762, 32, 32;
	bfi.b64 	%rd21783, %rd17170, %rd21761, 32, 32;
	bfi.b64 	%rd21784, %rd17171, %rd21760, 32, 32;
	bfi.b64 	%rd21785, %rd17172, %rd21759, 32, 32;
	bfi.b64 	%rd21786, %rd17173, %rd21758, 32, 32;
	bfi.b64 	%rd21787, %rd17174, %rd21757, 32, 32;
	bfi.b64 	%rd21788, %rd17175, %rd21756, 32, 32;
	bfi.b64 	%rd21772, %rd17176, %rd21755, 32, 32;
	bfi.b64 	%rd21771, %rd17177, %rd21754, 32, 32;
	bfi.b64 	%rd21770, %rd17178, %rd21753, 32, 32;
	bfi.b64 	%rd21769, %rd17179, %rd21752, 32, 32;
	bfi.b64 	%rd21768, %rd17180, %rd21751, 32, 32;
	bfi.b64 	%rd21767, %rd17181, %rd21750, 32, 32;
	bfi.b64 	%rd21766, %rd17182, %rd21749, 32, 32;
	cvt.u32.u64	%r11371, %rd17183;
	mov.b64	%rd21765, {%r11370, %r11371};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11372,%dummy}, %rd21744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11373}, %rd21744;
	}
	shf.r.wrap.b32 	%r11374, %r11373, %r11372, 18;
	shf.r.wrap.b32 	%r11375, %r11372, %r11373, 18;
	mov.b64 	%rd17184, {%r11375, %r11374};
	shf.r.wrap.b32 	%r11376, %r11373, %r11372, 14;
	shf.r.wrap.b32 	%r11377, %r11372, %r11373, 14;
	mov.b64 	%rd17185, {%r11377, %r11376};
	xor.b64  	%rd17186, %rd17184, %rd17185;
	shf.l.wrap.b32 	%r11378, %r11372, %r11373, 23;
	shf.l.wrap.b32 	%r11379, %r11373, %r11372, 23;
	mov.b64 	%rd17187, {%r11379, %r11378};
	xor.b64  	%rd17188, %rd17186, %rd17187;
	xor.b64  	%rd17189, %rd21743, %rd21742;
	and.b64  	%rd17190, %rd17189, %rd21744;
	xor.b64  	%rd17191, %rd17190, %rd21742;
	add.s64 	%rd17192, %rd21741, %rd21452;
	add.s64 	%rd17193, %rd17192, %rd17191;
	add.s64 	%rd17194, %rd17193, %rd21781;
	add.s64 	%rd17195, %rd17194, %rd17188;
	add.s64 	%rd17196, %rd17195, %rd21745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11380}, %rd21748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11381,%dummy}, %rd21748;
	}
	shf.l.wrap.b32 	%r11382, %r11381, %r11380, 30;
	shf.l.wrap.b32 	%r11383, %r11380, %r11381, 30;
	mov.b64 	%rd17197, {%r11383, %r11382};
	shf.r.wrap.b32 	%r11384, %r11380, %r11381, 28;
	shf.r.wrap.b32 	%r11385, %r11381, %r11380, 28;
	mov.b64 	%rd17198, {%r11385, %r11384};
	xor.b64  	%rd17199, %rd17197, %rd17198;
	shf.l.wrap.b32 	%r11386, %r11381, %r11380, 25;
	shf.l.wrap.b32 	%r11387, %r11380, %r11381, 25;
	mov.b64 	%rd17200, {%r11387, %r11386};
	xor.b64  	%rd17201, %rd17199, %rd17200;
	xor.b64  	%rd17202, %rd21748, %rd21747;
	xor.b64  	%rd17203, %rd21748, %rd21746;
	and.b64  	%rd17204, %rd17203, %rd17202;
	xor.b64  	%rd17205, %rd17204, %rd21748;
	add.s64 	%rd17206, %rd17195, %rd17205;
	add.s64 	%rd17207, %rd17206, %rd17201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11388,%dummy}, %rd17196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11389}, %rd17196;
	}
	shf.r.wrap.b32 	%r11390, %r11389, %r11388, 14;
	shf.r.wrap.b32 	%r11391, %r11388, %r11389, 14;
	mov.b64 	%rd17208, {%r11391, %r11390};
	shf.r.wrap.b32 	%r11392, %r11389, %r11388, 18;
	shf.r.wrap.b32 	%r11393, %r11388, %r11389, 18;
	mov.b64 	%rd17209, {%r11393, %r11392};
	xor.b64  	%rd17210, %rd17209, %rd17208;
	shf.l.wrap.b32 	%r11394, %r11388, %r11389, 23;
	shf.l.wrap.b32 	%r11395, %r11389, %r11388, 23;
	mov.b64 	%rd17211, {%r11395, %r11394};
	xor.b64  	%rd17212, %rd17210, %rd17211;
	xor.b64  	%rd17213, %rd21744, %rd21743;
	and.b64  	%rd17214, %rd17196, %rd17213;
	xor.b64  	%rd17215, %rd17214, %rd21743;
	add.s64 	%rd17216, %rd21742, %rd21451;
	add.s64 	%rd17217, %rd17216, %rd21782;
	add.s64 	%rd17218, %rd17217, %rd17215;
	add.s64 	%rd17219, %rd17218, %rd17212;
	add.s64 	%rd17220, %rd17219, %rd21746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11396,%dummy}, %rd17207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11397}, %rd17207;
	}
	shf.r.wrap.b32 	%r11398, %r11397, %r11396, 28;
	shf.r.wrap.b32 	%r11399, %r11396, %r11397, 28;
	mov.b64 	%rd17221, {%r11399, %r11398};
	shf.l.wrap.b32 	%r11400, %r11396, %r11397, 30;
	shf.l.wrap.b32 	%r11401, %r11397, %r11396, 30;
	mov.b64 	%rd17222, {%r11401, %r11400};
	xor.b64  	%rd17223, %rd17222, %rd17221;
	shf.l.wrap.b32 	%r11402, %r11396, %r11397, 25;
	shf.l.wrap.b32 	%r11403, %r11397, %r11396, 25;
	mov.b64 	%rd17224, {%r11403, %r11402};
	xor.b64  	%rd17225, %rd17223, %rd17224;
	xor.b64  	%rd17226, %rd17207, %rd21747;
	xor.b64  	%rd17227, %rd17207, %rd21748;
	and.b64  	%rd17228, %rd17227, %rd17226;
	xor.b64  	%rd17229, %rd17228, %rd17207;
	add.s64 	%rd17230, %rd17219, %rd17229;
	add.s64 	%rd17231, %rd17230, %rd17225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11404,%dummy}, %rd17220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11405}, %rd17220;
	}
	shf.r.wrap.b32 	%r11406, %r11405, %r11404, 14;
	shf.r.wrap.b32 	%r11407, %r11404, %r11405, 14;
	mov.b64 	%rd17232, {%r11407, %r11406};
	shf.r.wrap.b32 	%r11408, %r11405, %r11404, 18;
	shf.r.wrap.b32 	%r11409, %r11404, %r11405, 18;
	mov.b64 	%rd17233, {%r11409, %r11408};
	xor.b64  	%rd17234, %rd17233, %rd17232;
	shf.l.wrap.b32 	%r11410, %r11404, %r11405, 23;
	shf.l.wrap.b32 	%r11411, %r11405, %r11404, 23;
	mov.b64 	%rd17235, {%r11411, %r11410};
	xor.b64  	%rd17236, %rd17234, %rd17235;
	xor.b64  	%rd17237, %rd17196, %rd21744;
	and.b64  	%rd17238, %rd17220, %rd17237;
	xor.b64  	%rd17239, %rd17238, %rd21744;
	add.s64 	%rd17240, %rd21743, %rd21450;
	add.s64 	%rd17241, %rd17240, %rd21783;
	add.s64 	%rd17242, %rd17241, %rd17239;
	add.s64 	%rd17243, %rd17242, %rd17236;
	add.s64 	%rd17244, %rd17243, %rd21747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11412,%dummy}, %rd17231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11413}, %rd17231;
	}
	shf.r.wrap.b32 	%r11414, %r11413, %r11412, 28;
	shf.r.wrap.b32 	%r11415, %r11412, %r11413, 28;
	mov.b64 	%rd17245, {%r11415, %r11414};
	shf.l.wrap.b32 	%r11416, %r11412, %r11413, 30;
	shf.l.wrap.b32 	%r11417, %r11413, %r11412, 30;
	mov.b64 	%rd17246, {%r11417, %r11416};
	xor.b64  	%rd17247, %rd17246, %rd17245;
	shf.l.wrap.b32 	%r11418, %r11412, %r11413, 25;
	shf.l.wrap.b32 	%r11419, %r11413, %r11412, 25;
	mov.b64 	%rd17248, {%r11419, %r11418};
	xor.b64  	%rd17249, %rd17247, %rd17248;
	xor.b64  	%rd17250, %rd17231, %rd21748;
	xor.b64  	%rd17251, %rd17231, %rd17207;
	and.b64  	%rd17252, %rd17251, %rd17250;
	xor.b64  	%rd17253, %rd17252, %rd17231;
	add.s64 	%rd17254, %rd17243, %rd17253;
	add.s64 	%rd17255, %rd17254, %rd17249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11420,%dummy}, %rd17244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11421}, %rd17244;
	}
	shf.r.wrap.b32 	%r11422, %r11421, %r11420, 14;
	shf.r.wrap.b32 	%r11423, %r11420, %r11421, 14;
	mov.b64 	%rd17256, {%r11423, %r11422};
	shf.r.wrap.b32 	%r11424, %r11421, %r11420, 18;
	shf.r.wrap.b32 	%r11425, %r11420, %r11421, 18;
	mov.b64 	%rd17257, {%r11425, %r11424};
	xor.b64  	%rd17258, %rd17257, %rd17256;
	shf.l.wrap.b32 	%r11426, %r11420, %r11421, 23;
	shf.l.wrap.b32 	%r11427, %r11421, %r11420, 23;
	mov.b64 	%rd17259, {%r11427, %r11426};
	xor.b64  	%rd17260, %rd17258, %rd17259;
	xor.b64  	%rd17261, %rd17220, %rd17196;
	and.b64  	%rd17262, %rd17244, %rd17261;
	xor.b64  	%rd17263, %rd17262, %rd17196;
	add.s64 	%rd17264, %rd21744, %rd21449;
	add.s64 	%rd17265, %rd17264, %rd21784;
	add.s64 	%rd17266, %rd17265, %rd17263;
	add.s64 	%rd17267, %rd17266, %rd17260;
	add.s64 	%rd17268, %rd17267, %rd21748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11428,%dummy}, %rd17255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11429}, %rd17255;
	}
	shf.r.wrap.b32 	%r11430, %r11429, %r11428, 28;
	shf.r.wrap.b32 	%r11431, %r11428, %r11429, 28;
	mov.b64 	%rd17269, {%r11431, %r11430};
	shf.l.wrap.b32 	%r11432, %r11428, %r11429, 30;
	shf.l.wrap.b32 	%r11433, %r11429, %r11428, 30;
	mov.b64 	%rd17270, {%r11433, %r11432};
	xor.b64  	%rd17271, %rd17270, %rd17269;
	shf.l.wrap.b32 	%r11434, %r11428, %r11429, 25;
	shf.l.wrap.b32 	%r11435, %r11429, %r11428, 25;
	mov.b64 	%rd17272, {%r11435, %r11434};
	xor.b64  	%rd17273, %rd17271, %rd17272;
	xor.b64  	%rd17274, %rd17255, %rd17207;
	xor.b64  	%rd17275, %rd17255, %rd17231;
	and.b64  	%rd17276, %rd17275, %rd17274;
	xor.b64  	%rd17277, %rd17276, %rd17255;
	add.s64 	%rd17278, %rd17267, %rd17277;
	add.s64 	%rd17279, %rd17278, %rd17273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11436,%dummy}, %rd17268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11437}, %rd17268;
	}
	shf.r.wrap.b32 	%r11438, %r11437, %r11436, 14;
	shf.r.wrap.b32 	%r11439, %r11436, %r11437, 14;
	mov.b64 	%rd17280, {%r11439, %r11438};
	shf.r.wrap.b32 	%r11440, %r11437, %r11436, 18;
	shf.r.wrap.b32 	%r11441, %r11436, %r11437, 18;
	mov.b64 	%rd17281, {%r11441, %r11440};
	xor.b64  	%rd17282, %rd17281, %rd17280;
	shf.l.wrap.b32 	%r11442, %r11436, %r11437, 23;
	shf.l.wrap.b32 	%r11443, %r11437, %r11436, 23;
	mov.b64 	%rd17283, {%r11443, %r11442};
	xor.b64  	%rd17284, %rd17282, %rd17283;
	xor.b64  	%rd17285, %rd17244, %rd17220;
	and.b64  	%rd17286, %rd17268, %rd17285;
	xor.b64  	%rd17287, %rd17286, %rd17220;
	add.s64 	%rd17288, %rd21785, %rd21448;
	add.s64 	%rd17289, %rd17288, %rd17196;
	add.s64 	%rd17290, %rd17289, %rd17287;
	add.s64 	%rd17291, %rd17290, %rd17284;
	add.s64 	%rd17292, %rd17291, %rd17207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11444,%dummy}, %rd17279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11445}, %rd17279;
	}
	shf.r.wrap.b32 	%r11446, %r11445, %r11444, 28;
	shf.r.wrap.b32 	%r11447, %r11444, %r11445, 28;
	mov.b64 	%rd17293, {%r11447, %r11446};
	shf.l.wrap.b32 	%r11448, %r11444, %r11445, 30;
	shf.l.wrap.b32 	%r11449, %r11445, %r11444, 30;
	mov.b64 	%rd17294, {%r11449, %r11448};
	xor.b64  	%rd17295, %rd17294, %rd17293;
	shf.l.wrap.b32 	%r11450, %r11444, %r11445, 25;
	shf.l.wrap.b32 	%r11451, %r11445, %r11444, 25;
	mov.b64 	%rd17296, {%r11451, %r11450};
	xor.b64  	%rd17297, %rd17295, %rd17296;
	xor.b64  	%rd17298, %rd17279, %rd17231;
	xor.b64  	%rd17299, %rd17279, %rd17255;
	and.b64  	%rd17300, %rd17299, %rd17298;
	xor.b64  	%rd17301, %rd17300, %rd17279;
	add.s64 	%rd17302, %rd17291, %rd17301;
	add.s64 	%rd17303, %rd17302, %rd17297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11452,%dummy}, %rd17292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11453}, %rd17292;
	}
	shf.r.wrap.b32 	%r11454, %r11453, %r11452, 14;
	shf.r.wrap.b32 	%r11455, %r11452, %r11453, 14;
	mov.b64 	%rd17304, {%r11455, %r11454};
	shf.r.wrap.b32 	%r11456, %r11453, %r11452, 18;
	shf.r.wrap.b32 	%r11457, %r11452, %r11453, 18;
	mov.b64 	%rd17305, {%r11457, %r11456};
	xor.b64  	%rd17306, %rd17305, %rd17304;
	shf.l.wrap.b32 	%r11458, %r11452, %r11453, 23;
	shf.l.wrap.b32 	%r11459, %r11453, %r11452, 23;
	mov.b64 	%rd17307, {%r11459, %r11458};
	xor.b64  	%rd17308, %rd17306, %rd17307;
	xor.b64  	%rd17309, %rd17268, %rd17244;
	and.b64  	%rd17310, %rd17292, %rd17309;
	xor.b64  	%rd17311, %rd17310, %rd17244;
	add.s64 	%rd17312, %rd21786, %rd21447;
	add.s64 	%rd17313, %rd17312, %rd17220;
	add.s64 	%rd17314, %rd17313, %rd17311;
	add.s64 	%rd17315, %rd17314, %rd17308;
	add.s64 	%rd17316, %rd17315, %rd17231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11460,%dummy}, %rd17303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11461}, %rd17303;
	}
	shf.r.wrap.b32 	%r11462, %r11461, %r11460, 28;
	shf.r.wrap.b32 	%r11463, %r11460, %r11461, 28;
	mov.b64 	%rd17317, {%r11463, %r11462};
	shf.l.wrap.b32 	%r11464, %r11460, %r11461, 30;
	shf.l.wrap.b32 	%r11465, %r11461, %r11460, 30;
	mov.b64 	%rd17318, {%r11465, %r11464};
	xor.b64  	%rd17319, %rd17318, %rd17317;
	shf.l.wrap.b32 	%r11466, %r11460, %r11461, 25;
	shf.l.wrap.b32 	%r11467, %r11461, %r11460, 25;
	mov.b64 	%rd17320, {%r11467, %r11466};
	xor.b64  	%rd17321, %rd17319, %rd17320;
	xor.b64  	%rd17322, %rd17303, %rd17255;
	xor.b64  	%rd17323, %rd17303, %rd17279;
	and.b64  	%rd17324, %rd17323, %rd17322;
	xor.b64  	%rd17325, %rd17324, %rd17303;
	add.s64 	%rd17326, %rd17315, %rd17325;
	add.s64 	%rd17327, %rd17326, %rd17321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11468,%dummy}, %rd17316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11469}, %rd17316;
	}
	shf.r.wrap.b32 	%r11470, %r11469, %r11468, 14;
	shf.r.wrap.b32 	%r11471, %r11468, %r11469, 14;
	mov.b64 	%rd17328, {%r11471, %r11470};
	shf.r.wrap.b32 	%r11472, %r11469, %r11468, 18;
	shf.r.wrap.b32 	%r11473, %r11468, %r11469, 18;
	mov.b64 	%rd17329, {%r11473, %r11472};
	xor.b64  	%rd17330, %rd17329, %rd17328;
	shf.l.wrap.b32 	%r11474, %r11468, %r11469, 23;
	shf.l.wrap.b32 	%r11475, %r11469, %r11468, 23;
	mov.b64 	%rd17331, {%r11475, %r11474};
	xor.b64  	%rd17332, %rd17330, %rd17331;
	xor.b64  	%rd17333, %rd17292, %rd17268;
	and.b64  	%rd17334, %rd17316, %rd17333;
	xor.b64  	%rd17335, %rd17334, %rd17268;
	add.s64 	%rd17336, %rd21787, %rd21446;
	add.s64 	%rd17337, %rd17336, %rd17244;
	add.s64 	%rd17338, %rd17337, %rd17335;
	add.s64 	%rd17339, %rd17338, %rd17332;
	add.s64 	%rd17340, %rd17339, %rd17255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11476,%dummy}, %rd17327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11477}, %rd17327;
	}
	shf.r.wrap.b32 	%r11478, %r11477, %r11476, 28;
	shf.r.wrap.b32 	%r11479, %r11476, %r11477, 28;
	mov.b64 	%rd17341, {%r11479, %r11478};
	shf.l.wrap.b32 	%r11480, %r11476, %r11477, 30;
	shf.l.wrap.b32 	%r11481, %r11477, %r11476, 30;
	mov.b64 	%rd17342, {%r11481, %r11480};
	xor.b64  	%rd17343, %rd17342, %rd17341;
	shf.l.wrap.b32 	%r11482, %r11476, %r11477, 25;
	shf.l.wrap.b32 	%r11483, %r11477, %r11476, 25;
	mov.b64 	%rd17344, {%r11483, %r11482};
	xor.b64  	%rd17345, %rd17343, %rd17344;
	xor.b64  	%rd17346, %rd17327, %rd17279;
	xor.b64  	%rd17347, %rd17327, %rd17303;
	and.b64  	%rd17348, %rd17347, %rd17346;
	xor.b64  	%rd17349, %rd17348, %rd17327;
	add.s64 	%rd17350, %rd17339, %rd17349;
	add.s64 	%rd17351, %rd17350, %rd17345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11484,%dummy}, %rd17340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11485}, %rd17340;
	}
	shf.r.wrap.b32 	%r11486, %r11485, %r11484, 14;
	shf.r.wrap.b32 	%r11487, %r11484, %r11485, 14;
	mov.b64 	%rd17352, {%r11487, %r11486};
	shf.r.wrap.b32 	%r11488, %r11485, %r11484, 18;
	shf.r.wrap.b32 	%r11489, %r11484, %r11485, 18;
	mov.b64 	%rd17353, {%r11489, %r11488};
	xor.b64  	%rd17354, %rd17353, %rd17352;
	shf.l.wrap.b32 	%r11490, %r11484, %r11485, 23;
	shf.l.wrap.b32 	%r11491, %r11485, %r11484, 23;
	mov.b64 	%rd17355, {%r11491, %r11490};
	xor.b64  	%rd17356, %rd17354, %rd17355;
	xor.b64  	%rd17357, %rd17316, %rd17292;
	and.b64  	%rd17358, %rd17340, %rd17357;
	xor.b64  	%rd17359, %rd17358, %rd17292;
	add.s64 	%rd17360, %rd21788, %rd21445;
	add.s64 	%rd17361, %rd17360, %rd17268;
	add.s64 	%rd17362, %rd17361, %rd17359;
	add.s64 	%rd17363, %rd17362, %rd17356;
	add.s64 	%rd17364, %rd17363, %rd17279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11492,%dummy}, %rd17351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11493}, %rd17351;
	}
	shf.r.wrap.b32 	%r11494, %r11493, %r11492, 28;
	shf.r.wrap.b32 	%r11495, %r11492, %r11493, 28;
	mov.b64 	%rd17365, {%r11495, %r11494};
	shf.l.wrap.b32 	%r11496, %r11492, %r11493, 30;
	shf.l.wrap.b32 	%r11497, %r11493, %r11492, 30;
	mov.b64 	%rd17366, {%r11497, %r11496};
	xor.b64  	%rd17367, %rd17366, %rd17365;
	shf.l.wrap.b32 	%r11498, %r11492, %r11493, 25;
	shf.l.wrap.b32 	%r11499, %r11493, %r11492, 25;
	mov.b64 	%rd17368, {%r11499, %r11498};
	xor.b64  	%rd17369, %rd17367, %rd17368;
	xor.b64  	%rd17370, %rd17351, %rd17303;
	xor.b64  	%rd17371, %rd17351, %rd17327;
	and.b64  	%rd17372, %rd17371, %rd17370;
	xor.b64  	%rd17373, %rd17372, %rd17351;
	add.s64 	%rd17374, %rd17363, %rd17373;
	add.s64 	%rd17375, %rd17374, %rd17369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11500,%dummy}, %rd17364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11501}, %rd17364;
	}
	shf.r.wrap.b32 	%r11502, %r11501, %r11500, 14;
	shf.r.wrap.b32 	%r11503, %r11500, %r11501, 14;
	mov.b64 	%rd17376, {%r11503, %r11502};
	shf.r.wrap.b32 	%r11504, %r11501, %r11500, 18;
	shf.r.wrap.b32 	%r11505, %r11500, %r11501, 18;
	mov.b64 	%rd17377, {%r11505, %r11504};
	xor.b64  	%rd17378, %rd17377, %rd17376;
	shf.l.wrap.b32 	%r11506, %r11500, %r11501, 23;
	shf.l.wrap.b32 	%r11507, %r11501, %r11500, 23;
	mov.b64 	%rd17379, {%r11507, %r11506};
	xor.b64  	%rd17380, %rd17378, %rd17379;
	xor.b64  	%rd17381, %rd17340, %rd17316;
	and.b64  	%rd17382, %rd17364, %rd17381;
	xor.b64  	%rd17383, %rd17382, %rd17316;
	add.s64 	%rd17384, %rd21772, %rd21444;
	add.s64 	%rd17385, %rd17384, %rd17292;
	add.s64 	%rd17386, %rd17385, %rd17383;
	add.s64 	%rd17387, %rd17386, %rd17380;
	add.s64 	%rd17388, %rd17387, %rd17303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11508,%dummy}, %rd17375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11509}, %rd17375;
	}
	shf.r.wrap.b32 	%r11510, %r11509, %r11508, 28;
	shf.r.wrap.b32 	%r11511, %r11508, %r11509, 28;
	mov.b64 	%rd17389, {%r11511, %r11510};
	shf.l.wrap.b32 	%r11512, %r11508, %r11509, 30;
	shf.l.wrap.b32 	%r11513, %r11509, %r11508, 30;
	mov.b64 	%rd17390, {%r11513, %r11512};
	xor.b64  	%rd17391, %rd17390, %rd17389;
	shf.l.wrap.b32 	%r11514, %r11508, %r11509, 25;
	shf.l.wrap.b32 	%r11515, %r11509, %r11508, 25;
	mov.b64 	%rd17392, {%r11515, %r11514};
	xor.b64  	%rd17393, %rd17391, %rd17392;
	xor.b64  	%rd17394, %rd17375, %rd17327;
	xor.b64  	%rd17395, %rd17375, %rd17351;
	and.b64  	%rd17396, %rd17395, %rd17394;
	xor.b64  	%rd17397, %rd17396, %rd17375;
	add.s64 	%rd17398, %rd17387, %rd17397;
	add.s64 	%rd17399, %rd17398, %rd17393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11516,%dummy}, %rd17388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11517}, %rd17388;
	}
	shf.r.wrap.b32 	%r11518, %r11517, %r11516, 14;
	shf.r.wrap.b32 	%r11519, %r11516, %r11517, 14;
	mov.b64 	%rd17400, {%r11519, %r11518};
	shf.r.wrap.b32 	%r11520, %r11517, %r11516, 18;
	shf.r.wrap.b32 	%r11521, %r11516, %r11517, 18;
	mov.b64 	%rd17401, {%r11521, %r11520};
	xor.b64  	%rd17402, %rd17401, %rd17400;
	shf.l.wrap.b32 	%r11522, %r11516, %r11517, 23;
	shf.l.wrap.b32 	%r11523, %r11517, %r11516, 23;
	mov.b64 	%rd17403, {%r11523, %r11522};
	xor.b64  	%rd17404, %rd17402, %rd17403;
	xor.b64  	%rd17405, %rd17364, %rd17340;
	and.b64  	%rd17406, %rd17388, %rd17405;
	xor.b64  	%rd17407, %rd17406, %rd17340;
	add.s64 	%rd17408, %rd21771, %rd21443;
	add.s64 	%rd17409, %rd17408, %rd17316;
	add.s64 	%rd17410, %rd17409, %rd17407;
	add.s64 	%rd17411, %rd17410, %rd17404;
	add.s64 	%rd17412, %rd17411, %rd17327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11524,%dummy}, %rd17399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11525}, %rd17399;
	}
	shf.r.wrap.b32 	%r11526, %r11525, %r11524, 28;
	shf.r.wrap.b32 	%r11527, %r11524, %r11525, 28;
	mov.b64 	%rd17413, {%r11527, %r11526};
	shf.l.wrap.b32 	%r11528, %r11524, %r11525, 30;
	shf.l.wrap.b32 	%r11529, %r11525, %r11524, 30;
	mov.b64 	%rd17414, {%r11529, %r11528};
	xor.b64  	%rd17415, %rd17414, %rd17413;
	shf.l.wrap.b32 	%r11530, %r11524, %r11525, 25;
	shf.l.wrap.b32 	%r11531, %r11525, %r11524, 25;
	mov.b64 	%rd17416, {%r11531, %r11530};
	xor.b64  	%rd17417, %rd17415, %rd17416;
	xor.b64  	%rd17418, %rd17399, %rd17351;
	xor.b64  	%rd17419, %rd17399, %rd17375;
	and.b64  	%rd17420, %rd17419, %rd17418;
	xor.b64  	%rd17421, %rd17420, %rd17399;
	add.s64 	%rd17422, %rd17411, %rd17421;
	add.s64 	%rd17423, %rd17422, %rd17417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11532,%dummy}, %rd17412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11533}, %rd17412;
	}
	shf.r.wrap.b32 	%r11534, %r11533, %r11532, 14;
	shf.r.wrap.b32 	%r11535, %r11532, %r11533, 14;
	mov.b64 	%rd17424, {%r11535, %r11534};
	shf.r.wrap.b32 	%r11536, %r11533, %r11532, 18;
	shf.r.wrap.b32 	%r11537, %r11532, %r11533, 18;
	mov.b64 	%rd17425, {%r11537, %r11536};
	xor.b64  	%rd17426, %rd17425, %rd17424;
	shf.l.wrap.b32 	%r11538, %r11532, %r11533, 23;
	shf.l.wrap.b32 	%r11539, %r11533, %r11532, 23;
	mov.b64 	%rd17427, {%r11539, %r11538};
	xor.b64  	%rd17428, %rd17426, %rd17427;
	xor.b64  	%rd17429, %rd17388, %rd17364;
	and.b64  	%rd17430, %rd17412, %rd17429;
	xor.b64  	%rd17431, %rd17430, %rd17364;
	add.s64 	%rd17432, %rd21770, %rd21442;
	add.s64 	%rd17433, %rd17432, %rd17340;
	add.s64 	%rd17434, %rd17433, %rd17431;
	add.s64 	%rd17435, %rd17434, %rd17428;
	add.s64 	%rd17436, %rd17435, %rd17351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11540,%dummy}, %rd17423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11541}, %rd17423;
	}
	shf.r.wrap.b32 	%r11542, %r11541, %r11540, 28;
	shf.r.wrap.b32 	%r11543, %r11540, %r11541, 28;
	mov.b64 	%rd17437, {%r11543, %r11542};
	shf.l.wrap.b32 	%r11544, %r11540, %r11541, 30;
	shf.l.wrap.b32 	%r11545, %r11541, %r11540, 30;
	mov.b64 	%rd17438, {%r11545, %r11544};
	xor.b64  	%rd17439, %rd17438, %rd17437;
	shf.l.wrap.b32 	%r11546, %r11540, %r11541, 25;
	shf.l.wrap.b32 	%r11547, %r11541, %r11540, 25;
	mov.b64 	%rd17440, {%r11547, %r11546};
	xor.b64  	%rd17441, %rd17439, %rd17440;
	xor.b64  	%rd17442, %rd17423, %rd17375;
	xor.b64  	%rd17443, %rd17423, %rd17399;
	and.b64  	%rd17444, %rd17443, %rd17442;
	xor.b64  	%rd17445, %rd17444, %rd17423;
	add.s64 	%rd17446, %rd17435, %rd17445;
	add.s64 	%rd17447, %rd17446, %rd17441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11548,%dummy}, %rd17436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11549}, %rd17436;
	}
	shf.r.wrap.b32 	%r11550, %r11549, %r11548, 14;
	shf.r.wrap.b32 	%r11551, %r11548, %r11549, 14;
	mov.b64 	%rd17448, {%r11551, %r11550};
	shf.r.wrap.b32 	%r11552, %r11549, %r11548, 18;
	shf.r.wrap.b32 	%r11553, %r11548, %r11549, 18;
	mov.b64 	%rd17449, {%r11553, %r11552};
	xor.b64  	%rd17450, %rd17449, %rd17448;
	shf.l.wrap.b32 	%r11554, %r11548, %r11549, 23;
	shf.l.wrap.b32 	%r11555, %r11549, %r11548, 23;
	mov.b64 	%rd17451, {%r11555, %r11554};
	xor.b64  	%rd17452, %rd17450, %rd17451;
	xor.b64  	%rd17453, %rd17412, %rd17388;
	and.b64  	%rd17454, %rd17436, %rd17453;
	xor.b64  	%rd17455, %rd17454, %rd17388;
	add.s64 	%rd17456, %rd21769, %rd21441;
	add.s64 	%rd17457, %rd17456, %rd17364;
	add.s64 	%rd17458, %rd17457, %rd17455;
	add.s64 	%rd17459, %rd17458, %rd17452;
	add.s64 	%rd17460, %rd17459, %rd17375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11556,%dummy}, %rd17447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11557}, %rd17447;
	}
	shf.r.wrap.b32 	%r11558, %r11557, %r11556, 28;
	shf.r.wrap.b32 	%r11559, %r11556, %r11557, 28;
	mov.b64 	%rd17461, {%r11559, %r11558};
	shf.l.wrap.b32 	%r11560, %r11556, %r11557, 30;
	shf.l.wrap.b32 	%r11561, %r11557, %r11556, 30;
	mov.b64 	%rd17462, {%r11561, %r11560};
	xor.b64  	%rd17463, %rd17462, %rd17461;
	shf.l.wrap.b32 	%r11562, %r11556, %r11557, 25;
	shf.l.wrap.b32 	%r11563, %r11557, %r11556, 25;
	mov.b64 	%rd17464, {%r11563, %r11562};
	xor.b64  	%rd17465, %rd17463, %rd17464;
	xor.b64  	%rd17466, %rd17447, %rd17399;
	xor.b64  	%rd17467, %rd17447, %rd17423;
	and.b64  	%rd17468, %rd17467, %rd17466;
	xor.b64  	%rd17469, %rd17468, %rd17447;
	add.s64 	%rd17470, %rd17459, %rd17469;
	add.s64 	%rd17471, %rd17470, %rd17465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11564,%dummy}, %rd17460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11565}, %rd17460;
	}
	shf.r.wrap.b32 	%r11566, %r11565, %r11564, 14;
	shf.r.wrap.b32 	%r11567, %r11564, %r11565, 14;
	mov.b64 	%rd17472, {%r11567, %r11566};
	shf.r.wrap.b32 	%r11568, %r11565, %r11564, 18;
	shf.r.wrap.b32 	%r11569, %r11564, %r11565, 18;
	mov.b64 	%rd17473, {%r11569, %r11568};
	xor.b64  	%rd17474, %rd17473, %rd17472;
	shf.l.wrap.b32 	%r11570, %r11564, %r11565, 23;
	shf.l.wrap.b32 	%r11571, %r11565, %r11564, 23;
	mov.b64 	%rd17475, {%r11571, %r11570};
	xor.b64  	%rd17476, %rd17474, %rd17475;
	xor.b64  	%rd17477, %rd17436, %rd17412;
	and.b64  	%rd17478, %rd17460, %rd17477;
	xor.b64  	%rd17479, %rd17478, %rd17412;
	add.s64 	%rd17480, %rd21768, %rd21440;
	add.s64 	%rd17481, %rd17480, %rd17388;
	add.s64 	%rd17482, %rd17481, %rd17479;
	add.s64 	%rd17483, %rd17482, %rd17476;
	add.s64 	%rd21780, %rd17483, %rd17399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11572,%dummy}, %rd17471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11573}, %rd17471;
	}
	shf.r.wrap.b32 	%r11574, %r11573, %r11572, 28;
	shf.r.wrap.b32 	%r11575, %r11572, %r11573, 28;
	mov.b64 	%rd17484, {%r11575, %r11574};
	shf.l.wrap.b32 	%r11576, %r11572, %r11573, 30;
	shf.l.wrap.b32 	%r11577, %r11573, %r11572, 30;
	mov.b64 	%rd17485, {%r11577, %r11576};
	xor.b64  	%rd17486, %rd17485, %rd17484;
	shf.l.wrap.b32 	%r11578, %r11572, %r11573, 25;
	shf.l.wrap.b32 	%r11579, %r11573, %r11572, 25;
	mov.b64 	%rd17487, {%r11579, %r11578};
	xor.b64  	%rd17488, %rd17486, %rd17487;
	xor.b64  	%rd17489, %rd17471, %rd17423;
	xor.b64  	%rd17490, %rd17471, %rd17447;
	and.b64  	%rd17491, %rd17490, %rd17489;
	xor.b64  	%rd17492, %rd17491, %rd17471;
	add.s64 	%rd17493, %rd17483, %rd17492;
	add.s64 	%rd21776, %rd17493, %rd17488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11580,%dummy}, %rd21780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11581}, %rd21780;
	}
	shf.r.wrap.b32 	%r11582, %r11581, %r11580, 14;
	shf.r.wrap.b32 	%r11583, %r11580, %r11581, 14;
	mov.b64 	%rd17494, {%r11583, %r11582};
	shf.r.wrap.b32 	%r11584, %r11581, %r11580, 18;
	shf.r.wrap.b32 	%r11585, %r11580, %r11581, 18;
	mov.b64 	%rd17495, {%r11585, %r11584};
	xor.b64  	%rd17496, %rd17495, %rd17494;
	shf.l.wrap.b32 	%r11586, %r11580, %r11581, 23;
	shf.l.wrap.b32 	%r11587, %r11581, %r11580, 23;
	mov.b64 	%rd17497, {%r11587, %r11586};
	xor.b64  	%rd17498, %rd17496, %rd17497;
	xor.b64  	%rd17499, %rd17460, %rd17436;
	and.b64  	%rd17500, %rd21780, %rd17499;
	xor.b64  	%rd17501, %rd17500, %rd17436;
	add.s64 	%rd17502, %rd21767, %rd21439;
	add.s64 	%rd17503, %rd17502, %rd17412;
	add.s64 	%rd17504, %rd17503, %rd17501;
	add.s64 	%rd17505, %rd17504, %rd17498;
	add.s64 	%rd21779, %rd17505, %rd17423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11588,%dummy}, %rd21776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11589}, %rd21776;
	}
	shf.r.wrap.b32 	%r11590, %r11589, %r11588, 28;
	shf.r.wrap.b32 	%r11591, %r11588, %r11589, 28;
	mov.b64 	%rd17506, {%r11591, %r11590};
	shf.l.wrap.b32 	%r11592, %r11588, %r11589, 30;
	shf.l.wrap.b32 	%r11593, %r11589, %r11588, 30;
	mov.b64 	%rd17507, {%r11593, %r11592};
	xor.b64  	%rd17508, %rd17507, %rd17506;
	shf.l.wrap.b32 	%r11594, %r11588, %r11589, 25;
	shf.l.wrap.b32 	%r11595, %r11589, %r11588, 25;
	mov.b64 	%rd17509, {%r11595, %r11594};
	xor.b64  	%rd17510, %rd17508, %rd17509;
	xor.b64  	%rd17511, %rd21776, %rd17447;
	xor.b64  	%rd17512, %rd21776, %rd17471;
	and.b64  	%rd17513, %rd17512, %rd17511;
	xor.b64  	%rd17514, %rd17513, %rd21776;
	add.s64 	%rd17515, %rd17505, %rd17514;
	add.s64 	%rd21775, %rd17515, %rd17510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11596,%dummy}, %rd21779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11597}, %rd21779;
	}
	shf.r.wrap.b32 	%r11598, %r11597, %r11596, 14;
	shf.r.wrap.b32 	%r11599, %r11596, %r11597, 14;
	mov.b64 	%rd17516, {%r11599, %r11598};
	shf.r.wrap.b32 	%r11600, %r11597, %r11596, 18;
	shf.r.wrap.b32 	%r11601, %r11596, %r11597, 18;
	mov.b64 	%rd17517, {%r11601, %r11600};
	xor.b64  	%rd17518, %rd17517, %rd17516;
	shf.l.wrap.b32 	%r11602, %r11596, %r11597, 23;
	shf.l.wrap.b32 	%r11603, %r11597, %r11596, 23;
	mov.b64 	%rd17519, {%r11603, %r11602};
	xor.b64  	%rd17520, %rd17518, %rd17519;
	xor.b64  	%rd17521, %rd21780, %rd17460;
	and.b64  	%rd17522, %rd21779, %rd17521;
	xor.b64  	%rd17523, %rd17522, %rd17460;
	add.s64 	%rd17524, %rd21766, %rd21438;
	add.s64 	%rd17525, %rd17524, %rd17436;
	add.s64 	%rd17526, %rd17525, %rd17523;
	add.s64 	%rd17527, %rd17526, %rd17520;
	add.s64 	%rd21778, %rd17527, %rd17447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11604,%dummy}, %rd21775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11605}, %rd21775;
	}
	shf.r.wrap.b32 	%r11606, %r11605, %r11604, 28;
	shf.r.wrap.b32 	%r11607, %r11604, %r11605, 28;
	mov.b64 	%rd17528, {%r11607, %r11606};
	shf.l.wrap.b32 	%r11608, %r11604, %r11605, 30;
	shf.l.wrap.b32 	%r11609, %r11605, %r11604, 30;
	mov.b64 	%rd17529, {%r11609, %r11608};
	xor.b64  	%rd17530, %rd17529, %rd17528;
	shf.l.wrap.b32 	%r11610, %r11604, %r11605, 25;
	shf.l.wrap.b32 	%r11611, %r11605, %r11604, 25;
	mov.b64 	%rd17531, {%r11611, %r11610};
	xor.b64  	%rd17532, %rd17530, %rd17531;
	xor.b64  	%rd17533, %rd21775, %rd17471;
	xor.b64  	%rd17534, %rd21775, %rd21776;
	and.b64  	%rd17535, %rd17534, %rd17533;
	xor.b64  	%rd17536, %rd17535, %rd21775;
	add.s64 	%rd17537, %rd17527, %rd17536;
	add.s64 	%rd21774, %rd17537, %rd17532;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11612,%dummy}, %rd21778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11613}, %rd21778;
	}
	shf.r.wrap.b32 	%r11614, %r11613, %r11612, 14;
	shf.r.wrap.b32 	%r11615, %r11612, %r11613, 14;
	mov.b64 	%rd17538, {%r11615, %r11614};
	shf.r.wrap.b32 	%r11616, %r11613, %r11612, 18;
	shf.r.wrap.b32 	%r11617, %r11612, %r11613, 18;
	mov.b64 	%rd17539, {%r11617, %r11616};
	xor.b64  	%rd17540, %rd17539, %rd17538;
	shf.l.wrap.b32 	%r11618, %r11612, %r11613, 23;
	shf.l.wrap.b32 	%r11619, %r11613, %r11612, 23;
	mov.b64 	%rd17541, {%r11619, %r11618};
	xor.b64  	%rd17542, %rd17540, %rd17541;
	xor.b64  	%rd17543, %rd21779, %rd21780;
	and.b64  	%rd17544, %rd21778, %rd17543;
	xor.b64  	%rd17545, %rd17544, %rd21780;
	add.s64 	%rd17546, %rd21765, %rd21437;
	add.s64 	%rd17547, %rd17546, %rd17460;
	add.s64 	%rd17548, %rd17547, %rd17545;
	add.s64 	%rd17549, %rd17548, %rd17542;
	add.s64 	%rd21777, %rd17549, %rd17471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11620,%dummy}, %rd21774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11621}, %rd21774;
	}
	shf.r.wrap.b32 	%r11622, %r11621, %r11620, 28;
	shf.r.wrap.b32 	%r11623, %r11620, %r11621, 28;
	mov.b64 	%rd17550, {%r11623, %r11622};
	shf.l.wrap.b32 	%r11624, %r11620, %r11621, 30;
	shf.l.wrap.b32 	%r11625, %r11621, %r11620, 30;
	mov.b64 	%rd17551, {%r11625, %r11624};
	xor.b64  	%rd17552, %rd17551, %rd17550;
	shf.l.wrap.b32 	%r11626, %r11620, %r11621, 25;
	shf.l.wrap.b32 	%r11627, %r11621, %r11620, 25;
	mov.b64 	%rd17553, {%r11627, %r11626};
	xor.b64  	%rd17554, %rd17552, %rd17553;
	xor.b64  	%rd17555, %rd21774, %rd21776;
	xor.b64  	%rd17556, %rd21774, %rd21775;
	and.b64  	%rd17557, %rd17556, %rd17555;
	xor.b64  	%rd17558, %rd17557, %rd21774;
	add.s64 	%rd17559, %rd17549, %rd17558;
	add.s64 	%rd21773, %rd17559, %rd17554;
	mov.u32 	%r14479, 16;

BB1_305:
	shr.u64 	%rd17560, %rd21766, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11628,%dummy}, %rd21766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11629}, %rd21766;
	}
	shf.r.wrap.b32 	%r11630, %r11629, %r11628, 19;
	shf.r.wrap.b32 	%r11631, %r11628, %r11629, 19;
	mov.b64 	%rd17561, {%r11631, %r11630};
	xor.b64  	%rd17562, %rd17561, %rd17560;
	shf.l.wrap.b32 	%r11632, %r11628, %r11629, 3;
	shf.l.wrap.b32 	%r11633, %r11629, %r11628, 3;
	mov.b64 	%rd17563, {%r11633, %r11632};
	xor.b64  	%rd17564, %rd17562, %rd17563;
	shr.u64 	%rd17565, %rd21782, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11634,%dummy}, %rd21782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11635}, %rd21782;
	}
	shf.r.wrap.b32 	%r11636, %r11635, %r11634, 1;
	shf.r.wrap.b32 	%r11637, %r11634, %r11635, 1;
	mov.b64 	%rd17566, {%r11637, %r11636};
	xor.b64  	%rd17567, %rd17566, %rd17565;
	shf.r.wrap.b32 	%r11638, %r11635, %r11634, 8;
	shf.r.wrap.b32 	%r11639, %r11634, %r11635, 8;
	mov.b64 	%rd17568, {%r11639, %r11638};
	xor.b64  	%rd17569, %rd17567, %rd17568;
	add.s64 	%rd17570, %rd21781, %rd21771;
	add.s64 	%rd17571, %rd17570, %rd17564;
	add.s64 	%rd21781, %rd17571, %rd17569;
	shr.u64 	%rd17572, %rd21765, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11640,%dummy}, %rd21765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11641}, %rd21765;
	}
	shf.r.wrap.b32 	%r11642, %r11641, %r11640, 19;
	shf.r.wrap.b32 	%r11643, %r11640, %r11641, 19;
	mov.b64 	%rd17573, {%r11643, %r11642};
	xor.b64  	%rd17574, %rd17573, %rd17572;
	shf.l.wrap.b32 	%r11644, %r11640, %r11641, 3;
	shf.l.wrap.b32 	%r11645, %r11641, %r11640, 3;
	mov.b64 	%rd17575, {%r11645, %r11644};
	xor.b64  	%rd17576, %rd17574, %rd17575;
	shr.u64 	%rd17577, %rd21783, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11646,%dummy}, %rd21783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11647}, %rd21783;
	}
	shf.r.wrap.b32 	%r11648, %r11647, %r11646, 1;
	shf.r.wrap.b32 	%r11649, %r11646, %r11647, 1;
	mov.b64 	%rd17578, {%r11649, %r11648};
	xor.b64  	%rd17579, %rd17578, %rd17577;
	shf.r.wrap.b32 	%r11650, %r11647, %r11646, 8;
	shf.r.wrap.b32 	%r11651, %r11646, %r11647, 8;
	mov.b64 	%rd17580, {%r11651, %r11650};
	xor.b64  	%rd17581, %rd17579, %rd17580;
	add.s64 	%rd17582, %rd21782, %rd21770;
	add.s64 	%rd17583, %rd17582, %rd17576;
	add.s64 	%rd21782, %rd17583, %rd17581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11652,%dummy}, %rd21781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11653}, %rd21781;
	}
	shf.r.wrap.b32 	%r11654, %r11653, %r11652, 19;
	shf.r.wrap.b32 	%r11655, %r11652, %r11653, 19;
	mov.b64 	%rd17584, {%r11655, %r11654};
	shf.l.wrap.b32 	%r11656, %r11652, %r11653, 3;
	shf.l.wrap.b32 	%r11657, %r11653, %r11652, 3;
	mov.b64 	%rd17585, {%r11657, %r11656};
	shr.u64 	%rd17586, %rd21781, 6;
	xor.b64  	%rd17587, %rd17584, %rd17586;
	xor.b64  	%rd17588, %rd17587, %rd17585;
	shr.u64 	%rd17589, %rd21784, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11658,%dummy}, %rd21784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11659}, %rd21784;
	}
	shf.r.wrap.b32 	%r11660, %r11659, %r11658, 1;
	shf.r.wrap.b32 	%r11661, %r11658, %r11659, 1;
	mov.b64 	%rd17590, {%r11661, %r11660};
	xor.b64  	%rd17591, %rd17590, %rd17589;
	shf.r.wrap.b32 	%r11662, %r11659, %r11658, 8;
	shf.r.wrap.b32 	%r11663, %r11658, %r11659, 8;
	mov.b64 	%rd17592, {%r11663, %r11662};
	xor.b64  	%rd17593, %rd17591, %rd17592;
	add.s64 	%rd17594, %rd21783, %rd21769;
	add.s64 	%rd17595, %rd17594, %rd17588;
	add.s64 	%rd21783, %rd17595, %rd17593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11664,%dummy}, %rd21782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11665}, %rd21782;
	}
	shf.r.wrap.b32 	%r11666, %r11665, %r11664, 19;
	shf.r.wrap.b32 	%r11667, %r11664, %r11665, 19;
	mov.b64 	%rd17596, {%r11667, %r11666};
	shf.l.wrap.b32 	%r11668, %r11664, %r11665, 3;
	shf.l.wrap.b32 	%r11669, %r11665, %r11664, 3;
	mov.b64 	%rd17597, {%r11669, %r11668};
	shr.u64 	%rd17598, %rd21782, 6;
	xor.b64  	%rd17599, %rd17596, %rd17598;
	xor.b64  	%rd17600, %rd17599, %rd17597;
	shr.u64 	%rd17601, %rd21785, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11670,%dummy}, %rd21785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11671}, %rd21785;
	}
	shf.r.wrap.b32 	%r11672, %r11671, %r11670, 1;
	shf.r.wrap.b32 	%r11673, %r11670, %r11671, 1;
	mov.b64 	%rd17602, {%r11673, %r11672};
	xor.b64  	%rd17603, %rd17602, %rd17601;
	shf.r.wrap.b32 	%r11674, %r11671, %r11670, 8;
	shf.r.wrap.b32 	%r11675, %r11670, %r11671, 8;
	mov.b64 	%rd17604, {%r11675, %r11674};
	xor.b64  	%rd17605, %rd17603, %rd17604;
	add.s64 	%rd17606, %rd21784, %rd21768;
	add.s64 	%rd17607, %rd17606, %rd17600;
	add.s64 	%rd21784, %rd17607, %rd17605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11676,%dummy}, %rd21783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11677}, %rd21783;
	}
	shf.r.wrap.b32 	%r11678, %r11677, %r11676, 19;
	shf.r.wrap.b32 	%r11679, %r11676, %r11677, 19;
	mov.b64 	%rd17608, {%r11679, %r11678};
	shf.l.wrap.b32 	%r11680, %r11676, %r11677, 3;
	shf.l.wrap.b32 	%r11681, %r11677, %r11676, 3;
	mov.b64 	%rd17609, {%r11681, %r11680};
	shr.u64 	%rd17610, %rd21783, 6;
	xor.b64  	%rd17611, %rd17608, %rd17610;
	xor.b64  	%rd17612, %rd17611, %rd17609;
	shr.u64 	%rd17613, %rd21786, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11682,%dummy}, %rd21786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11683}, %rd21786;
	}
	shf.r.wrap.b32 	%r11684, %r11683, %r11682, 1;
	shf.r.wrap.b32 	%r11685, %r11682, %r11683, 1;
	mov.b64 	%rd17614, {%r11685, %r11684};
	xor.b64  	%rd17615, %rd17614, %rd17613;
	shf.r.wrap.b32 	%r11686, %r11683, %r11682, 8;
	shf.r.wrap.b32 	%r11687, %r11682, %r11683, 8;
	mov.b64 	%rd17616, {%r11687, %r11686};
	xor.b64  	%rd17617, %rd17615, %rd17616;
	add.s64 	%rd17618, %rd21785, %rd21767;
	add.s64 	%rd17619, %rd17618, %rd17612;
	add.s64 	%rd21785, %rd17619, %rd17617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11688,%dummy}, %rd21784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11689}, %rd21784;
	}
	shf.r.wrap.b32 	%r11690, %r11689, %r11688, 19;
	shf.r.wrap.b32 	%r11691, %r11688, %r11689, 19;
	mov.b64 	%rd17620, {%r11691, %r11690};
	shf.l.wrap.b32 	%r11692, %r11688, %r11689, 3;
	shf.l.wrap.b32 	%r11693, %r11689, %r11688, 3;
	mov.b64 	%rd17621, {%r11693, %r11692};
	shr.u64 	%rd17622, %rd21784, 6;
	xor.b64  	%rd17623, %rd17620, %rd17622;
	xor.b64  	%rd17624, %rd17623, %rd17621;
	shr.u64 	%rd17625, %rd21787, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11694,%dummy}, %rd21787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11695}, %rd21787;
	}
	shf.r.wrap.b32 	%r11696, %r11695, %r11694, 1;
	shf.r.wrap.b32 	%r11697, %r11694, %r11695, 1;
	mov.b64 	%rd17626, {%r11697, %r11696};
	xor.b64  	%rd17627, %rd17626, %rd17625;
	shf.r.wrap.b32 	%r11698, %r11695, %r11694, 8;
	shf.r.wrap.b32 	%r11699, %r11694, %r11695, 8;
	mov.b64 	%rd17628, {%r11699, %r11698};
	xor.b64  	%rd17629, %rd17627, %rd17628;
	add.s64 	%rd17630, %rd21786, %rd21766;
	add.s64 	%rd17631, %rd17630, %rd17624;
	add.s64 	%rd21786, %rd17631, %rd17629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11700,%dummy}, %rd21785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11701}, %rd21785;
	}
	shf.r.wrap.b32 	%r11702, %r11701, %r11700, 19;
	shf.r.wrap.b32 	%r11703, %r11700, %r11701, 19;
	mov.b64 	%rd17632, {%r11703, %r11702};
	shf.l.wrap.b32 	%r11704, %r11700, %r11701, 3;
	shf.l.wrap.b32 	%r11705, %r11701, %r11700, 3;
	mov.b64 	%rd17633, {%r11705, %r11704};
	shr.u64 	%rd17634, %rd21785, 6;
	xor.b64  	%rd17635, %rd17632, %rd17634;
	xor.b64  	%rd17636, %rd17635, %rd17633;
	shr.u64 	%rd17637, %rd21788, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11706,%dummy}, %rd21788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11707}, %rd21788;
	}
	shf.r.wrap.b32 	%r11708, %r11707, %r11706, 1;
	shf.r.wrap.b32 	%r11709, %r11706, %r11707, 1;
	mov.b64 	%rd17638, {%r11709, %r11708};
	xor.b64  	%rd17639, %rd17638, %rd17637;
	shf.r.wrap.b32 	%r11710, %r11707, %r11706, 8;
	shf.r.wrap.b32 	%r11711, %r11706, %r11707, 8;
	mov.b64 	%rd17640, {%r11711, %r11710};
	xor.b64  	%rd17641, %rd17639, %rd17640;
	add.s64 	%rd17642, %rd21787, %rd21765;
	add.s64 	%rd17643, %rd17642, %rd17636;
	add.s64 	%rd21787, %rd17643, %rd17641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11712,%dummy}, %rd21786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11713}, %rd21786;
	}
	shf.r.wrap.b32 	%r11714, %r11713, %r11712, 19;
	shf.r.wrap.b32 	%r11715, %r11712, %r11713, 19;
	mov.b64 	%rd17644, {%r11715, %r11714};
	shf.l.wrap.b32 	%r11716, %r11712, %r11713, 3;
	shf.l.wrap.b32 	%r11717, %r11713, %r11712, 3;
	mov.b64 	%rd17645, {%r11717, %r11716};
	shr.u64 	%rd17646, %rd21786, 6;
	xor.b64  	%rd17647, %rd17644, %rd17646;
	xor.b64  	%rd17648, %rd17647, %rd17645;
	shr.u64 	%rd17649, %rd21772, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11718,%dummy}, %rd21772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11719}, %rd21772;
	}
	shf.r.wrap.b32 	%r11720, %r11719, %r11718, 1;
	shf.r.wrap.b32 	%r11721, %r11718, %r11719, 1;
	mov.b64 	%rd17650, {%r11721, %r11720};
	xor.b64  	%rd17651, %rd17650, %rd17649;
	shf.r.wrap.b32 	%r11722, %r11719, %r11718, 8;
	shf.r.wrap.b32 	%r11723, %r11718, %r11719, 8;
	mov.b64 	%rd17652, {%r11723, %r11722};
	xor.b64  	%rd17653, %rd17651, %rd17652;
	add.s64 	%rd17654, %rd21781, %rd21788;
	add.s64 	%rd17655, %rd17654, %rd17648;
	add.s64 	%rd21788, %rd17655, %rd17653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11724,%dummy}, %rd21787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11725}, %rd21787;
	}
	shf.r.wrap.b32 	%r11726, %r11725, %r11724, 19;
	shf.r.wrap.b32 	%r11727, %r11724, %r11725, 19;
	mov.b64 	%rd17656, {%r11727, %r11726};
	shf.l.wrap.b32 	%r11728, %r11724, %r11725, 3;
	shf.l.wrap.b32 	%r11729, %r11725, %r11724, 3;
	mov.b64 	%rd17657, {%r11729, %r11728};
	shr.u64 	%rd17658, %rd21787, 6;
	xor.b64  	%rd17659, %rd17656, %rd17658;
	xor.b64  	%rd17660, %rd17659, %rd17657;
	shr.u64 	%rd17661, %rd21771, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11730,%dummy}, %rd21771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11731}, %rd21771;
	}
	shf.r.wrap.b32 	%r11732, %r11731, %r11730, 1;
	shf.r.wrap.b32 	%r11733, %r11730, %r11731, 1;
	mov.b64 	%rd17662, {%r11733, %r11732};
	xor.b64  	%rd17663, %rd17662, %rd17661;
	shf.r.wrap.b32 	%r11734, %r11731, %r11730, 8;
	shf.r.wrap.b32 	%r11735, %r11730, %r11731, 8;
	mov.b64 	%rd17664, {%r11735, %r11734};
	xor.b64  	%rd17665, %rd17663, %rd17664;
	add.s64 	%rd17666, %rd21782, %rd21772;
	add.s64 	%rd17667, %rd17666, %rd17660;
	add.s64 	%rd21772, %rd17667, %rd17665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11736,%dummy}, %rd21788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11737}, %rd21788;
	}
	shf.r.wrap.b32 	%r11738, %r11737, %r11736, 19;
	shf.r.wrap.b32 	%r11739, %r11736, %r11737, 19;
	mov.b64 	%rd17668, {%r11739, %r11738};
	shf.l.wrap.b32 	%r11740, %r11736, %r11737, 3;
	shf.l.wrap.b32 	%r11741, %r11737, %r11736, 3;
	mov.b64 	%rd17669, {%r11741, %r11740};
	shr.u64 	%rd17670, %rd21788, 6;
	xor.b64  	%rd17671, %rd17668, %rd17670;
	xor.b64  	%rd17672, %rd17671, %rd17669;
	shr.u64 	%rd17673, %rd21770, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11742,%dummy}, %rd21770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11743}, %rd21770;
	}
	shf.r.wrap.b32 	%r11744, %r11743, %r11742, 1;
	shf.r.wrap.b32 	%r11745, %r11742, %r11743, 1;
	mov.b64 	%rd17674, {%r11745, %r11744};
	xor.b64  	%rd17675, %rd17674, %rd17673;
	shf.r.wrap.b32 	%r11746, %r11743, %r11742, 8;
	shf.r.wrap.b32 	%r11747, %r11742, %r11743, 8;
	mov.b64 	%rd17676, {%r11747, %r11746};
	xor.b64  	%rd17677, %rd17675, %rd17676;
	add.s64 	%rd17678, %rd21783, %rd21771;
	add.s64 	%rd17679, %rd17678, %rd17672;
	add.s64 	%rd21771, %rd17679, %rd17677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11748,%dummy}, %rd21772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11749}, %rd21772;
	}
	shf.r.wrap.b32 	%r11750, %r11749, %r11748, 19;
	shf.r.wrap.b32 	%r11751, %r11748, %r11749, 19;
	mov.b64 	%rd17680, {%r11751, %r11750};
	shf.l.wrap.b32 	%r11752, %r11748, %r11749, 3;
	shf.l.wrap.b32 	%r11753, %r11749, %r11748, 3;
	mov.b64 	%rd17681, {%r11753, %r11752};
	shr.u64 	%rd17682, %rd21772, 6;
	xor.b64  	%rd17683, %rd17680, %rd17682;
	xor.b64  	%rd17684, %rd17683, %rd17681;
	shr.u64 	%rd17685, %rd21769, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11754,%dummy}, %rd21769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11755}, %rd21769;
	}
	shf.r.wrap.b32 	%r11756, %r11755, %r11754, 1;
	shf.r.wrap.b32 	%r11757, %r11754, %r11755, 1;
	mov.b64 	%rd17686, {%r11757, %r11756};
	xor.b64  	%rd17687, %rd17686, %rd17685;
	shf.r.wrap.b32 	%r11758, %r11755, %r11754, 8;
	shf.r.wrap.b32 	%r11759, %r11754, %r11755, 8;
	mov.b64 	%rd17688, {%r11759, %r11758};
	xor.b64  	%rd17689, %rd17687, %rd17688;
	add.s64 	%rd17690, %rd21784, %rd21770;
	add.s64 	%rd17691, %rd17690, %rd17684;
	add.s64 	%rd21770, %rd17691, %rd17689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11760,%dummy}, %rd21771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11761}, %rd21771;
	}
	shf.r.wrap.b32 	%r11762, %r11761, %r11760, 19;
	shf.r.wrap.b32 	%r11763, %r11760, %r11761, 19;
	mov.b64 	%rd17692, {%r11763, %r11762};
	shf.l.wrap.b32 	%r11764, %r11760, %r11761, 3;
	shf.l.wrap.b32 	%r11765, %r11761, %r11760, 3;
	mov.b64 	%rd17693, {%r11765, %r11764};
	shr.u64 	%rd17694, %rd21771, 6;
	xor.b64  	%rd17695, %rd17692, %rd17694;
	xor.b64  	%rd17696, %rd17695, %rd17693;
	shr.u64 	%rd17697, %rd21768, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11766,%dummy}, %rd21768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11767}, %rd21768;
	}
	shf.r.wrap.b32 	%r11768, %r11767, %r11766, 1;
	shf.r.wrap.b32 	%r11769, %r11766, %r11767, 1;
	mov.b64 	%rd17698, {%r11769, %r11768};
	xor.b64  	%rd17699, %rd17698, %rd17697;
	shf.r.wrap.b32 	%r11770, %r11767, %r11766, 8;
	shf.r.wrap.b32 	%r11771, %r11766, %r11767, 8;
	mov.b64 	%rd17700, {%r11771, %r11770};
	xor.b64  	%rd17701, %rd17699, %rd17700;
	add.s64 	%rd17702, %rd21785, %rd21769;
	add.s64 	%rd17703, %rd17702, %rd17696;
	add.s64 	%rd21769, %rd17703, %rd17701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11772,%dummy}, %rd21770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11773}, %rd21770;
	}
	shf.r.wrap.b32 	%r11774, %r11773, %r11772, 19;
	shf.r.wrap.b32 	%r11775, %r11772, %r11773, 19;
	mov.b64 	%rd17704, {%r11775, %r11774};
	shf.l.wrap.b32 	%r11776, %r11772, %r11773, 3;
	shf.l.wrap.b32 	%r11777, %r11773, %r11772, 3;
	mov.b64 	%rd17705, {%r11777, %r11776};
	shr.u64 	%rd17706, %rd21770, 6;
	xor.b64  	%rd17707, %rd17704, %rd17706;
	xor.b64  	%rd17708, %rd17707, %rd17705;
	shr.u64 	%rd17709, %rd21767, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11778,%dummy}, %rd21767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11779}, %rd21767;
	}
	shf.r.wrap.b32 	%r11780, %r11779, %r11778, 1;
	shf.r.wrap.b32 	%r11781, %r11778, %r11779, 1;
	mov.b64 	%rd17710, {%r11781, %r11780};
	xor.b64  	%rd17711, %rd17710, %rd17709;
	shf.r.wrap.b32 	%r11782, %r11779, %r11778, 8;
	shf.r.wrap.b32 	%r11783, %r11778, %r11779, 8;
	mov.b64 	%rd17712, {%r11783, %r11782};
	xor.b64  	%rd17713, %rd17711, %rd17712;
	add.s64 	%rd17714, %rd21786, %rd21768;
	add.s64 	%rd17715, %rd17714, %rd17708;
	add.s64 	%rd21768, %rd17715, %rd17713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11784,%dummy}, %rd21769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11785}, %rd21769;
	}
	shf.r.wrap.b32 	%r11786, %r11785, %r11784, 19;
	shf.r.wrap.b32 	%r11787, %r11784, %r11785, 19;
	mov.b64 	%rd17716, {%r11787, %r11786};
	shf.l.wrap.b32 	%r11788, %r11784, %r11785, 3;
	shf.l.wrap.b32 	%r11789, %r11785, %r11784, 3;
	mov.b64 	%rd17717, {%r11789, %r11788};
	shr.u64 	%rd17718, %rd21769, 6;
	xor.b64  	%rd17719, %rd17716, %rd17718;
	xor.b64  	%rd17720, %rd17719, %rd17717;
	shr.u64 	%rd17721, %rd21766, 7;
	shf.r.wrap.b32 	%r11790, %r11629, %r11628, 1;
	shf.r.wrap.b32 	%r11791, %r11628, %r11629, 1;
	mov.b64 	%rd17722, {%r11791, %r11790};
	xor.b64  	%rd17723, %rd17722, %rd17721;
	shf.r.wrap.b32 	%r11792, %r11629, %r11628, 8;
	shf.r.wrap.b32 	%r11793, %r11628, %r11629, 8;
	mov.b64 	%rd17724, {%r11793, %r11792};
	xor.b64  	%rd17725, %rd17723, %rd17724;
	add.s64 	%rd17726, %rd21787, %rd21767;
	add.s64 	%rd17727, %rd17726, %rd17720;
	add.s64 	%rd21767, %rd17727, %rd17725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11794,%dummy}, %rd21768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11795}, %rd21768;
	}
	shf.r.wrap.b32 	%r11796, %r11795, %r11794, 19;
	shf.r.wrap.b32 	%r11797, %r11794, %r11795, 19;
	mov.b64 	%rd17728, {%r11797, %r11796};
	shf.l.wrap.b32 	%r11798, %r11794, %r11795, 3;
	shf.l.wrap.b32 	%r11799, %r11795, %r11794, 3;
	mov.b64 	%rd17729, {%r11799, %r11798};
	shr.u64 	%rd17730, %rd21768, 6;
	xor.b64  	%rd17731, %rd17728, %rd17730;
	xor.b64  	%rd17732, %rd17731, %rd17729;
	shr.u64 	%rd17733, %rd21765, 7;
	shf.r.wrap.b32 	%r11800, %r11641, %r11640, 1;
	shf.r.wrap.b32 	%r11801, %r11640, %r11641, 1;
	mov.b64 	%rd17734, {%r11801, %r11800};
	xor.b64  	%rd17735, %rd17734, %rd17733;
	shf.r.wrap.b32 	%r11802, %r11641, %r11640, 8;
	shf.r.wrap.b32 	%r11803, %r11640, %r11641, 8;
	mov.b64 	%rd17736, {%r11803, %r11802};
	xor.b64  	%rd17737, %rd17735, %rd17736;
	add.s64 	%rd17738, %rd21788, %rd21766;
	add.s64 	%rd17739, %rd17738, %rd17732;
	add.s64 	%rd21766, %rd17739, %rd17737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11804,%dummy}, %rd21767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11805}, %rd21767;
	}
	shf.r.wrap.b32 	%r11806, %r11805, %r11804, 19;
	shf.r.wrap.b32 	%r11807, %r11804, %r11805, 19;
	mov.b64 	%rd17740, {%r11807, %r11806};
	shf.l.wrap.b32 	%r11808, %r11804, %r11805, 3;
	shf.l.wrap.b32 	%r11809, %r11805, %r11804, 3;
	mov.b64 	%rd17741, {%r11809, %r11808};
	shr.u64 	%rd17742, %rd21767, 6;
	xor.b64  	%rd17743, %rd17740, %rd17742;
	xor.b64  	%rd17744, %rd17743, %rd17741;
	shf.r.wrap.b32 	%r11810, %r11653, %r11652, 1;
	shf.r.wrap.b32 	%r11811, %r11652, %r11653, 1;
	mov.b64 	%rd17745, {%r11811, %r11810};
	shf.r.wrap.b32 	%r11812, %r11653, %r11652, 8;
	shf.r.wrap.b32 	%r11813, %r11652, %r11653, 8;
	mov.b64 	%rd17746, {%r11813, %r11812};
	shr.u64 	%rd17747, %rd21781, 7;
	xor.b64  	%rd17748, %rd17745, %rd17747;
	xor.b64  	%rd17749, %rd17748, %rd17746;
	add.s64 	%rd17750, %rd21772, %rd21765;
	add.s64 	%rd17751, %rd17750, %rd17744;
	add.s64 	%rd21765, %rd17751, %rd17749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11814,%dummy}, %rd21777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11815}, %rd21777;
	}
	shf.r.wrap.b32 	%r11816, %r11815, %r11814, 18;
	shf.r.wrap.b32 	%r11817, %r11814, %r11815, 18;
	mov.b64 	%rd17752, {%r11817, %r11816};
	shf.r.wrap.b32 	%r11818, %r11815, %r11814, 14;
	shf.r.wrap.b32 	%r11819, %r11814, %r11815, 14;
	mov.b64 	%rd17753, {%r11819, %r11818};
	xor.b64  	%rd17754, %rd17752, %rd17753;
	shf.l.wrap.b32 	%r11820, %r11814, %r11815, 23;
	shf.l.wrap.b32 	%r11821, %r11815, %r11814, 23;
	mov.b64 	%rd17755, {%r11821, %r11820};
	xor.b64  	%rd17756, %rd17754, %rd17755;
	xor.b64  	%rd17757, %rd21779, %rd21778;
	and.b64  	%rd17758, %rd17757, %rd21777;
	xor.b64  	%rd17759, %rd17758, %rd21779;
	add.s64 	%rd17760, %rd17759, %rd21780;
	add.s64 	%rd17761, %rd17760, %rd21781;
	add.s64 	%rd1494, %rd21764, 128;
	ld.const.u64 	%rd17762, [%rd21764+128];
	add.s64 	%rd17763, %rd17761, %rd17762;
	add.s64 	%rd17764, %rd17763, %rd17756;
	add.s64 	%rd17765, %rd17764, %rd21776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11822}, %rd21773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11823,%dummy}, %rd21773;
	}
	shf.l.wrap.b32 	%r11824, %r11823, %r11822, 30;
	shf.l.wrap.b32 	%r11825, %r11822, %r11823, 30;
	mov.b64 	%rd17766, {%r11825, %r11824};
	shf.r.wrap.b32 	%r11826, %r11822, %r11823, 28;
	shf.r.wrap.b32 	%r11827, %r11823, %r11822, 28;
	mov.b64 	%rd17767, {%r11827, %r11826};
	xor.b64  	%rd17768, %rd17766, %rd17767;
	shf.l.wrap.b32 	%r11828, %r11823, %r11822, 25;
	shf.l.wrap.b32 	%r11829, %r11822, %r11823, 25;
	mov.b64 	%rd17769, {%r11829, %r11828};
	xor.b64  	%rd17770, %rd17768, %rd17769;
	xor.b64  	%rd17771, %rd21774, %rd21773;
	xor.b64  	%rd17772, %rd21775, %rd21773;
	and.b64  	%rd17773, %rd17772, %rd17771;
	xor.b64  	%rd17774, %rd17773, %rd21773;
	add.s64 	%rd17775, %rd17764, %rd17774;
	add.s64 	%rd17776, %rd17775, %rd17770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11830,%dummy}, %rd17765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11831}, %rd17765;
	}
	shf.r.wrap.b32 	%r11832, %r11831, %r11830, 14;
	shf.r.wrap.b32 	%r11833, %r11830, %r11831, 14;
	mov.b64 	%rd17777, {%r11833, %r11832};
	shf.r.wrap.b32 	%r11834, %r11831, %r11830, 18;
	shf.r.wrap.b32 	%r11835, %r11830, %r11831, 18;
	mov.b64 	%rd17778, {%r11835, %r11834};
	xor.b64  	%rd17779, %rd17778, %rd17777;
	shf.l.wrap.b32 	%r11836, %r11830, %r11831, 23;
	shf.l.wrap.b32 	%r11837, %r11831, %r11830, 23;
	mov.b64 	%rd17780, {%r11837, %r11836};
	xor.b64  	%rd17781, %rd17779, %rd17780;
	xor.b64  	%rd17782, %rd21778, %rd21777;
	and.b64  	%rd17783, %rd17765, %rd17782;
	xor.b64  	%rd17784, %rd17783, %rd21778;
	add.s64 	%rd17785, %rd21782, %rd21779;
	ld.const.u64 	%rd17786, [%rd21764+136];
	add.s64 	%rd17787, %rd17785, %rd17786;
	add.s64 	%rd17788, %rd17787, %rd17784;
	add.s64 	%rd17789, %rd17788, %rd17781;
	add.s64 	%rd17790, %rd17789, %rd21775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11838,%dummy}, %rd17776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11839}, %rd17776;
	}
	shf.r.wrap.b32 	%r11840, %r11839, %r11838, 28;
	shf.r.wrap.b32 	%r11841, %r11838, %r11839, 28;
	mov.b64 	%rd17791, {%r11841, %r11840};
	shf.l.wrap.b32 	%r11842, %r11838, %r11839, 30;
	shf.l.wrap.b32 	%r11843, %r11839, %r11838, 30;
	mov.b64 	%rd17792, {%r11843, %r11842};
	xor.b64  	%rd17793, %rd17792, %rd17791;
	shf.l.wrap.b32 	%r11844, %r11838, %r11839, 25;
	shf.l.wrap.b32 	%r11845, %r11839, %r11838, 25;
	mov.b64 	%rd17794, {%r11845, %r11844};
	xor.b64  	%rd17795, %rd17793, %rd17794;
	xor.b64  	%rd17796, %rd17776, %rd21774;
	xor.b64  	%rd17797, %rd17776, %rd21773;
	and.b64  	%rd17798, %rd17797, %rd17796;
	xor.b64  	%rd17799, %rd17798, %rd17776;
	add.s64 	%rd17800, %rd17789, %rd17799;
	add.s64 	%rd17801, %rd17800, %rd17795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11846,%dummy}, %rd17790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11847}, %rd17790;
	}
	shf.r.wrap.b32 	%r11848, %r11847, %r11846, 14;
	shf.r.wrap.b32 	%r11849, %r11846, %r11847, 14;
	mov.b64 	%rd17802, {%r11849, %r11848};
	shf.r.wrap.b32 	%r11850, %r11847, %r11846, 18;
	shf.r.wrap.b32 	%r11851, %r11846, %r11847, 18;
	mov.b64 	%rd17803, {%r11851, %r11850};
	xor.b64  	%rd17804, %rd17803, %rd17802;
	shf.l.wrap.b32 	%r11852, %r11846, %r11847, 23;
	shf.l.wrap.b32 	%r11853, %r11847, %r11846, 23;
	mov.b64 	%rd17805, {%r11853, %r11852};
	xor.b64  	%rd17806, %rd17804, %rd17805;
	xor.b64  	%rd17807, %rd17765, %rd21777;
	and.b64  	%rd17808, %rd17790, %rd17807;
	xor.b64  	%rd17809, %rd17808, %rd21777;
	add.s64 	%rd17810, %rd21783, %rd21778;
	ld.const.u64 	%rd17811, [%rd21764+144];
	add.s64 	%rd17812, %rd17810, %rd17811;
	add.s64 	%rd17813, %rd17812, %rd17809;
	add.s64 	%rd17814, %rd17813, %rd17806;
	add.s64 	%rd17815, %rd17814, %rd21774;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11854,%dummy}, %rd17801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11855}, %rd17801;
	}
	shf.r.wrap.b32 	%r11856, %r11855, %r11854, 28;
	shf.r.wrap.b32 	%r11857, %r11854, %r11855, 28;
	mov.b64 	%rd17816, {%r11857, %r11856};
	shf.l.wrap.b32 	%r11858, %r11854, %r11855, 30;
	shf.l.wrap.b32 	%r11859, %r11855, %r11854, 30;
	mov.b64 	%rd17817, {%r11859, %r11858};
	xor.b64  	%rd17818, %rd17817, %rd17816;
	shf.l.wrap.b32 	%r11860, %r11854, %r11855, 25;
	shf.l.wrap.b32 	%r11861, %r11855, %r11854, 25;
	mov.b64 	%rd17819, {%r11861, %r11860};
	xor.b64  	%rd17820, %rd17818, %rd17819;
	xor.b64  	%rd17821, %rd17801, %rd21773;
	xor.b64  	%rd17822, %rd17801, %rd17776;
	and.b64  	%rd17823, %rd17822, %rd17821;
	xor.b64  	%rd17824, %rd17823, %rd17801;
	add.s64 	%rd17825, %rd17814, %rd17824;
	add.s64 	%rd17826, %rd17825, %rd17820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11862,%dummy}, %rd17815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11863}, %rd17815;
	}
	shf.r.wrap.b32 	%r11864, %r11863, %r11862, 14;
	shf.r.wrap.b32 	%r11865, %r11862, %r11863, 14;
	mov.b64 	%rd17827, {%r11865, %r11864};
	shf.r.wrap.b32 	%r11866, %r11863, %r11862, 18;
	shf.r.wrap.b32 	%r11867, %r11862, %r11863, 18;
	mov.b64 	%rd17828, {%r11867, %r11866};
	xor.b64  	%rd17829, %rd17828, %rd17827;
	shf.l.wrap.b32 	%r11868, %r11862, %r11863, 23;
	shf.l.wrap.b32 	%r11869, %r11863, %r11862, 23;
	mov.b64 	%rd17830, {%r11869, %r11868};
	xor.b64  	%rd17831, %rd17829, %rd17830;
	xor.b64  	%rd17832, %rd17790, %rd17765;
	and.b64  	%rd17833, %rd17815, %rd17832;
	xor.b64  	%rd17834, %rd17833, %rd17765;
	add.s64 	%rd17835, %rd21784, %rd21777;
	ld.const.u64 	%rd17836, [%rd21764+152];
	add.s64 	%rd17837, %rd17835, %rd17836;
	add.s64 	%rd17838, %rd17837, %rd17834;
	add.s64 	%rd17839, %rd17838, %rd17831;
	add.s64 	%rd17840, %rd17839, %rd21773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11870,%dummy}, %rd17826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11871}, %rd17826;
	}
	shf.r.wrap.b32 	%r11872, %r11871, %r11870, 28;
	shf.r.wrap.b32 	%r11873, %r11870, %r11871, 28;
	mov.b64 	%rd17841, {%r11873, %r11872};
	shf.l.wrap.b32 	%r11874, %r11870, %r11871, 30;
	shf.l.wrap.b32 	%r11875, %r11871, %r11870, 30;
	mov.b64 	%rd17842, {%r11875, %r11874};
	xor.b64  	%rd17843, %rd17842, %rd17841;
	shf.l.wrap.b32 	%r11876, %r11870, %r11871, 25;
	shf.l.wrap.b32 	%r11877, %r11871, %r11870, 25;
	mov.b64 	%rd17844, {%r11877, %r11876};
	xor.b64  	%rd17845, %rd17843, %rd17844;
	xor.b64  	%rd17846, %rd17826, %rd17776;
	xor.b64  	%rd17847, %rd17826, %rd17801;
	and.b64  	%rd17848, %rd17847, %rd17846;
	xor.b64  	%rd17849, %rd17848, %rd17826;
	add.s64 	%rd17850, %rd17839, %rd17849;
	add.s64 	%rd17851, %rd17850, %rd17845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11878,%dummy}, %rd17840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11879}, %rd17840;
	}
	shf.r.wrap.b32 	%r11880, %r11879, %r11878, 14;
	shf.r.wrap.b32 	%r11881, %r11878, %r11879, 14;
	mov.b64 	%rd17852, {%r11881, %r11880};
	shf.r.wrap.b32 	%r11882, %r11879, %r11878, 18;
	shf.r.wrap.b32 	%r11883, %r11878, %r11879, 18;
	mov.b64 	%rd17853, {%r11883, %r11882};
	xor.b64  	%rd17854, %rd17853, %rd17852;
	shf.l.wrap.b32 	%r11884, %r11878, %r11879, 23;
	shf.l.wrap.b32 	%r11885, %r11879, %r11878, 23;
	mov.b64 	%rd17855, {%r11885, %r11884};
	xor.b64  	%rd17856, %rd17854, %rd17855;
	xor.b64  	%rd17857, %rd17815, %rd17790;
	and.b64  	%rd17858, %rd17840, %rd17857;
	xor.b64  	%rd17859, %rd17858, %rd17790;
	add.s64 	%rd17860, %rd17765, %rd21785;
	ld.const.u64 	%rd17861, [%rd21764+160];
	add.s64 	%rd17862, %rd17860, %rd17861;
	add.s64 	%rd17863, %rd17862, %rd17859;
	add.s64 	%rd17864, %rd17863, %rd17856;
	add.s64 	%rd17865, %rd17864, %rd17776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11886,%dummy}, %rd17851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11887}, %rd17851;
	}
	shf.r.wrap.b32 	%r11888, %r11887, %r11886, 28;
	shf.r.wrap.b32 	%r11889, %r11886, %r11887, 28;
	mov.b64 	%rd17866, {%r11889, %r11888};
	shf.l.wrap.b32 	%r11890, %r11886, %r11887, 30;
	shf.l.wrap.b32 	%r11891, %r11887, %r11886, 30;
	mov.b64 	%rd17867, {%r11891, %r11890};
	xor.b64  	%rd17868, %rd17867, %rd17866;
	shf.l.wrap.b32 	%r11892, %r11886, %r11887, 25;
	shf.l.wrap.b32 	%r11893, %r11887, %r11886, 25;
	mov.b64 	%rd17869, {%r11893, %r11892};
	xor.b64  	%rd17870, %rd17868, %rd17869;
	xor.b64  	%rd17871, %rd17851, %rd17801;
	xor.b64  	%rd17872, %rd17851, %rd17826;
	and.b64  	%rd17873, %rd17872, %rd17871;
	xor.b64  	%rd17874, %rd17873, %rd17851;
	add.s64 	%rd17875, %rd17864, %rd17874;
	add.s64 	%rd17876, %rd17875, %rd17870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11894,%dummy}, %rd17865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11895}, %rd17865;
	}
	shf.r.wrap.b32 	%r11896, %r11895, %r11894, 14;
	shf.r.wrap.b32 	%r11897, %r11894, %r11895, 14;
	mov.b64 	%rd17877, {%r11897, %r11896};
	shf.r.wrap.b32 	%r11898, %r11895, %r11894, 18;
	shf.r.wrap.b32 	%r11899, %r11894, %r11895, 18;
	mov.b64 	%rd17878, {%r11899, %r11898};
	xor.b64  	%rd17879, %rd17878, %rd17877;
	shf.l.wrap.b32 	%r11900, %r11894, %r11895, 23;
	shf.l.wrap.b32 	%r11901, %r11895, %r11894, 23;
	mov.b64 	%rd17880, {%r11901, %r11900};
	xor.b64  	%rd17881, %rd17879, %rd17880;
	xor.b64  	%rd17882, %rd17840, %rd17815;
	and.b64  	%rd17883, %rd17865, %rd17882;
	xor.b64  	%rd17884, %rd17883, %rd17815;
	add.s64 	%rd17885, %rd17790, %rd21786;
	ld.const.u64 	%rd17886, [%rd21764+168];
	add.s64 	%rd17887, %rd17885, %rd17886;
	add.s64 	%rd17888, %rd17887, %rd17884;
	add.s64 	%rd17889, %rd17888, %rd17881;
	add.s64 	%rd17890, %rd17889, %rd17801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11902,%dummy}, %rd17876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11903}, %rd17876;
	}
	shf.r.wrap.b32 	%r11904, %r11903, %r11902, 28;
	shf.r.wrap.b32 	%r11905, %r11902, %r11903, 28;
	mov.b64 	%rd17891, {%r11905, %r11904};
	shf.l.wrap.b32 	%r11906, %r11902, %r11903, 30;
	shf.l.wrap.b32 	%r11907, %r11903, %r11902, 30;
	mov.b64 	%rd17892, {%r11907, %r11906};
	xor.b64  	%rd17893, %rd17892, %rd17891;
	shf.l.wrap.b32 	%r11908, %r11902, %r11903, 25;
	shf.l.wrap.b32 	%r11909, %r11903, %r11902, 25;
	mov.b64 	%rd17894, {%r11909, %r11908};
	xor.b64  	%rd17895, %rd17893, %rd17894;
	xor.b64  	%rd17896, %rd17876, %rd17826;
	xor.b64  	%rd17897, %rd17876, %rd17851;
	and.b64  	%rd17898, %rd17897, %rd17896;
	xor.b64  	%rd17899, %rd17898, %rd17876;
	add.s64 	%rd17900, %rd17889, %rd17899;
	add.s64 	%rd17901, %rd17900, %rd17895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11910,%dummy}, %rd17890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11911}, %rd17890;
	}
	shf.r.wrap.b32 	%r11912, %r11911, %r11910, 14;
	shf.r.wrap.b32 	%r11913, %r11910, %r11911, 14;
	mov.b64 	%rd17902, {%r11913, %r11912};
	shf.r.wrap.b32 	%r11914, %r11911, %r11910, 18;
	shf.r.wrap.b32 	%r11915, %r11910, %r11911, 18;
	mov.b64 	%rd17903, {%r11915, %r11914};
	xor.b64  	%rd17904, %rd17903, %rd17902;
	shf.l.wrap.b32 	%r11916, %r11910, %r11911, 23;
	shf.l.wrap.b32 	%r11917, %r11911, %r11910, 23;
	mov.b64 	%rd17905, {%r11917, %r11916};
	xor.b64  	%rd17906, %rd17904, %rd17905;
	xor.b64  	%rd17907, %rd17865, %rd17840;
	and.b64  	%rd17908, %rd17890, %rd17907;
	xor.b64  	%rd17909, %rd17908, %rd17840;
	add.s64 	%rd17910, %rd17815, %rd21787;
	ld.const.u64 	%rd17911, [%rd21764+176];
	add.s64 	%rd17912, %rd17910, %rd17911;
	add.s64 	%rd17913, %rd17912, %rd17909;
	add.s64 	%rd17914, %rd17913, %rd17906;
	add.s64 	%rd17915, %rd17914, %rd17826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11918,%dummy}, %rd17901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11919}, %rd17901;
	}
	shf.r.wrap.b32 	%r11920, %r11919, %r11918, 28;
	shf.r.wrap.b32 	%r11921, %r11918, %r11919, 28;
	mov.b64 	%rd17916, {%r11921, %r11920};
	shf.l.wrap.b32 	%r11922, %r11918, %r11919, 30;
	shf.l.wrap.b32 	%r11923, %r11919, %r11918, 30;
	mov.b64 	%rd17917, {%r11923, %r11922};
	xor.b64  	%rd17918, %rd17917, %rd17916;
	shf.l.wrap.b32 	%r11924, %r11918, %r11919, 25;
	shf.l.wrap.b32 	%r11925, %r11919, %r11918, 25;
	mov.b64 	%rd17919, {%r11925, %r11924};
	xor.b64  	%rd17920, %rd17918, %rd17919;
	xor.b64  	%rd17921, %rd17901, %rd17851;
	xor.b64  	%rd17922, %rd17901, %rd17876;
	and.b64  	%rd17923, %rd17922, %rd17921;
	xor.b64  	%rd17924, %rd17923, %rd17901;
	add.s64 	%rd17925, %rd17914, %rd17924;
	add.s64 	%rd17926, %rd17925, %rd17920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11926,%dummy}, %rd17915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11927}, %rd17915;
	}
	shf.r.wrap.b32 	%r11928, %r11927, %r11926, 14;
	shf.r.wrap.b32 	%r11929, %r11926, %r11927, 14;
	mov.b64 	%rd17927, {%r11929, %r11928};
	shf.r.wrap.b32 	%r11930, %r11927, %r11926, 18;
	shf.r.wrap.b32 	%r11931, %r11926, %r11927, 18;
	mov.b64 	%rd17928, {%r11931, %r11930};
	xor.b64  	%rd17929, %rd17928, %rd17927;
	shf.l.wrap.b32 	%r11932, %r11926, %r11927, 23;
	shf.l.wrap.b32 	%r11933, %r11927, %r11926, 23;
	mov.b64 	%rd17930, {%r11933, %r11932};
	xor.b64  	%rd17931, %rd17929, %rd17930;
	xor.b64  	%rd17932, %rd17890, %rd17865;
	and.b64  	%rd17933, %rd17915, %rd17932;
	xor.b64  	%rd17934, %rd17933, %rd17865;
	add.s64 	%rd17935, %rd17840, %rd21788;
	ld.const.u64 	%rd17936, [%rd21764+184];
	add.s64 	%rd17937, %rd17935, %rd17936;
	add.s64 	%rd17938, %rd17937, %rd17934;
	add.s64 	%rd17939, %rd17938, %rd17931;
	add.s64 	%rd17940, %rd17939, %rd17851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11934,%dummy}, %rd17926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11935}, %rd17926;
	}
	shf.r.wrap.b32 	%r11936, %r11935, %r11934, 28;
	shf.r.wrap.b32 	%r11937, %r11934, %r11935, 28;
	mov.b64 	%rd17941, {%r11937, %r11936};
	shf.l.wrap.b32 	%r11938, %r11934, %r11935, 30;
	shf.l.wrap.b32 	%r11939, %r11935, %r11934, 30;
	mov.b64 	%rd17942, {%r11939, %r11938};
	xor.b64  	%rd17943, %rd17942, %rd17941;
	shf.l.wrap.b32 	%r11940, %r11934, %r11935, 25;
	shf.l.wrap.b32 	%r11941, %r11935, %r11934, 25;
	mov.b64 	%rd17944, {%r11941, %r11940};
	xor.b64  	%rd17945, %rd17943, %rd17944;
	xor.b64  	%rd17946, %rd17926, %rd17876;
	xor.b64  	%rd17947, %rd17926, %rd17901;
	and.b64  	%rd17948, %rd17947, %rd17946;
	xor.b64  	%rd17949, %rd17948, %rd17926;
	add.s64 	%rd17950, %rd17939, %rd17949;
	add.s64 	%rd17951, %rd17950, %rd17945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11942,%dummy}, %rd17940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11943}, %rd17940;
	}
	shf.r.wrap.b32 	%r11944, %r11943, %r11942, 14;
	shf.r.wrap.b32 	%r11945, %r11942, %r11943, 14;
	mov.b64 	%rd17952, {%r11945, %r11944};
	shf.r.wrap.b32 	%r11946, %r11943, %r11942, 18;
	shf.r.wrap.b32 	%r11947, %r11942, %r11943, 18;
	mov.b64 	%rd17953, {%r11947, %r11946};
	xor.b64  	%rd17954, %rd17953, %rd17952;
	shf.l.wrap.b32 	%r11948, %r11942, %r11943, 23;
	shf.l.wrap.b32 	%r11949, %r11943, %r11942, 23;
	mov.b64 	%rd17955, {%r11949, %r11948};
	xor.b64  	%rd17956, %rd17954, %rd17955;
	xor.b64  	%rd17957, %rd17915, %rd17890;
	and.b64  	%rd17958, %rd17940, %rd17957;
	xor.b64  	%rd17959, %rd17958, %rd17890;
	add.s64 	%rd17960, %rd17865, %rd21772;
	ld.const.u64 	%rd17961, [%rd21764+192];
	add.s64 	%rd17962, %rd17960, %rd17961;
	add.s64 	%rd17963, %rd17962, %rd17959;
	add.s64 	%rd17964, %rd17963, %rd17956;
	add.s64 	%rd17965, %rd17964, %rd17876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11950,%dummy}, %rd17951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11951}, %rd17951;
	}
	shf.r.wrap.b32 	%r11952, %r11951, %r11950, 28;
	shf.r.wrap.b32 	%r11953, %r11950, %r11951, 28;
	mov.b64 	%rd17966, {%r11953, %r11952};
	shf.l.wrap.b32 	%r11954, %r11950, %r11951, 30;
	shf.l.wrap.b32 	%r11955, %r11951, %r11950, 30;
	mov.b64 	%rd17967, {%r11955, %r11954};
	xor.b64  	%rd17968, %rd17967, %rd17966;
	shf.l.wrap.b32 	%r11956, %r11950, %r11951, 25;
	shf.l.wrap.b32 	%r11957, %r11951, %r11950, 25;
	mov.b64 	%rd17969, {%r11957, %r11956};
	xor.b64  	%rd17970, %rd17968, %rd17969;
	xor.b64  	%rd17971, %rd17951, %rd17901;
	xor.b64  	%rd17972, %rd17951, %rd17926;
	and.b64  	%rd17973, %rd17972, %rd17971;
	xor.b64  	%rd17974, %rd17973, %rd17951;
	add.s64 	%rd17975, %rd17964, %rd17974;
	add.s64 	%rd17976, %rd17975, %rd17970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11958,%dummy}, %rd17965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11959}, %rd17965;
	}
	shf.r.wrap.b32 	%r11960, %r11959, %r11958, 14;
	shf.r.wrap.b32 	%r11961, %r11958, %r11959, 14;
	mov.b64 	%rd17977, {%r11961, %r11960};
	shf.r.wrap.b32 	%r11962, %r11959, %r11958, 18;
	shf.r.wrap.b32 	%r11963, %r11958, %r11959, 18;
	mov.b64 	%rd17978, {%r11963, %r11962};
	xor.b64  	%rd17979, %rd17978, %rd17977;
	shf.l.wrap.b32 	%r11964, %r11958, %r11959, 23;
	shf.l.wrap.b32 	%r11965, %r11959, %r11958, 23;
	mov.b64 	%rd17980, {%r11965, %r11964};
	xor.b64  	%rd17981, %rd17979, %rd17980;
	xor.b64  	%rd17982, %rd17940, %rd17915;
	and.b64  	%rd17983, %rd17965, %rd17982;
	xor.b64  	%rd17984, %rd17983, %rd17915;
	add.s64 	%rd17985, %rd17890, %rd21771;
	ld.const.u64 	%rd17986, [%rd21764+200];
	add.s64 	%rd17987, %rd17985, %rd17986;
	add.s64 	%rd17988, %rd17987, %rd17984;
	add.s64 	%rd17989, %rd17988, %rd17981;
	add.s64 	%rd17990, %rd17989, %rd17901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11966,%dummy}, %rd17976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11967}, %rd17976;
	}
	shf.r.wrap.b32 	%r11968, %r11967, %r11966, 28;
	shf.r.wrap.b32 	%r11969, %r11966, %r11967, 28;
	mov.b64 	%rd17991, {%r11969, %r11968};
	shf.l.wrap.b32 	%r11970, %r11966, %r11967, 30;
	shf.l.wrap.b32 	%r11971, %r11967, %r11966, 30;
	mov.b64 	%rd17992, {%r11971, %r11970};
	xor.b64  	%rd17993, %rd17992, %rd17991;
	shf.l.wrap.b32 	%r11972, %r11966, %r11967, 25;
	shf.l.wrap.b32 	%r11973, %r11967, %r11966, 25;
	mov.b64 	%rd17994, {%r11973, %r11972};
	xor.b64  	%rd17995, %rd17993, %rd17994;
	xor.b64  	%rd17996, %rd17976, %rd17926;
	xor.b64  	%rd17997, %rd17976, %rd17951;
	and.b64  	%rd17998, %rd17997, %rd17996;
	xor.b64  	%rd17999, %rd17998, %rd17976;
	add.s64 	%rd18000, %rd17989, %rd17999;
	add.s64 	%rd18001, %rd18000, %rd17995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11974,%dummy}, %rd17990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11975}, %rd17990;
	}
	shf.r.wrap.b32 	%r11976, %r11975, %r11974, 14;
	shf.r.wrap.b32 	%r11977, %r11974, %r11975, 14;
	mov.b64 	%rd18002, {%r11977, %r11976};
	shf.r.wrap.b32 	%r11978, %r11975, %r11974, 18;
	shf.r.wrap.b32 	%r11979, %r11974, %r11975, 18;
	mov.b64 	%rd18003, {%r11979, %r11978};
	xor.b64  	%rd18004, %rd18003, %rd18002;
	shf.l.wrap.b32 	%r11980, %r11974, %r11975, 23;
	shf.l.wrap.b32 	%r11981, %r11975, %r11974, 23;
	mov.b64 	%rd18005, {%r11981, %r11980};
	xor.b64  	%rd18006, %rd18004, %rd18005;
	xor.b64  	%rd18007, %rd17965, %rd17940;
	and.b64  	%rd18008, %rd17990, %rd18007;
	xor.b64  	%rd18009, %rd18008, %rd17940;
	add.s64 	%rd18010, %rd17915, %rd21770;
	ld.const.u64 	%rd18011, [%rd21764+208];
	add.s64 	%rd18012, %rd18010, %rd18011;
	add.s64 	%rd18013, %rd18012, %rd18009;
	add.s64 	%rd18014, %rd18013, %rd18006;
	add.s64 	%rd18015, %rd18014, %rd17926;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11982,%dummy}, %rd18001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11983}, %rd18001;
	}
	shf.r.wrap.b32 	%r11984, %r11983, %r11982, 28;
	shf.r.wrap.b32 	%r11985, %r11982, %r11983, 28;
	mov.b64 	%rd18016, {%r11985, %r11984};
	shf.l.wrap.b32 	%r11986, %r11982, %r11983, 30;
	shf.l.wrap.b32 	%r11987, %r11983, %r11982, 30;
	mov.b64 	%rd18017, {%r11987, %r11986};
	xor.b64  	%rd18018, %rd18017, %rd18016;
	shf.l.wrap.b32 	%r11988, %r11982, %r11983, 25;
	shf.l.wrap.b32 	%r11989, %r11983, %r11982, 25;
	mov.b64 	%rd18019, {%r11989, %r11988};
	xor.b64  	%rd18020, %rd18018, %rd18019;
	xor.b64  	%rd18021, %rd18001, %rd17951;
	xor.b64  	%rd18022, %rd18001, %rd17976;
	and.b64  	%rd18023, %rd18022, %rd18021;
	xor.b64  	%rd18024, %rd18023, %rd18001;
	add.s64 	%rd18025, %rd18014, %rd18024;
	add.s64 	%rd18026, %rd18025, %rd18020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11990,%dummy}, %rd18015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11991}, %rd18015;
	}
	shf.r.wrap.b32 	%r11992, %r11991, %r11990, 14;
	shf.r.wrap.b32 	%r11993, %r11990, %r11991, 14;
	mov.b64 	%rd18027, {%r11993, %r11992};
	shf.r.wrap.b32 	%r11994, %r11991, %r11990, 18;
	shf.r.wrap.b32 	%r11995, %r11990, %r11991, 18;
	mov.b64 	%rd18028, {%r11995, %r11994};
	xor.b64  	%rd18029, %rd18028, %rd18027;
	shf.l.wrap.b32 	%r11996, %r11990, %r11991, 23;
	shf.l.wrap.b32 	%r11997, %r11991, %r11990, 23;
	mov.b64 	%rd18030, {%r11997, %r11996};
	xor.b64  	%rd18031, %rd18029, %rd18030;
	xor.b64  	%rd18032, %rd17990, %rd17965;
	and.b64  	%rd18033, %rd18015, %rd18032;
	xor.b64  	%rd18034, %rd18033, %rd17965;
	add.s64 	%rd18035, %rd17940, %rd21769;
	ld.const.u64 	%rd18036, [%rd21764+216];
	add.s64 	%rd18037, %rd18035, %rd18036;
	add.s64 	%rd18038, %rd18037, %rd18034;
	add.s64 	%rd18039, %rd18038, %rd18031;
	add.s64 	%rd18040, %rd18039, %rd17951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r11998,%dummy}, %rd18026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r11999}, %rd18026;
	}
	shf.r.wrap.b32 	%r12000, %r11999, %r11998, 28;
	shf.r.wrap.b32 	%r12001, %r11998, %r11999, 28;
	mov.b64 	%rd18041, {%r12001, %r12000};
	shf.l.wrap.b32 	%r12002, %r11998, %r11999, 30;
	shf.l.wrap.b32 	%r12003, %r11999, %r11998, 30;
	mov.b64 	%rd18042, {%r12003, %r12002};
	xor.b64  	%rd18043, %rd18042, %rd18041;
	shf.l.wrap.b32 	%r12004, %r11998, %r11999, 25;
	shf.l.wrap.b32 	%r12005, %r11999, %r11998, 25;
	mov.b64 	%rd18044, {%r12005, %r12004};
	xor.b64  	%rd18045, %rd18043, %rd18044;
	xor.b64  	%rd18046, %rd18026, %rd17976;
	xor.b64  	%rd18047, %rd18026, %rd18001;
	and.b64  	%rd18048, %rd18047, %rd18046;
	xor.b64  	%rd18049, %rd18048, %rd18026;
	add.s64 	%rd18050, %rd18039, %rd18049;
	add.s64 	%rd18051, %rd18050, %rd18045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12006,%dummy}, %rd18040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12007}, %rd18040;
	}
	shf.r.wrap.b32 	%r12008, %r12007, %r12006, 14;
	shf.r.wrap.b32 	%r12009, %r12006, %r12007, 14;
	mov.b64 	%rd18052, {%r12009, %r12008};
	shf.r.wrap.b32 	%r12010, %r12007, %r12006, 18;
	shf.r.wrap.b32 	%r12011, %r12006, %r12007, 18;
	mov.b64 	%rd18053, {%r12011, %r12010};
	xor.b64  	%rd18054, %rd18053, %rd18052;
	shf.l.wrap.b32 	%r12012, %r12006, %r12007, 23;
	shf.l.wrap.b32 	%r12013, %r12007, %r12006, 23;
	mov.b64 	%rd18055, {%r12013, %r12012};
	xor.b64  	%rd18056, %rd18054, %rd18055;
	xor.b64  	%rd18057, %rd18015, %rd17990;
	and.b64  	%rd18058, %rd18040, %rd18057;
	xor.b64  	%rd18059, %rd18058, %rd17990;
	add.s64 	%rd18060, %rd17965, %rd21768;
	ld.const.u64 	%rd18061, [%rd21764+224];
	add.s64 	%rd18062, %rd18060, %rd18061;
	add.s64 	%rd18063, %rd18062, %rd18059;
	add.s64 	%rd18064, %rd18063, %rd18056;
	add.s64 	%rd21780, %rd18064, %rd17976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12014,%dummy}, %rd18051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12015}, %rd18051;
	}
	shf.r.wrap.b32 	%r12016, %r12015, %r12014, 28;
	shf.r.wrap.b32 	%r12017, %r12014, %r12015, 28;
	mov.b64 	%rd18065, {%r12017, %r12016};
	shf.l.wrap.b32 	%r12018, %r12014, %r12015, 30;
	shf.l.wrap.b32 	%r12019, %r12015, %r12014, 30;
	mov.b64 	%rd18066, {%r12019, %r12018};
	xor.b64  	%rd18067, %rd18066, %rd18065;
	shf.l.wrap.b32 	%r12020, %r12014, %r12015, 25;
	shf.l.wrap.b32 	%r12021, %r12015, %r12014, 25;
	mov.b64 	%rd18068, {%r12021, %r12020};
	xor.b64  	%rd18069, %rd18067, %rd18068;
	xor.b64  	%rd18070, %rd18051, %rd18001;
	xor.b64  	%rd18071, %rd18051, %rd18026;
	and.b64  	%rd18072, %rd18071, %rd18070;
	xor.b64  	%rd18073, %rd18072, %rd18051;
	add.s64 	%rd18074, %rd18064, %rd18073;
	add.s64 	%rd21776, %rd18074, %rd18069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12022,%dummy}, %rd21780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12023}, %rd21780;
	}
	shf.r.wrap.b32 	%r12024, %r12023, %r12022, 14;
	shf.r.wrap.b32 	%r12025, %r12022, %r12023, 14;
	mov.b64 	%rd18075, {%r12025, %r12024};
	shf.r.wrap.b32 	%r12026, %r12023, %r12022, 18;
	shf.r.wrap.b32 	%r12027, %r12022, %r12023, 18;
	mov.b64 	%rd18076, {%r12027, %r12026};
	xor.b64  	%rd18077, %rd18076, %rd18075;
	shf.l.wrap.b32 	%r12028, %r12022, %r12023, 23;
	shf.l.wrap.b32 	%r12029, %r12023, %r12022, 23;
	mov.b64 	%rd18078, {%r12029, %r12028};
	xor.b64  	%rd18079, %rd18077, %rd18078;
	xor.b64  	%rd18080, %rd18040, %rd18015;
	and.b64  	%rd18081, %rd21780, %rd18080;
	xor.b64  	%rd18082, %rd18081, %rd18015;
	add.s64 	%rd18083, %rd17990, %rd21767;
	ld.const.u64 	%rd18084, [%rd21764+232];
	add.s64 	%rd18085, %rd18083, %rd18084;
	add.s64 	%rd18086, %rd18085, %rd18082;
	add.s64 	%rd18087, %rd18086, %rd18079;
	add.s64 	%rd21779, %rd18087, %rd18001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12030,%dummy}, %rd21776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12031}, %rd21776;
	}
	shf.r.wrap.b32 	%r12032, %r12031, %r12030, 28;
	shf.r.wrap.b32 	%r12033, %r12030, %r12031, 28;
	mov.b64 	%rd18088, {%r12033, %r12032};
	shf.l.wrap.b32 	%r12034, %r12030, %r12031, 30;
	shf.l.wrap.b32 	%r12035, %r12031, %r12030, 30;
	mov.b64 	%rd18089, {%r12035, %r12034};
	xor.b64  	%rd18090, %rd18089, %rd18088;
	shf.l.wrap.b32 	%r12036, %r12030, %r12031, 25;
	shf.l.wrap.b32 	%r12037, %r12031, %r12030, 25;
	mov.b64 	%rd18091, {%r12037, %r12036};
	xor.b64  	%rd18092, %rd18090, %rd18091;
	xor.b64  	%rd18093, %rd21776, %rd18026;
	xor.b64  	%rd18094, %rd21776, %rd18051;
	and.b64  	%rd18095, %rd18094, %rd18093;
	xor.b64  	%rd18096, %rd18095, %rd21776;
	add.s64 	%rd18097, %rd18087, %rd18096;
	add.s64 	%rd21775, %rd18097, %rd18092;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12038,%dummy}, %rd21779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12039}, %rd21779;
	}
	shf.r.wrap.b32 	%r12040, %r12039, %r12038, 14;
	shf.r.wrap.b32 	%r12041, %r12038, %r12039, 14;
	mov.b64 	%rd18098, {%r12041, %r12040};
	shf.r.wrap.b32 	%r12042, %r12039, %r12038, 18;
	shf.r.wrap.b32 	%r12043, %r12038, %r12039, 18;
	mov.b64 	%rd18099, {%r12043, %r12042};
	xor.b64  	%rd18100, %rd18099, %rd18098;
	shf.l.wrap.b32 	%r12044, %r12038, %r12039, 23;
	shf.l.wrap.b32 	%r12045, %r12039, %r12038, 23;
	mov.b64 	%rd18101, {%r12045, %r12044};
	xor.b64  	%rd18102, %rd18100, %rd18101;
	xor.b64  	%rd18103, %rd21780, %rd18040;
	and.b64  	%rd18104, %rd21779, %rd18103;
	xor.b64  	%rd18105, %rd18104, %rd18040;
	add.s64 	%rd18106, %rd18015, %rd21766;
	ld.const.u64 	%rd18107, [%rd21764+240];
	add.s64 	%rd18108, %rd18106, %rd18107;
	add.s64 	%rd18109, %rd18108, %rd18105;
	add.s64 	%rd18110, %rd18109, %rd18102;
	add.s64 	%rd21778, %rd18110, %rd18026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12046,%dummy}, %rd21775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12047}, %rd21775;
	}
	shf.r.wrap.b32 	%r12048, %r12047, %r12046, 28;
	shf.r.wrap.b32 	%r12049, %r12046, %r12047, 28;
	mov.b64 	%rd18111, {%r12049, %r12048};
	shf.l.wrap.b32 	%r12050, %r12046, %r12047, 30;
	shf.l.wrap.b32 	%r12051, %r12047, %r12046, 30;
	mov.b64 	%rd18112, {%r12051, %r12050};
	xor.b64  	%rd18113, %rd18112, %rd18111;
	shf.l.wrap.b32 	%r12052, %r12046, %r12047, 25;
	shf.l.wrap.b32 	%r12053, %r12047, %r12046, 25;
	mov.b64 	%rd18114, {%r12053, %r12052};
	xor.b64  	%rd18115, %rd18113, %rd18114;
	xor.b64  	%rd18116, %rd21775, %rd18051;
	xor.b64  	%rd18117, %rd21775, %rd21776;
	and.b64  	%rd18118, %rd18117, %rd18116;
	xor.b64  	%rd18119, %rd18118, %rd21775;
	add.s64 	%rd18120, %rd18110, %rd18119;
	add.s64 	%rd21774, %rd18120, %rd18115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12054,%dummy}, %rd21778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12055}, %rd21778;
	}
	shf.r.wrap.b32 	%r12056, %r12055, %r12054, 14;
	shf.r.wrap.b32 	%r12057, %r12054, %r12055, 14;
	mov.b64 	%rd18121, {%r12057, %r12056};
	shf.r.wrap.b32 	%r12058, %r12055, %r12054, 18;
	shf.r.wrap.b32 	%r12059, %r12054, %r12055, 18;
	mov.b64 	%rd18122, {%r12059, %r12058};
	xor.b64  	%rd18123, %rd18122, %rd18121;
	shf.l.wrap.b32 	%r12060, %r12054, %r12055, 23;
	shf.l.wrap.b32 	%r12061, %r12055, %r12054, 23;
	mov.b64 	%rd18124, {%r12061, %r12060};
	xor.b64  	%rd18125, %rd18123, %rd18124;
	xor.b64  	%rd18126, %rd21779, %rd21780;
	and.b64  	%rd18127, %rd21778, %rd18126;
	xor.b64  	%rd18128, %rd18127, %rd21780;
	add.s64 	%rd18129, %rd18040, %rd21765;
	ld.const.u64 	%rd18130, [%rd21764+248];
	add.s64 	%rd18131, %rd18129, %rd18130;
	add.s64 	%rd18132, %rd18131, %rd18128;
	add.s64 	%rd18133, %rd18132, %rd18125;
	add.s64 	%rd21777, %rd18133, %rd18051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12062,%dummy}, %rd21774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12063}, %rd21774;
	}
	shf.r.wrap.b32 	%r12064, %r12063, %r12062, 28;
	shf.r.wrap.b32 	%r12065, %r12062, %r12063, 28;
	mov.b64 	%rd18134, {%r12065, %r12064};
	shf.l.wrap.b32 	%r12066, %r12062, %r12063, 30;
	shf.l.wrap.b32 	%r12067, %r12063, %r12062, 30;
	mov.b64 	%rd18135, {%r12067, %r12066};
	xor.b64  	%rd18136, %rd18135, %rd18134;
	shf.l.wrap.b32 	%r12068, %r12062, %r12063, 25;
	shf.l.wrap.b32 	%r12069, %r12063, %r12062, 25;
	mov.b64 	%rd18137, {%r12069, %r12068};
	xor.b64  	%rd18138, %rd18136, %rd18137;
	xor.b64  	%rd18139, %rd21774, %rd21776;
	xor.b64  	%rd18140, %rd21774, %rd21775;
	and.b64  	%rd18141, %rd18140, %rd18139;
	xor.b64  	%rd18142, %rd18141, %rd21774;
	add.s64 	%rd18143, %rd18133, %rd18142;
	add.s64 	%rd21773, %rd18143, %rd18138;
	add.s32 	%r14479, %r14479, 16;
	setp.lt.s32	%p192, %r14479, 80;
	mov.u64 	%rd21764, %rd1494;
	@%p192 bra 	BB1_305;

	mov.u64 	%rd21330, 6620516959819538809;
	mov.u64 	%rd21329, 2270897969802886507;
	mov.u64 	%rd21325, -7276294671716946913;
	mov.u64 	%rd21324, 5840696475078001361;
	mov.u64 	%rd21323, -6534734903238641935;
	mov.u64 	%rd21322, 4354685564936845355;
	mov.u64 	%rd21321, -4942790177534073029;
	mov.u64 	%rd21320, 7640891576956012808;
	add.s64 	%rd18146, %rd21773, %rd21748;
	st.global.u64 	[%rd14935+64], %rd18146;
	add.s64 	%rd18147, %rd21774, %rd21747;
	st.global.u64 	[%rd14935+72], %rd18147;
	st.local.u64 	[%rd1], %rd21320;
	st.local.u64 	[%rd1+8], %rd21321;
	st.local.u64 	[%rd1+16], %rd21322;
	st.local.u64 	[%rd1+24], %rd21323;
	st.local.u64 	[%rd1+32], %rd21324;
	st.local.u64 	[%rd1+40], %rd21325;
	st.local.u64 	[%rd1+48], %rd21329;
	st.local.u64 	[%rd1+56], %rd21330;
	mov.u32 	%r14480, 0;
	st.local.u32 	[%rd1+192], %r14480;
	and.b32  	%r427, %r3, 3;
	add.s64 	%rd1496, %rd1808, 7;
	shr.u64 	%rd18157, %rd1203, 56;
	add.s64 	%rd1497, %rd18157, 16;
	add.s64 	%rd1498, %rd179, 7;
	mov.u32 	%r14481, %r14480;
	bra.uni 	BB1_307;

BB1_355:
	ld.local.u32 	%r14480, [%rd1+192];

BB1_307:
	add.s32 	%r12072, %r14480, %r3;
	st.local.u32 	[%rd1+192], %r12072;
	and.b32  	%r430, %r14480, 127;
	add.s32 	%r431, %r430, %r3;
	setp.lt.s32	%p193, %r431, 128;
	@%p193 bra 	BB1_328;
	bra.uni 	BB1_308;

BB1_328:
	setp.lt.s32	%p206, %r3, 1;
	@%p206 bra 	BB1_337;

	mov.u32 	%r14496, 0;
	setp.eq.s32	%p207, %r427, 0;
	@%p207 bra 	BB1_335;

	setp.eq.s32	%p208, %r427, 1;
	@%p208 bra 	BB1_334;

	setp.eq.s32	%p209, %r427, 2;
	@%p209 bra 	BB1_333;

	ld.local.u8 	%rs301, [%rd1496];
	xor.b32  	%r12842, %r430, 7;
	cvt.u64.u32	%rd19243, %r12842;
	add.s64 	%rd19244, %rd179, %rd19243;
	st.local.u8 	[%rd19244], %rs301;
	add.s32 	%r430, %r430, 1;
	mov.u32 	%r14496, 1;

BB1_333:
	xor.b32  	%r12843, %r14496, 7;
	cvt.u64.u32	%rd19245, %r12843;
	add.s64 	%rd19246, %rd1808, %rd19245;
	ld.local.u8 	%rs302, [%rd19246];
	xor.b32  	%r12844, %r430, 7;
	cvt.s64.s32	%rd19247, %r12844;
	add.s64 	%rd19248, %rd179, %rd19247;
	st.local.u8 	[%rd19248], %rs302;
	add.s32 	%r430, %r430, 1;
	add.s32 	%r14496, %r14496, 1;

BB1_334:
	xor.b32  	%r12845, %r14496, 7;
	cvt.s64.s32	%rd19249, %r12845;
	add.s64 	%rd19250, %rd1808, %rd19249;
	ld.local.u8 	%rs303, [%rd19250];
	xor.b32  	%r12846, %r430, 7;
	cvt.s64.s32	%rd19251, %r12846;
	add.s64 	%rd19252, %rd179, %rd19251;
	st.local.u8 	[%rd19252], %rs303;
	add.s32 	%r430, %r430, 1;
	add.s32 	%r14496, %r14496, 1;

BB1_335:
	setp.lt.u32	%p210, %r3, 4;
	@%p210 bra 	BB1_337;

BB1_336:
	xor.b32  	%r12847, %r14496, 7;
	cvt.s64.s32	%rd19253, %r12847;
	add.s64 	%rd19254, %rd1808, %rd19253;
	ld.local.u8 	%rs304, [%rd19254];
	xor.b32  	%r12848, %r430, 7;
	cvt.s64.s32	%rd19255, %r12848;
	add.s64 	%rd19256, %rd179, %rd19255;
	st.local.u8 	[%rd19256], %rs304;
	add.s32 	%r12849, %r14496, 1;
	xor.b32  	%r12850, %r12849, 7;
	cvt.s64.s32	%rd19257, %r12850;
	add.s64 	%rd19258, %rd1808, %rd19257;
	ld.local.u8 	%rs305, [%rd19258];
	add.s32 	%r12851, %r430, 1;
	xor.b32  	%r12852, %r12851, 7;
	cvt.s64.s32	%rd19259, %r12852;
	add.s64 	%rd19260, %rd179, %rd19259;
	st.local.u8 	[%rd19260], %rs305;
	add.s32 	%r12853, %r14496, 2;
	xor.b32  	%r12854, %r12853, 7;
	cvt.s64.s32	%rd19261, %r12854;
	add.s64 	%rd19262, %rd1808, %rd19261;
	ld.local.u8 	%rs306, [%rd19262];
	add.s32 	%r12855, %r430, 2;
	xor.b32  	%r12856, %r12855, 7;
	cvt.s64.s32	%rd19263, %r12856;
	add.s64 	%rd19264, %rd179, %rd19263;
	st.local.u8 	[%rd19264], %rs306;
	add.s32 	%r12857, %r14496, 3;
	xor.b32  	%r12858, %r12857, 7;
	cvt.s64.s32	%rd19265, %r12858;
	add.s64 	%rd19266, %rd1808, %rd19265;
	ld.local.u8 	%rs307, [%rd19266];
	add.s32 	%r12859, %r430, 3;
	xor.b32  	%r12860, %r12859, 7;
	cvt.s64.s32	%rd19267, %r12860;
	add.s64 	%rd19268, %rd179, %rd19267;
	st.local.u8 	[%rd19268], %rs307;
	add.s32 	%r14496, %r14496, 4;
	setp.lt.s32	%p211, %r14496, %r3;
	add.s32 	%r430, %r430, 4;
	@%p211 bra 	BB1_336;
	bra.uni 	BB1_337;

BB1_308:
	sub.s32 	%r432, %r2861, %r430;
	mov.u32 	%r12075, 1;
	max.u32 	%r433, %r432, %r12075;
	and.b32  	%r434, %r433, 3;
	setp.eq.s32	%p194, %r434, 0;
	mov.u32 	%r14488, 0;
	@%p194 bra 	BB1_315;

	setp.eq.s32	%p195, %r434, 1;
	mov.u32 	%r14484, 0;
	@%p195 bra 	BB1_314;

	setp.eq.s32	%p196, %r434, 2;
	mov.u32 	%r12077, 0;
	@%p196 bra 	BB1_311;
	bra.uni 	BB1_312;

BB1_311:
	mov.u32 	%r12075, %r12077;
	bra.uni 	BB1_313;

BB1_312:
	ld.local.u8 	%rs287, [%rd1496];
	xor.b32  	%r12079, %r430, 7;
	cvt.u64.u32	%rd18158, %r12079;
	add.s64 	%rd18159, %rd179, %rd18158;
	st.local.u8 	[%rd18159], %rs287;
	add.s32 	%r430, %r430, 1;

BB1_313:
	xor.b32  	%r12080, %r12075, 7;
	cvt.u64.u32	%rd18160, %r12080;
	add.s64 	%rd18161, %rd1808, %rd18160;
	ld.local.u8 	%rs288, [%rd18161];
	xor.b32  	%r12081, %r430, 7;
	cvt.s64.s32	%rd18162, %r12081;
	add.s64 	%rd18163, %rd179, %rd18162;
	st.local.u8 	[%rd18163], %rs288;
	add.s32 	%r430, %r430, 1;
	add.s32 	%r14484, %r12075, 1;

BB1_314:
	xor.b32  	%r12082, %r14484, 7;
	cvt.s64.s32	%rd18164, %r12082;
	add.s64 	%rd18165, %rd1808, %rd18164;
	ld.local.u8 	%rs289, [%rd18165];
	xor.b32  	%r12083, %r430, 7;
	cvt.s64.s32	%rd18166, %r12083;
	add.s64 	%rd18167, %rd179, %rd18166;
	st.local.u8 	[%rd18167], %rs289;
	add.s32 	%r430, %r430, 1;
	add.s32 	%r14488, %r14484, 1;

BB1_315:
	setp.lt.u32	%p197, %r433, 4;
	@%p197 bra 	BB1_317;

BB1_316:
	xor.b32  	%r12084, %r14488, 7;
	cvt.s64.s32	%rd18168, %r12084;
	add.s64 	%rd18169, %rd1808, %rd18168;
	ld.local.u8 	%rs290, [%rd18169];
	xor.b32  	%r12085, %r430, 7;
	cvt.s64.s32	%rd18170, %r12085;
	add.s64 	%rd18171, %rd179, %rd18170;
	st.local.u8 	[%rd18171], %rs290;
	add.s32 	%r12086, %r14488, 1;
	xor.b32  	%r12087, %r12086, 7;
	cvt.s64.s32	%rd18172, %r12087;
	add.s64 	%rd18173, %rd1808, %rd18172;
	ld.local.u8 	%rs291, [%rd18173];
	add.s32 	%r12088, %r430, 1;
	xor.b32  	%r12089, %r12088, 7;
	cvt.s64.s32	%rd18174, %r12089;
	add.s64 	%rd18175, %rd179, %rd18174;
	st.local.u8 	[%rd18175], %rs291;
	add.s32 	%r12090, %r14488, 2;
	xor.b32  	%r12091, %r12090, 7;
	cvt.s64.s32	%rd18176, %r12091;
	add.s64 	%rd18177, %rd1808, %rd18176;
	ld.local.u8 	%rs292, [%rd18177];
	add.s32 	%r12092, %r430, 2;
	xor.b32  	%r12093, %r12092, 7;
	cvt.s64.s32	%rd18178, %r12093;
	add.s64 	%rd18179, %rd179, %rd18178;
	st.local.u8 	[%rd18179], %rs292;
	add.s32 	%r12094, %r14488, 3;
	xor.b32  	%r12095, %r12094, 7;
	cvt.s64.s32	%rd18180, %r12095;
	add.s64 	%rd18181, %rd1808, %rd18180;
	ld.local.u8 	%rs293, [%rd18181];
	add.s32 	%r12096, %r430, 3;
	xor.b32  	%r12097, %r12096, 7;
	cvt.s64.s32	%rd18182, %r12097;
	add.s64 	%rd18183, %rd179, %rd18182;
	st.local.u8 	[%rd18183], %rs293;
	add.s32 	%r14488, %r14488, 4;
	setp.lt.s32	%p198, %r14488, %r432;
	add.s32 	%r430, %r430, 4;
	@%p198 bra 	BB1_316;

BB1_317:
	ld.local.u64 	%rd18184, [%rd179];
	shr.u64 	%rd18185, %rd18184, 32;
	ld.local.u64 	%rd18186, [%rd265];
	shr.u64 	%rd18187, %rd18186, 32;
	ld.local.u64 	%rd18188, [%rd265+8];
	shr.u64 	%rd18189, %rd18188, 32;
	ld.local.u64 	%rd18190, [%rd265+16];
	shr.u64 	%rd18191, %rd18190, 32;
	ld.local.u64 	%rd18192, [%rd265+24];
	shr.u64 	%rd18193, %rd18192, 32;
	ld.local.u64 	%rd18194, [%rd265+32];
	shr.u64 	%rd18195, %rd18194, 32;
	ld.local.u64 	%rd18196, [%rd265+40];
	shr.u64 	%rd18197, %rd18196, 32;
	ld.local.u64 	%rd18198, [%rd265+48];
	shr.u64 	%rd18199, %rd18198, 32;
	ld.local.u64 	%rd18200, [%rd265+56];
	shr.u64 	%rd18201, %rd18200, 32;
	ld.local.u64 	%rd18202, [%rd265+64];
	shr.u64 	%rd18203, %rd18202, 32;
	ld.local.u64 	%rd18204, [%rd265+72];
	shr.u64 	%rd18205, %rd18204, 32;
	ld.local.u64 	%rd18206, [%rd265+80];
	shr.u64 	%rd18207, %rd18206, 32;
	ld.local.u64 	%rd18208, [%rd265+88];
	shr.u64 	%rd18209, %rd18208, 32;
	ld.local.u64 	%rd18210, [%rd265+96];
	shr.u64 	%rd18211, %rd18210, 32;
	ld.local.u64 	%rd18212, [%rd265+104];
	shr.u64 	%rd18213, %rd18212, 32;
	ld.local.u64 	%rd18214, [%rd265+112];
	shr.u64 	%rd18215, %rd18214, 32;
	bfi.b64 	%rd21805, %rd18185, %rd18184, 32, 32;
	bfi.b64 	%rd21806, %rd18187, %rd18186, 32, 32;
	bfi.b64 	%rd21807, %rd18189, %rd18188, 32, 32;
	bfi.b64 	%rd21808, %rd18191, %rd18190, 32, 32;
	bfi.b64 	%rd21809, %rd18193, %rd18192, 32, 32;
	bfi.b64 	%rd21810, %rd18195, %rd18194, 32, 32;
	bfi.b64 	%rd21811, %rd18197, %rd18196, 32, 32;
	bfi.b64 	%rd21812, %rd18199, %rd18198, 32, 32;
	bfi.b64 	%rd21796, %rd18201, %rd18200, 32, 32;
	bfi.b64 	%rd21795, %rd18203, %rd18202, 32, 32;
	bfi.b64 	%rd21794, %rd18205, %rd18204, 32, 32;
	bfi.b64 	%rd21793, %rd18207, %rd18206, 32, 32;
	bfi.b64 	%rd21792, %rd18209, %rd18208, 32, 32;
	bfi.b64 	%rd21791, %rd18211, %rd18210, 32, 32;
	bfi.b64 	%rd21790, %rd18213, %rd18212, 32, 32;
	bfi.b64 	%rd21789, %rd18215, %rd18214, 32, 32;
	ld.local.u64 	%rd1515, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12099,%dummy}, %rd1515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12100}, %rd1515;
	}
	shf.r.wrap.b32 	%r12101, %r12100, %r12099, 14;
	shf.r.wrap.b32 	%r12102, %r12099, %r12100, 14;
	mov.b64 	%rd18216, {%r12102, %r12101};
	shf.r.wrap.b32 	%r12103, %r12100, %r12099, 18;
	shf.r.wrap.b32 	%r12104, %r12099, %r12100, 18;
	mov.b64 	%rd18217, {%r12104, %r12103};
	xor.b64  	%rd18218, %rd18217, %rd18216;
	shf.l.wrap.b32 	%r12105, %r12099, %r12100, 23;
	shf.l.wrap.b32 	%r12106, %r12100, %r12099, 23;
	mov.b64 	%rd18219, {%r12106, %r12105};
	xor.b64  	%rd18220, %rd18218, %rd18219;
	ld.local.u64 	%rd1516, [%rd1+48];
	ld.local.u64 	%rd1517, [%rd1+40];
	xor.b64  	%rd18221, %rd1516, %rd1517;
	and.b64  	%rd18222, %rd18221, %rd1515;
	xor.b64  	%rd18223, %rd18222, %rd1516;
	ld.local.u64 	%rd1518, [%rd1+56];
	add.s64 	%rd18224, %rd1518, %rd21805;
	add.s64 	%rd18225, %rd18224, %rd21452;
	add.s64 	%rd18226, %rd18225, %rd18223;
	add.s64 	%rd18227, %rd18226, %rd18220;
	ld.local.u64 	%rd1519, [%rd1+24];
	add.s64 	%rd18228, %rd18227, %rd1519;
	ld.local.u64 	%rd1520, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12107,%dummy}, %rd1520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12108}, %rd1520;
	}
	shf.r.wrap.b32 	%r12109, %r12108, %r12107, 28;
	shf.r.wrap.b32 	%r12110, %r12107, %r12108, 28;
	mov.b64 	%rd18229, {%r12110, %r12109};
	shf.l.wrap.b32 	%r12111, %r12107, %r12108, 30;
	shf.l.wrap.b32 	%r12112, %r12108, %r12107, 30;
	mov.b64 	%rd18230, {%r12112, %r12111};
	xor.b64  	%rd18231, %rd18230, %rd18229;
	shf.l.wrap.b32 	%r12113, %r12107, %r12108, 25;
	shf.l.wrap.b32 	%r12114, %r12108, %r12107, 25;
	mov.b64 	%rd18232, {%r12114, %r12113};
	xor.b64  	%rd18233, %rd18231, %rd18232;
	ld.local.u64 	%rd1521, [%rd1+16];
	xor.b64  	%rd18234, %rd1521, %rd1520;
	ld.local.u64 	%rd1522, [%rd1+8];
	xor.b64  	%rd18235, %rd1522, %rd1520;
	and.b64  	%rd18236, %rd18234, %rd18235;
	xor.b64  	%rd18237, %rd18236, %rd1520;
	add.s64 	%rd18238, %rd18227, %rd18237;
	add.s64 	%rd18239, %rd18238, %rd18233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12115,%dummy}, %rd18228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12116}, %rd18228;
	}
	shf.r.wrap.b32 	%r12117, %r12116, %r12115, 14;
	shf.r.wrap.b32 	%r12118, %r12115, %r12116, 14;
	mov.b64 	%rd18240, {%r12118, %r12117};
	shf.r.wrap.b32 	%r12119, %r12116, %r12115, 18;
	shf.r.wrap.b32 	%r12120, %r12115, %r12116, 18;
	mov.b64 	%rd18241, {%r12120, %r12119};
	xor.b64  	%rd18242, %rd18241, %rd18240;
	shf.l.wrap.b32 	%r12121, %r12115, %r12116, 23;
	shf.l.wrap.b32 	%r12122, %r12116, %r12115, 23;
	mov.b64 	%rd18243, {%r12122, %r12121};
	xor.b64  	%rd18244, %rd18242, %rd18243;
	xor.b64  	%rd18245, %rd1517, %rd1515;
	and.b64  	%rd18246, %rd18228, %rd18245;
	xor.b64  	%rd18247, %rd18246, %rd1517;
	add.s64 	%rd18248, %rd1516, %rd21806;
	add.s64 	%rd18249, %rd18248, %rd21451;
	add.s64 	%rd18250, %rd18249, %rd18247;
	add.s64 	%rd18251, %rd18250, %rd18244;
	add.s64 	%rd18252, %rd18251, %rd1521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12123,%dummy}, %rd18239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12124}, %rd18239;
	}
	shf.r.wrap.b32 	%r12125, %r12124, %r12123, 28;
	shf.r.wrap.b32 	%r12126, %r12123, %r12124, 28;
	mov.b64 	%rd18253, {%r12126, %r12125};
	shf.l.wrap.b32 	%r12127, %r12123, %r12124, 30;
	shf.l.wrap.b32 	%r12128, %r12124, %r12123, 30;
	mov.b64 	%rd18254, {%r12128, %r12127};
	xor.b64  	%rd18255, %rd18254, %rd18253;
	shf.l.wrap.b32 	%r12129, %r12123, %r12124, 25;
	shf.l.wrap.b32 	%r12130, %r12124, %r12123, 25;
	mov.b64 	%rd18256, {%r12130, %r12129};
	xor.b64  	%rd18257, %rd18255, %rd18256;
	xor.b64  	%rd18258, %rd18239, %rd1522;
	xor.b64  	%rd18259, %rd18239, %rd1520;
	and.b64  	%rd18260, %rd18259, %rd18258;
	xor.b64  	%rd18261, %rd18260, %rd18239;
	add.s64 	%rd18262, %rd18251, %rd18261;
	add.s64 	%rd18263, %rd18262, %rd18257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12131,%dummy}, %rd18252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12132}, %rd18252;
	}
	shf.r.wrap.b32 	%r12133, %r12132, %r12131, 14;
	shf.r.wrap.b32 	%r12134, %r12131, %r12132, 14;
	mov.b64 	%rd18264, {%r12134, %r12133};
	shf.r.wrap.b32 	%r12135, %r12132, %r12131, 18;
	shf.r.wrap.b32 	%r12136, %r12131, %r12132, 18;
	mov.b64 	%rd18265, {%r12136, %r12135};
	xor.b64  	%rd18266, %rd18265, %rd18264;
	shf.l.wrap.b32 	%r12137, %r12131, %r12132, 23;
	shf.l.wrap.b32 	%r12138, %r12132, %r12131, 23;
	mov.b64 	%rd18267, {%r12138, %r12137};
	xor.b64  	%rd18268, %rd18266, %rd18267;
	xor.b64  	%rd18269, %rd18228, %rd1515;
	and.b64  	%rd18270, %rd18252, %rd18269;
	xor.b64  	%rd18271, %rd18270, %rd1515;
	add.s64 	%rd18272, %rd1517, %rd21807;
	add.s64 	%rd18273, %rd18272, %rd21450;
	add.s64 	%rd18274, %rd18273, %rd18271;
	add.s64 	%rd18275, %rd18274, %rd18268;
	add.s64 	%rd18276, %rd18275, %rd1522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12139,%dummy}, %rd18263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12140}, %rd18263;
	}
	shf.r.wrap.b32 	%r12141, %r12140, %r12139, 28;
	shf.r.wrap.b32 	%r12142, %r12139, %r12140, 28;
	mov.b64 	%rd18277, {%r12142, %r12141};
	shf.l.wrap.b32 	%r12143, %r12139, %r12140, 30;
	shf.l.wrap.b32 	%r12144, %r12140, %r12139, 30;
	mov.b64 	%rd18278, {%r12144, %r12143};
	xor.b64  	%rd18279, %rd18278, %rd18277;
	shf.l.wrap.b32 	%r12145, %r12139, %r12140, 25;
	shf.l.wrap.b32 	%r12146, %r12140, %r12139, 25;
	mov.b64 	%rd18280, {%r12146, %r12145};
	xor.b64  	%rd18281, %rd18279, %rd18280;
	xor.b64  	%rd18282, %rd18263, %rd1520;
	xor.b64  	%rd18283, %rd18263, %rd18239;
	and.b64  	%rd18284, %rd18283, %rd18282;
	xor.b64  	%rd18285, %rd18284, %rd18263;
	add.s64 	%rd18286, %rd18275, %rd18285;
	add.s64 	%rd18287, %rd18286, %rd18281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12147,%dummy}, %rd18276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12148}, %rd18276;
	}
	shf.r.wrap.b32 	%r12149, %r12148, %r12147, 14;
	shf.r.wrap.b32 	%r12150, %r12147, %r12148, 14;
	mov.b64 	%rd18288, {%r12150, %r12149};
	shf.r.wrap.b32 	%r12151, %r12148, %r12147, 18;
	shf.r.wrap.b32 	%r12152, %r12147, %r12148, 18;
	mov.b64 	%rd18289, {%r12152, %r12151};
	xor.b64  	%rd18290, %rd18289, %rd18288;
	shf.l.wrap.b32 	%r12153, %r12147, %r12148, 23;
	shf.l.wrap.b32 	%r12154, %r12148, %r12147, 23;
	mov.b64 	%rd18291, {%r12154, %r12153};
	xor.b64  	%rd18292, %rd18290, %rd18291;
	xor.b64  	%rd18293, %rd18252, %rd18228;
	and.b64  	%rd18294, %rd18276, %rd18293;
	xor.b64  	%rd18295, %rd18294, %rd18228;
	add.s64 	%rd18296, %rd1515, %rd21808;
	add.s64 	%rd18297, %rd18296, %rd21449;
	add.s64 	%rd18298, %rd18297, %rd18295;
	add.s64 	%rd18299, %rd18298, %rd18292;
	add.s64 	%rd18300, %rd18299, %rd1520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12155,%dummy}, %rd18287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12156}, %rd18287;
	}
	shf.r.wrap.b32 	%r12157, %r12156, %r12155, 28;
	shf.r.wrap.b32 	%r12158, %r12155, %r12156, 28;
	mov.b64 	%rd18301, {%r12158, %r12157};
	shf.l.wrap.b32 	%r12159, %r12155, %r12156, 30;
	shf.l.wrap.b32 	%r12160, %r12156, %r12155, 30;
	mov.b64 	%rd18302, {%r12160, %r12159};
	xor.b64  	%rd18303, %rd18302, %rd18301;
	shf.l.wrap.b32 	%r12161, %r12155, %r12156, 25;
	shf.l.wrap.b32 	%r12162, %r12156, %r12155, 25;
	mov.b64 	%rd18304, {%r12162, %r12161};
	xor.b64  	%rd18305, %rd18303, %rd18304;
	xor.b64  	%rd18306, %rd18287, %rd18239;
	xor.b64  	%rd18307, %rd18287, %rd18263;
	and.b64  	%rd18308, %rd18307, %rd18306;
	xor.b64  	%rd18309, %rd18308, %rd18287;
	add.s64 	%rd18310, %rd18299, %rd18309;
	add.s64 	%rd18311, %rd18310, %rd18305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12163,%dummy}, %rd18300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12164}, %rd18300;
	}
	shf.r.wrap.b32 	%r12165, %r12164, %r12163, 14;
	shf.r.wrap.b32 	%r12166, %r12163, %r12164, 14;
	mov.b64 	%rd18312, {%r12166, %r12165};
	shf.r.wrap.b32 	%r12167, %r12164, %r12163, 18;
	shf.r.wrap.b32 	%r12168, %r12163, %r12164, 18;
	mov.b64 	%rd18313, {%r12168, %r12167};
	xor.b64  	%rd18314, %rd18313, %rd18312;
	shf.l.wrap.b32 	%r12169, %r12163, %r12164, 23;
	shf.l.wrap.b32 	%r12170, %r12164, %r12163, 23;
	mov.b64 	%rd18315, {%r12170, %r12169};
	xor.b64  	%rd18316, %rd18314, %rd18315;
	xor.b64  	%rd18317, %rd18276, %rd18252;
	and.b64  	%rd18318, %rd18300, %rd18317;
	xor.b64  	%rd18319, %rd18318, %rd18252;
	add.s64 	%rd18320, %rd18228, %rd21809;
	add.s64 	%rd18321, %rd18320, %rd21448;
	add.s64 	%rd18322, %rd18321, %rd18319;
	add.s64 	%rd18323, %rd18322, %rd18316;
	add.s64 	%rd18324, %rd18323, %rd18239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12171,%dummy}, %rd18311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12172}, %rd18311;
	}
	shf.r.wrap.b32 	%r12173, %r12172, %r12171, 28;
	shf.r.wrap.b32 	%r12174, %r12171, %r12172, 28;
	mov.b64 	%rd18325, {%r12174, %r12173};
	shf.l.wrap.b32 	%r12175, %r12171, %r12172, 30;
	shf.l.wrap.b32 	%r12176, %r12172, %r12171, 30;
	mov.b64 	%rd18326, {%r12176, %r12175};
	xor.b64  	%rd18327, %rd18326, %rd18325;
	shf.l.wrap.b32 	%r12177, %r12171, %r12172, 25;
	shf.l.wrap.b32 	%r12178, %r12172, %r12171, 25;
	mov.b64 	%rd18328, {%r12178, %r12177};
	xor.b64  	%rd18329, %rd18327, %rd18328;
	xor.b64  	%rd18330, %rd18311, %rd18263;
	xor.b64  	%rd18331, %rd18311, %rd18287;
	and.b64  	%rd18332, %rd18331, %rd18330;
	xor.b64  	%rd18333, %rd18332, %rd18311;
	add.s64 	%rd18334, %rd18323, %rd18333;
	add.s64 	%rd18335, %rd18334, %rd18329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12179,%dummy}, %rd18324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12180}, %rd18324;
	}
	shf.r.wrap.b32 	%r12181, %r12180, %r12179, 14;
	shf.r.wrap.b32 	%r12182, %r12179, %r12180, 14;
	mov.b64 	%rd18336, {%r12182, %r12181};
	shf.r.wrap.b32 	%r12183, %r12180, %r12179, 18;
	shf.r.wrap.b32 	%r12184, %r12179, %r12180, 18;
	mov.b64 	%rd18337, {%r12184, %r12183};
	xor.b64  	%rd18338, %rd18337, %rd18336;
	shf.l.wrap.b32 	%r12185, %r12179, %r12180, 23;
	shf.l.wrap.b32 	%r12186, %r12180, %r12179, 23;
	mov.b64 	%rd18339, {%r12186, %r12185};
	xor.b64  	%rd18340, %rd18338, %rd18339;
	xor.b64  	%rd18341, %rd18300, %rd18276;
	and.b64  	%rd18342, %rd18324, %rd18341;
	xor.b64  	%rd18343, %rd18342, %rd18276;
	add.s64 	%rd18344, %rd18252, %rd21810;
	add.s64 	%rd18345, %rd18344, %rd21447;
	add.s64 	%rd18346, %rd18345, %rd18343;
	add.s64 	%rd18347, %rd18346, %rd18340;
	add.s64 	%rd18348, %rd18347, %rd18263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12187,%dummy}, %rd18335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12188}, %rd18335;
	}
	shf.r.wrap.b32 	%r12189, %r12188, %r12187, 28;
	shf.r.wrap.b32 	%r12190, %r12187, %r12188, 28;
	mov.b64 	%rd18349, {%r12190, %r12189};
	shf.l.wrap.b32 	%r12191, %r12187, %r12188, 30;
	shf.l.wrap.b32 	%r12192, %r12188, %r12187, 30;
	mov.b64 	%rd18350, {%r12192, %r12191};
	xor.b64  	%rd18351, %rd18350, %rd18349;
	shf.l.wrap.b32 	%r12193, %r12187, %r12188, 25;
	shf.l.wrap.b32 	%r12194, %r12188, %r12187, 25;
	mov.b64 	%rd18352, {%r12194, %r12193};
	xor.b64  	%rd18353, %rd18351, %rd18352;
	xor.b64  	%rd18354, %rd18335, %rd18287;
	xor.b64  	%rd18355, %rd18335, %rd18311;
	and.b64  	%rd18356, %rd18355, %rd18354;
	xor.b64  	%rd18357, %rd18356, %rd18335;
	add.s64 	%rd18358, %rd18347, %rd18357;
	add.s64 	%rd18359, %rd18358, %rd18353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12195,%dummy}, %rd18348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12196}, %rd18348;
	}
	shf.r.wrap.b32 	%r12197, %r12196, %r12195, 14;
	shf.r.wrap.b32 	%r12198, %r12195, %r12196, 14;
	mov.b64 	%rd18360, {%r12198, %r12197};
	shf.r.wrap.b32 	%r12199, %r12196, %r12195, 18;
	shf.r.wrap.b32 	%r12200, %r12195, %r12196, 18;
	mov.b64 	%rd18361, {%r12200, %r12199};
	xor.b64  	%rd18362, %rd18361, %rd18360;
	shf.l.wrap.b32 	%r12201, %r12195, %r12196, 23;
	shf.l.wrap.b32 	%r12202, %r12196, %r12195, 23;
	mov.b64 	%rd18363, {%r12202, %r12201};
	xor.b64  	%rd18364, %rd18362, %rd18363;
	xor.b64  	%rd18365, %rd18324, %rd18300;
	and.b64  	%rd18366, %rd18348, %rd18365;
	xor.b64  	%rd18367, %rd18366, %rd18300;
	add.s64 	%rd18368, %rd18276, %rd21811;
	add.s64 	%rd18369, %rd18368, %rd21446;
	add.s64 	%rd18370, %rd18369, %rd18367;
	add.s64 	%rd18371, %rd18370, %rd18364;
	add.s64 	%rd18372, %rd18371, %rd18287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12203,%dummy}, %rd18359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12204}, %rd18359;
	}
	shf.r.wrap.b32 	%r12205, %r12204, %r12203, 28;
	shf.r.wrap.b32 	%r12206, %r12203, %r12204, 28;
	mov.b64 	%rd18373, {%r12206, %r12205};
	shf.l.wrap.b32 	%r12207, %r12203, %r12204, 30;
	shf.l.wrap.b32 	%r12208, %r12204, %r12203, 30;
	mov.b64 	%rd18374, {%r12208, %r12207};
	xor.b64  	%rd18375, %rd18374, %rd18373;
	shf.l.wrap.b32 	%r12209, %r12203, %r12204, 25;
	shf.l.wrap.b32 	%r12210, %r12204, %r12203, 25;
	mov.b64 	%rd18376, {%r12210, %r12209};
	xor.b64  	%rd18377, %rd18375, %rd18376;
	xor.b64  	%rd18378, %rd18359, %rd18311;
	xor.b64  	%rd18379, %rd18359, %rd18335;
	and.b64  	%rd18380, %rd18379, %rd18378;
	xor.b64  	%rd18381, %rd18380, %rd18359;
	add.s64 	%rd18382, %rd18371, %rd18381;
	add.s64 	%rd18383, %rd18382, %rd18377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12211,%dummy}, %rd18372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12212}, %rd18372;
	}
	shf.r.wrap.b32 	%r12213, %r12212, %r12211, 14;
	shf.r.wrap.b32 	%r12214, %r12211, %r12212, 14;
	mov.b64 	%rd18384, {%r12214, %r12213};
	shf.r.wrap.b32 	%r12215, %r12212, %r12211, 18;
	shf.r.wrap.b32 	%r12216, %r12211, %r12212, 18;
	mov.b64 	%rd18385, {%r12216, %r12215};
	xor.b64  	%rd18386, %rd18385, %rd18384;
	shf.l.wrap.b32 	%r12217, %r12211, %r12212, 23;
	shf.l.wrap.b32 	%r12218, %r12212, %r12211, 23;
	mov.b64 	%rd18387, {%r12218, %r12217};
	xor.b64  	%rd18388, %rd18386, %rd18387;
	xor.b64  	%rd18389, %rd18348, %rd18324;
	and.b64  	%rd18390, %rd18372, %rd18389;
	xor.b64  	%rd18391, %rd18390, %rd18324;
	add.s64 	%rd18392, %rd18300, %rd21812;
	add.s64 	%rd18393, %rd18392, %rd21445;
	add.s64 	%rd18394, %rd18393, %rd18391;
	add.s64 	%rd18395, %rd18394, %rd18388;
	add.s64 	%rd18396, %rd18395, %rd18311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12219,%dummy}, %rd18383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12220}, %rd18383;
	}
	shf.r.wrap.b32 	%r12221, %r12220, %r12219, 28;
	shf.r.wrap.b32 	%r12222, %r12219, %r12220, 28;
	mov.b64 	%rd18397, {%r12222, %r12221};
	shf.l.wrap.b32 	%r12223, %r12219, %r12220, 30;
	shf.l.wrap.b32 	%r12224, %r12220, %r12219, 30;
	mov.b64 	%rd18398, {%r12224, %r12223};
	xor.b64  	%rd18399, %rd18398, %rd18397;
	shf.l.wrap.b32 	%r12225, %r12219, %r12220, 25;
	shf.l.wrap.b32 	%r12226, %r12220, %r12219, 25;
	mov.b64 	%rd18400, {%r12226, %r12225};
	xor.b64  	%rd18401, %rd18399, %rd18400;
	xor.b64  	%rd18402, %rd18383, %rd18335;
	xor.b64  	%rd18403, %rd18383, %rd18359;
	and.b64  	%rd18404, %rd18403, %rd18402;
	xor.b64  	%rd18405, %rd18404, %rd18383;
	add.s64 	%rd18406, %rd18395, %rd18405;
	add.s64 	%rd18407, %rd18406, %rd18401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12227,%dummy}, %rd18396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12228}, %rd18396;
	}
	shf.r.wrap.b32 	%r12229, %r12228, %r12227, 14;
	shf.r.wrap.b32 	%r12230, %r12227, %r12228, 14;
	mov.b64 	%rd18408, {%r12230, %r12229};
	shf.r.wrap.b32 	%r12231, %r12228, %r12227, 18;
	shf.r.wrap.b32 	%r12232, %r12227, %r12228, 18;
	mov.b64 	%rd18409, {%r12232, %r12231};
	xor.b64  	%rd18410, %rd18409, %rd18408;
	shf.l.wrap.b32 	%r12233, %r12227, %r12228, 23;
	shf.l.wrap.b32 	%r12234, %r12228, %r12227, 23;
	mov.b64 	%rd18411, {%r12234, %r12233};
	xor.b64  	%rd18412, %rd18410, %rd18411;
	xor.b64  	%rd18413, %rd18372, %rd18348;
	and.b64  	%rd18414, %rd18396, %rd18413;
	xor.b64  	%rd18415, %rd18414, %rd18348;
	add.s64 	%rd18416, %rd18324, %rd21796;
	add.s64 	%rd18417, %rd18416, %rd21444;
	add.s64 	%rd18418, %rd18417, %rd18415;
	add.s64 	%rd18419, %rd18418, %rd18412;
	add.s64 	%rd18420, %rd18419, %rd18335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12235,%dummy}, %rd18407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12236}, %rd18407;
	}
	shf.r.wrap.b32 	%r12237, %r12236, %r12235, 28;
	shf.r.wrap.b32 	%r12238, %r12235, %r12236, 28;
	mov.b64 	%rd18421, {%r12238, %r12237};
	shf.l.wrap.b32 	%r12239, %r12235, %r12236, 30;
	shf.l.wrap.b32 	%r12240, %r12236, %r12235, 30;
	mov.b64 	%rd18422, {%r12240, %r12239};
	xor.b64  	%rd18423, %rd18422, %rd18421;
	shf.l.wrap.b32 	%r12241, %r12235, %r12236, 25;
	shf.l.wrap.b32 	%r12242, %r12236, %r12235, 25;
	mov.b64 	%rd18424, {%r12242, %r12241};
	xor.b64  	%rd18425, %rd18423, %rd18424;
	xor.b64  	%rd18426, %rd18407, %rd18359;
	xor.b64  	%rd18427, %rd18407, %rd18383;
	and.b64  	%rd18428, %rd18427, %rd18426;
	xor.b64  	%rd18429, %rd18428, %rd18407;
	add.s64 	%rd18430, %rd18419, %rd18429;
	add.s64 	%rd18431, %rd18430, %rd18425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12243,%dummy}, %rd18420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12244}, %rd18420;
	}
	shf.r.wrap.b32 	%r12245, %r12244, %r12243, 14;
	shf.r.wrap.b32 	%r12246, %r12243, %r12244, 14;
	mov.b64 	%rd18432, {%r12246, %r12245};
	shf.r.wrap.b32 	%r12247, %r12244, %r12243, 18;
	shf.r.wrap.b32 	%r12248, %r12243, %r12244, 18;
	mov.b64 	%rd18433, {%r12248, %r12247};
	xor.b64  	%rd18434, %rd18433, %rd18432;
	shf.l.wrap.b32 	%r12249, %r12243, %r12244, 23;
	shf.l.wrap.b32 	%r12250, %r12244, %r12243, 23;
	mov.b64 	%rd18435, {%r12250, %r12249};
	xor.b64  	%rd18436, %rd18434, %rd18435;
	xor.b64  	%rd18437, %rd18396, %rd18372;
	and.b64  	%rd18438, %rd18420, %rd18437;
	xor.b64  	%rd18439, %rd18438, %rd18372;
	add.s64 	%rd18440, %rd18348, %rd21795;
	add.s64 	%rd18441, %rd18440, %rd21443;
	add.s64 	%rd18442, %rd18441, %rd18439;
	add.s64 	%rd18443, %rd18442, %rd18436;
	add.s64 	%rd18444, %rd18443, %rd18359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12251,%dummy}, %rd18431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12252}, %rd18431;
	}
	shf.r.wrap.b32 	%r12253, %r12252, %r12251, 28;
	shf.r.wrap.b32 	%r12254, %r12251, %r12252, 28;
	mov.b64 	%rd18445, {%r12254, %r12253};
	shf.l.wrap.b32 	%r12255, %r12251, %r12252, 30;
	shf.l.wrap.b32 	%r12256, %r12252, %r12251, 30;
	mov.b64 	%rd18446, {%r12256, %r12255};
	xor.b64  	%rd18447, %rd18446, %rd18445;
	shf.l.wrap.b32 	%r12257, %r12251, %r12252, 25;
	shf.l.wrap.b32 	%r12258, %r12252, %r12251, 25;
	mov.b64 	%rd18448, {%r12258, %r12257};
	xor.b64  	%rd18449, %rd18447, %rd18448;
	xor.b64  	%rd18450, %rd18431, %rd18383;
	xor.b64  	%rd18451, %rd18431, %rd18407;
	and.b64  	%rd18452, %rd18451, %rd18450;
	xor.b64  	%rd18453, %rd18452, %rd18431;
	add.s64 	%rd18454, %rd18443, %rd18453;
	add.s64 	%rd18455, %rd18454, %rd18449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12259,%dummy}, %rd18444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12260}, %rd18444;
	}
	shf.r.wrap.b32 	%r12261, %r12260, %r12259, 14;
	shf.r.wrap.b32 	%r12262, %r12259, %r12260, 14;
	mov.b64 	%rd18456, {%r12262, %r12261};
	shf.r.wrap.b32 	%r12263, %r12260, %r12259, 18;
	shf.r.wrap.b32 	%r12264, %r12259, %r12260, 18;
	mov.b64 	%rd18457, {%r12264, %r12263};
	xor.b64  	%rd18458, %rd18457, %rd18456;
	shf.l.wrap.b32 	%r12265, %r12259, %r12260, 23;
	shf.l.wrap.b32 	%r12266, %r12260, %r12259, 23;
	mov.b64 	%rd18459, {%r12266, %r12265};
	xor.b64  	%rd18460, %rd18458, %rd18459;
	xor.b64  	%rd18461, %rd18420, %rd18396;
	and.b64  	%rd18462, %rd18444, %rd18461;
	xor.b64  	%rd18463, %rd18462, %rd18396;
	add.s64 	%rd18464, %rd18372, %rd21794;
	add.s64 	%rd18465, %rd18464, %rd21442;
	add.s64 	%rd18466, %rd18465, %rd18463;
	add.s64 	%rd18467, %rd18466, %rd18460;
	add.s64 	%rd18468, %rd18467, %rd18383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12267,%dummy}, %rd18455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12268}, %rd18455;
	}
	shf.r.wrap.b32 	%r12269, %r12268, %r12267, 28;
	shf.r.wrap.b32 	%r12270, %r12267, %r12268, 28;
	mov.b64 	%rd18469, {%r12270, %r12269};
	shf.l.wrap.b32 	%r12271, %r12267, %r12268, 30;
	shf.l.wrap.b32 	%r12272, %r12268, %r12267, 30;
	mov.b64 	%rd18470, {%r12272, %r12271};
	xor.b64  	%rd18471, %rd18470, %rd18469;
	shf.l.wrap.b32 	%r12273, %r12267, %r12268, 25;
	shf.l.wrap.b32 	%r12274, %r12268, %r12267, 25;
	mov.b64 	%rd18472, {%r12274, %r12273};
	xor.b64  	%rd18473, %rd18471, %rd18472;
	xor.b64  	%rd18474, %rd18455, %rd18407;
	xor.b64  	%rd18475, %rd18455, %rd18431;
	and.b64  	%rd18476, %rd18475, %rd18474;
	xor.b64  	%rd18477, %rd18476, %rd18455;
	add.s64 	%rd18478, %rd18467, %rd18477;
	add.s64 	%rd18479, %rd18478, %rd18473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12275,%dummy}, %rd18468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12276}, %rd18468;
	}
	shf.r.wrap.b32 	%r12277, %r12276, %r12275, 14;
	shf.r.wrap.b32 	%r12278, %r12275, %r12276, 14;
	mov.b64 	%rd18480, {%r12278, %r12277};
	shf.r.wrap.b32 	%r12279, %r12276, %r12275, 18;
	shf.r.wrap.b32 	%r12280, %r12275, %r12276, 18;
	mov.b64 	%rd18481, {%r12280, %r12279};
	xor.b64  	%rd18482, %rd18481, %rd18480;
	shf.l.wrap.b32 	%r12281, %r12275, %r12276, 23;
	shf.l.wrap.b32 	%r12282, %r12276, %r12275, 23;
	mov.b64 	%rd18483, {%r12282, %r12281};
	xor.b64  	%rd18484, %rd18482, %rd18483;
	xor.b64  	%rd18485, %rd18444, %rd18420;
	and.b64  	%rd18486, %rd18468, %rd18485;
	xor.b64  	%rd18487, %rd18486, %rd18420;
	add.s64 	%rd18488, %rd18396, %rd21793;
	add.s64 	%rd18489, %rd18488, %rd21441;
	add.s64 	%rd18490, %rd18489, %rd18487;
	add.s64 	%rd18491, %rd18490, %rd18484;
	add.s64 	%rd18492, %rd18491, %rd18407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12283,%dummy}, %rd18479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12284}, %rd18479;
	}
	shf.r.wrap.b32 	%r12285, %r12284, %r12283, 28;
	shf.r.wrap.b32 	%r12286, %r12283, %r12284, 28;
	mov.b64 	%rd18493, {%r12286, %r12285};
	shf.l.wrap.b32 	%r12287, %r12283, %r12284, 30;
	shf.l.wrap.b32 	%r12288, %r12284, %r12283, 30;
	mov.b64 	%rd18494, {%r12288, %r12287};
	xor.b64  	%rd18495, %rd18494, %rd18493;
	shf.l.wrap.b32 	%r12289, %r12283, %r12284, 25;
	shf.l.wrap.b32 	%r12290, %r12284, %r12283, 25;
	mov.b64 	%rd18496, {%r12290, %r12289};
	xor.b64  	%rd18497, %rd18495, %rd18496;
	xor.b64  	%rd18498, %rd18479, %rd18431;
	xor.b64  	%rd18499, %rd18479, %rd18455;
	and.b64  	%rd18500, %rd18499, %rd18498;
	xor.b64  	%rd18501, %rd18500, %rd18479;
	add.s64 	%rd18502, %rd18491, %rd18501;
	add.s64 	%rd18503, %rd18502, %rd18497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12291,%dummy}, %rd18492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12292}, %rd18492;
	}
	shf.r.wrap.b32 	%r12293, %r12292, %r12291, 14;
	shf.r.wrap.b32 	%r12294, %r12291, %r12292, 14;
	mov.b64 	%rd18504, {%r12294, %r12293};
	shf.r.wrap.b32 	%r12295, %r12292, %r12291, 18;
	shf.r.wrap.b32 	%r12296, %r12291, %r12292, 18;
	mov.b64 	%rd18505, {%r12296, %r12295};
	xor.b64  	%rd18506, %rd18505, %rd18504;
	shf.l.wrap.b32 	%r12297, %r12291, %r12292, 23;
	shf.l.wrap.b32 	%r12298, %r12292, %r12291, 23;
	mov.b64 	%rd18507, {%r12298, %r12297};
	xor.b64  	%rd18508, %rd18506, %rd18507;
	xor.b64  	%rd18509, %rd18468, %rd18444;
	and.b64  	%rd18510, %rd18492, %rd18509;
	xor.b64  	%rd18511, %rd18510, %rd18444;
	add.s64 	%rd18512, %rd18420, %rd21792;
	add.s64 	%rd18513, %rd18512, %rd21440;
	add.s64 	%rd18514, %rd18513, %rd18511;
	add.s64 	%rd18515, %rd18514, %rd18508;
	add.s64 	%rd21804, %rd18515, %rd18431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12299,%dummy}, %rd18503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12300}, %rd18503;
	}
	shf.r.wrap.b32 	%r12301, %r12300, %r12299, 28;
	shf.r.wrap.b32 	%r12302, %r12299, %r12300, 28;
	mov.b64 	%rd18516, {%r12302, %r12301};
	shf.l.wrap.b32 	%r12303, %r12299, %r12300, 30;
	shf.l.wrap.b32 	%r12304, %r12300, %r12299, 30;
	mov.b64 	%rd18517, {%r12304, %r12303};
	xor.b64  	%rd18518, %rd18517, %rd18516;
	shf.l.wrap.b32 	%r12305, %r12299, %r12300, 25;
	shf.l.wrap.b32 	%r12306, %r12300, %r12299, 25;
	mov.b64 	%rd18519, {%r12306, %r12305};
	xor.b64  	%rd18520, %rd18518, %rd18519;
	xor.b64  	%rd18521, %rd18503, %rd18455;
	xor.b64  	%rd18522, %rd18503, %rd18479;
	and.b64  	%rd18523, %rd18522, %rd18521;
	xor.b64  	%rd18524, %rd18523, %rd18503;
	add.s64 	%rd18525, %rd18515, %rd18524;
	add.s64 	%rd21800, %rd18525, %rd18520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12307,%dummy}, %rd21804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12308}, %rd21804;
	}
	shf.r.wrap.b32 	%r12309, %r12308, %r12307, 14;
	shf.r.wrap.b32 	%r12310, %r12307, %r12308, 14;
	mov.b64 	%rd18526, {%r12310, %r12309};
	shf.r.wrap.b32 	%r12311, %r12308, %r12307, 18;
	shf.r.wrap.b32 	%r12312, %r12307, %r12308, 18;
	mov.b64 	%rd18527, {%r12312, %r12311};
	xor.b64  	%rd18528, %rd18527, %rd18526;
	shf.l.wrap.b32 	%r12313, %r12307, %r12308, 23;
	shf.l.wrap.b32 	%r12314, %r12308, %r12307, 23;
	mov.b64 	%rd18529, {%r12314, %r12313};
	xor.b64  	%rd18530, %rd18528, %rd18529;
	xor.b64  	%rd18531, %rd18492, %rd18468;
	and.b64  	%rd18532, %rd21804, %rd18531;
	xor.b64  	%rd18533, %rd18532, %rd18468;
	add.s64 	%rd18534, %rd18444, %rd21791;
	add.s64 	%rd18535, %rd18534, %rd21439;
	add.s64 	%rd18536, %rd18535, %rd18533;
	add.s64 	%rd18537, %rd18536, %rd18530;
	add.s64 	%rd21803, %rd18537, %rd18455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12315,%dummy}, %rd21800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12316}, %rd21800;
	}
	shf.r.wrap.b32 	%r12317, %r12316, %r12315, 28;
	shf.r.wrap.b32 	%r12318, %r12315, %r12316, 28;
	mov.b64 	%rd18538, {%r12318, %r12317};
	shf.l.wrap.b32 	%r12319, %r12315, %r12316, 30;
	shf.l.wrap.b32 	%r12320, %r12316, %r12315, 30;
	mov.b64 	%rd18539, {%r12320, %r12319};
	xor.b64  	%rd18540, %rd18539, %rd18538;
	shf.l.wrap.b32 	%r12321, %r12315, %r12316, 25;
	shf.l.wrap.b32 	%r12322, %r12316, %r12315, 25;
	mov.b64 	%rd18541, {%r12322, %r12321};
	xor.b64  	%rd18542, %rd18540, %rd18541;
	xor.b64  	%rd18543, %rd21800, %rd18479;
	xor.b64  	%rd18544, %rd21800, %rd18503;
	and.b64  	%rd18545, %rd18544, %rd18543;
	xor.b64  	%rd18546, %rd18545, %rd21800;
	add.s64 	%rd18547, %rd18537, %rd18546;
	add.s64 	%rd21799, %rd18547, %rd18542;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12323,%dummy}, %rd21803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12324}, %rd21803;
	}
	shf.r.wrap.b32 	%r12325, %r12324, %r12323, 14;
	shf.r.wrap.b32 	%r12326, %r12323, %r12324, 14;
	mov.b64 	%rd18548, {%r12326, %r12325};
	shf.r.wrap.b32 	%r12327, %r12324, %r12323, 18;
	shf.r.wrap.b32 	%r12328, %r12323, %r12324, 18;
	mov.b64 	%rd18549, {%r12328, %r12327};
	xor.b64  	%rd18550, %rd18549, %rd18548;
	shf.l.wrap.b32 	%r12329, %r12323, %r12324, 23;
	shf.l.wrap.b32 	%r12330, %r12324, %r12323, 23;
	mov.b64 	%rd18551, {%r12330, %r12329};
	xor.b64  	%rd18552, %rd18550, %rd18551;
	xor.b64  	%rd18553, %rd21804, %rd18492;
	and.b64  	%rd18554, %rd21803, %rd18553;
	xor.b64  	%rd18555, %rd18554, %rd18492;
	add.s64 	%rd18556, %rd18468, %rd21790;
	add.s64 	%rd18557, %rd18556, %rd21438;
	add.s64 	%rd18558, %rd18557, %rd18555;
	add.s64 	%rd18559, %rd18558, %rd18552;
	add.s64 	%rd21802, %rd18559, %rd18479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12331,%dummy}, %rd21799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12332}, %rd21799;
	}
	shf.r.wrap.b32 	%r12333, %r12332, %r12331, 28;
	shf.r.wrap.b32 	%r12334, %r12331, %r12332, 28;
	mov.b64 	%rd18560, {%r12334, %r12333};
	shf.l.wrap.b32 	%r12335, %r12331, %r12332, 30;
	shf.l.wrap.b32 	%r12336, %r12332, %r12331, 30;
	mov.b64 	%rd18561, {%r12336, %r12335};
	xor.b64  	%rd18562, %rd18561, %rd18560;
	shf.l.wrap.b32 	%r12337, %r12331, %r12332, 25;
	shf.l.wrap.b32 	%r12338, %r12332, %r12331, 25;
	mov.b64 	%rd18563, {%r12338, %r12337};
	xor.b64  	%rd18564, %rd18562, %rd18563;
	xor.b64  	%rd18565, %rd21799, %rd18503;
	xor.b64  	%rd18566, %rd21799, %rd21800;
	and.b64  	%rd18567, %rd18566, %rd18565;
	xor.b64  	%rd18568, %rd18567, %rd21799;
	add.s64 	%rd18569, %rd18559, %rd18568;
	add.s64 	%rd21798, %rd18569, %rd18564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12339,%dummy}, %rd21802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12340}, %rd21802;
	}
	shf.r.wrap.b32 	%r12341, %r12340, %r12339, 14;
	shf.r.wrap.b32 	%r12342, %r12339, %r12340, 14;
	mov.b64 	%rd18570, {%r12342, %r12341};
	shf.r.wrap.b32 	%r12343, %r12340, %r12339, 18;
	shf.r.wrap.b32 	%r12344, %r12339, %r12340, 18;
	mov.b64 	%rd18571, {%r12344, %r12343};
	xor.b64  	%rd18572, %rd18571, %rd18570;
	shf.l.wrap.b32 	%r12345, %r12339, %r12340, 23;
	shf.l.wrap.b32 	%r12346, %r12340, %r12339, 23;
	mov.b64 	%rd18573, {%r12346, %r12345};
	xor.b64  	%rd18574, %rd18572, %rd18573;
	xor.b64  	%rd18575, %rd21803, %rd21804;
	and.b64  	%rd18576, %rd21802, %rd18575;
	xor.b64  	%rd18577, %rd18576, %rd21804;
	add.s64 	%rd18578, %rd18492, %rd21789;
	add.s64 	%rd18579, %rd18578, %rd21437;
	add.s64 	%rd18580, %rd18579, %rd18577;
	add.s64 	%rd18581, %rd18580, %rd18574;
	add.s64 	%rd21801, %rd18581, %rd18503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12347,%dummy}, %rd21798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12348}, %rd21798;
	}
	shf.r.wrap.b32 	%r12349, %r12348, %r12347, 28;
	shf.r.wrap.b32 	%r12350, %r12347, %r12348, 28;
	mov.b64 	%rd18582, {%r12350, %r12349};
	shf.l.wrap.b32 	%r12351, %r12347, %r12348, 30;
	shf.l.wrap.b32 	%r12352, %r12348, %r12347, 30;
	mov.b64 	%rd18583, {%r12352, %r12351};
	xor.b64  	%rd18584, %rd18583, %rd18582;
	shf.l.wrap.b32 	%r12353, %r12347, %r12348, 25;
	shf.l.wrap.b32 	%r12354, %r12348, %r12347, 25;
	mov.b64 	%rd18585, {%r12354, %r12353};
	xor.b64  	%rd18586, %rd18584, %rd18585;
	xor.b64  	%rd18587, %rd21798, %rd21800;
	xor.b64  	%rd18588, %rd21798, %rd21799;
	and.b64  	%rd18589, %rd18588, %rd18587;
	xor.b64  	%rd18590, %rd18589, %rd21798;
	add.s64 	%rd18591, %rd18581, %rd18590;
	add.s64 	%rd21797, %rd18591, %rd18586;
	mov.u32 	%r14490, 16;

BB1_318:
	shr.u64 	%rd18592, %rd21790, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12355,%dummy}, %rd21790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12356}, %rd21790;
	}
	shf.r.wrap.b32 	%r12357, %r12356, %r12355, 19;
	shf.r.wrap.b32 	%r12358, %r12355, %r12356, 19;
	mov.b64 	%rd18593, {%r12358, %r12357};
	xor.b64  	%rd18594, %rd18593, %rd18592;
	shf.l.wrap.b32 	%r12359, %r12355, %r12356, 3;
	shf.l.wrap.b32 	%r12360, %r12356, %r12355, 3;
	mov.b64 	%rd18595, {%r12360, %r12359};
	xor.b64  	%rd18596, %rd18594, %rd18595;
	shr.u64 	%rd18597, %rd21806, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12361,%dummy}, %rd21806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12362}, %rd21806;
	}
	shf.r.wrap.b32 	%r12363, %r12362, %r12361, 1;
	shf.r.wrap.b32 	%r12364, %r12361, %r12362, 1;
	mov.b64 	%rd18598, {%r12364, %r12363};
	xor.b64  	%rd18599, %rd18598, %rd18597;
	shf.r.wrap.b32 	%r12365, %r12362, %r12361, 8;
	shf.r.wrap.b32 	%r12366, %r12361, %r12362, 8;
	mov.b64 	%rd18600, {%r12366, %r12365};
	xor.b64  	%rd18601, %rd18599, %rd18600;
	add.s64 	%rd18602, %rd21805, %rd21795;
	add.s64 	%rd18603, %rd18602, %rd18596;
	add.s64 	%rd21805, %rd18603, %rd18601;
	shr.u64 	%rd18604, %rd21789, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12367,%dummy}, %rd21789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12368}, %rd21789;
	}
	shf.r.wrap.b32 	%r12369, %r12368, %r12367, 19;
	shf.r.wrap.b32 	%r12370, %r12367, %r12368, 19;
	mov.b64 	%rd18605, {%r12370, %r12369};
	xor.b64  	%rd18606, %rd18605, %rd18604;
	shf.l.wrap.b32 	%r12371, %r12367, %r12368, 3;
	shf.l.wrap.b32 	%r12372, %r12368, %r12367, 3;
	mov.b64 	%rd18607, {%r12372, %r12371};
	xor.b64  	%rd18608, %rd18606, %rd18607;
	shr.u64 	%rd18609, %rd21807, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12373,%dummy}, %rd21807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12374}, %rd21807;
	}
	shf.r.wrap.b32 	%r12375, %r12374, %r12373, 1;
	shf.r.wrap.b32 	%r12376, %r12373, %r12374, 1;
	mov.b64 	%rd18610, {%r12376, %r12375};
	xor.b64  	%rd18611, %rd18610, %rd18609;
	shf.r.wrap.b32 	%r12377, %r12374, %r12373, 8;
	shf.r.wrap.b32 	%r12378, %r12373, %r12374, 8;
	mov.b64 	%rd18612, {%r12378, %r12377};
	xor.b64  	%rd18613, %rd18611, %rd18612;
	add.s64 	%rd18614, %rd21806, %rd21794;
	add.s64 	%rd18615, %rd18614, %rd18608;
	add.s64 	%rd21806, %rd18615, %rd18613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12379,%dummy}, %rd21805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12380}, %rd21805;
	}
	shf.r.wrap.b32 	%r12381, %r12380, %r12379, 19;
	shf.r.wrap.b32 	%r12382, %r12379, %r12380, 19;
	mov.b64 	%rd18616, {%r12382, %r12381};
	shf.l.wrap.b32 	%r12383, %r12379, %r12380, 3;
	shf.l.wrap.b32 	%r12384, %r12380, %r12379, 3;
	mov.b64 	%rd18617, {%r12384, %r12383};
	shr.u64 	%rd18618, %rd21805, 6;
	xor.b64  	%rd18619, %rd18616, %rd18618;
	xor.b64  	%rd18620, %rd18619, %rd18617;
	shr.u64 	%rd18621, %rd21808, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12385,%dummy}, %rd21808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12386}, %rd21808;
	}
	shf.r.wrap.b32 	%r12387, %r12386, %r12385, 1;
	shf.r.wrap.b32 	%r12388, %r12385, %r12386, 1;
	mov.b64 	%rd18622, {%r12388, %r12387};
	xor.b64  	%rd18623, %rd18622, %rd18621;
	shf.r.wrap.b32 	%r12389, %r12386, %r12385, 8;
	shf.r.wrap.b32 	%r12390, %r12385, %r12386, 8;
	mov.b64 	%rd18624, {%r12390, %r12389};
	xor.b64  	%rd18625, %rd18623, %rd18624;
	add.s64 	%rd18626, %rd21807, %rd21793;
	add.s64 	%rd18627, %rd18626, %rd18620;
	add.s64 	%rd21807, %rd18627, %rd18625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12391,%dummy}, %rd21806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12392}, %rd21806;
	}
	shf.r.wrap.b32 	%r12393, %r12392, %r12391, 19;
	shf.r.wrap.b32 	%r12394, %r12391, %r12392, 19;
	mov.b64 	%rd18628, {%r12394, %r12393};
	shf.l.wrap.b32 	%r12395, %r12391, %r12392, 3;
	shf.l.wrap.b32 	%r12396, %r12392, %r12391, 3;
	mov.b64 	%rd18629, {%r12396, %r12395};
	shr.u64 	%rd18630, %rd21806, 6;
	xor.b64  	%rd18631, %rd18628, %rd18630;
	xor.b64  	%rd18632, %rd18631, %rd18629;
	shr.u64 	%rd18633, %rd21809, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12397,%dummy}, %rd21809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12398}, %rd21809;
	}
	shf.r.wrap.b32 	%r12399, %r12398, %r12397, 1;
	shf.r.wrap.b32 	%r12400, %r12397, %r12398, 1;
	mov.b64 	%rd18634, {%r12400, %r12399};
	xor.b64  	%rd18635, %rd18634, %rd18633;
	shf.r.wrap.b32 	%r12401, %r12398, %r12397, 8;
	shf.r.wrap.b32 	%r12402, %r12397, %r12398, 8;
	mov.b64 	%rd18636, {%r12402, %r12401};
	xor.b64  	%rd18637, %rd18635, %rd18636;
	add.s64 	%rd18638, %rd21808, %rd21792;
	add.s64 	%rd18639, %rd18638, %rd18632;
	add.s64 	%rd21808, %rd18639, %rd18637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12403,%dummy}, %rd21807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12404}, %rd21807;
	}
	shf.r.wrap.b32 	%r12405, %r12404, %r12403, 19;
	shf.r.wrap.b32 	%r12406, %r12403, %r12404, 19;
	mov.b64 	%rd18640, {%r12406, %r12405};
	shf.l.wrap.b32 	%r12407, %r12403, %r12404, 3;
	shf.l.wrap.b32 	%r12408, %r12404, %r12403, 3;
	mov.b64 	%rd18641, {%r12408, %r12407};
	shr.u64 	%rd18642, %rd21807, 6;
	xor.b64  	%rd18643, %rd18640, %rd18642;
	xor.b64  	%rd18644, %rd18643, %rd18641;
	shr.u64 	%rd18645, %rd21810, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12409,%dummy}, %rd21810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12410}, %rd21810;
	}
	shf.r.wrap.b32 	%r12411, %r12410, %r12409, 1;
	shf.r.wrap.b32 	%r12412, %r12409, %r12410, 1;
	mov.b64 	%rd18646, {%r12412, %r12411};
	xor.b64  	%rd18647, %rd18646, %rd18645;
	shf.r.wrap.b32 	%r12413, %r12410, %r12409, 8;
	shf.r.wrap.b32 	%r12414, %r12409, %r12410, 8;
	mov.b64 	%rd18648, {%r12414, %r12413};
	xor.b64  	%rd18649, %rd18647, %rd18648;
	add.s64 	%rd18650, %rd21809, %rd21791;
	add.s64 	%rd18651, %rd18650, %rd18644;
	add.s64 	%rd21809, %rd18651, %rd18649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12415,%dummy}, %rd21808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12416}, %rd21808;
	}
	shf.r.wrap.b32 	%r12417, %r12416, %r12415, 19;
	shf.r.wrap.b32 	%r12418, %r12415, %r12416, 19;
	mov.b64 	%rd18652, {%r12418, %r12417};
	shf.l.wrap.b32 	%r12419, %r12415, %r12416, 3;
	shf.l.wrap.b32 	%r12420, %r12416, %r12415, 3;
	mov.b64 	%rd18653, {%r12420, %r12419};
	shr.u64 	%rd18654, %rd21808, 6;
	xor.b64  	%rd18655, %rd18652, %rd18654;
	xor.b64  	%rd18656, %rd18655, %rd18653;
	shr.u64 	%rd18657, %rd21811, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12421,%dummy}, %rd21811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12422}, %rd21811;
	}
	shf.r.wrap.b32 	%r12423, %r12422, %r12421, 1;
	shf.r.wrap.b32 	%r12424, %r12421, %r12422, 1;
	mov.b64 	%rd18658, {%r12424, %r12423};
	xor.b64  	%rd18659, %rd18658, %rd18657;
	shf.r.wrap.b32 	%r12425, %r12422, %r12421, 8;
	shf.r.wrap.b32 	%r12426, %r12421, %r12422, 8;
	mov.b64 	%rd18660, {%r12426, %r12425};
	xor.b64  	%rd18661, %rd18659, %rd18660;
	add.s64 	%rd18662, %rd21810, %rd21790;
	add.s64 	%rd18663, %rd18662, %rd18656;
	add.s64 	%rd21810, %rd18663, %rd18661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12427,%dummy}, %rd21809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12428}, %rd21809;
	}
	shf.r.wrap.b32 	%r12429, %r12428, %r12427, 19;
	shf.r.wrap.b32 	%r12430, %r12427, %r12428, 19;
	mov.b64 	%rd18664, {%r12430, %r12429};
	shf.l.wrap.b32 	%r12431, %r12427, %r12428, 3;
	shf.l.wrap.b32 	%r12432, %r12428, %r12427, 3;
	mov.b64 	%rd18665, {%r12432, %r12431};
	shr.u64 	%rd18666, %rd21809, 6;
	xor.b64  	%rd18667, %rd18664, %rd18666;
	xor.b64  	%rd18668, %rd18667, %rd18665;
	shr.u64 	%rd18669, %rd21812, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12433,%dummy}, %rd21812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12434}, %rd21812;
	}
	shf.r.wrap.b32 	%r12435, %r12434, %r12433, 1;
	shf.r.wrap.b32 	%r12436, %r12433, %r12434, 1;
	mov.b64 	%rd18670, {%r12436, %r12435};
	xor.b64  	%rd18671, %rd18670, %rd18669;
	shf.r.wrap.b32 	%r12437, %r12434, %r12433, 8;
	shf.r.wrap.b32 	%r12438, %r12433, %r12434, 8;
	mov.b64 	%rd18672, {%r12438, %r12437};
	xor.b64  	%rd18673, %rd18671, %rd18672;
	add.s64 	%rd18674, %rd21811, %rd21789;
	add.s64 	%rd18675, %rd18674, %rd18668;
	add.s64 	%rd21811, %rd18675, %rd18673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12439,%dummy}, %rd21810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12440}, %rd21810;
	}
	shf.r.wrap.b32 	%r12441, %r12440, %r12439, 19;
	shf.r.wrap.b32 	%r12442, %r12439, %r12440, 19;
	mov.b64 	%rd18676, {%r12442, %r12441};
	shf.l.wrap.b32 	%r12443, %r12439, %r12440, 3;
	shf.l.wrap.b32 	%r12444, %r12440, %r12439, 3;
	mov.b64 	%rd18677, {%r12444, %r12443};
	shr.u64 	%rd18678, %rd21810, 6;
	xor.b64  	%rd18679, %rd18676, %rd18678;
	xor.b64  	%rd18680, %rd18679, %rd18677;
	shr.u64 	%rd18681, %rd21796, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12445,%dummy}, %rd21796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12446}, %rd21796;
	}
	shf.r.wrap.b32 	%r12447, %r12446, %r12445, 1;
	shf.r.wrap.b32 	%r12448, %r12445, %r12446, 1;
	mov.b64 	%rd18682, {%r12448, %r12447};
	xor.b64  	%rd18683, %rd18682, %rd18681;
	shf.r.wrap.b32 	%r12449, %r12446, %r12445, 8;
	shf.r.wrap.b32 	%r12450, %r12445, %r12446, 8;
	mov.b64 	%rd18684, {%r12450, %r12449};
	xor.b64  	%rd18685, %rd18683, %rd18684;
	add.s64 	%rd18686, %rd21805, %rd21812;
	add.s64 	%rd18687, %rd18686, %rd18680;
	add.s64 	%rd21812, %rd18687, %rd18685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12451,%dummy}, %rd21811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12452}, %rd21811;
	}
	shf.r.wrap.b32 	%r12453, %r12452, %r12451, 19;
	shf.r.wrap.b32 	%r12454, %r12451, %r12452, 19;
	mov.b64 	%rd18688, {%r12454, %r12453};
	shf.l.wrap.b32 	%r12455, %r12451, %r12452, 3;
	shf.l.wrap.b32 	%r12456, %r12452, %r12451, 3;
	mov.b64 	%rd18689, {%r12456, %r12455};
	shr.u64 	%rd18690, %rd21811, 6;
	xor.b64  	%rd18691, %rd18688, %rd18690;
	xor.b64  	%rd18692, %rd18691, %rd18689;
	shr.u64 	%rd18693, %rd21795, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12457,%dummy}, %rd21795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12458}, %rd21795;
	}
	shf.r.wrap.b32 	%r12459, %r12458, %r12457, 1;
	shf.r.wrap.b32 	%r12460, %r12457, %r12458, 1;
	mov.b64 	%rd18694, {%r12460, %r12459};
	xor.b64  	%rd18695, %rd18694, %rd18693;
	shf.r.wrap.b32 	%r12461, %r12458, %r12457, 8;
	shf.r.wrap.b32 	%r12462, %r12457, %r12458, 8;
	mov.b64 	%rd18696, {%r12462, %r12461};
	xor.b64  	%rd18697, %rd18695, %rd18696;
	add.s64 	%rd18698, %rd21806, %rd21796;
	add.s64 	%rd18699, %rd18698, %rd18692;
	add.s64 	%rd21796, %rd18699, %rd18697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12463,%dummy}, %rd21812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12464}, %rd21812;
	}
	shf.r.wrap.b32 	%r12465, %r12464, %r12463, 19;
	shf.r.wrap.b32 	%r12466, %r12463, %r12464, 19;
	mov.b64 	%rd18700, {%r12466, %r12465};
	shf.l.wrap.b32 	%r12467, %r12463, %r12464, 3;
	shf.l.wrap.b32 	%r12468, %r12464, %r12463, 3;
	mov.b64 	%rd18701, {%r12468, %r12467};
	shr.u64 	%rd18702, %rd21812, 6;
	xor.b64  	%rd18703, %rd18700, %rd18702;
	xor.b64  	%rd18704, %rd18703, %rd18701;
	shr.u64 	%rd18705, %rd21794, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12469,%dummy}, %rd21794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12470}, %rd21794;
	}
	shf.r.wrap.b32 	%r12471, %r12470, %r12469, 1;
	shf.r.wrap.b32 	%r12472, %r12469, %r12470, 1;
	mov.b64 	%rd18706, {%r12472, %r12471};
	xor.b64  	%rd18707, %rd18706, %rd18705;
	shf.r.wrap.b32 	%r12473, %r12470, %r12469, 8;
	shf.r.wrap.b32 	%r12474, %r12469, %r12470, 8;
	mov.b64 	%rd18708, {%r12474, %r12473};
	xor.b64  	%rd18709, %rd18707, %rd18708;
	add.s64 	%rd18710, %rd21807, %rd21795;
	add.s64 	%rd18711, %rd18710, %rd18704;
	add.s64 	%rd21795, %rd18711, %rd18709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12475,%dummy}, %rd21796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12476}, %rd21796;
	}
	shf.r.wrap.b32 	%r12477, %r12476, %r12475, 19;
	shf.r.wrap.b32 	%r12478, %r12475, %r12476, 19;
	mov.b64 	%rd18712, {%r12478, %r12477};
	shf.l.wrap.b32 	%r12479, %r12475, %r12476, 3;
	shf.l.wrap.b32 	%r12480, %r12476, %r12475, 3;
	mov.b64 	%rd18713, {%r12480, %r12479};
	shr.u64 	%rd18714, %rd21796, 6;
	xor.b64  	%rd18715, %rd18712, %rd18714;
	xor.b64  	%rd18716, %rd18715, %rd18713;
	shr.u64 	%rd18717, %rd21793, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12481,%dummy}, %rd21793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12482}, %rd21793;
	}
	shf.r.wrap.b32 	%r12483, %r12482, %r12481, 1;
	shf.r.wrap.b32 	%r12484, %r12481, %r12482, 1;
	mov.b64 	%rd18718, {%r12484, %r12483};
	xor.b64  	%rd18719, %rd18718, %rd18717;
	shf.r.wrap.b32 	%r12485, %r12482, %r12481, 8;
	shf.r.wrap.b32 	%r12486, %r12481, %r12482, 8;
	mov.b64 	%rd18720, {%r12486, %r12485};
	xor.b64  	%rd18721, %rd18719, %rd18720;
	add.s64 	%rd18722, %rd21808, %rd21794;
	add.s64 	%rd18723, %rd18722, %rd18716;
	add.s64 	%rd21794, %rd18723, %rd18721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12487,%dummy}, %rd21795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12488}, %rd21795;
	}
	shf.r.wrap.b32 	%r12489, %r12488, %r12487, 19;
	shf.r.wrap.b32 	%r12490, %r12487, %r12488, 19;
	mov.b64 	%rd18724, {%r12490, %r12489};
	shf.l.wrap.b32 	%r12491, %r12487, %r12488, 3;
	shf.l.wrap.b32 	%r12492, %r12488, %r12487, 3;
	mov.b64 	%rd18725, {%r12492, %r12491};
	shr.u64 	%rd18726, %rd21795, 6;
	xor.b64  	%rd18727, %rd18724, %rd18726;
	xor.b64  	%rd18728, %rd18727, %rd18725;
	shr.u64 	%rd18729, %rd21792, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12493,%dummy}, %rd21792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12494}, %rd21792;
	}
	shf.r.wrap.b32 	%r12495, %r12494, %r12493, 1;
	shf.r.wrap.b32 	%r12496, %r12493, %r12494, 1;
	mov.b64 	%rd18730, {%r12496, %r12495};
	xor.b64  	%rd18731, %rd18730, %rd18729;
	shf.r.wrap.b32 	%r12497, %r12494, %r12493, 8;
	shf.r.wrap.b32 	%r12498, %r12493, %r12494, 8;
	mov.b64 	%rd18732, {%r12498, %r12497};
	xor.b64  	%rd18733, %rd18731, %rd18732;
	add.s64 	%rd18734, %rd21809, %rd21793;
	add.s64 	%rd18735, %rd18734, %rd18728;
	add.s64 	%rd21793, %rd18735, %rd18733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12499,%dummy}, %rd21794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12500}, %rd21794;
	}
	shf.r.wrap.b32 	%r12501, %r12500, %r12499, 19;
	shf.r.wrap.b32 	%r12502, %r12499, %r12500, 19;
	mov.b64 	%rd18736, {%r12502, %r12501};
	shf.l.wrap.b32 	%r12503, %r12499, %r12500, 3;
	shf.l.wrap.b32 	%r12504, %r12500, %r12499, 3;
	mov.b64 	%rd18737, {%r12504, %r12503};
	shr.u64 	%rd18738, %rd21794, 6;
	xor.b64  	%rd18739, %rd18736, %rd18738;
	xor.b64  	%rd18740, %rd18739, %rd18737;
	shr.u64 	%rd18741, %rd21791, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12505,%dummy}, %rd21791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12506}, %rd21791;
	}
	shf.r.wrap.b32 	%r12507, %r12506, %r12505, 1;
	shf.r.wrap.b32 	%r12508, %r12505, %r12506, 1;
	mov.b64 	%rd18742, {%r12508, %r12507};
	xor.b64  	%rd18743, %rd18742, %rd18741;
	shf.r.wrap.b32 	%r12509, %r12506, %r12505, 8;
	shf.r.wrap.b32 	%r12510, %r12505, %r12506, 8;
	mov.b64 	%rd18744, {%r12510, %r12509};
	xor.b64  	%rd18745, %rd18743, %rd18744;
	add.s64 	%rd18746, %rd21810, %rd21792;
	add.s64 	%rd18747, %rd18746, %rd18740;
	add.s64 	%rd21792, %rd18747, %rd18745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12511,%dummy}, %rd21793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12512}, %rd21793;
	}
	shf.r.wrap.b32 	%r12513, %r12512, %r12511, 19;
	shf.r.wrap.b32 	%r12514, %r12511, %r12512, 19;
	mov.b64 	%rd18748, {%r12514, %r12513};
	shf.l.wrap.b32 	%r12515, %r12511, %r12512, 3;
	shf.l.wrap.b32 	%r12516, %r12512, %r12511, 3;
	mov.b64 	%rd18749, {%r12516, %r12515};
	shr.u64 	%rd18750, %rd21793, 6;
	xor.b64  	%rd18751, %rd18748, %rd18750;
	xor.b64  	%rd18752, %rd18751, %rd18749;
	shr.u64 	%rd18753, %rd21790, 7;
	shf.r.wrap.b32 	%r12517, %r12356, %r12355, 1;
	shf.r.wrap.b32 	%r12518, %r12355, %r12356, 1;
	mov.b64 	%rd18754, {%r12518, %r12517};
	xor.b64  	%rd18755, %rd18754, %rd18753;
	shf.r.wrap.b32 	%r12519, %r12356, %r12355, 8;
	shf.r.wrap.b32 	%r12520, %r12355, %r12356, 8;
	mov.b64 	%rd18756, {%r12520, %r12519};
	xor.b64  	%rd18757, %rd18755, %rd18756;
	add.s64 	%rd18758, %rd21811, %rd21791;
	add.s64 	%rd18759, %rd18758, %rd18752;
	add.s64 	%rd21791, %rd18759, %rd18757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12521,%dummy}, %rd21792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12522}, %rd21792;
	}
	shf.r.wrap.b32 	%r12523, %r12522, %r12521, 19;
	shf.r.wrap.b32 	%r12524, %r12521, %r12522, 19;
	mov.b64 	%rd18760, {%r12524, %r12523};
	shf.l.wrap.b32 	%r12525, %r12521, %r12522, 3;
	shf.l.wrap.b32 	%r12526, %r12522, %r12521, 3;
	mov.b64 	%rd18761, {%r12526, %r12525};
	shr.u64 	%rd18762, %rd21792, 6;
	xor.b64  	%rd18763, %rd18760, %rd18762;
	xor.b64  	%rd18764, %rd18763, %rd18761;
	shr.u64 	%rd18765, %rd21789, 7;
	shf.r.wrap.b32 	%r12527, %r12368, %r12367, 1;
	shf.r.wrap.b32 	%r12528, %r12367, %r12368, 1;
	mov.b64 	%rd18766, {%r12528, %r12527};
	xor.b64  	%rd18767, %rd18766, %rd18765;
	shf.r.wrap.b32 	%r12529, %r12368, %r12367, 8;
	shf.r.wrap.b32 	%r12530, %r12367, %r12368, 8;
	mov.b64 	%rd18768, {%r12530, %r12529};
	xor.b64  	%rd18769, %rd18767, %rd18768;
	add.s64 	%rd18770, %rd21812, %rd21790;
	add.s64 	%rd18771, %rd18770, %rd18764;
	add.s64 	%rd21790, %rd18771, %rd18769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12531,%dummy}, %rd21791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12532}, %rd21791;
	}
	shf.r.wrap.b32 	%r12533, %r12532, %r12531, 19;
	shf.r.wrap.b32 	%r12534, %r12531, %r12532, 19;
	mov.b64 	%rd18772, {%r12534, %r12533};
	shf.l.wrap.b32 	%r12535, %r12531, %r12532, 3;
	shf.l.wrap.b32 	%r12536, %r12532, %r12531, 3;
	mov.b64 	%rd18773, {%r12536, %r12535};
	shr.u64 	%rd18774, %rd21791, 6;
	xor.b64  	%rd18775, %rd18772, %rd18774;
	xor.b64  	%rd18776, %rd18775, %rd18773;
	shf.r.wrap.b32 	%r12537, %r12380, %r12379, 1;
	shf.r.wrap.b32 	%r12538, %r12379, %r12380, 1;
	mov.b64 	%rd18777, {%r12538, %r12537};
	shf.r.wrap.b32 	%r12539, %r12380, %r12379, 8;
	shf.r.wrap.b32 	%r12540, %r12379, %r12380, 8;
	mov.b64 	%rd18778, {%r12540, %r12539};
	shr.u64 	%rd18779, %rd21805, 7;
	xor.b64  	%rd18780, %rd18777, %rd18779;
	xor.b64  	%rd18781, %rd18780, %rd18778;
	add.s64 	%rd18782, %rd21796, %rd21789;
	add.s64 	%rd18783, %rd18782, %rd18776;
	add.s64 	%rd21789, %rd18783, %rd18781;
	mul.wide.s32 	%rd18784, %r14490, 8;
	mov.u64 	%rd18785, k_sha512;
	add.s64 	%rd18786, %rd18785, %rd18784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12541,%dummy}, %rd21801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12542}, %rd21801;
	}
	shf.r.wrap.b32 	%r12543, %r12542, %r12541, 18;
	shf.r.wrap.b32 	%r12544, %r12541, %r12542, 18;
	mov.b64 	%rd18787, {%r12544, %r12543};
	shf.r.wrap.b32 	%r12545, %r12542, %r12541, 14;
	shf.r.wrap.b32 	%r12546, %r12541, %r12542, 14;
	mov.b64 	%rd18788, {%r12546, %r12545};
	xor.b64  	%rd18789, %rd18787, %rd18788;
	shf.l.wrap.b32 	%r12547, %r12541, %r12542, 23;
	shf.l.wrap.b32 	%r12548, %r12542, %r12541, 23;
	mov.b64 	%rd18790, {%r12548, %r12547};
	xor.b64  	%rd18791, %rd18789, %rd18790;
	xor.b64  	%rd18792, %rd21803, %rd21802;
	and.b64  	%rd18793, %rd18792, %rd21801;
	xor.b64  	%rd18794, %rd18793, %rd21803;
	add.s64 	%rd18795, %rd18794, %rd21804;
	add.s64 	%rd18796, %rd18795, %rd21805;
	ld.const.u64 	%rd18797, [%rd18786];
	add.s64 	%rd18798, %rd18796, %rd18797;
	add.s64 	%rd18799, %rd18798, %rd18791;
	add.s64 	%rd18800, %rd18799, %rd21800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12549}, %rd21797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12550,%dummy}, %rd21797;
	}
	shf.l.wrap.b32 	%r12551, %r12550, %r12549, 30;
	shf.l.wrap.b32 	%r12552, %r12549, %r12550, 30;
	mov.b64 	%rd18801, {%r12552, %r12551};
	shf.r.wrap.b32 	%r12553, %r12549, %r12550, 28;
	shf.r.wrap.b32 	%r12554, %r12550, %r12549, 28;
	mov.b64 	%rd18802, {%r12554, %r12553};
	xor.b64  	%rd18803, %rd18801, %rd18802;
	shf.l.wrap.b32 	%r12555, %r12550, %r12549, 25;
	shf.l.wrap.b32 	%r12556, %r12549, %r12550, 25;
	mov.b64 	%rd18804, {%r12556, %r12555};
	xor.b64  	%rd18805, %rd18803, %rd18804;
	xor.b64  	%rd18806, %rd21798, %rd21797;
	xor.b64  	%rd18807, %rd21799, %rd21797;
	and.b64  	%rd18808, %rd18807, %rd18806;
	xor.b64  	%rd18809, %rd18808, %rd21797;
	add.s64 	%rd18810, %rd18799, %rd18809;
	add.s64 	%rd18811, %rd18810, %rd18805;
	add.s32 	%r12557, %r14490, 1;
	mul.wide.s32 	%rd18812, %r12557, 8;
	add.s64 	%rd18813, %rd18785, %rd18812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12558,%dummy}, %rd18800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12559}, %rd18800;
	}
	shf.r.wrap.b32 	%r12560, %r12559, %r12558, 14;
	shf.r.wrap.b32 	%r12561, %r12558, %r12559, 14;
	mov.b64 	%rd18814, {%r12561, %r12560};
	shf.r.wrap.b32 	%r12562, %r12559, %r12558, 18;
	shf.r.wrap.b32 	%r12563, %r12558, %r12559, 18;
	mov.b64 	%rd18815, {%r12563, %r12562};
	xor.b64  	%rd18816, %rd18815, %rd18814;
	shf.l.wrap.b32 	%r12564, %r12558, %r12559, 23;
	shf.l.wrap.b32 	%r12565, %r12559, %r12558, 23;
	mov.b64 	%rd18817, {%r12565, %r12564};
	xor.b64  	%rd18818, %rd18816, %rd18817;
	xor.b64  	%rd18819, %rd21802, %rd21801;
	and.b64  	%rd18820, %rd18800, %rd18819;
	xor.b64  	%rd18821, %rd18820, %rd21802;
	add.s64 	%rd18822, %rd21806, %rd21803;
	ld.const.u64 	%rd18823, [%rd18813];
	add.s64 	%rd18824, %rd18822, %rd18823;
	add.s64 	%rd18825, %rd18824, %rd18821;
	add.s64 	%rd18826, %rd18825, %rd18818;
	add.s64 	%rd18827, %rd18826, %rd21799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12566,%dummy}, %rd18811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12567}, %rd18811;
	}
	shf.r.wrap.b32 	%r12568, %r12567, %r12566, 28;
	shf.r.wrap.b32 	%r12569, %r12566, %r12567, 28;
	mov.b64 	%rd18828, {%r12569, %r12568};
	shf.l.wrap.b32 	%r12570, %r12566, %r12567, 30;
	shf.l.wrap.b32 	%r12571, %r12567, %r12566, 30;
	mov.b64 	%rd18829, {%r12571, %r12570};
	xor.b64  	%rd18830, %rd18829, %rd18828;
	shf.l.wrap.b32 	%r12572, %r12566, %r12567, 25;
	shf.l.wrap.b32 	%r12573, %r12567, %r12566, 25;
	mov.b64 	%rd18831, {%r12573, %r12572};
	xor.b64  	%rd18832, %rd18830, %rd18831;
	xor.b64  	%rd18833, %rd18811, %rd21798;
	xor.b64  	%rd18834, %rd18811, %rd21797;
	and.b64  	%rd18835, %rd18834, %rd18833;
	xor.b64  	%rd18836, %rd18835, %rd18811;
	add.s64 	%rd18837, %rd18826, %rd18836;
	add.s64 	%rd18838, %rd18837, %rd18832;
	add.s32 	%r12574, %r14490, 2;
	mul.wide.s32 	%rd18839, %r12574, 8;
	add.s64 	%rd18840, %rd18785, %rd18839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12575,%dummy}, %rd18827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12576}, %rd18827;
	}
	shf.r.wrap.b32 	%r12577, %r12576, %r12575, 14;
	shf.r.wrap.b32 	%r12578, %r12575, %r12576, 14;
	mov.b64 	%rd18841, {%r12578, %r12577};
	shf.r.wrap.b32 	%r12579, %r12576, %r12575, 18;
	shf.r.wrap.b32 	%r12580, %r12575, %r12576, 18;
	mov.b64 	%rd18842, {%r12580, %r12579};
	xor.b64  	%rd18843, %rd18842, %rd18841;
	shf.l.wrap.b32 	%r12581, %r12575, %r12576, 23;
	shf.l.wrap.b32 	%r12582, %r12576, %r12575, 23;
	mov.b64 	%rd18844, {%r12582, %r12581};
	xor.b64  	%rd18845, %rd18843, %rd18844;
	xor.b64  	%rd18846, %rd18800, %rd21801;
	and.b64  	%rd18847, %rd18827, %rd18846;
	xor.b64  	%rd18848, %rd18847, %rd21801;
	add.s64 	%rd18849, %rd21807, %rd21802;
	ld.const.u64 	%rd18850, [%rd18840];
	add.s64 	%rd18851, %rd18849, %rd18850;
	add.s64 	%rd18852, %rd18851, %rd18848;
	add.s64 	%rd18853, %rd18852, %rd18845;
	add.s64 	%rd18854, %rd18853, %rd21798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12583,%dummy}, %rd18838;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12584}, %rd18838;
	}
	shf.r.wrap.b32 	%r12585, %r12584, %r12583, 28;
	shf.r.wrap.b32 	%r12586, %r12583, %r12584, 28;
	mov.b64 	%rd18855, {%r12586, %r12585};
	shf.l.wrap.b32 	%r12587, %r12583, %r12584, 30;
	shf.l.wrap.b32 	%r12588, %r12584, %r12583, 30;
	mov.b64 	%rd18856, {%r12588, %r12587};
	xor.b64  	%rd18857, %rd18856, %rd18855;
	shf.l.wrap.b32 	%r12589, %r12583, %r12584, 25;
	shf.l.wrap.b32 	%r12590, %r12584, %r12583, 25;
	mov.b64 	%rd18858, {%r12590, %r12589};
	xor.b64  	%rd18859, %rd18857, %rd18858;
	xor.b64  	%rd18860, %rd18838, %rd21797;
	xor.b64  	%rd18861, %rd18838, %rd18811;
	and.b64  	%rd18862, %rd18861, %rd18860;
	xor.b64  	%rd18863, %rd18862, %rd18838;
	add.s64 	%rd18864, %rd18853, %rd18863;
	add.s64 	%rd18865, %rd18864, %rd18859;
	add.s32 	%r12591, %r14490, 3;
	mul.wide.s32 	%rd18866, %r12591, 8;
	add.s64 	%rd18867, %rd18785, %rd18866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12592,%dummy}, %rd18854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12593}, %rd18854;
	}
	shf.r.wrap.b32 	%r12594, %r12593, %r12592, 14;
	shf.r.wrap.b32 	%r12595, %r12592, %r12593, 14;
	mov.b64 	%rd18868, {%r12595, %r12594};
	shf.r.wrap.b32 	%r12596, %r12593, %r12592, 18;
	shf.r.wrap.b32 	%r12597, %r12592, %r12593, 18;
	mov.b64 	%rd18869, {%r12597, %r12596};
	xor.b64  	%rd18870, %rd18869, %rd18868;
	shf.l.wrap.b32 	%r12598, %r12592, %r12593, 23;
	shf.l.wrap.b32 	%r12599, %r12593, %r12592, 23;
	mov.b64 	%rd18871, {%r12599, %r12598};
	xor.b64  	%rd18872, %rd18870, %rd18871;
	xor.b64  	%rd18873, %rd18827, %rd18800;
	and.b64  	%rd18874, %rd18854, %rd18873;
	xor.b64  	%rd18875, %rd18874, %rd18800;
	add.s64 	%rd18876, %rd21808, %rd21801;
	ld.const.u64 	%rd18877, [%rd18867];
	add.s64 	%rd18878, %rd18876, %rd18877;
	add.s64 	%rd18879, %rd18878, %rd18875;
	add.s64 	%rd18880, %rd18879, %rd18872;
	add.s64 	%rd18881, %rd18880, %rd21797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12600,%dummy}, %rd18865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12601}, %rd18865;
	}
	shf.r.wrap.b32 	%r12602, %r12601, %r12600, 28;
	shf.r.wrap.b32 	%r12603, %r12600, %r12601, 28;
	mov.b64 	%rd18882, {%r12603, %r12602};
	shf.l.wrap.b32 	%r12604, %r12600, %r12601, 30;
	shf.l.wrap.b32 	%r12605, %r12601, %r12600, 30;
	mov.b64 	%rd18883, {%r12605, %r12604};
	xor.b64  	%rd18884, %rd18883, %rd18882;
	shf.l.wrap.b32 	%r12606, %r12600, %r12601, 25;
	shf.l.wrap.b32 	%r12607, %r12601, %r12600, 25;
	mov.b64 	%rd18885, {%r12607, %r12606};
	xor.b64  	%rd18886, %rd18884, %rd18885;
	xor.b64  	%rd18887, %rd18865, %rd18811;
	xor.b64  	%rd18888, %rd18865, %rd18838;
	and.b64  	%rd18889, %rd18888, %rd18887;
	xor.b64  	%rd18890, %rd18889, %rd18865;
	add.s64 	%rd18891, %rd18880, %rd18890;
	add.s64 	%rd18892, %rd18891, %rd18886;
	add.s32 	%r12608, %r14490, 4;
	mul.wide.s32 	%rd18893, %r12608, 8;
	add.s64 	%rd18894, %rd18785, %rd18893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12609,%dummy}, %rd18881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12610}, %rd18881;
	}
	shf.r.wrap.b32 	%r12611, %r12610, %r12609, 14;
	shf.r.wrap.b32 	%r12612, %r12609, %r12610, 14;
	mov.b64 	%rd18895, {%r12612, %r12611};
	shf.r.wrap.b32 	%r12613, %r12610, %r12609, 18;
	shf.r.wrap.b32 	%r12614, %r12609, %r12610, 18;
	mov.b64 	%rd18896, {%r12614, %r12613};
	xor.b64  	%rd18897, %rd18896, %rd18895;
	shf.l.wrap.b32 	%r12615, %r12609, %r12610, 23;
	shf.l.wrap.b32 	%r12616, %r12610, %r12609, 23;
	mov.b64 	%rd18898, {%r12616, %r12615};
	xor.b64  	%rd18899, %rd18897, %rd18898;
	xor.b64  	%rd18900, %rd18854, %rd18827;
	and.b64  	%rd18901, %rd18881, %rd18900;
	xor.b64  	%rd18902, %rd18901, %rd18827;
	add.s64 	%rd18903, %rd18800, %rd21809;
	ld.const.u64 	%rd18904, [%rd18894];
	add.s64 	%rd18905, %rd18903, %rd18904;
	add.s64 	%rd18906, %rd18905, %rd18902;
	add.s64 	%rd18907, %rd18906, %rd18899;
	add.s64 	%rd18908, %rd18907, %rd18811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12617,%dummy}, %rd18892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12618}, %rd18892;
	}
	shf.r.wrap.b32 	%r12619, %r12618, %r12617, 28;
	shf.r.wrap.b32 	%r12620, %r12617, %r12618, 28;
	mov.b64 	%rd18909, {%r12620, %r12619};
	shf.l.wrap.b32 	%r12621, %r12617, %r12618, 30;
	shf.l.wrap.b32 	%r12622, %r12618, %r12617, 30;
	mov.b64 	%rd18910, {%r12622, %r12621};
	xor.b64  	%rd18911, %rd18910, %rd18909;
	shf.l.wrap.b32 	%r12623, %r12617, %r12618, 25;
	shf.l.wrap.b32 	%r12624, %r12618, %r12617, 25;
	mov.b64 	%rd18912, {%r12624, %r12623};
	xor.b64  	%rd18913, %rd18911, %rd18912;
	xor.b64  	%rd18914, %rd18892, %rd18838;
	xor.b64  	%rd18915, %rd18892, %rd18865;
	and.b64  	%rd18916, %rd18915, %rd18914;
	xor.b64  	%rd18917, %rd18916, %rd18892;
	add.s64 	%rd18918, %rd18907, %rd18917;
	add.s64 	%rd18919, %rd18918, %rd18913;
	add.s32 	%r12625, %r14490, 5;
	mul.wide.s32 	%rd18920, %r12625, 8;
	add.s64 	%rd18921, %rd18785, %rd18920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12626,%dummy}, %rd18908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12627}, %rd18908;
	}
	shf.r.wrap.b32 	%r12628, %r12627, %r12626, 14;
	shf.r.wrap.b32 	%r12629, %r12626, %r12627, 14;
	mov.b64 	%rd18922, {%r12629, %r12628};
	shf.r.wrap.b32 	%r12630, %r12627, %r12626, 18;
	shf.r.wrap.b32 	%r12631, %r12626, %r12627, 18;
	mov.b64 	%rd18923, {%r12631, %r12630};
	xor.b64  	%rd18924, %rd18923, %rd18922;
	shf.l.wrap.b32 	%r12632, %r12626, %r12627, 23;
	shf.l.wrap.b32 	%r12633, %r12627, %r12626, 23;
	mov.b64 	%rd18925, {%r12633, %r12632};
	xor.b64  	%rd18926, %rd18924, %rd18925;
	xor.b64  	%rd18927, %rd18881, %rd18854;
	and.b64  	%rd18928, %rd18908, %rd18927;
	xor.b64  	%rd18929, %rd18928, %rd18854;
	add.s64 	%rd18930, %rd18827, %rd21810;
	ld.const.u64 	%rd18931, [%rd18921];
	add.s64 	%rd18932, %rd18930, %rd18931;
	add.s64 	%rd18933, %rd18932, %rd18929;
	add.s64 	%rd18934, %rd18933, %rd18926;
	add.s64 	%rd18935, %rd18934, %rd18838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12634,%dummy}, %rd18919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12635}, %rd18919;
	}
	shf.r.wrap.b32 	%r12636, %r12635, %r12634, 28;
	shf.r.wrap.b32 	%r12637, %r12634, %r12635, 28;
	mov.b64 	%rd18936, {%r12637, %r12636};
	shf.l.wrap.b32 	%r12638, %r12634, %r12635, 30;
	shf.l.wrap.b32 	%r12639, %r12635, %r12634, 30;
	mov.b64 	%rd18937, {%r12639, %r12638};
	xor.b64  	%rd18938, %rd18937, %rd18936;
	shf.l.wrap.b32 	%r12640, %r12634, %r12635, 25;
	shf.l.wrap.b32 	%r12641, %r12635, %r12634, 25;
	mov.b64 	%rd18939, {%r12641, %r12640};
	xor.b64  	%rd18940, %rd18938, %rd18939;
	xor.b64  	%rd18941, %rd18919, %rd18865;
	xor.b64  	%rd18942, %rd18919, %rd18892;
	and.b64  	%rd18943, %rd18942, %rd18941;
	xor.b64  	%rd18944, %rd18943, %rd18919;
	add.s64 	%rd18945, %rd18934, %rd18944;
	add.s64 	%rd18946, %rd18945, %rd18940;
	add.s32 	%r12642, %r14490, 6;
	mul.wide.s32 	%rd18947, %r12642, 8;
	add.s64 	%rd18948, %rd18785, %rd18947;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12643,%dummy}, %rd18935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12644}, %rd18935;
	}
	shf.r.wrap.b32 	%r12645, %r12644, %r12643, 14;
	shf.r.wrap.b32 	%r12646, %r12643, %r12644, 14;
	mov.b64 	%rd18949, {%r12646, %r12645};
	shf.r.wrap.b32 	%r12647, %r12644, %r12643, 18;
	shf.r.wrap.b32 	%r12648, %r12643, %r12644, 18;
	mov.b64 	%rd18950, {%r12648, %r12647};
	xor.b64  	%rd18951, %rd18950, %rd18949;
	shf.l.wrap.b32 	%r12649, %r12643, %r12644, 23;
	shf.l.wrap.b32 	%r12650, %r12644, %r12643, 23;
	mov.b64 	%rd18952, {%r12650, %r12649};
	xor.b64  	%rd18953, %rd18951, %rd18952;
	xor.b64  	%rd18954, %rd18908, %rd18881;
	and.b64  	%rd18955, %rd18935, %rd18954;
	xor.b64  	%rd18956, %rd18955, %rd18881;
	add.s64 	%rd18957, %rd18854, %rd21811;
	ld.const.u64 	%rd18958, [%rd18948];
	add.s64 	%rd18959, %rd18957, %rd18958;
	add.s64 	%rd18960, %rd18959, %rd18956;
	add.s64 	%rd18961, %rd18960, %rd18953;
	add.s64 	%rd18962, %rd18961, %rd18865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12651,%dummy}, %rd18946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12652}, %rd18946;
	}
	shf.r.wrap.b32 	%r12653, %r12652, %r12651, 28;
	shf.r.wrap.b32 	%r12654, %r12651, %r12652, 28;
	mov.b64 	%rd18963, {%r12654, %r12653};
	shf.l.wrap.b32 	%r12655, %r12651, %r12652, 30;
	shf.l.wrap.b32 	%r12656, %r12652, %r12651, 30;
	mov.b64 	%rd18964, {%r12656, %r12655};
	xor.b64  	%rd18965, %rd18964, %rd18963;
	shf.l.wrap.b32 	%r12657, %r12651, %r12652, 25;
	shf.l.wrap.b32 	%r12658, %r12652, %r12651, 25;
	mov.b64 	%rd18966, {%r12658, %r12657};
	xor.b64  	%rd18967, %rd18965, %rd18966;
	xor.b64  	%rd18968, %rd18946, %rd18892;
	xor.b64  	%rd18969, %rd18946, %rd18919;
	and.b64  	%rd18970, %rd18969, %rd18968;
	xor.b64  	%rd18971, %rd18970, %rd18946;
	add.s64 	%rd18972, %rd18961, %rd18971;
	add.s64 	%rd18973, %rd18972, %rd18967;
	add.s32 	%r12659, %r14490, 7;
	mul.wide.s32 	%rd18974, %r12659, 8;
	add.s64 	%rd18975, %rd18785, %rd18974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12660,%dummy}, %rd18962;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12661}, %rd18962;
	}
	shf.r.wrap.b32 	%r12662, %r12661, %r12660, 14;
	shf.r.wrap.b32 	%r12663, %r12660, %r12661, 14;
	mov.b64 	%rd18976, {%r12663, %r12662};
	shf.r.wrap.b32 	%r12664, %r12661, %r12660, 18;
	shf.r.wrap.b32 	%r12665, %r12660, %r12661, 18;
	mov.b64 	%rd18977, {%r12665, %r12664};
	xor.b64  	%rd18978, %rd18977, %rd18976;
	shf.l.wrap.b32 	%r12666, %r12660, %r12661, 23;
	shf.l.wrap.b32 	%r12667, %r12661, %r12660, 23;
	mov.b64 	%rd18979, {%r12667, %r12666};
	xor.b64  	%rd18980, %rd18978, %rd18979;
	xor.b64  	%rd18981, %rd18935, %rd18908;
	and.b64  	%rd18982, %rd18962, %rd18981;
	xor.b64  	%rd18983, %rd18982, %rd18908;
	add.s64 	%rd18984, %rd18881, %rd21812;
	ld.const.u64 	%rd18985, [%rd18975];
	add.s64 	%rd18986, %rd18984, %rd18985;
	add.s64 	%rd18987, %rd18986, %rd18983;
	add.s64 	%rd18988, %rd18987, %rd18980;
	add.s64 	%rd18989, %rd18988, %rd18892;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12668,%dummy}, %rd18973;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12669}, %rd18973;
	}
	shf.r.wrap.b32 	%r12670, %r12669, %r12668, 28;
	shf.r.wrap.b32 	%r12671, %r12668, %r12669, 28;
	mov.b64 	%rd18990, {%r12671, %r12670};
	shf.l.wrap.b32 	%r12672, %r12668, %r12669, 30;
	shf.l.wrap.b32 	%r12673, %r12669, %r12668, 30;
	mov.b64 	%rd18991, {%r12673, %r12672};
	xor.b64  	%rd18992, %rd18991, %rd18990;
	shf.l.wrap.b32 	%r12674, %r12668, %r12669, 25;
	shf.l.wrap.b32 	%r12675, %r12669, %r12668, 25;
	mov.b64 	%rd18993, {%r12675, %r12674};
	xor.b64  	%rd18994, %rd18992, %rd18993;
	xor.b64  	%rd18995, %rd18973, %rd18919;
	xor.b64  	%rd18996, %rd18973, %rd18946;
	and.b64  	%rd18997, %rd18996, %rd18995;
	xor.b64  	%rd18998, %rd18997, %rd18973;
	add.s64 	%rd18999, %rd18988, %rd18998;
	add.s64 	%rd19000, %rd18999, %rd18994;
	add.s32 	%r12676, %r14490, 8;
	mul.wide.s32 	%rd19001, %r12676, 8;
	add.s64 	%rd19002, %rd18785, %rd19001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12677,%dummy}, %rd18989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12678}, %rd18989;
	}
	shf.r.wrap.b32 	%r12679, %r12678, %r12677, 14;
	shf.r.wrap.b32 	%r12680, %r12677, %r12678, 14;
	mov.b64 	%rd19003, {%r12680, %r12679};
	shf.r.wrap.b32 	%r12681, %r12678, %r12677, 18;
	shf.r.wrap.b32 	%r12682, %r12677, %r12678, 18;
	mov.b64 	%rd19004, {%r12682, %r12681};
	xor.b64  	%rd19005, %rd19004, %rd19003;
	shf.l.wrap.b32 	%r12683, %r12677, %r12678, 23;
	shf.l.wrap.b32 	%r12684, %r12678, %r12677, 23;
	mov.b64 	%rd19006, {%r12684, %r12683};
	xor.b64  	%rd19007, %rd19005, %rd19006;
	xor.b64  	%rd19008, %rd18962, %rd18935;
	and.b64  	%rd19009, %rd18989, %rd19008;
	xor.b64  	%rd19010, %rd19009, %rd18935;
	add.s64 	%rd19011, %rd18908, %rd21796;
	ld.const.u64 	%rd19012, [%rd19002];
	add.s64 	%rd19013, %rd19011, %rd19012;
	add.s64 	%rd19014, %rd19013, %rd19010;
	add.s64 	%rd19015, %rd19014, %rd19007;
	add.s64 	%rd19016, %rd19015, %rd18919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12685,%dummy}, %rd19000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12686}, %rd19000;
	}
	shf.r.wrap.b32 	%r12687, %r12686, %r12685, 28;
	shf.r.wrap.b32 	%r12688, %r12685, %r12686, 28;
	mov.b64 	%rd19017, {%r12688, %r12687};
	shf.l.wrap.b32 	%r12689, %r12685, %r12686, 30;
	shf.l.wrap.b32 	%r12690, %r12686, %r12685, 30;
	mov.b64 	%rd19018, {%r12690, %r12689};
	xor.b64  	%rd19019, %rd19018, %rd19017;
	shf.l.wrap.b32 	%r12691, %r12685, %r12686, 25;
	shf.l.wrap.b32 	%r12692, %r12686, %r12685, 25;
	mov.b64 	%rd19020, {%r12692, %r12691};
	xor.b64  	%rd19021, %rd19019, %rd19020;
	xor.b64  	%rd19022, %rd19000, %rd18946;
	xor.b64  	%rd19023, %rd19000, %rd18973;
	and.b64  	%rd19024, %rd19023, %rd19022;
	xor.b64  	%rd19025, %rd19024, %rd19000;
	add.s64 	%rd19026, %rd19015, %rd19025;
	add.s64 	%rd19027, %rd19026, %rd19021;
	add.s32 	%r12693, %r14490, 9;
	mul.wide.s32 	%rd19028, %r12693, 8;
	add.s64 	%rd19029, %rd18785, %rd19028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12694,%dummy}, %rd19016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12695}, %rd19016;
	}
	shf.r.wrap.b32 	%r12696, %r12695, %r12694, 14;
	shf.r.wrap.b32 	%r12697, %r12694, %r12695, 14;
	mov.b64 	%rd19030, {%r12697, %r12696};
	shf.r.wrap.b32 	%r12698, %r12695, %r12694, 18;
	shf.r.wrap.b32 	%r12699, %r12694, %r12695, 18;
	mov.b64 	%rd19031, {%r12699, %r12698};
	xor.b64  	%rd19032, %rd19031, %rd19030;
	shf.l.wrap.b32 	%r12700, %r12694, %r12695, 23;
	shf.l.wrap.b32 	%r12701, %r12695, %r12694, 23;
	mov.b64 	%rd19033, {%r12701, %r12700};
	xor.b64  	%rd19034, %rd19032, %rd19033;
	xor.b64  	%rd19035, %rd18989, %rd18962;
	and.b64  	%rd19036, %rd19016, %rd19035;
	xor.b64  	%rd19037, %rd19036, %rd18962;
	add.s64 	%rd19038, %rd18935, %rd21795;
	ld.const.u64 	%rd19039, [%rd19029];
	add.s64 	%rd19040, %rd19038, %rd19039;
	add.s64 	%rd19041, %rd19040, %rd19037;
	add.s64 	%rd19042, %rd19041, %rd19034;
	add.s64 	%rd19043, %rd19042, %rd18946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12702,%dummy}, %rd19027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12703}, %rd19027;
	}
	shf.r.wrap.b32 	%r12704, %r12703, %r12702, 28;
	shf.r.wrap.b32 	%r12705, %r12702, %r12703, 28;
	mov.b64 	%rd19044, {%r12705, %r12704};
	shf.l.wrap.b32 	%r12706, %r12702, %r12703, 30;
	shf.l.wrap.b32 	%r12707, %r12703, %r12702, 30;
	mov.b64 	%rd19045, {%r12707, %r12706};
	xor.b64  	%rd19046, %rd19045, %rd19044;
	shf.l.wrap.b32 	%r12708, %r12702, %r12703, 25;
	shf.l.wrap.b32 	%r12709, %r12703, %r12702, 25;
	mov.b64 	%rd19047, {%r12709, %r12708};
	xor.b64  	%rd19048, %rd19046, %rd19047;
	xor.b64  	%rd19049, %rd19027, %rd18973;
	xor.b64  	%rd19050, %rd19027, %rd19000;
	and.b64  	%rd19051, %rd19050, %rd19049;
	xor.b64  	%rd19052, %rd19051, %rd19027;
	add.s64 	%rd19053, %rd19042, %rd19052;
	add.s64 	%rd19054, %rd19053, %rd19048;
	add.s32 	%r12710, %r14490, 10;
	mul.wide.s32 	%rd19055, %r12710, 8;
	add.s64 	%rd19056, %rd18785, %rd19055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12711,%dummy}, %rd19043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12712}, %rd19043;
	}
	shf.r.wrap.b32 	%r12713, %r12712, %r12711, 14;
	shf.r.wrap.b32 	%r12714, %r12711, %r12712, 14;
	mov.b64 	%rd19057, {%r12714, %r12713};
	shf.r.wrap.b32 	%r12715, %r12712, %r12711, 18;
	shf.r.wrap.b32 	%r12716, %r12711, %r12712, 18;
	mov.b64 	%rd19058, {%r12716, %r12715};
	xor.b64  	%rd19059, %rd19058, %rd19057;
	shf.l.wrap.b32 	%r12717, %r12711, %r12712, 23;
	shf.l.wrap.b32 	%r12718, %r12712, %r12711, 23;
	mov.b64 	%rd19060, {%r12718, %r12717};
	xor.b64  	%rd19061, %rd19059, %rd19060;
	xor.b64  	%rd19062, %rd19016, %rd18989;
	and.b64  	%rd19063, %rd19043, %rd19062;
	xor.b64  	%rd19064, %rd19063, %rd18989;
	add.s64 	%rd19065, %rd18962, %rd21794;
	ld.const.u64 	%rd19066, [%rd19056];
	add.s64 	%rd19067, %rd19065, %rd19066;
	add.s64 	%rd19068, %rd19067, %rd19064;
	add.s64 	%rd19069, %rd19068, %rd19061;
	add.s64 	%rd19070, %rd19069, %rd18973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12719,%dummy}, %rd19054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12720}, %rd19054;
	}
	shf.r.wrap.b32 	%r12721, %r12720, %r12719, 28;
	shf.r.wrap.b32 	%r12722, %r12719, %r12720, 28;
	mov.b64 	%rd19071, {%r12722, %r12721};
	shf.l.wrap.b32 	%r12723, %r12719, %r12720, 30;
	shf.l.wrap.b32 	%r12724, %r12720, %r12719, 30;
	mov.b64 	%rd19072, {%r12724, %r12723};
	xor.b64  	%rd19073, %rd19072, %rd19071;
	shf.l.wrap.b32 	%r12725, %r12719, %r12720, 25;
	shf.l.wrap.b32 	%r12726, %r12720, %r12719, 25;
	mov.b64 	%rd19074, {%r12726, %r12725};
	xor.b64  	%rd19075, %rd19073, %rd19074;
	xor.b64  	%rd19076, %rd19054, %rd19000;
	xor.b64  	%rd19077, %rd19054, %rd19027;
	and.b64  	%rd19078, %rd19077, %rd19076;
	xor.b64  	%rd19079, %rd19078, %rd19054;
	add.s64 	%rd19080, %rd19069, %rd19079;
	add.s64 	%rd19081, %rd19080, %rd19075;
	add.s32 	%r12727, %r14490, 11;
	mul.wide.s32 	%rd19082, %r12727, 8;
	add.s64 	%rd19083, %rd18785, %rd19082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12728,%dummy}, %rd19070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12729}, %rd19070;
	}
	shf.r.wrap.b32 	%r12730, %r12729, %r12728, 14;
	shf.r.wrap.b32 	%r12731, %r12728, %r12729, 14;
	mov.b64 	%rd19084, {%r12731, %r12730};
	shf.r.wrap.b32 	%r12732, %r12729, %r12728, 18;
	shf.r.wrap.b32 	%r12733, %r12728, %r12729, 18;
	mov.b64 	%rd19085, {%r12733, %r12732};
	xor.b64  	%rd19086, %rd19085, %rd19084;
	shf.l.wrap.b32 	%r12734, %r12728, %r12729, 23;
	shf.l.wrap.b32 	%r12735, %r12729, %r12728, 23;
	mov.b64 	%rd19087, {%r12735, %r12734};
	xor.b64  	%rd19088, %rd19086, %rd19087;
	xor.b64  	%rd19089, %rd19043, %rd19016;
	and.b64  	%rd19090, %rd19070, %rd19089;
	xor.b64  	%rd19091, %rd19090, %rd19016;
	add.s64 	%rd19092, %rd18989, %rd21793;
	ld.const.u64 	%rd19093, [%rd19083];
	add.s64 	%rd19094, %rd19092, %rd19093;
	add.s64 	%rd19095, %rd19094, %rd19091;
	add.s64 	%rd19096, %rd19095, %rd19088;
	add.s64 	%rd19097, %rd19096, %rd19000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12736,%dummy}, %rd19081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12737}, %rd19081;
	}
	shf.r.wrap.b32 	%r12738, %r12737, %r12736, 28;
	shf.r.wrap.b32 	%r12739, %r12736, %r12737, 28;
	mov.b64 	%rd19098, {%r12739, %r12738};
	shf.l.wrap.b32 	%r12740, %r12736, %r12737, 30;
	shf.l.wrap.b32 	%r12741, %r12737, %r12736, 30;
	mov.b64 	%rd19099, {%r12741, %r12740};
	xor.b64  	%rd19100, %rd19099, %rd19098;
	shf.l.wrap.b32 	%r12742, %r12736, %r12737, 25;
	shf.l.wrap.b32 	%r12743, %r12737, %r12736, 25;
	mov.b64 	%rd19101, {%r12743, %r12742};
	xor.b64  	%rd19102, %rd19100, %rd19101;
	xor.b64  	%rd19103, %rd19081, %rd19027;
	xor.b64  	%rd19104, %rd19081, %rd19054;
	and.b64  	%rd19105, %rd19104, %rd19103;
	xor.b64  	%rd19106, %rd19105, %rd19081;
	add.s64 	%rd19107, %rd19096, %rd19106;
	add.s64 	%rd19108, %rd19107, %rd19102;
	add.s32 	%r12744, %r14490, 12;
	mul.wide.s32 	%rd19109, %r12744, 8;
	add.s64 	%rd19110, %rd18785, %rd19109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12745,%dummy}, %rd19097;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12746}, %rd19097;
	}
	shf.r.wrap.b32 	%r12747, %r12746, %r12745, 14;
	shf.r.wrap.b32 	%r12748, %r12745, %r12746, 14;
	mov.b64 	%rd19111, {%r12748, %r12747};
	shf.r.wrap.b32 	%r12749, %r12746, %r12745, 18;
	shf.r.wrap.b32 	%r12750, %r12745, %r12746, 18;
	mov.b64 	%rd19112, {%r12750, %r12749};
	xor.b64  	%rd19113, %rd19112, %rd19111;
	shf.l.wrap.b32 	%r12751, %r12745, %r12746, 23;
	shf.l.wrap.b32 	%r12752, %r12746, %r12745, 23;
	mov.b64 	%rd19114, {%r12752, %r12751};
	xor.b64  	%rd19115, %rd19113, %rd19114;
	xor.b64  	%rd19116, %rd19070, %rd19043;
	and.b64  	%rd19117, %rd19097, %rd19116;
	xor.b64  	%rd19118, %rd19117, %rd19043;
	add.s64 	%rd19119, %rd19016, %rd21792;
	ld.const.u64 	%rd19120, [%rd19110];
	add.s64 	%rd19121, %rd19119, %rd19120;
	add.s64 	%rd19122, %rd19121, %rd19118;
	add.s64 	%rd19123, %rd19122, %rd19115;
	add.s64 	%rd21804, %rd19123, %rd19027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12753,%dummy}, %rd19108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12754}, %rd19108;
	}
	shf.r.wrap.b32 	%r12755, %r12754, %r12753, 28;
	shf.r.wrap.b32 	%r12756, %r12753, %r12754, 28;
	mov.b64 	%rd19124, {%r12756, %r12755};
	shf.l.wrap.b32 	%r12757, %r12753, %r12754, 30;
	shf.l.wrap.b32 	%r12758, %r12754, %r12753, 30;
	mov.b64 	%rd19125, {%r12758, %r12757};
	xor.b64  	%rd19126, %rd19125, %rd19124;
	shf.l.wrap.b32 	%r12759, %r12753, %r12754, 25;
	shf.l.wrap.b32 	%r12760, %r12754, %r12753, 25;
	mov.b64 	%rd19127, {%r12760, %r12759};
	xor.b64  	%rd19128, %rd19126, %rd19127;
	xor.b64  	%rd19129, %rd19108, %rd19054;
	xor.b64  	%rd19130, %rd19108, %rd19081;
	and.b64  	%rd19131, %rd19130, %rd19129;
	xor.b64  	%rd19132, %rd19131, %rd19108;
	add.s64 	%rd19133, %rd19123, %rd19132;
	add.s64 	%rd21800, %rd19133, %rd19128;
	add.s32 	%r12761, %r14490, 13;
	mul.wide.s32 	%rd19134, %r12761, 8;
	add.s64 	%rd19135, %rd18785, %rd19134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12762,%dummy}, %rd21804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12763}, %rd21804;
	}
	shf.r.wrap.b32 	%r12764, %r12763, %r12762, 14;
	shf.r.wrap.b32 	%r12765, %r12762, %r12763, 14;
	mov.b64 	%rd19136, {%r12765, %r12764};
	shf.r.wrap.b32 	%r12766, %r12763, %r12762, 18;
	shf.r.wrap.b32 	%r12767, %r12762, %r12763, 18;
	mov.b64 	%rd19137, {%r12767, %r12766};
	xor.b64  	%rd19138, %rd19137, %rd19136;
	shf.l.wrap.b32 	%r12768, %r12762, %r12763, 23;
	shf.l.wrap.b32 	%r12769, %r12763, %r12762, 23;
	mov.b64 	%rd19139, {%r12769, %r12768};
	xor.b64  	%rd19140, %rd19138, %rd19139;
	xor.b64  	%rd19141, %rd19097, %rd19070;
	and.b64  	%rd19142, %rd21804, %rd19141;
	xor.b64  	%rd19143, %rd19142, %rd19070;
	add.s64 	%rd19144, %rd19043, %rd21791;
	ld.const.u64 	%rd19145, [%rd19135];
	add.s64 	%rd19146, %rd19144, %rd19145;
	add.s64 	%rd19147, %rd19146, %rd19143;
	add.s64 	%rd19148, %rd19147, %rd19140;
	add.s64 	%rd21803, %rd19148, %rd19054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12770,%dummy}, %rd21800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12771}, %rd21800;
	}
	shf.r.wrap.b32 	%r12772, %r12771, %r12770, 28;
	shf.r.wrap.b32 	%r12773, %r12770, %r12771, 28;
	mov.b64 	%rd19149, {%r12773, %r12772};
	shf.l.wrap.b32 	%r12774, %r12770, %r12771, 30;
	shf.l.wrap.b32 	%r12775, %r12771, %r12770, 30;
	mov.b64 	%rd19150, {%r12775, %r12774};
	xor.b64  	%rd19151, %rd19150, %rd19149;
	shf.l.wrap.b32 	%r12776, %r12770, %r12771, 25;
	shf.l.wrap.b32 	%r12777, %r12771, %r12770, 25;
	mov.b64 	%rd19152, {%r12777, %r12776};
	xor.b64  	%rd19153, %rd19151, %rd19152;
	xor.b64  	%rd19154, %rd21800, %rd19081;
	xor.b64  	%rd19155, %rd21800, %rd19108;
	and.b64  	%rd19156, %rd19155, %rd19154;
	xor.b64  	%rd19157, %rd19156, %rd21800;
	add.s64 	%rd19158, %rd19148, %rd19157;
	add.s64 	%rd21799, %rd19158, %rd19153;
	add.s32 	%r12778, %r14490, 14;
	mul.wide.s32 	%rd19159, %r12778, 8;
	add.s64 	%rd19160, %rd18785, %rd19159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12779,%dummy}, %rd21803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12780}, %rd21803;
	}
	shf.r.wrap.b32 	%r12781, %r12780, %r12779, 14;
	shf.r.wrap.b32 	%r12782, %r12779, %r12780, 14;
	mov.b64 	%rd19161, {%r12782, %r12781};
	shf.r.wrap.b32 	%r12783, %r12780, %r12779, 18;
	shf.r.wrap.b32 	%r12784, %r12779, %r12780, 18;
	mov.b64 	%rd19162, {%r12784, %r12783};
	xor.b64  	%rd19163, %rd19162, %rd19161;
	shf.l.wrap.b32 	%r12785, %r12779, %r12780, 23;
	shf.l.wrap.b32 	%r12786, %r12780, %r12779, 23;
	mov.b64 	%rd19164, {%r12786, %r12785};
	xor.b64  	%rd19165, %rd19163, %rd19164;
	xor.b64  	%rd19166, %rd21804, %rd19097;
	and.b64  	%rd19167, %rd21803, %rd19166;
	xor.b64  	%rd19168, %rd19167, %rd19097;
	add.s64 	%rd19169, %rd19070, %rd21790;
	ld.const.u64 	%rd19170, [%rd19160];
	add.s64 	%rd19171, %rd19169, %rd19170;
	add.s64 	%rd19172, %rd19171, %rd19168;
	add.s64 	%rd19173, %rd19172, %rd19165;
	add.s64 	%rd21802, %rd19173, %rd19081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12787,%dummy}, %rd21799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12788}, %rd21799;
	}
	shf.r.wrap.b32 	%r12789, %r12788, %r12787, 28;
	shf.r.wrap.b32 	%r12790, %r12787, %r12788, 28;
	mov.b64 	%rd19174, {%r12790, %r12789};
	shf.l.wrap.b32 	%r12791, %r12787, %r12788, 30;
	shf.l.wrap.b32 	%r12792, %r12788, %r12787, 30;
	mov.b64 	%rd19175, {%r12792, %r12791};
	xor.b64  	%rd19176, %rd19175, %rd19174;
	shf.l.wrap.b32 	%r12793, %r12787, %r12788, 25;
	shf.l.wrap.b32 	%r12794, %r12788, %r12787, 25;
	mov.b64 	%rd19177, {%r12794, %r12793};
	xor.b64  	%rd19178, %rd19176, %rd19177;
	xor.b64  	%rd19179, %rd21799, %rd19108;
	xor.b64  	%rd19180, %rd21799, %rd21800;
	and.b64  	%rd19181, %rd19180, %rd19179;
	xor.b64  	%rd19182, %rd19181, %rd21799;
	add.s64 	%rd19183, %rd19173, %rd19182;
	add.s64 	%rd21798, %rd19183, %rd19178;
	add.s32 	%r12795, %r14490, 15;
	mul.wide.s32 	%rd19184, %r12795, 8;
	add.s64 	%rd19185, %rd18785, %rd19184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12796,%dummy}, %rd21802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12797}, %rd21802;
	}
	shf.r.wrap.b32 	%r12798, %r12797, %r12796, 14;
	shf.r.wrap.b32 	%r12799, %r12796, %r12797, 14;
	mov.b64 	%rd19186, {%r12799, %r12798};
	shf.r.wrap.b32 	%r12800, %r12797, %r12796, 18;
	shf.r.wrap.b32 	%r12801, %r12796, %r12797, 18;
	mov.b64 	%rd19187, {%r12801, %r12800};
	xor.b64  	%rd19188, %rd19187, %rd19186;
	shf.l.wrap.b32 	%r12802, %r12796, %r12797, 23;
	shf.l.wrap.b32 	%r12803, %r12797, %r12796, 23;
	mov.b64 	%rd19189, {%r12803, %r12802};
	xor.b64  	%rd19190, %rd19188, %rd19189;
	xor.b64  	%rd19191, %rd21803, %rd21804;
	and.b64  	%rd19192, %rd21802, %rd19191;
	xor.b64  	%rd19193, %rd19192, %rd21804;
	add.s64 	%rd19194, %rd19097, %rd21789;
	ld.const.u64 	%rd19195, [%rd19185];
	add.s64 	%rd19196, %rd19194, %rd19195;
	add.s64 	%rd19197, %rd19196, %rd19193;
	add.s64 	%rd19198, %rd19197, %rd19190;
	add.s64 	%rd21801, %rd19198, %rd19108;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12804,%dummy}, %rd21798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12805}, %rd21798;
	}
	shf.r.wrap.b32 	%r12806, %r12805, %r12804, 28;
	shf.r.wrap.b32 	%r12807, %r12804, %r12805, 28;
	mov.b64 	%rd19199, {%r12807, %r12806};
	shf.l.wrap.b32 	%r12808, %r12804, %r12805, 30;
	shf.l.wrap.b32 	%r12809, %r12805, %r12804, 30;
	mov.b64 	%rd19200, {%r12809, %r12808};
	xor.b64  	%rd19201, %rd19200, %rd19199;
	shf.l.wrap.b32 	%r12810, %r12804, %r12805, 25;
	shf.l.wrap.b32 	%r12811, %r12805, %r12804, 25;
	mov.b64 	%rd19202, {%r12811, %r12810};
	xor.b64  	%rd19203, %rd19201, %rd19202;
	xor.b64  	%rd19204, %rd21798, %rd21800;
	xor.b64  	%rd19205, %rd21798, %rd21799;
	and.b64  	%rd19206, %rd19205, %rd19204;
	xor.b64  	%rd19207, %rd19206, %rd21798;
	add.s64 	%rd19208, %rd19198, %rd19207;
	add.s64 	%rd21797, %rd19208, %rd19203;
	add.s32 	%r14490, %r14490, 16;
	setp.lt.s32	%p199, %r14490, 80;
	@%p199 bra 	BB1_318;

	add.s64 	%rd19209, %rd21797, %rd1520;
	st.local.u64 	[%rd1], %rd19209;
	add.s64 	%rd19210, %rd21798, %rd1522;
	st.local.u64 	[%rd1+8], %rd19210;
	add.s64 	%rd19211, %rd21799, %rd1521;
	st.local.u64 	[%rd1+16], %rd19211;
	add.s64 	%rd19212, %rd21800, %rd1519;
	st.local.u64 	[%rd1+24], %rd19212;
	add.s64 	%rd19213, %rd21801, %rd1515;
	st.local.u64 	[%rd1+32], %rd19213;
	add.s64 	%rd19214, %rd21802, %rd1517;
	st.local.u64 	[%rd1+40], %rd19214;
	add.s64 	%rd19215, %rd21803, %rd1516;
	st.local.u64 	[%rd1+48], %rd19215;
	add.s64 	%rd19216, %rd21804, %rd1518;
	st.local.u64 	[%rd1+56], %rd19216;
	sub.s32 	%r452, %r3, %r432;
	setp.lt.s32	%p200, %r452, 1;
	@%p200 bra 	BB1_337;

	add.s32 	%r453, %r431, -128;
	and.b32  	%r454, %r453, 3;
	setp.eq.s32	%p201, %r454, 0;
	mov.u32 	%r14494, 0;
	@%p201 bra 	BB1_326;

	setp.eq.s32	%p202, %r454, 1;
	mov.u32 	%r14492, 0;
	@%p202 bra 	BB1_325;

	setp.eq.s32	%p203, %r454, 2;
	mov.u32 	%r14491, 0;
	@%p203 bra 	BB1_324;

	xor.b32  	%r12816, %r432, 7;
	cvt.u64.u32	%rd19217, %r12816;
	add.s64 	%rd19218, %rd1808, %rd19217;
	ld.local.u8 	%rs294, [%rd19218];
	st.local.u8 	[%rd1498], %rs294;
	mov.u32 	%r14491, 1;

BB1_324:
	add.s32 	%r12817, %r14491, %r432;
	xor.b32  	%r12818, %r12817, 7;
	cvt.s64.s32	%rd19219, %r12818;
	add.s64 	%rd19220, %rd1808, %rd19219;
	ld.local.u8 	%rs295, [%rd19220];
	xor.b32  	%r12819, %r14491, 7;
	cvt.u64.u32	%rd19221, %r12819;
	add.s64 	%rd19222, %rd179, %rd19221;
	st.local.u8 	[%rd19222], %rs295;
	add.s32 	%r14492, %r14491, 1;

BB1_325:
	add.s32 	%r12820, %r14492, %r432;
	xor.b32  	%r12821, %r12820, 7;
	cvt.s64.s32	%rd19223, %r12821;
	add.s64 	%rd19224, %rd1808, %rd19223;
	ld.local.u8 	%rs296, [%rd19224];
	xor.b32  	%r12822, %r14492, 7;
	cvt.s64.s32	%rd19225, %r12822;
	add.s64 	%rd19226, %rd179, %rd19225;
	st.local.u8 	[%rd19226], %rs296;
	add.s32 	%r14494, %r14492, 1;

BB1_326:
	setp.lt.u32	%p204, %r453, 4;
	@%p204 bra 	BB1_337;

BB1_327:
	add.s32 	%r12823, %r14494, %r432;
	xor.b32  	%r12824, %r12823, 7;
	cvt.s64.s32	%rd19227, %r12824;
	add.s64 	%rd19228, %rd1808, %rd19227;
	ld.local.u8 	%rs297, [%rd19228];
	xor.b32  	%r12825, %r14494, 7;
	cvt.s64.s32	%rd19229, %r12825;
	add.s64 	%rd19230, %rd179, %rd19229;
	st.local.u8 	[%rd19230], %rs297;
	add.s32 	%r12826, %r14494, 1;
	add.s32 	%r12827, %r12826, %r432;
	xor.b32  	%r12828, %r12827, 7;
	cvt.s64.s32	%rd19231, %r12828;
	add.s64 	%rd19232, %rd1808, %rd19231;
	ld.local.u8 	%rs298, [%rd19232];
	xor.b32  	%r12829, %r12826, 7;
	cvt.s64.s32	%rd19233, %r12829;
	add.s64 	%rd19234, %rd179, %rd19233;
	st.local.u8 	[%rd19234], %rs298;
	add.s32 	%r12830, %r14494, 2;
	add.s32 	%r12831, %r12830, %r432;
	xor.b32  	%r12832, %r12831, 7;
	cvt.s64.s32	%rd19235, %r12832;
	add.s64 	%rd19236, %rd1808, %rd19235;
	ld.local.u8 	%rs299, [%rd19236];
	xor.b32  	%r12833, %r12830, 7;
	cvt.s64.s32	%rd19237, %r12833;
	add.s64 	%rd19238, %rd179, %rd19237;
	st.local.u8 	[%rd19238], %rs299;
	add.s32 	%r12834, %r14494, 3;
	add.s32 	%r12835, %r12834, %r432;
	xor.b32  	%r12836, %r12835, 7;
	cvt.s64.s32	%rd19239, %r12836;
	add.s64 	%rd19240, %rd1808, %rd19239;
	ld.local.u8 	%rs300, [%rd19240];
	xor.b32  	%r12837, %r12834, 7;
	cvt.s64.s32	%rd19241, %r12837;
	add.s64 	%rd19242, %rd179, %rd19241;
	st.local.u8 	[%rd19242], %rs300;
	add.s32 	%r14494, %r14494, 4;
	setp.lt.s32	%p205, %r14494, %r452;
	@%p205 bra 	BB1_327;

BB1_337:
	add.s32 	%r14481, %r14481, 1;
	cvt.u64.u32	%rd19269, %r14481;
	setp.lt.u64	%p212, %rd19269, %rd1497;
	@%p212 bra 	BB1_355;

	ld.local.u32 	%r12861, [%rd1+192];
	and.b32  	%r478, %r12861, 127;
	sub.s32 	%r479, %r2861, %r478;
	and.b32  	%r480, %r479, 3;
	setp.eq.s32	%p213, %r480, 0;
	mov.u32 	%r14506, %r478;
	@%p213 bra 	BB1_344;

	setp.eq.s32	%p214, %r480, 1;
	mov.u32 	%r14504, %r478;
	@%p214 bra 	BB1_343;

	setp.eq.s32	%p215, %r480, 2;
	mov.u32 	%r14503, %r478;
	@%p215 bra 	BB1_342;

	xor.b32  	%r12863, %r478, 7;
	cvt.u64.u32	%rd19270, %r12863;
	add.s64 	%rd19271, %rd179, %rd19270;
	mov.u16 	%rs308, 0;
	st.local.u8 	[%rd19271], %rs308;
	add.s32 	%r14503, %r478, 1;

BB1_342:
	xor.b32  	%r12864, %r14503, 7;
	cvt.s64.s32	%rd19272, %r12864;
	add.s64 	%rd19273, %rd179, %rd19272;
	mov.u16 	%rs309, 0;
	st.local.u8 	[%rd19273], %rs309;
	add.s32 	%r14504, %r14503, 1;

BB1_343:
	xor.b32  	%r12865, %r14504, 7;
	cvt.s64.s32	%rd19274, %r12865;
	add.s64 	%rd19275, %rd179, %rd19274;
	mov.u16 	%rs310, 0;
	st.local.u8 	[%rd19275], %rs310;
	add.s32 	%r14506, %r14504, 1;

BB1_344:
	setp.lt.u32	%p216, %r479, 4;
	@%p216 bra 	BB1_346;

BB1_345:
	xor.b32  	%r12866, %r14506, 7;
	cvt.s64.s32	%rd19276, %r12866;
	add.s64 	%rd19277, %rd179, %rd19276;
	mov.u16 	%rs311, 0;
	st.local.u8 	[%rd19277], %rs311;
	add.s32 	%r12867, %r14506, 1;
	xor.b32  	%r12868, %r12867, 7;
	cvt.s64.s32	%rd19278, %r12868;
	add.s64 	%rd19279, %rd179, %rd19278;
	st.local.u8 	[%rd19279], %rs311;
	add.s32 	%r12869, %r14506, 2;
	xor.b32  	%r12870, %r12869, 7;
	cvt.s64.s32	%rd19280, %r12870;
	add.s64 	%rd19281, %rd179, %rd19280;
	st.local.u8 	[%rd19281], %rs311;
	add.s32 	%r12871, %r14506, 3;
	xor.b32  	%r12872, %r12871, 7;
	cvt.s64.s32	%rd19282, %r12872;
	add.s64 	%rd19283, %rd179, %rd19282;
	st.local.u8 	[%rd19283], %rs311;
	add.s32 	%r14506, %r14506, 4;
	setp.lt.s32	%p217, %r14506, 128;
	@%p217 bra 	BB1_345;

BB1_346:
	mov.u16 	%rs315, 128;
	xor.b32  	%r12873, %r478, 7;
	cvt.u64.u32	%rd19284, %r12873;
	add.s64 	%rd19285, %rd179, %rd19284;
	st.local.u8 	[%rd19285], %rs315;
	ld.local.u64 	%rd21859, [%rd179];
	setp.gt.u32	%p218, %r478, 111;
	@%p218 bra 	BB1_348;
	bra.uni 	BB1_347;

BB1_348:
	shr.u64 	%rd19286, %rd21859, 32;
	ld.local.u64 	%rd19287, [%rd265];
	shr.u64 	%rd19288, %rd19287, 32;
	ld.local.u64 	%rd19289, [%rd265+8];
	shr.u64 	%rd19290, %rd19289, 32;
	ld.local.u64 	%rd19291, [%rd265+16];
	shr.u64 	%rd19292, %rd19291, 32;
	ld.local.u64 	%rd19293, [%rd265+24];
	shr.u64 	%rd19294, %rd19293, 32;
	ld.local.u64 	%rd19295, [%rd265+32];
	shr.u64 	%rd19296, %rd19295, 32;
	ld.local.u64 	%rd19297, [%rd265+40];
	shr.u64 	%rd19298, %rd19297, 32;
	ld.local.u64 	%rd19299, [%rd265+48];
	shr.u64 	%rd19300, %rd19299, 32;
	ld.local.u64 	%rd19301, [%rd265+56];
	shr.u64 	%rd19302, %rd19301, 32;
	ld.local.u64 	%rd19303, [%rd265+64];
	shr.u64 	%rd19304, %rd19303, 32;
	ld.local.u64 	%rd19305, [%rd265+72];
	shr.u64 	%rd19306, %rd19305, 32;
	ld.local.u64 	%rd19307, [%rd265+80];
	shr.u64 	%rd19308, %rd19307, 32;
	ld.local.u64 	%rd19309, [%rd265+88];
	shr.u64 	%rd19310, %rd19309, 32;
	ld.local.u64 	%rd19311, [%rd265+96];
	shr.u64 	%rd19312, %rd19311, 32;
	ld.local.u64 	%rd19313, [%rd265+104];
	shr.u64 	%rd19314, %rd19313, 32;
	ld.local.u64 	%rd19315, [%rd265+112];
	shr.u64 	%rd19316, %rd19315, 32;
	bfi.b64 	%rd21829, %rd19286, %rd21859, 32, 32;
	bfi.b64 	%rd21830, %rd19288, %rd19287, 32, 32;
	bfi.b64 	%rd21831, %rd19290, %rd19289, 32, 32;
	bfi.b64 	%rd21832, %rd19292, %rd19291, 32, 32;
	bfi.b64 	%rd21833, %rd19294, %rd19293, 32, 32;
	bfi.b64 	%rd21834, %rd19296, %rd19295, 32, 32;
	bfi.b64 	%rd21835, %rd19298, %rd19297, 32, 32;
	bfi.b64 	%rd21836, %rd19300, %rd19299, 32, 32;
	bfi.b64 	%rd21820, %rd19302, %rd19301, 32, 32;
	bfi.b64 	%rd21819, %rd19304, %rd19303, 32, 32;
	bfi.b64 	%rd21818, %rd19306, %rd19305, 32, 32;
	bfi.b64 	%rd21817, %rd19308, %rd19307, 32, 32;
	bfi.b64 	%rd21816, %rd19310, %rd19309, 32, 32;
	bfi.b64 	%rd21815, %rd19312, %rd19311, 32, 32;
	bfi.b64 	%rd21814, %rd19314, %rd19313, 32, 32;
	bfi.b64 	%rd21813, %rd19316, %rd19315, 32, 32;
	ld.local.u64 	%rd1618, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12875,%dummy}, %rd1618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12876}, %rd1618;
	}
	shf.r.wrap.b32 	%r12877, %r12876, %r12875, 14;
	shf.r.wrap.b32 	%r12878, %r12875, %r12876, 14;
	mov.b64 	%rd19317, {%r12878, %r12877};
	shf.r.wrap.b32 	%r12879, %r12876, %r12875, 18;
	shf.r.wrap.b32 	%r12880, %r12875, %r12876, 18;
	mov.b64 	%rd19318, {%r12880, %r12879};
	xor.b64  	%rd19319, %rd19318, %rd19317;
	shf.l.wrap.b32 	%r12881, %r12875, %r12876, 23;
	shf.l.wrap.b32 	%r12882, %r12876, %r12875, 23;
	mov.b64 	%rd19320, {%r12882, %r12881};
	xor.b64  	%rd19321, %rd19319, %rd19320;
	ld.local.u64 	%rd1619, [%rd1+48];
	ld.local.u64 	%rd1620, [%rd1+40];
	xor.b64  	%rd19322, %rd1619, %rd1620;
	and.b64  	%rd19323, %rd19322, %rd1618;
	xor.b64  	%rd19324, %rd19323, %rd1619;
	ld.local.u64 	%rd1621, [%rd1+56];
	add.s64 	%rd19325, %rd1621, %rd21829;
	add.s64 	%rd19326, %rd19325, %rd21452;
	add.s64 	%rd19327, %rd19326, %rd19324;
	add.s64 	%rd19328, %rd19327, %rd19321;
	ld.local.u64 	%rd1622, [%rd1+24];
	add.s64 	%rd19329, %rd19328, %rd1622;
	ld.local.u64 	%rd1623, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12883,%dummy}, %rd1623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12884}, %rd1623;
	}
	shf.r.wrap.b32 	%r12885, %r12884, %r12883, 28;
	shf.r.wrap.b32 	%r12886, %r12883, %r12884, 28;
	mov.b64 	%rd19330, {%r12886, %r12885};
	shf.l.wrap.b32 	%r12887, %r12883, %r12884, 30;
	shf.l.wrap.b32 	%r12888, %r12884, %r12883, 30;
	mov.b64 	%rd19331, {%r12888, %r12887};
	xor.b64  	%rd19332, %rd19331, %rd19330;
	shf.l.wrap.b32 	%r12889, %r12883, %r12884, 25;
	shf.l.wrap.b32 	%r12890, %r12884, %r12883, 25;
	mov.b64 	%rd19333, {%r12890, %r12889};
	xor.b64  	%rd19334, %rd19332, %rd19333;
	ld.local.u64 	%rd1624, [%rd1+16];
	xor.b64  	%rd19335, %rd1624, %rd1623;
	ld.local.u64 	%rd1625, [%rd1+8];
	xor.b64  	%rd19336, %rd1625, %rd1623;
	and.b64  	%rd19337, %rd19335, %rd19336;
	xor.b64  	%rd19338, %rd19337, %rd1623;
	add.s64 	%rd19339, %rd19328, %rd19338;
	add.s64 	%rd19340, %rd19339, %rd19334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12891,%dummy}, %rd19329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12892}, %rd19329;
	}
	shf.r.wrap.b32 	%r12893, %r12892, %r12891, 14;
	shf.r.wrap.b32 	%r12894, %r12891, %r12892, 14;
	mov.b64 	%rd19341, {%r12894, %r12893};
	shf.r.wrap.b32 	%r12895, %r12892, %r12891, 18;
	shf.r.wrap.b32 	%r12896, %r12891, %r12892, 18;
	mov.b64 	%rd19342, {%r12896, %r12895};
	xor.b64  	%rd19343, %rd19342, %rd19341;
	shf.l.wrap.b32 	%r12897, %r12891, %r12892, 23;
	shf.l.wrap.b32 	%r12898, %r12892, %r12891, 23;
	mov.b64 	%rd19344, {%r12898, %r12897};
	xor.b64  	%rd19345, %rd19343, %rd19344;
	xor.b64  	%rd19346, %rd1620, %rd1618;
	and.b64  	%rd19347, %rd19329, %rd19346;
	xor.b64  	%rd19348, %rd19347, %rd1620;
	add.s64 	%rd19349, %rd1619, %rd21830;
	add.s64 	%rd19350, %rd19349, %rd21451;
	add.s64 	%rd19351, %rd19350, %rd19348;
	add.s64 	%rd19352, %rd19351, %rd19345;
	add.s64 	%rd19353, %rd19352, %rd1624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12899,%dummy}, %rd19340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12900}, %rd19340;
	}
	shf.r.wrap.b32 	%r12901, %r12900, %r12899, 28;
	shf.r.wrap.b32 	%r12902, %r12899, %r12900, 28;
	mov.b64 	%rd19354, {%r12902, %r12901};
	shf.l.wrap.b32 	%r12903, %r12899, %r12900, 30;
	shf.l.wrap.b32 	%r12904, %r12900, %r12899, 30;
	mov.b64 	%rd19355, {%r12904, %r12903};
	xor.b64  	%rd19356, %rd19355, %rd19354;
	shf.l.wrap.b32 	%r12905, %r12899, %r12900, 25;
	shf.l.wrap.b32 	%r12906, %r12900, %r12899, 25;
	mov.b64 	%rd19357, {%r12906, %r12905};
	xor.b64  	%rd19358, %rd19356, %rd19357;
	xor.b64  	%rd19359, %rd19340, %rd1625;
	xor.b64  	%rd19360, %rd19340, %rd1623;
	and.b64  	%rd19361, %rd19360, %rd19359;
	xor.b64  	%rd19362, %rd19361, %rd19340;
	add.s64 	%rd19363, %rd19352, %rd19362;
	add.s64 	%rd19364, %rd19363, %rd19358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12907,%dummy}, %rd19353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12908}, %rd19353;
	}
	shf.r.wrap.b32 	%r12909, %r12908, %r12907, 14;
	shf.r.wrap.b32 	%r12910, %r12907, %r12908, 14;
	mov.b64 	%rd19365, {%r12910, %r12909};
	shf.r.wrap.b32 	%r12911, %r12908, %r12907, 18;
	shf.r.wrap.b32 	%r12912, %r12907, %r12908, 18;
	mov.b64 	%rd19366, {%r12912, %r12911};
	xor.b64  	%rd19367, %rd19366, %rd19365;
	shf.l.wrap.b32 	%r12913, %r12907, %r12908, 23;
	shf.l.wrap.b32 	%r12914, %r12908, %r12907, 23;
	mov.b64 	%rd19368, {%r12914, %r12913};
	xor.b64  	%rd19369, %rd19367, %rd19368;
	xor.b64  	%rd19370, %rd19329, %rd1618;
	and.b64  	%rd19371, %rd19353, %rd19370;
	xor.b64  	%rd19372, %rd19371, %rd1618;
	add.s64 	%rd19373, %rd1620, %rd21831;
	add.s64 	%rd19374, %rd19373, %rd21450;
	add.s64 	%rd19375, %rd19374, %rd19372;
	add.s64 	%rd19376, %rd19375, %rd19369;
	add.s64 	%rd19377, %rd19376, %rd1625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12915,%dummy}, %rd19364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12916}, %rd19364;
	}
	shf.r.wrap.b32 	%r12917, %r12916, %r12915, 28;
	shf.r.wrap.b32 	%r12918, %r12915, %r12916, 28;
	mov.b64 	%rd19378, {%r12918, %r12917};
	shf.l.wrap.b32 	%r12919, %r12915, %r12916, 30;
	shf.l.wrap.b32 	%r12920, %r12916, %r12915, 30;
	mov.b64 	%rd19379, {%r12920, %r12919};
	xor.b64  	%rd19380, %rd19379, %rd19378;
	shf.l.wrap.b32 	%r12921, %r12915, %r12916, 25;
	shf.l.wrap.b32 	%r12922, %r12916, %r12915, 25;
	mov.b64 	%rd19381, {%r12922, %r12921};
	xor.b64  	%rd19382, %rd19380, %rd19381;
	xor.b64  	%rd19383, %rd19364, %rd1623;
	xor.b64  	%rd19384, %rd19364, %rd19340;
	and.b64  	%rd19385, %rd19384, %rd19383;
	xor.b64  	%rd19386, %rd19385, %rd19364;
	add.s64 	%rd19387, %rd19376, %rd19386;
	add.s64 	%rd19388, %rd19387, %rd19382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12923,%dummy}, %rd19377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12924}, %rd19377;
	}
	shf.r.wrap.b32 	%r12925, %r12924, %r12923, 14;
	shf.r.wrap.b32 	%r12926, %r12923, %r12924, 14;
	mov.b64 	%rd19389, {%r12926, %r12925};
	shf.r.wrap.b32 	%r12927, %r12924, %r12923, 18;
	shf.r.wrap.b32 	%r12928, %r12923, %r12924, 18;
	mov.b64 	%rd19390, {%r12928, %r12927};
	xor.b64  	%rd19391, %rd19390, %rd19389;
	shf.l.wrap.b32 	%r12929, %r12923, %r12924, 23;
	shf.l.wrap.b32 	%r12930, %r12924, %r12923, 23;
	mov.b64 	%rd19392, {%r12930, %r12929};
	xor.b64  	%rd19393, %rd19391, %rd19392;
	xor.b64  	%rd19394, %rd19353, %rd19329;
	and.b64  	%rd19395, %rd19377, %rd19394;
	xor.b64  	%rd19396, %rd19395, %rd19329;
	add.s64 	%rd19397, %rd1618, %rd21832;
	add.s64 	%rd19398, %rd19397, %rd21449;
	add.s64 	%rd19399, %rd19398, %rd19396;
	add.s64 	%rd19400, %rd19399, %rd19393;
	add.s64 	%rd19401, %rd19400, %rd1623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12931,%dummy}, %rd19388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12932}, %rd19388;
	}
	shf.r.wrap.b32 	%r12933, %r12932, %r12931, 28;
	shf.r.wrap.b32 	%r12934, %r12931, %r12932, 28;
	mov.b64 	%rd19402, {%r12934, %r12933};
	shf.l.wrap.b32 	%r12935, %r12931, %r12932, 30;
	shf.l.wrap.b32 	%r12936, %r12932, %r12931, 30;
	mov.b64 	%rd19403, {%r12936, %r12935};
	xor.b64  	%rd19404, %rd19403, %rd19402;
	shf.l.wrap.b32 	%r12937, %r12931, %r12932, 25;
	shf.l.wrap.b32 	%r12938, %r12932, %r12931, 25;
	mov.b64 	%rd19405, {%r12938, %r12937};
	xor.b64  	%rd19406, %rd19404, %rd19405;
	xor.b64  	%rd19407, %rd19388, %rd19340;
	xor.b64  	%rd19408, %rd19388, %rd19364;
	and.b64  	%rd19409, %rd19408, %rd19407;
	xor.b64  	%rd19410, %rd19409, %rd19388;
	add.s64 	%rd19411, %rd19400, %rd19410;
	add.s64 	%rd19412, %rd19411, %rd19406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12939,%dummy}, %rd19401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12940}, %rd19401;
	}
	shf.r.wrap.b32 	%r12941, %r12940, %r12939, 14;
	shf.r.wrap.b32 	%r12942, %r12939, %r12940, 14;
	mov.b64 	%rd19413, {%r12942, %r12941};
	shf.r.wrap.b32 	%r12943, %r12940, %r12939, 18;
	shf.r.wrap.b32 	%r12944, %r12939, %r12940, 18;
	mov.b64 	%rd19414, {%r12944, %r12943};
	xor.b64  	%rd19415, %rd19414, %rd19413;
	shf.l.wrap.b32 	%r12945, %r12939, %r12940, 23;
	shf.l.wrap.b32 	%r12946, %r12940, %r12939, 23;
	mov.b64 	%rd19416, {%r12946, %r12945};
	xor.b64  	%rd19417, %rd19415, %rd19416;
	xor.b64  	%rd19418, %rd19377, %rd19353;
	and.b64  	%rd19419, %rd19401, %rd19418;
	xor.b64  	%rd19420, %rd19419, %rd19353;
	add.s64 	%rd19421, %rd19329, %rd21833;
	add.s64 	%rd19422, %rd19421, %rd21448;
	add.s64 	%rd19423, %rd19422, %rd19420;
	add.s64 	%rd19424, %rd19423, %rd19417;
	add.s64 	%rd19425, %rd19424, %rd19340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12947,%dummy}, %rd19412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12948}, %rd19412;
	}
	shf.r.wrap.b32 	%r12949, %r12948, %r12947, 28;
	shf.r.wrap.b32 	%r12950, %r12947, %r12948, 28;
	mov.b64 	%rd19426, {%r12950, %r12949};
	shf.l.wrap.b32 	%r12951, %r12947, %r12948, 30;
	shf.l.wrap.b32 	%r12952, %r12948, %r12947, 30;
	mov.b64 	%rd19427, {%r12952, %r12951};
	xor.b64  	%rd19428, %rd19427, %rd19426;
	shf.l.wrap.b32 	%r12953, %r12947, %r12948, 25;
	shf.l.wrap.b32 	%r12954, %r12948, %r12947, 25;
	mov.b64 	%rd19429, {%r12954, %r12953};
	xor.b64  	%rd19430, %rd19428, %rd19429;
	xor.b64  	%rd19431, %rd19412, %rd19364;
	xor.b64  	%rd19432, %rd19412, %rd19388;
	and.b64  	%rd19433, %rd19432, %rd19431;
	xor.b64  	%rd19434, %rd19433, %rd19412;
	add.s64 	%rd19435, %rd19424, %rd19434;
	add.s64 	%rd19436, %rd19435, %rd19430;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12955,%dummy}, %rd19425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12956}, %rd19425;
	}
	shf.r.wrap.b32 	%r12957, %r12956, %r12955, 14;
	shf.r.wrap.b32 	%r12958, %r12955, %r12956, 14;
	mov.b64 	%rd19437, {%r12958, %r12957};
	shf.r.wrap.b32 	%r12959, %r12956, %r12955, 18;
	shf.r.wrap.b32 	%r12960, %r12955, %r12956, 18;
	mov.b64 	%rd19438, {%r12960, %r12959};
	xor.b64  	%rd19439, %rd19438, %rd19437;
	shf.l.wrap.b32 	%r12961, %r12955, %r12956, 23;
	shf.l.wrap.b32 	%r12962, %r12956, %r12955, 23;
	mov.b64 	%rd19440, {%r12962, %r12961};
	xor.b64  	%rd19441, %rd19439, %rd19440;
	xor.b64  	%rd19442, %rd19401, %rd19377;
	and.b64  	%rd19443, %rd19425, %rd19442;
	xor.b64  	%rd19444, %rd19443, %rd19377;
	add.s64 	%rd19445, %rd19353, %rd21834;
	add.s64 	%rd19446, %rd19445, %rd21447;
	add.s64 	%rd19447, %rd19446, %rd19444;
	add.s64 	%rd19448, %rd19447, %rd19441;
	add.s64 	%rd19449, %rd19448, %rd19364;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12963,%dummy}, %rd19436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12964}, %rd19436;
	}
	shf.r.wrap.b32 	%r12965, %r12964, %r12963, 28;
	shf.r.wrap.b32 	%r12966, %r12963, %r12964, 28;
	mov.b64 	%rd19450, {%r12966, %r12965};
	shf.l.wrap.b32 	%r12967, %r12963, %r12964, 30;
	shf.l.wrap.b32 	%r12968, %r12964, %r12963, 30;
	mov.b64 	%rd19451, {%r12968, %r12967};
	xor.b64  	%rd19452, %rd19451, %rd19450;
	shf.l.wrap.b32 	%r12969, %r12963, %r12964, 25;
	shf.l.wrap.b32 	%r12970, %r12964, %r12963, 25;
	mov.b64 	%rd19453, {%r12970, %r12969};
	xor.b64  	%rd19454, %rd19452, %rd19453;
	xor.b64  	%rd19455, %rd19436, %rd19388;
	xor.b64  	%rd19456, %rd19436, %rd19412;
	and.b64  	%rd19457, %rd19456, %rd19455;
	xor.b64  	%rd19458, %rd19457, %rd19436;
	add.s64 	%rd19459, %rd19448, %rd19458;
	add.s64 	%rd19460, %rd19459, %rd19454;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12971,%dummy}, %rd19449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12972}, %rd19449;
	}
	shf.r.wrap.b32 	%r12973, %r12972, %r12971, 14;
	shf.r.wrap.b32 	%r12974, %r12971, %r12972, 14;
	mov.b64 	%rd19461, {%r12974, %r12973};
	shf.r.wrap.b32 	%r12975, %r12972, %r12971, 18;
	shf.r.wrap.b32 	%r12976, %r12971, %r12972, 18;
	mov.b64 	%rd19462, {%r12976, %r12975};
	xor.b64  	%rd19463, %rd19462, %rd19461;
	shf.l.wrap.b32 	%r12977, %r12971, %r12972, 23;
	shf.l.wrap.b32 	%r12978, %r12972, %r12971, 23;
	mov.b64 	%rd19464, {%r12978, %r12977};
	xor.b64  	%rd19465, %rd19463, %rd19464;
	xor.b64  	%rd19466, %rd19425, %rd19401;
	and.b64  	%rd19467, %rd19449, %rd19466;
	xor.b64  	%rd19468, %rd19467, %rd19401;
	add.s64 	%rd19469, %rd19377, %rd21835;
	add.s64 	%rd19470, %rd19469, %rd21446;
	add.s64 	%rd19471, %rd19470, %rd19468;
	add.s64 	%rd19472, %rd19471, %rd19465;
	add.s64 	%rd19473, %rd19472, %rd19388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12979,%dummy}, %rd19460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12980}, %rd19460;
	}
	shf.r.wrap.b32 	%r12981, %r12980, %r12979, 28;
	shf.r.wrap.b32 	%r12982, %r12979, %r12980, 28;
	mov.b64 	%rd19474, {%r12982, %r12981};
	shf.l.wrap.b32 	%r12983, %r12979, %r12980, 30;
	shf.l.wrap.b32 	%r12984, %r12980, %r12979, 30;
	mov.b64 	%rd19475, {%r12984, %r12983};
	xor.b64  	%rd19476, %rd19475, %rd19474;
	shf.l.wrap.b32 	%r12985, %r12979, %r12980, 25;
	shf.l.wrap.b32 	%r12986, %r12980, %r12979, 25;
	mov.b64 	%rd19477, {%r12986, %r12985};
	xor.b64  	%rd19478, %rd19476, %rd19477;
	xor.b64  	%rd19479, %rd19460, %rd19412;
	xor.b64  	%rd19480, %rd19460, %rd19436;
	and.b64  	%rd19481, %rd19480, %rd19479;
	xor.b64  	%rd19482, %rd19481, %rd19460;
	add.s64 	%rd19483, %rd19472, %rd19482;
	add.s64 	%rd19484, %rd19483, %rd19478;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12987,%dummy}, %rd19473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12988}, %rd19473;
	}
	shf.r.wrap.b32 	%r12989, %r12988, %r12987, 14;
	shf.r.wrap.b32 	%r12990, %r12987, %r12988, 14;
	mov.b64 	%rd19485, {%r12990, %r12989};
	shf.r.wrap.b32 	%r12991, %r12988, %r12987, 18;
	shf.r.wrap.b32 	%r12992, %r12987, %r12988, 18;
	mov.b64 	%rd19486, {%r12992, %r12991};
	xor.b64  	%rd19487, %rd19486, %rd19485;
	shf.l.wrap.b32 	%r12993, %r12987, %r12988, 23;
	shf.l.wrap.b32 	%r12994, %r12988, %r12987, 23;
	mov.b64 	%rd19488, {%r12994, %r12993};
	xor.b64  	%rd19489, %rd19487, %rd19488;
	xor.b64  	%rd19490, %rd19449, %rd19425;
	and.b64  	%rd19491, %rd19473, %rd19490;
	xor.b64  	%rd19492, %rd19491, %rd19425;
	add.s64 	%rd19493, %rd19401, %rd21836;
	add.s64 	%rd19494, %rd19493, %rd21445;
	add.s64 	%rd19495, %rd19494, %rd19492;
	add.s64 	%rd19496, %rd19495, %rd19489;
	add.s64 	%rd19497, %rd19496, %rd19412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r12995,%dummy}, %rd19484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r12996}, %rd19484;
	}
	shf.r.wrap.b32 	%r12997, %r12996, %r12995, 28;
	shf.r.wrap.b32 	%r12998, %r12995, %r12996, 28;
	mov.b64 	%rd19498, {%r12998, %r12997};
	shf.l.wrap.b32 	%r12999, %r12995, %r12996, 30;
	shf.l.wrap.b32 	%r13000, %r12996, %r12995, 30;
	mov.b64 	%rd19499, {%r13000, %r12999};
	xor.b64  	%rd19500, %rd19499, %rd19498;
	shf.l.wrap.b32 	%r13001, %r12995, %r12996, 25;
	shf.l.wrap.b32 	%r13002, %r12996, %r12995, 25;
	mov.b64 	%rd19501, {%r13002, %r13001};
	xor.b64  	%rd19502, %rd19500, %rd19501;
	xor.b64  	%rd19503, %rd19484, %rd19436;
	xor.b64  	%rd19504, %rd19484, %rd19460;
	and.b64  	%rd19505, %rd19504, %rd19503;
	xor.b64  	%rd19506, %rd19505, %rd19484;
	add.s64 	%rd19507, %rd19496, %rd19506;
	add.s64 	%rd19508, %rd19507, %rd19502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13003,%dummy}, %rd19497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13004}, %rd19497;
	}
	shf.r.wrap.b32 	%r13005, %r13004, %r13003, 14;
	shf.r.wrap.b32 	%r13006, %r13003, %r13004, 14;
	mov.b64 	%rd19509, {%r13006, %r13005};
	shf.r.wrap.b32 	%r13007, %r13004, %r13003, 18;
	shf.r.wrap.b32 	%r13008, %r13003, %r13004, 18;
	mov.b64 	%rd19510, {%r13008, %r13007};
	xor.b64  	%rd19511, %rd19510, %rd19509;
	shf.l.wrap.b32 	%r13009, %r13003, %r13004, 23;
	shf.l.wrap.b32 	%r13010, %r13004, %r13003, 23;
	mov.b64 	%rd19512, {%r13010, %r13009};
	xor.b64  	%rd19513, %rd19511, %rd19512;
	xor.b64  	%rd19514, %rd19473, %rd19449;
	and.b64  	%rd19515, %rd19497, %rd19514;
	xor.b64  	%rd19516, %rd19515, %rd19449;
	add.s64 	%rd19517, %rd19425, %rd21820;
	add.s64 	%rd19518, %rd19517, %rd21444;
	add.s64 	%rd19519, %rd19518, %rd19516;
	add.s64 	%rd19520, %rd19519, %rd19513;
	add.s64 	%rd19521, %rd19520, %rd19436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13011,%dummy}, %rd19508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13012}, %rd19508;
	}
	shf.r.wrap.b32 	%r13013, %r13012, %r13011, 28;
	shf.r.wrap.b32 	%r13014, %r13011, %r13012, 28;
	mov.b64 	%rd19522, {%r13014, %r13013};
	shf.l.wrap.b32 	%r13015, %r13011, %r13012, 30;
	shf.l.wrap.b32 	%r13016, %r13012, %r13011, 30;
	mov.b64 	%rd19523, {%r13016, %r13015};
	xor.b64  	%rd19524, %rd19523, %rd19522;
	shf.l.wrap.b32 	%r13017, %r13011, %r13012, 25;
	shf.l.wrap.b32 	%r13018, %r13012, %r13011, 25;
	mov.b64 	%rd19525, {%r13018, %r13017};
	xor.b64  	%rd19526, %rd19524, %rd19525;
	xor.b64  	%rd19527, %rd19508, %rd19460;
	xor.b64  	%rd19528, %rd19508, %rd19484;
	and.b64  	%rd19529, %rd19528, %rd19527;
	xor.b64  	%rd19530, %rd19529, %rd19508;
	add.s64 	%rd19531, %rd19520, %rd19530;
	add.s64 	%rd19532, %rd19531, %rd19526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13019,%dummy}, %rd19521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13020}, %rd19521;
	}
	shf.r.wrap.b32 	%r13021, %r13020, %r13019, 14;
	shf.r.wrap.b32 	%r13022, %r13019, %r13020, 14;
	mov.b64 	%rd19533, {%r13022, %r13021};
	shf.r.wrap.b32 	%r13023, %r13020, %r13019, 18;
	shf.r.wrap.b32 	%r13024, %r13019, %r13020, 18;
	mov.b64 	%rd19534, {%r13024, %r13023};
	xor.b64  	%rd19535, %rd19534, %rd19533;
	shf.l.wrap.b32 	%r13025, %r13019, %r13020, 23;
	shf.l.wrap.b32 	%r13026, %r13020, %r13019, 23;
	mov.b64 	%rd19536, {%r13026, %r13025};
	xor.b64  	%rd19537, %rd19535, %rd19536;
	xor.b64  	%rd19538, %rd19497, %rd19473;
	and.b64  	%rd19539, %rd19521, %rd19538;
	xor.b64  	%rd19540, %rd19539, %rd19473;
	add.s64 	%rd19541, %rd19449, %rd21819;
	add.s64 	%rd19542, %rd19541, %rd21443;
	add.s64 	%rd19543, %rd19542, %rd19540;
	add.s64 	%rd19544, %rd19543, %rd19537;
	add.s64 	%rd19545, %rd19544, %rd19460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13027,%dummy}, %rd19532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13028}, %rd19532;
	}
	shf.r.wrap.b32 	%r13029, %r13028, %r13027, 28;
	shf.r.wrap.b32 	%r13030, %r13027, %r13028, 28;
	mov.b64 	%rd19546, {%r13030, %r13029};
	shf.l.wrap.b32 	%r13031, %r13027, %r13028, 30;
	shf.l.wrap.b32 	%r13032, %r13028, %r13027, 30;
	mov.b64 	%rd19547, {%r13032, %r13031};
	xor.b64  	%rd19548, %rd19547, %rd19546;
	shf.l.wrap.b32 	%r13033, %r13027, %r13028, 25;
	shf.l.wrap.b32 	%r13034, %r13028, %r13027, 25;
	mov.b64 	%rd19549, {%r13034, %r13033};
	xor.b64  	%rd19550, %rd19548, %rd19549;
	xor.b64  	%rd19551, %rd19532, %rd19484;
	xor.b64  	%rd19552, %rd19532, %rd19508;
	and.b64  	%rd19553, %rd19552, %rd19551;
	xor.b64  	%rd19554, %rd19553, %rd19532;
	add.s64 	%rd19555, %rd19544, %rd19554;
	add.s64 	%rd19556, %rd19555, %rd19550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13035,%dummy}, %rd19545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13036}, %rd19545;
	}
	shf.r.wrap.b32 	%r13037, %r13036, %r13035, 14;
	shf.r.wrap.b32 	%r13038, %r13035, %r13036, 14;
	mov.b64 	%rd19557, {%r13038, %r13037};
	shf.r.wrap.b32 	%r13039, %r13036, %r13035, 18;
	shf.r.wrap.b32 	%r13040, %r13035, %r13036, 18;
	mov.b64 	%rd19558, {%r13040, %r13039};
	xor.b64  	%rd19559, %rd19558, %rd19557;
	shf.l.wrap.b32 	%r13041, %r13035, %r13036, 23;
	shf.l.wrap.b32 	%r13042, %r13036, %r13035, 23;
	mov.b64 	%rd19560, {%r13042, %r13041};
	xor.b64  	%rd19561, %rd19559, %rd19560;
	xor.b64  	%rd19562, %rd19521, %rd19497;
	and.b64  	%rd19563, %rd19545, %rd19562;
	xor.b64  	%rd19564, %rd19563, %rd19497;
	add.s64 	%rd19565, %rd19473, %rd21818;
	add.s64 	%rd19566, %rd19565, %rd21442;
	add.s64 	%rd19567, %rd19566, %rd19564;
	add.s64 	%rd19568, %rd19567, %rd19561;
	add.s64 	%rd19569, %rd19568, %rd19484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13043,%dummy}, %rd19556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13044}, %rd19556;
	}
	shf.r.wrap.b32 	%r13045, %r13044, %r13043, 28;
	shf.r.wrap.b32 	%r13046, %r13043, %r13044, 28;
	mov.b64 	%rd19570, {%r13046, %r13045};
	shf.l.wrap.b32 	%r13047, %r13043, %r13044, 30;
	shf.l.wrap.b32 	%r13048, %r13044, %r13043, 30;
	mov.b64 	%rd19571, {%r13048, %r13047};
	xor.b64  	%rd19572, %rd19571, %rd19570;
	shf.l.wrap.b32 	%r13049, %r13043, %r13044, 25;
	shf.l.wrap.b32 	%r13050, %r13044, %r13043, 25;
	mov.b64 	%rd19573, {%r13050, %r13049};
	xor.b64  	%rd19574, %rd19572, %rd19573;
	xor.b64  	%rd19575, %rd19556, %rd19508;
	xor.b64  	%rd19576, %rd19556, %rd19532;
	and.b64  	%rd19577, %rd19576, %rd19575;
	xor.b64  	%rd19578, %rd19577, %rd19556;
	add.s64 	%rd19579, %rd19568, %rd19578;
	add.s64 	%rd19580, %rd19579, %rd19574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13051,%dummy}, %rd19569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13052}, %rd19569;
	}
	shf.r.wrap.b32 	%r13053, %r13052, %r13051, 14;
	shf.r.wrap.b32 	%r13054, %r13051, %r13052, 14;
	mov.b64 	%rd19581, {%r13054, %r13053};
	shf.r.wrap.b32 	%r13055, %r13052, %r13051, 18;
	shf.r.wrap.b32 	%r13056, %r13051, %r13052, 18;
	mov.b64 	%rd19582, {%r13056, %r13055};
	xor.b64  	%rd19583, %rd19582, %rd19581;
	shf.l.wrap.b32 	%r13057, %r13051, %r13052, 23;
	shf.l.wrap.b32 	%r13058, %r13052, %r13051, 23;
	mov.b64 	%rd19584, {%r13058, %r13057};
	xor.b64  	%rd19585, %rd19583, %rd19584;
	xor.b64  	%rd19586, %rd19545, %rd19521;
	and.b64  	%rd19587, %rd19569, %rd19586;
	xor.b64  	%rd19588, %rd19587, %rd19521;
	add.s64 	%rd19589, %rd19497, %rd21817;
	add.s64 	%rd19590, %rd19589, %rd21441;
	add.s64 	%rd19591, %rd19590, %rd19588;
	add.s64 	%rd19592, %rd19591, %rd19585;
	add.s64 	%rd19593, %rd19592, %rd19508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13059,%dummy}, %rd19580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13060}, %rd19580;
	}
	shf.r.wrap.b32 	%r13061, %r13060, %r13059, 28;
	shf.r.wrap.b32 	%r13062, %r13059, %r13060, 28;
	mov.b64 	%rd19594, {%r13062, %r13061};
	shf.l.wrap.b32 	%r13063, %r13059, %r13060, 30;
	shf.l.wrap.b32 	%r13064, %r13060, %r13059, 30;
	mov.b64 	%rd19595, {%r13064, %r13063};
	xor.b64  	%rd19596, %rd19595, %rd19594;
	shf.l.wrap.b32 	%r13065, %r13059, %r13060, 25;
	shf.l.wrap.b32 	%r13066, %r13060, %r13059, 25;
	mov.b64 	%rd19597, {%r13066, %r13065};
	xor.b64  	%rd19598, %rd19596, %rd19597;
	xor.b64  	%rd19599, %rd19580, %rd19532;
	xor.b64  	%rd19600, %rd19580, %rd19556;
	and.b64  	%rd19601, %rd19600, %rd19599;
	xor.b64  	%rd19602, %rd19601, %rd19580;
	add.s64 	%rd19603, %rd19592, %rd19602;
	add.s64 	%rd19604, %rd19603, %rd19598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13067,%dummy}, %rd19593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13068}, %rd19593;
	}
	shf.r.wrap.b32 	%r13069, %r13068, %r13067, 14;
	shf.r.wrap.b32 	%r13070, %r13067, %r13068, 14;
	mov.b64 	%rd19605, {%r13070, %r13069};
	shf.r.wrap.b32 	%r13071, %r13068, %r13067, 18;
	shf.r.wrap.b32 	%r13072, %r13067, %r13068, 18;
	mov.b64 	%rd19606, {%r13072, %r13071};
	xor.b64  	%rd19607, %rd19606, %rd19605;
	shf.l.wrap.b32 	%r13073, %r13067, %r13068, 23;
	shf.l.wrap.b32 	%r13074, %r13068, %r13067, 23;
	mov.b64 	%rd19608, {%r13074, %r13073};
	xor.b64  	%rd19609, %rd19607, %rd19608;
	xor.b64  	%rd19610, %rd19569, %rd19545;
	and.b64  	%rd19611, %rd19593, %rd19610;
	xor.b64  	%rd19612, %rd19611, %rd19545;
	add.s64 	%rd19613, %rd19521, %rd21816;
	add.s64 	%rd19614, %rd19613, %rd21440;
	add.s64 	%rd19615, %rd19614, %rd19612;
	add.s64 	%rd19616, %rd19615, %rd19609;
	add.s64 	%rd21828, %rd19616, %rd19532;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13075,%dummy}, %rd19604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13076}, %rd19604;
	}
	shf.r.wrap.b32 	%r13077, %r13076, %r13075, 28;
	shf.r.wrap.b32 	%r13078, %r13075, %r13076, 28;
	mov.b64 	%rd19617, {%r13078, %r13077};
	shf.l.wrap.b32 	%r13079, %r13075, %r13076, 30;
	shf.l.wrap.b32 	%r13080, %r13076, %r13075, 30;
	mov.b64 	%rd19618, {%r13080, %r13079};
	xor.b64  	%rd19619, %rd19618, %rd19617;
	shf.l.wrap.b32 	%r13081, %r13075, %r13076, 25;
	shf.l.wrap.b32 	%r13082, %r13076, %r13075, 25;
	mov.b64 	%rd19620, {%r13082, %r13081};
	xor.b64  	%rd19621, %rd19619, %rd19620;
	xor.b64  	%rd19622, %rd19604, %rd19556;
	xor.b64  	%rd19623, %rd19604, %rd19580;
	and.b64  	%rd19624, %rd19623, %rd19622;
	xor.b64  	%rd19625, %rd19624, %rd19604;
	add.s64 	%rd19626, %rd19616, %rd19625;
	add.s64 	%rd21824, %rd19626, %rd19621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13083,%dummy}, %rd21828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13084}, %rd21828;
	}
	shf.r.wrap.b32 	%r13085, %r13084, %r13083, 14;
	shf.r.wrap.b32 	%r13086, %r13083, %r13084, 14;
	mov.b64 	%rd19627, {%r13086, %r13085};
	shf.r.wrap.b32 	%r13087, %r13084, %r13083, 18;
	shf.r.wrap.b32 	%r13088, %r13083, %r13084, 18;
	mov.b64 	%rd19628, {%r13088, %r13087};
	xor.b64  	%rd19629, %rd19628, %rd19627;
	shf.l.wrap.b32 	%r13089, %r13083, %r13084, 23;
	shf.l.wrap.b32 	%r13090, %r13084, %r13083, 23;
	mov.b64 	%rd19630, {%r13090, %r13089};
	xor.b64  	%rd19631, %rd19629, %rd19630;
	xor.b64  	%rd19632, %rd19593, %rd19569;
	and.b64  	%rd19633, %rd21828, %rd19632;
	xor.b64  	%rd19634, %rd19633, %rd19569;
	add.s64 	%rd19635, %rd19545, %rd21815;
	add.s64 	%rd19636, %rd19635, %rd21439;
	add.s64 	%rd19637, %rd19636, %rd19634;
	add.s64 	%rd19638, %rd19637, %rd19631;
	add.s64 	%rd21827, %rd19638, %rd19556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13091,%dummy}, %rd21824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13092}, %rd21824;
	}
	shf.r.wrap.b32 	%r13093, %r13092, %r13091, 28;
	shf.r.wrap.b32 	%r13094, %r13091, %r13092, 28;
	mov.b64 	%rd19639, {%r13094, %r13093};
	shf.l.wrap.b32 	%r13095, %r13091, %r13092, 30;
	shf.l.wrap.b32 	%r13096, %r13092, %r13091, 30;
	mov.b64 	%rd19640, {%r13096, %r13095};
	xor.b64  	%rd19641, %rd19640, %rd19639;
	shf.l.wrap.b32 	%r13097, %r13091, %r13092, 25;
	shf.l.wrap.b32 	%r13098, %r13092, %r13091, 25;
	mov.b64 	%rd19642, {%r13098, %r13097};
	xor.b64  	%rd19643, %rd19641, %rd19642;
	xor.b64  	%rd19644, %rd21824, %rd19580;
	xor.b64  	%rd19645, %rd21824, %rd19604;
	and.b64  	%rd19646, %rd19645, %rd19644;
	xor.b64  	%rd19647, %rd19646, %rd21824;
	add.s64 	%rd19648, %rd19638, %rd19647;
	add.s64 	%rd21823, %rd19648, %rd19643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13099,%dummy}, %rd21827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13100}, %rd21827;
	}
	shf.r.wrap.b32 	%r13101, %r13100, %r13099, 14;
	shf.r.wrap.b32 	%r13102, %r13099, %r13100, 14;
	mov.b64 	%rd19649, {%r13102, %r13101};
	shf.r.wrap.b32 	%r13103, %r13100, %r13099, 18;
	shf.r.wrap.b32 	%r13104, %r13099, %r13100, 18;
	mov.b64 	%rd19650, {%r13104, %r13103};
	xor.b64  	%rd19651, %rd19650, %rd19649;
	shf.l.wrap.b32 	%r13105, %r13099, %r13100, 23;
	shf.l.wrap.b32 	%r13106, %r13100, %r13099, 23;
	mov.b64 	%rd19652, {%r13106, %r13105};
	xor.b64  	%rd19653, %rd19651, %rd19652;
	xor.b64  	%rd19654, %rd21828, %rd19593;
	and.b64  	%rd19655, %rd21827, %rd19654;
	xor.b64  	%rd19656, %rd19655, %rd19593;
	add.s64 	%rd19657, %rd19569, %rd21814;
	add.s64 	%rd19658, %rd19657, %rd21438;
	add.s64 	%rd19659, %rd19658, %rd19656;
	add.s64 	%rd19660, %rd19659, %rd19653;
	add.s64 	%rd21826, %rd19660, %rd19580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13107,%dummy}, %rd21823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13108}, %rd21823;
	}
	shf.r.wrap.b32 	%r13109, %r13108, %r13107, 28;
	shf.r.wrap.b32 	%r13110, %r13107, %r13108, 28;
	mov.b64 	%rd19661, {%r13110, %r13109};
	shf.l.wrap.b32 	%r13111, %r13107, %r13108, 30;
	shf.l.wrap.b32 	%r13112, %r13108, %r13107, 30;
	mov.b64 	%rd19662, {%r13112, %r13111};
	xor.b64  	%rd19663, %rd19662, %rd19661;
	shf.l.wrap.b32 	%r13113, %r13107, %r13108, 25;
	shf.l.wrap.b32 	%r13114, %r13108, %r13107, 25;
	mov.b64 	%rd19664, {%r13114, %r13113};
	xor.b64  	%rd19665, %rd19663, %rd19664;
	xor.b64  	%rd19666, %rd21823, %rd19604;
	xor.b64  	%rd19667, %rd21823, %rd21824;
	and.b64  	%rd19668, %rd19667, %rd19666;
	xor.b64  	%rd19669, %rd19668, %rd21823;
	add.s64 	%rd19670, %rd19660, %rd19669;
	add.s64 	%rd21822, %rd19670, %rd19665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13115,%dummy}, %rd21826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13116}, %rd21826;
	}
	shf.r.wrap.b32 	%r13117, %r13116, %r13115, 14;
	shf.r.wrap.b32 	%r13118, %r13115, %r13116, 14;
	mov.b64 	%rd19671, {%r13118, %r13117};
	shf.r.wrap.b32 	%r13119, %r13116, %r13115, 18;
	shf.r.wrap.b32 	%r13120, %r13115, %r13116, 18;
	mov.b64 	%rd19672, {%r13120, %r13119};
	xor.b64  	%rd19673, %rd19672, %rd19671;
	shf.l.wrap.b32 	%r13121, %r13115, %r13116, 23;
	shf.l.wrap.b32 	%r13122, %r13116, %r13115, 23;
	mov.b64 	%rd19674, {%r13122, %r13121};
	xor.b64  	%rd19675, %rd19673, %rd19674;
	xor.b64  	%rd19676, %rd21827, %rd21828;
	and.b64  	%rd19677, %rd21826, %rd19676;
	xor.b64  	%rd19678, %rd19677, %rd21828;
	add.s64 	%rd19679, %rd19593, %rd21813;
	add.s64 	%rd19680, %rd19679, %rd21437;
	add.s64 	%rd19681, %rd19680, %rd19678;
	add.s64 	%rd19682, %rd19681, %rd19675;
	add.s64 	%rd21825, %rd19682, %rd19604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13123,%dummy}, %rd21822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13124}, %rd21822;
	}
	shf.r.wrap.b32 	%r13125, %r13124, %r13123, 28;
	shf.r.wrap.b32 	%r13126, %r13123, %r13124, 28;
	mov.b64 	%rd19683, {%r13126, %r13125};
	shf.l.wrap.b32 	%r13127, %r13123, %r13124, 30;
	shf.l.wrap.b32 	%r13128, %r13124, %r13123, 30;
	mov.b64 	%rd19684, {%r13128, %r13127};
	xor.b64  	%rd19685, %rd19684, %rd19683;
	shf.l.wrap.b32 	%r13129, %r13123, %r13124, 25;
	shf.l.wrap.b32 	%r13130, %r13124, %r13123, 25;
	mov.b64 	%rd19686, {%r13130, %r13129};
	xor.b64  	%rd19687, %rd19685, %rd19686;
	xor.b64  	%rd19688, %rd21822, %rd21824;
	xor.b64  	%rd19689, %rd21822, %rd21823;
	and.b64  	%rd19690, %rd19689, %rd19688;
	xor.b64  	%rd19691, %rd19690, %rd21822;
	add.s64 	%rd19692, %rd19682, %rd19691;
	add.s64 	%rd21821, %rd19692, %rd19687;
	mov.u32 	%r14507, 16;

BB1_349:
	shr.u64 	%rd19693, %rd21814, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13131,%dummy}, %rd21814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13132}, %rd21814;
	}
	shf.r.wrap.b32 	%r13133, %r13132, %r13131, 19;
	shf.r.wrap.b32 	%r13134, %r13131, %r13132, 19;
	mov.b64 	%rd19694, {%r13134, %r13133};
	xor.b64  	%rd19695, %rd19694, %rd19693;
	shf.l.wrap.b32 	%r13135, %r13131, %r13132, 3;
	shf.l.wrap.b32 	%r13136, %r13132, %r13131, 3;
	mov.b64 	%rd19696, {%r13136, %r13135};
	xor.b64  	%rd19697, %rd19695, %rd19696;
	shr.u64 	%rd19698, %rd21830, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13137,%dummy}, %rd21830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13138}, %rd21830;
	}
	shf.r.wrap.b32 	%r13139, %r13138, %r13137, 1;
	shf.r.wrap.b32 	%r13140, %r13137, %r13138, 1;
	mov.b64 	%rd19699, {%r13140, %r13139};
	xor.b64  	%rd19700, %rd19699, %rd19698;
	shf.r.wrap.b32 	%r13141, %r13138, %r13137, 8;
	shf.r.wrap.b32 	%r13142, %r13137, %r13138, 8;
	mov.b64 	%rd19701, {%r13142, %r13141};
	xor.b64  	%rd19702, %rd19700, %rd19701;
	add.s64 	%rd19703, %rd21819, %rd21829;
	add.s64 	%rd19704, %rd19703, %rd19697;
	add.s64 	%rd21829, %rd19704, %rd19702;
	shr.u64 	%rd19705, %rd21813, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13143,%dummy}, %rd21813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13144}, %rd21813;
	}
	shf.r.wrap.b32 	%r13145, %r13144, %r13143, 19;
	shf.r.wrap.b32 	%r13146, %r13143, %r13144, 19;
	mov.b64 	%rd19706, {%r13146, %r13145};
	xor.b64  	%rd19707, %rd19706, %rd19705;
	shf.l.wrap.b32 	%r13147, %r13143, %r13144, 3;
	shf.l.wrap.b32 	%r13148, %r13144, %r13143, 3;
	mov.b64 	%rd19708, {%r13148, %r13147};
	xor.b64  	%rd19709, %rd19707, %rd19708;
	shr.u64 	%rd19710, %rd21831, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13149,%dummy}, %rd21831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13150}, %rd21831;
	}
	shf.r.wrap.b32 	%r13151, %r13150, %r13149, 1;
	shf.r.wrap.b32 	%r13152, %r13149, %r13150, 1;
	mov.b64 	%rd19711, {%r13152, %r13151};
	xor.b64  	%rd19712, %rd19711, %rd19710;
	shf.r.wrap.b32 	%r13153, %r13150, %r13149, 8;
	shf.r.wrap.b32 	%r13154, %r13149, %r13150, 8;
	mov.b64 	%rd19713, {%r13154, %r13153};
	xor.b64  	%rd19714, %rd19712, %rd19713;
	add.s64 	%rd19715, %rd21818, %rd21830;
	add.s64 	%rd19716, %rd19715, %rd19709;
	add.s64 	%rd21830, %rd19716, %rd19714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13155,%dummy}, %rd21829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13156}, %rd21829;
	}
	shf.r.wrap.b32 	%r13157, %r13156, %r13155, 19;
	shf.r.wrap.b32 	%r13158, %r13155, %r13156, 19;
	mov.b64 	%rd19717, {%r13158, %r13157};
	shf.l.wrap.b32 	%r13159, %r13155, %r13156, 3;
	shf.l.wrap.b32 	%r13160, %r13156, %r13155, 3;
	mov.b64 	%rd19718, {%r13160, %r13159};
	shr.u64 	%rd19719, %rd21829, 6;
	xor.b64  	%rd19720, %rd19717, %rd19719;
	xor.b64  	%rd19721, %rd19720, %rd19718;
	shr.u64 	%rd19722, %rd21832, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13161,%dummy}, %rd21832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13162}, %rd21832;
	}
	shf.r.wrap.b32 	%r13163, %r13162, %r13161, 1;
	shf.r.wrap.b32 	%r13164, %r13161, %r13162, 1;
	mov.b64 	%rd19723, {%r13164, %r13163};
	xor.b64  	%rd19724, %rd19723, %rd19722;
	shf.r.wrap.b32 	%r13165, %r13162, %r13161, 8;
	shf.r.wrap.b32 	%r13166, %r13161, %r13162, 8;
	mov.b64 	%rd19725, {%r13166, %r13165};
	xor.b64  	%rd19726, %rd19724, %rd19725;
	add.s64 	%rd19727, %rd21817, %rd21831;
	add.s64 	%rd19728, %rd19727, %rd19721;
	add.s64 	%rd21831, %rd19728, %rd19726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13167,%dummy}, %rd21830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13168}, %rd21830;
	}
	shf.r.wrap.b32 	%r13169, %r13168, %r13167, 19;
	shf.r.wrap.b32 	%r13170, %r13167, %r13168, 19;
	mov.b64 	%rd19729, {%r13170, %r13169};
	shf.l.wrap.b32 	%r13171, %r13167, %r13168, 3;
	shf.l.wrap.b32 	%r13172, %r13168, %r13167, 3;
	mov.b64 	%rd19730, {%r13172, %r13171};
	shr.u64 	%rd19731, %rd21830, 6;
	xor.b64  	%rd19732, %rd19729, %rd19731;
	xor.b64  	%rd19733, %rd19732, %rd19730;
	shr.u64 	%rd19734, %rd21833, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13173,%dummy}, %rd21833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13174}, %rd21833;
	}
	shf.r.wrap.b32 	%r13175, %r13174, %r13173, 1;
	shf.r.wrap.b32 	%r13176, %r13173, %r13174, 1;
	mov.b64 	%rd19735, {%r13176, %r13175};
	xor.b64  	%rd19736, %rd19735, %rd19734;
	shf.r.wrap.b32 	%r13177, %r13174, %r13173, 8;
	shf.r.wrap.b32 	%r13178, %r13173, %r13174, 8;
	mov.b64 	%rd19737, {%r13178, %r13177};
	xor.b64  	%rd19738, %rd19736, %rd19737;
	add.s64 	%rd19739, %rd21816, %rd21832;
	add.s64 	%rd19740, %rd19739, %rd19733;
	add.s64 	%rd21832, %rd19740, %rd19738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13179,%dummy}, %rd21831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13180}, %rd21831;
	}
	shf.r.wrap.b32 	%r13181, %r13180, %r13179, 19;
	shf.r.wrap.b32 	%r13182, %r13179, %r13180, 19;
	mov.b64 	%rd19741, {%r13182, %r13181};
	shf.l.wrap.b32 	%r13183, %r13179, %r13180, 3;
	shf.l.wrap.b32 	%r13184, %r13180, %r13179, 3;
	mov.b64 	%rd19742, {%r13184, %r13183};
	shr.u64 	%rd19743, %rd21831, 6;
	xor.b64  	%rd19744, %rd19741, %rd19743;
	xor.b64  	%rd19745, %rd19744, %rd19742;
	shr.u64 	%rd19746, %rd21834, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13185,%dummy}, %rd21834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13186}, %rd21834;
	}
	shf.r.wrap.b32 	%r13187, %r13186, %r13185, 1;
	shf.r.wrap.b32 	%r13188, %r13185, %r13186, 1;
	mov.b64 	%rd19747, {%r13188, %r13187};
	xor.b64  	%rd19748, %rd19747, %rd19746;
	shf.r.wrap.b32 	%r13189, %r13186, %r13185, 8;
	shf.r.wrap.b32 	%r13190, %r13185, %r13186, 8;
	mov.b64 	%rd19749, {%r13190, %r13189};
	xor.b64  	%rd19750, %rd19748, %rd19749;
	add.s64 	%rd19751, %rd21815, %rd21833;
	add.s64 	%rd19752, %rd19751, %rd19745;
	add.s64 	%rd21833, %rd19752, %rd19750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13191,%dummy}, %rd21832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13192}, %rd21832;
	}
	shf.r.wrap.b32 	%r13193, %r13192, %r13191, 19;
	shf.r.wrap.b32 	%r13194, %r13191, %r13192, 19;
	mov.b64 	%rd19753, {%r13194, %r13193};
	shf.l.wrap.b32 	%r13195, %r13191, %r13192, 3;
	shf.l.wrap.b32 	%r13196, %r13192, %r13191, 3;
	mov.b64 	%rd19754, {%r13196, %r13195};
	shr.u64 	%rd19755, %rd21832, 6;
	xor.b64  	%rd19756, %rd19753, %rd19755;
	xor.b64  	%rd19757, %rd19756, %rd19754;
	shr.u64 	%rd19758, %rd21835, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13197,%dummy}, %rd21835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13198}, %rd21835;
	}
	shf.r.wrap.b32 	%r13199, %r13198, %r13197, 1;
	shf.r.wrap.b32 	%r13200, %r13197, %r13198, 1;
	mov.b64 	%rd19759, {%r13200, %r13199};
	xor.b64  	%rd19760, %rd19759, %rd19758;
	shf.r.wrap.b32 	%r13201, %r13198, %r13197, 8;
	shf.r.wrap.b32 	%r13202, %r13197, %r13198, 8;
	mov.b64 	%rd19761, {%r13202, %r13201};
	xor.b64  	%rd19762, %rd19760, %rd19761;
	add.s64 	%rd19763, %rd21814, %rd21834;
	add.s64 	%rd19764, %rd19763, %rd19757;
	add.s64 	%rd21834, %rd19764, %rd19762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13203,%dummy}, %rd21833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13204}, %rd21833;
	}
	shf.r.wrap.b32 	%r13205, %r13204, %r13203, 19;
	shf.r.wrap.b32 	%r13206, %r13203, %r13204, 19;
	mov.b64 	%rd19765, {%r13206, %r13205};
	shf.l.wrap.b32 	%r13207, %r13203, %r13204, 3;
	shf.l.wrap.b32 	%r13208, %r13204, %r13203, 3;
	mov.b64 	%rd19766, {%r13208, %r13207};
	shr.u64 	%rd19767, %rd21833, 6;
	xor.b64  	%rd19768, %rd19765, %rd19767;
	xor.b64  	%rd19769, %rd19768, %rd19766;
	shr.u64 	%rd19770, %rd21836, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13209,%dummy}, %rd21836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13210}, %rd21836;
	}
	shf.r.wrap.b32 	%r13211, %r13210, %r13209, 1;
	shf.r.wrap.b32 	%r13212, %r13209, %r13210, 1;
	mov.b64 	%rd19771, {%r13212, %r13211};
	xor.b64  	%rd19772, %rd19771, %rd19770;
	shf.r.wrap.b32 	%r13213, %r13210, %r13209, 8;
	shf.r.wrap.b32 	%r13214, %r13209, %r13210, 8;
	mov.b64 	%rd19773, {%r13214, %r13213};
	xor.b64  	%rd19774, %rd19772, %rd19773;
	add.s64 	%rd19775, %rd21813, %rd21835;
	add.s64 	%rd19776, %rd19775, %rd19769;
	add.s64 	%rd21835, %rd19776, %rd19774;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13215,%dummy}, %rd21834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13216}, %rd21834;
	}
	shf.r.wrap.b32 	%r13217, %r13216, %r13215, 19;
	shf.r.wrap.b32 	%r13218, %r13215, %r13216, 19;
	mov.b64 	%rd19777, {%r13218, %r13217};
	shf.l.wrap.b32 	%r13219, %r13215, %r13216, 3;
	shf.l.wrap.b32 	%r13220, %r13216, %r13215, 3;
	mov.b64 	%rd19778, {%r13220, %r13219};
	shr.u64 	%rd19779, %rd21834, 6;
	xor.b64  	%rd19780, %rd19777, %rd19779;
	xor.b64  	%rd19781, %rd19780, %rd19778;
	shr.u64 	%rd19782, %rd21820, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13221,%dummy}, %rd21820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13222}, %rd21820;
	}
	shf.r.wrap.b32 	%r13223, %r13222, %r13221, 1;
	shf.r.wrap.b32 	%r13224, %r13221, %r13222, 1;
	mov.b64 	%rd19783, {%r13224, %r13223};
	xor.b64  	%rd19784, %rd19783, %rd19782;
	shf.r.wrap.b32 	%r13225, %r13222, %r13221, 8;
	shf.r.wrap.b32 	%r13226, %r13221, %r13222, 8;
	mov.b64 	%rd19785, {%r13226, %r13225};
	xor.b64  	%rd19786, %rd19784, %rd19785;
	add.s64 	%rd19787, %rd21829, %rd21836;
	add.s64 	%rd19788, %rd19787, %rd19781;
	add.s64 	%rd21836, %rd19788, %rd19786;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13227,%dummy}, %rd21835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13228}, %rd21835;
	}
	shf.r.wrap.b32 	%r13229, %r13228, %r13227, 19;
	shf.r.wrap.b32 	%r13230, %r13227, %r13228, 19;
	mov.b64 	%rd19789, {%r13230, %r13229};
	shf.l.wrap.b32 	%r13231, %r13227, %r13228, 3;
	shf.l.wrap.b32 	%r13232, %r13228, %r13227, 3;
	mov.b64 	%rd19790, {%r13232, %r13231};
	shr.u64 	%rd19791, %rd21835, 6;
	xor.b64  	%rd19792, %rd19789, %rd19791;
	xor.b64  	%rd19793, %rd19792, %rd19790;
	shr.u64 	%rd19794, %rd21819, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13233,%dummy}, %rd21819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13234}, %rd21819;
	}
	shf.r.wrap.b32 	%r13235, %r13234, %r13233, 1;
	shf.r.wrap.b32 	%r13236, %r13233, %r13234, 1;
	mov.b64 	%rd19795, {%r13236, %r13235};
	xor.b64  	%rd19796, %rd19795, %rd19794;
	shf.r.wrap.b32 	%r13237, %r13234, %r13233, 8;
	shf.r.wrap.b32 	%r13238, %r13233, %r13234, 8;
	mov.b64 	%rd19797, {%r13238, %r13237};
	xor.b64  	%rd19798, %rd19796, %rd19797;
	add.s64 	%rd19799, %rd21830, %rd21820;
	add.s64 	%rd19800, %rd19799, %rd19793;
	add.s64 	%rd21820, %rd19800, %rd19798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13239,%dummy}, %rd21836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13240}, %rd21836;
	}
	shf.r.wrap.b32 	%r13241, %r13240, %r13239, 19;
	shf.r.wrap.b32 	%r13242, %r13239, %r13240, 19;
	mov.b64 	%rd19801, {%r13242, %r13241};
	shf.l.wrap.b32 	%r13243, %r13239, %r13240, 3;
	shf.l.wrap.b32 	%r13244, %r13240, %r13239, 3;
	mov.b64 	%rd19802, {%r13244, %r13243};
	shr.u64 	%rd19803, %rd21836, 6;
	xor.b64  	%rd19804, %rd19801, %rd19803;
	xor.b64  	%rd19805, %rd19804, %rd19802;
	shr.u64 	%rd19806, %rd21818, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13245,%dummy}, %rd21818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13246}, %rd21818;
	}
	shf.r.wrap.b32 	%r13247, %r13246, %r13245, 1;
	shf.r.wrap.b32 	%r13248, %r13245, %r13246, 1;
	mov.b64 	%rd19807, {%r13248, %r13247};
	xor.b64  	%rd19808, %rd19807, %rd19806;
	shf.r.wrap.b32 	%r13249, %r13246, %r13245, 8;
	shf.r.wrap.b32 	%r13250, %r13245, %r13246, 8;
	mov.b64 	%rd19809, {%r13250, %r13249};
	xor.b64  	%rd19810, %rd19808, %rd19809;
	add.s64 	%rd19811, %rd21831, %rd21819;
	add.s64 	%rd19812, %rd19811, %rd19805;
	add.s64 	%rd21819, %rd19812, %rd19810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13251,%dummy}, %rd21820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13252}, %rd21820;
	}
	shf.r.wrap.b32 	%r13253, %r13252, %r13251, 19;
	shf.r.wrap.b32 	%r13254, %r13251, %r13252, 19;
	mov.b64 	%rd19813, {%r13254, %r13253};
	shf.l.wrap.b32 	%r13255, %r13251, %r13252, 3;
	shf.l.wrap.b32 	%r13256, %r13252, %r13251, 3;
	mov.b64 	%rd19814, {%r13256, %r13255};
	shr.u64 	%rd19815, %rd21820, 6;
	xor.b64  	%rd19816, %rd19813, %rd19815;
	xor.b64  	%rd19817, %rd19816, %rd19814;
	shr.u64 	%rd19818, %rd21817, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13257,%dummy}, %rd21817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13258}, %rd21817;
	}
	shf.r.wrap.b32 	%r13259, %r13258, %r13257, 1;
	shf.r.wrap.b32 	%r13260, %r13257, %r13258, 1;
	mov.b64 	%rd19819, {%r13260, %r13259};
	xor.b64  	%rd19820, %rd19819, %rd19818;
	shf.r.wrap.b32 	%r13261, %r13258, %r13257, 8;
	shf.r.wrap.b32 	%r13262, %r13257, %r13258, 8;
	mov.b64 	%rd19821, {%r13262, %r13261};
	xor.b64  	%rd19822, %rd19820, %rd19821;
	add.s64 	%rd19823, %rd21832, %rd21818;
	add.s64 	%rd19824, %rd19823, %rd19817;
	add.s64 	%rd21818, %rd19824, %rd19822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13263,%dummy}, %rd21819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13264}, %rd21819;
	}
	shf.r.wrap.b32 	%r13265, %r13264, %r13263, 19;
	shf.r.wrap.b32 	%r13266, %r13263, %r13264, 19;
	mov.b64 	%rd19825, {%r13266, %r13265};
	shf.l.wrap.b32 	%r13267, %r13263, %r13264, 3;
	shf.l.wrap.b32 	%r13268, %r13264, %r13263, 3;
	mov.b64 	%rd19826, {%r13268, %r13267};
	shr.u64 	%rd19827, %rd21819, 6;
	xor.b64  	%rd19828, %rd19825, %rd19827;
	xor.b64  	%rd19829, %rd19828, %rd19826;
	shr.u64 	%rd19830, %rd21816, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13269,%dummy}, %rd21816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13270}, %rd21816;
	}
	shf.r.wrap.b32 	%r13271, %r13270, %r13269, 1;
	shf.r.wrap.b32 	%r13272, %r13269, %r13270, 1;
	mov.b64 	%rd19831, {%r13272, %r13271};
	xor.b64  	%rd19832, %rd19831, %rd19830;
	shf.r.wrap.b32 	%r13273, %r13270, %r13269, 8;
	shf.r.wrap.b32 	%r13274, %r13269, %r13270, 8;
	mov.b64 	%rd19833, {%r13274, %r13273};
	xor.b64  	%rd19834, %rd19832, %rd19833;
	add.s64 	%rd19835, %rd21833, %rd21817;
	add.s64 	%rd19836, %rd19835, %rd19829;
	add.s64 	%rd21817, %rd19836, %rd19834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13275,%dummy}, %rd21818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13276}, %rd21818;
	}
	shf.r.wrap.b32 	%r13277, %r13276, %r13275, 19;
	shf.r.wrap.b32 	%r13278, %r13275, %r13276, 19;
	mov.b64 	%rd19837, {%r13278, %r13277};
	shf.l.wrap.b32 	%r13279, %r13275, %r13276, 3;
	shf.l.wrap.b32 	%r13280, %r13276, %r13275, 3;
	mov.b64 	%rd19838, {%r13280, %r13279};
	shr.u64 	%rd19839, %rd21818, 6;
	xor.b64  	%rd19840, %rd19837, %rd19839;
	xor.b64  	%rd19841, %rd19840, %rd19838;
	shr.u64 	%rd19842, %rd21815, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13281,%dummy}, %rd21815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13282}, %rd21815;
	}
	shf.r.wrap.b32 	%r13283, %r13282, %r13281, 1;
	shf.r.wrap.b32 	%r13284, %r13281, %r13282, 1;
	mov.b64 	%rd19843, {%r13284, %r13283};
	xor.b64  	%rd19844, %rd19843, %rd19842;
	shf.r.wrap.b32 	%r13285, %r13282, %r13281, 8;
	shf.r.wrap.b32 	%r13286, %r13281, %r13282, 8;
	mov.b64 	%rd19845, {%r13286, %r13285};
	xor.b64  	%rd19846, %rd19844, %rd19845;
	add.s64 	%rd19847, %rd21834, %rd21816;
	add.s64 	%rd19848, %rd19847, %rd19841;
	add.s64 	%rd21816, %rd19848, %rd19846;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13287,%dummy}, %rd21817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13288}, %rd21817;
	}
	shf.r.wrap.b32 	%r13289, %r13288, %r13287, 19;
	shf.r.wrap.b32 	%r13290, %r13287, %r13288, 19;
	mov.b64 	%rd19849, {%r13290, %r13289};
	shf.l.wrap.b32 	%r13291, %r13287, %r13288, 3;
	shf.l.wrap.b32 	%r13292, %r13288, %r13287, 3;
	mov.b64 	%rd19850, {%r13292, %r13291};
	shr.u64 	%rd19851, %rd21817, 6;
	xor.b64  	%rd19852, %rd19849, %rd19851;
	xor.b64  	%rd19853, %rd19852, %rd19850;
	shr.u64 	%rd19854, %rd21814, 7;
	shf.r.wrap.b32 	%r13293, %r13132, %r13131, 1;
	shf.r.wrap.b32 	%r13294, %r13131, %r13132, 1;
	mov.b64 	%rd19855, {%r13294, %r13293};
	xor.b64  	%rd19856, %rd19855, %rd19854;
	shf.r.wrap.b32 	%r13295, %r13132, %r13131, 8;
	shf.r.wrap.b32 	%r13296, %r13131, %r13132, 8;
	mov.b64 	%rd19857, {%r13296, %r13295};
	xor.b64  	%rd19858, %rd19856, %rd19857;
	add.s64 	%rd19859, %rd21835, %rd21815;
	add.s64 	%rd19860, %rd19859, %rd19853;
	add.s64 	%rd21815, %rd19860, %rd19858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13297,%dummy}, %rd21816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13298}, %rd21816;
	}
	shf.r.wrap.b32 	%r13299, %r13298, %r13297, 19;
	shf.r.wrap.b32 	%r13300, %r13297, %r13298, 19;
	mov.b64 	%rd19861, {%r13300, %r13299};
	shf.l.wrap.b32 	%r13301, %r13297, %r13298, 3;
	shf.l.wrap.b32 	%r13302, %r13298, %r13297, 3;
	mov.b64 	%rd19862, {%r13302, %r13301};
	shr.u64 	%rd19863, %rd21816, 6;
	xor.b64  	%rd19864, %rd19861, %rd19863;
	xor.b64  	%rd19865, %rd19864, %rd19862;
	shr.u64 	%rd19866, %rd21813, 7;
	shf.r.wrap.b32 	%r13303, %r13144, %r13143, 1;
	shf.r.wrap.b32 	%r13304, %r13143, %r13144, 1;
	mov.b64 	%rd19867, {%r13304, %r13303};
	xor.b64  	%rd19868, %rd19867, %rd19866;
	shf.r.wrap.b32 	%r13305, %r13144, %r13143, 8;
	shf.r.wrap.b32 	%r13306, %r13143, %r13144, 8;
	mov.b64 	%rd19869, {%r13306, %r13305};
	xor.b64  	%rd19870, %rd19868, %rd19869;
	add.s64 	%rd19871, %rd21836, %rd21814;
	add.s64 	%rd19872, %rd19871, %rd19865;
	add.s64 	%rd21814, %rd19872, %rd19870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13307,%dummy}, %rd21815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13308}, %rd21815;
	}
	shf.r.wrap.b32 	%r13309, %r13308, %r13307, 19;
	shf.r.wrap.b32 	%r13310, %r13307, %r13308, 19;
	mov.b64 	%rd19873, {%r13310, %r13309};
	shf.l.wrap.b32 	%r13311, %r13307, %r13308, 3;
	shf.l.wrap.b32 	%r13312, %r13308, %r13307, 3;
	mov.b64 	%rd19874, {%r13312, %r13311};
	shr.u64 	%rd19875, %rd21815, 6;
	xor.b64  	%rd19876, %rd19873, %rd19875;
	xor.b64  	%rd19877, %rd19876, %rd19874;
	shf.r.wrap.b32 	%r13313, %r13156, %r13155, 1;
	shf.r.wrap.b32 	%r13314, %r13155, %r13156, 1;
	mov.b64 	%rd19878, {%r13314, %r13313};
	shf.r.wrap.b32 	%r13315, %r13156, %r13155, 8;
	shf.r.wrap.b32 	%r13316, %r13155, %r13156, 8;
	mov.b64 	%rd19879, {%r13316, %r13315};
	shr.u64 	%rd19880, %rd21829, 7;
	xor.b64  	%rd19881, %rd19878, %rd19880;
	xor.b64  	%rd19882, %rd19881, %rd19879;
	add.s64 	%rd19883, %rd21820, %rd21813;
	add.s64 	%rd19884, %rd19883, %rd19877;
	add.s64 	%rd21813, %rd19884, %rd19882;
	mul.wide.s32 	%rd19885, %r14507, 8;
	mov.u64 	%rd19886, k_sha512;
	add.s64 	%rd19887, %rd19886, %rd19885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13317,%dummy}, %rd21825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13318}, %rd21825;
	}
	shf.r.wrap.b32 	%r13319, %r13318, %r13317, 18;
	shf.r.wrap.b32 	%r13320, %r13317, %r13318, 18;
	mov.b64 	%rd19888, {%r13320, %r13319};
	shf.r.wrap.b32 	%r13321, %r13318, %r13317, 14;
	shf.r.wrap.b32 	%r13322, %r13317, %r13318, 14;
	mov.b64 	%rd19889, {%r13322, %r13321};
	xor.b64  	%rd19890, %rd19888, %rd19889;
	shf.l.wrap.b32 	%r13323, %r13317, %r13318, 23;
	shf.l.wrap.b32 	%r13324, %r13318, %r13317, 23;
	mov.b64 	%rd19891, {%r13324, %r13323};
	xor.b64  	%rd19892, %rd19890, %rd19891;
	xor.b64  	%rd19893, %rd21826, %rd21827;
	and.b64  	%rd19894, %rd19893, %rd21825;
	xor.b64  	%rd19895, %rd19894, %rd21827;
	add.s64 	%rd19896, %rd19895, %rd21828;
	add.s64 	%rd19897, %rd19896, %rd21829;
	ld.const.u64 	%rd19898, [%rd19887];
	add.s64 	%rd19899, %rd19897, %rd19898;
	add.s64 	%rd19900, %rd19899, %rd19892;
	add.s64 	%rd19901, %rd19900, %rd21824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13325}, %rd21821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13326,%dummy}, %rd21821;
	}
	shf.l.wrap.b32 	%r13327, %r13326, %r13325, 30;
	shf.l.wrap.b32 	%r13328, %r13325, %r13326, 30;
	mov.b64 	%rd19902, {%r13328, %r13327};
	shf.r.wrap.b32 	%r13329, %r13325, %r13326, 28;
	shf.r.wrap.b32 	%r13330, %r13326, %r13325, 28;
	mov.b64 	%rd19903, {%r13330, %r13329};
	xor.b64  	%rd19904, %rd19902, %rd19903;
	shf.l.wrap.b32 	%r13331, %r13326, %r13325, 25;
	shf.l.wrap.b32 	%r13332, %r13325, %r13326, 25;
	mov.b64 	%rd19905, {%r13332, %r13331};
	xor.b64  	%rd19906, %rd19904, %rd19905;
	xor.b64  	%rd19907, %rd21821, %rd21822;
	xor.b64  	%rd19908, %rd21821, %rd21823;
	and.b64  	%rd19909, %rd19907, %rd19908;
	xor.b64  	%rd19910, %rd19909, %rd21821;
	add.s64 	%rd19911, %rd19900, %rd19910;
	add.s64 	%rd19912, %rd19911, %rd19906;
	add.s32 	%r13333, %r14507, 1;
	mul.wide.s32 	%rd19913, %r13333, 8;
	add.s64 	%rd19914, %rd19886, %rd19913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13334,%dummy}, %rd19901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13335}, %rd19901;
	}
	shf.r.wrap.b32 	%r13336, %r13335, %r13334, 14;
	shf.r.wrap.b32 	%r13337, %r13334, %r13335, 14;
	mov.b64 	%rd19915, {%r13337, %r13336};
	shf.r.wrap.b32 	%r13338, %r13335, %r13334, 18;
	shf.r.wrap.b32 	%r13339, %r13334, %r13335, 18;
	mov.b64 	%rd19916, {%r13339, %r13338};
	xor.b64  	%rd19917, %rd19916, %rd19915;
	shf.l.wrap.b32 	%r13340, %r13334, %r13335, 23;
	shf.l.wrap.b32 	%r13341, %r13335, %r13334, 23;
	mov.b64 	%rd19918, {%r13341, %r13340};
	xor.b64  	%rd19919, %rd19917, %rd19918;
	xor.b64  	%rd19920, %rd21825, %rd21826;
	and.b64  	%rd19921, %rd19901, %rd19920;
	xor.b64  	%rd19922, %rd19921, %rd21826;
	add.s64 	%rd19923, %rd21830, %rd21827;
	ld.const.u64 	%rd19924, [%rd19914];
	add.s64 	%rd19925, %rd19923, %rd19924;
	add.s64 	%rd19926, %rd19925, %rd19922;
	add.s64 	%rd19927, %rd19926, %rd19919;
	add.s64 	%rd19928, %rd19927, %rd21823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13342,%dummy}, %rd19912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13343}, %rd19912;
	}
	shf.r.wrap.b32 	%r13344, %r13343, %r13342, 28;
	shf.r.wrap.b32 	%r13345, %r13342, %r13343, 28;
	mov.b64 	%rd19929, {%r13345, %r13344};
	shf.l.wrap.b32 	%r13346, %r13342, %r13343, 30;
	shf.l.wrap.b32 	%r13347, %r13343, %r13342, 30;
	mov.b64 	%rd19930, {%r13347, %r13346};
	xor.b64  	%rd19931, %rd19930, %rd19929;
	shf.l.wrap.b32 	%r13348, %r13342, %r13343, 25;
	shf.l.wrap.b32 	%r13349, %r13343, %r13342, 25;
	mov.b64 	%rd19932, {%r13349, %r13348};
	xor.b64  	%rd19933, %rd19931, %rd19932;
	xor.b64  	%rd19934, %rd19912, %rd21822;
	xor.b64  	%rd19935, %rd19912, %rd21821;
	and.b64  	%rd19936, %rd19935, %rd19934;
	xor.b64  	%rd19937, %rd19936, %rd19912;
	add.s64 	%rd19938, %rd19927, %rd19937;
	add.s64 	%rd19939, %rd19938, %rd19933;
	add.s32 	%r13350, %r14507, 2;
	mul.wide.s32 	%rd19940, %r13350, 8;
	add.s64 	%rd19941, %rd19886, %rd19940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13351,%dummy}, %rd19928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13352}, %rd19928;
	}
	shf.r.wrap.b32 	%r13353, %r13352, %r13351, 14;
	shf.r.wrap.b32 	%r13354, %r13351, %r13352, 14;
	mov.b64 	%rd19942, {%r13354, %r13353};
	shf.r.wrap.b32 	%r13355, %r13352, %r13351, 18;
	shf.r.wrap.b32 	%r13356, %r13351, %r13352, 18;
	mov.b64 	%rd19943, {%r13356, %r13355};
	xor.b64  	%rd19944, %rd19943, %rd19942;
	shf.l.wrap.b32 	%r13357, %r13351, %r13352, 23;
	shf.l.wrap.b32 	%r13358, %r13352, %r13351, 23;
	mov.b64 	%rd19945, {%r13358, %r13357};
	xor.b64  	%rd19946, %rd19944, %rd19945;
	xor.b64  	%rd19947, %rd19901, %rd21825;
	and.b64  	%rd19948, %rd19928, %rd19947;
	xor.b64  	%rd19949, %rd19948, %rd21825;
	add.s64 	%rd19950, %rd21831, %rd21826;
	ld.const.u64 	%rd19951, [%rd19941];
	add.s64 	%rd19952, %rd19950, %rd19951;
	add.s64 	%rd19953, %rd19952, %rd19949;
	add.s64 	%rd19954, %rd19953, %rd19946;
	add.s64 	%rd19955, %rd19954, %rd21822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13359,%dummy}, %rd19939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13360}, %rd19939;
	}
	shf.r.wrap.b32 	%r13361, %r13360, %r13359, 28;
	shf.r.wrap.b32 	%r13362, %r13359, %r13360, 28;
	mov.b64 	%rd19956, {%r13362, %r13361};
	shf.l.wrap.b32 	%r13363, %r13359, %r13360, 30;
	shf.l.wrap.b32 	%r13364, %r13360, %r13359, 30;
	mov.b64 	%rd19957, {%r13364, %r13363};
	xor.b64  	%rd19958, %rd19957, %rd19956;
	shf.l.wrap.b32 	%r13365, %r13359, %r13360, 25;
	shf.l.wrap.b32 	%r13366, %r13360, %r13359, 25;
	mov.b64 	%rd19959, {%r13366, %r13365};
	xor.b64  	%rd19960, %rd19958, %rd19959;
	xor.b64  	%rd19961, %rd19939, %rd21821;
	xor.b64  	%rd19962, %rd19939, %rd19912;
	and.b64  	%rd19963, %rd19962, %rd19961;
	xor.b64  	%rd19964, %rd19963, %rd19939;
	add.s64 	%rd19965, %rd19954, %rd19964;
	add.s64 	%rd19966, %rd19965, %rd19960;
	add.s32 	%r13367, %r14507, 3;
	mul.wide.s32 	%rd19967, %r13367, 8;
	add.s64 	%rd19968, %rd19886, %rd19967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13368,%dummy}, %rd19955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13369}, %rd19955;
	}
	shf.r.wrap.b32 	%r13370, %r13369, %r13368, 14;
	shf.r.wrap.b32 	%r13371, %r13368, %r13369, 14;
	mov.b64 	%rd19969, {%r13371, %r13370};
	shf.r.wrap.b32 	%r13372, %r13369, %r13368, 18;
	shf.r.wrap.b32 	%r13373, %r13368, %r13369, 18;
	mov.b64 	%rd19970, {%r13373, %r13372};
	xor.b64  	%rd19971, %rd19970, %rd19969;
	shf.l.wrap.b32 	%r13374, %r13368, %r13369, 23;
	shf.l.wrap.b32 	%r13375, %r13369, %r13368, 23;
	mov.b64 	%rd19972, {%r13375, %r13374};
	xor.b64  	%rd19973, %rd19971, %rd19972;
	xor.b64  	%rd19974, %rd19928, %rd19901;
	and.b64  	%rd19975, %rd19955, %rd19974;
	xor.b64  	%rd19976, %rd19975, %rd19901;
	add.s64 	%rd19977, %rd21832, %rd21825;
	ld.const.u64 	%rd19978, [%rd19968];
	add.s64 	%rd19979, %rd19977, %rd19978;
	add.s64 	%rd19980, %rd19979, %rd19976;
	add.s64 	%rd19981, %rd19980, %rd19973;
	add.s64 	%rd19982, %rd19981, %rd21821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13376,%dummy}, %rd19966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13377}, %rd19966;
	}
	shf.r.wrap.b32 	%r13378, %r13377, %r13376, 28;
	shf.r.wrap.b32 	%r13379, %r13376, %r13377, 28;
	mov.b64 	%rd19983, {%r13379, %r13378};
	shf.l.wrap.b32 	%r13380, %r13376, %r13377, 30;
	shf.l.wrap.b32 	%r13381, %r13377, %r13376, 30;
	mov.b64 	%rd19984, {%r13381, %r13380};
	xor.b64  	%rd19985, %rd19984, %rd19983;
	shf.l.wrap.b32 	%r13382, %r13376, %r13377, 25;
	shf.l.wrap.b32 	%r13383, %r13377, %r13376, 25;
	mov.b64 	%rd19986, {%r13383, %r13382};
	xor.b64  	%rd19987, %rd19985, %rd19986;
	xor.b64  	%rd19988, %rd19966, %rd19912;
	xor.b64  	%rd19989, %rd19966, %rd19939;
	and.b64  	%rd19990, %rd19989, %rd19988;
	xor.b64  	%rd19991, %rd19990, %rd19966;
	add.s64 	%rd19992, %rd19981, %rd19991;
	add.s64 	%rd19993, %rd19992, %rd19987;
	add.s32 	%r13384, %r14507, 4;
	mul.wide.s32 	%rd19994, %r13384, 8;
	add.s64 	%rd19995, %rd19886, %rd19994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13385,%dummy}, %rd19982;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13386}, %rd19982;
	}
	shf.r.wrap.b32 	%r13387, %r13386, %r13385, 14;
	shf.r.wrap.b32 	%r13388, %r13385, %r13386, 14;
	mov.b64 	%rd19996, {%r13388, %r13387};
	shf.r.wrap.b32 	%r13389, %r13386, %r13385, 18;
	shf.r.wrap.b32 	%r13390, %r13385, %r13386, 18;
	mov.b64 	%rd19997, {%r13390, %r13389};
	xor.b64  	%rd19998, %rd19997, %rd19996;
	shf.l.wrap.b32 	%r13391, %r13385, %r13386, 23;
	shf.l.wrap.b32 	%r13392, %r13386, %r13385, 23;
	mov.b64 	%rd19999, {%r13392, %r13391};
	xor.b64  	%rd20000, %rd19998, %rd19999;
	xor.b64  	%rd20001, %rd19955, %rd19928;
	and.b64  	%rd20002, %rd19982, %rd20001;
	xor.b64  	%rd20003, %rd20002, %rd19928;
	add.s64 	%rd20004, %rd19901, %rd21833;
	ld.const.u64 	%rd20005, [%rd19995];
	add.s64 	%rd20006, %rd20004, %rd20005;
	add.s64 	%rd20007, %rd20006, %rd20003;
	add.s64 	%rd20008, %rd20007, %rd20000;
	add.s64 	%rd20009, %rd20008, %rd19912;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13393,%dummy}, %rd19993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13394}, %rd19993;
	}
	shf.r.wrap.b32 	%r13395, %r13394, %r13393, 28;
	shf.r.wrap.b32 	%r13396, %r13393, %r13394, 28;
	mov.b64 	%rd20010, {%r13396, %r13395};
	shf.l.wrap.b32 	%r13397, %r13393, %r13394, 30;
	shf.l.wrap.b32 	%r13398, %r13394, %r13393, 30;
	mov.b64 	%rd20011, {%r13398, %r13397};
	xor.b64  	%rd20012, %rd20011, %rd20010;
	shf.l.wrap.b32 	%r13399, %r13393, %r13394, 25;
	shf.l.wrap.b32 	%r13400, %r13394, %r13393, 25;
	mov.b64 	%rd20013, {%r13400, %r13399};
	xor.b64  	%rd20014, %rd20012, %rd20013;
	xor.b64  	%rd20015, %rd19993, %rd19939;
	xor.b64  	%rd20016, %rd19993, %rd19966;
	and.b64  	%rd20017, %rd20016, %rd20015;
	xor.b64  	%rd20018, %rd20017, %rd19993;
	add.s64 	%rd20019, %rd20008, %rd20018;
	add.s64 	%rd20020, %rd20019, %rd20014;
	add.s32 	%r13401, %r14507, 5;
	mul.wide.s32 	%rd20021, %r13401, 8;
	add.s64 	%rd20022, %rd19886, %rd20021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13402,%dummy}, %rd20009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13403}, %rd20009;
	}
	shf.r.wrap.b32 	%r13404, %r13403, %r13402, 14;
	shf.r.wrap.b32 	%r13405, %r13402, %r13403, 14;
	mov.b64 	%rd20023, {%r13405, %r13404};
	shf.r.wrap.b32 	%r13406, %r13403, %r13402, 18;
	shf.r.wrap.b32 	%r13407, %r13402, %r13403, 18;
	mov.b64 	%rd20024, {%r13407, %r13406};
	xor.b64  	%rd20025, %rd20024, %rd20023;
	shf.l.wrap.b32 	%r13408, %r13402, %r13403, 23;
	shf.l.wrap.b32 	%r13409, %r13403, %r13402, 23;
	mov.b64 	%rd20026, {%r13409, %r13408};
	xor.b64  	%rd20027, %rd20025, %rd20026;
	xor.b64  	%rd20028, %rd19982, %rd19955;
	and.b64  	%rd20029, %rd20009, %rd20028;
	xor.b64  	%rd20030, %rd20029, %rd19955;
	add.s64 	%rd20031, %rd19928, %rd21834;
	ld.const.u64 	%rd20032, [%rd20022];
	add.s64 	%rd20033, %rd20031, %rd20032;
	add.s64 	%rd20034, %rd20033, %rd20030;
	add.s64 	%rd20035, %rd20034, %rd20027;
	add.s64 	%rd20036, %rd20035, %rd19939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13410,%dummy}, %rd20020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13411}, %rd20020;
	}
	shf.r.wrap.b32 	%r13412, %r13411, %r13410, 28;
	shf.r.wrap.b32 	%r13413, %r13410, %r13411, 28;
	mov.b64 	%rd20037, {%r13413, %r13412};
	shf.l.wrap.b32 	%r13414, %r13410, %r13411, 30;
	shf.l.wrap.b32 	%r13415, %r13411, %r13410, 30;
	mov.b64 	%rd20038, {%r13415, %r13414};
	xor.b64  	%rd20039, %rd20038, %rd20037;
	shf.l.wrap.b32 	%r13416, %r13410, %r13411, 25;
	shf.l.wrap.b32 	%r13417, %r13411, %r13410, 25;
	mov.b64 	%rd20040, {%r13417, %r13416};
	xor.b64  	%rd20041, %rd20039, %rd20040;
	xor.b64  	%rd20042, %rd20020, %rd19966;
	xor.b64  	%rd20043, %rd20020, %rd19993;
	and.b64  	%rd20044, %rd20043, %rd20042;
	xor.b64  	%rd20045, %rd20044, %rd20020;
	add.s64 	%rd20046, %rd20035, %rd20045;
	add.s64 	%rd20047, %rd20046, %rd20041;
	add.s32 	%r13418, %r14507, 6;
	mul.wide.s32 	%rd20048, %r13418, 8;
	add.s64 	%rd20049, %rd19886, %rd20048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13419,%dummy}, %rd20036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13420}, %rd20036;
	}
	shf.r.wrap.b32 	%r13421, %r13420, %r13419, 14;
	shf.r.wrap.b32 	%r13422, %r13419, %r13420, 14;
	mov.b64 	%rd20050, {%r13422, %r13421};
	shf.r.wrap.b32 	%r13423, %r13420, %r13419, 18;
	shf.r.wrap.b32 	%r13424, %r13419, %r13420, 18;
	mov.b64 	%rd20051, {%r13424, %r13423};
	xor.b64  	%rd20052, %rd20051, %rd20050;
	shf.l.wrap.b32 	%r13425, %r13419, %r13420, 23;
	shf.l.wrap.b32 	%r13426, %r13420, %r13419, 23;
	mov.b64 	%rd20053, {%r13426, %r13425};
	xor.b64  	%rd20054, %rd20052, %rd20053;
	xor.b64  	%rd20055, %rd20009, %rd19982;
	and.b64  	%rd20056, %rd20036, %rd20055;
	xor.b64  	%rd20057, %rd20056, %rd19982;
	add.s64 	%rd20058, %rd19955, %rd21835;
	ld.const.u64 	%rd20059, [%rd20049];
	add.s64 	%rd20060, %rd20058, %rd20059;
	add.s64 	%rd20061, %rd20060, %rd20057;
	add.s64 	%rd20062, %rd20061, %rd20054;
	add.s64 	%rd20063, %rd20062, %rd19966;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13427,%dummy}, %rd20047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13428}, %rd20047;
	}
	shf.r.wrap.b32 	%r13429, %r13428, %r13427, 28;
	shf.r.wrap.b32 	%r13430, %r13427, %r13428, 28;
	mov.b64 	%rd20064, {%r13430, %r13429};
	shf.l.wrap.b32 	%r13431, %r13427, %r13428, 30;
	shf.l.wrap.b32 	%r13432, %r13428, %r13427, 30;
	mov.b64 	%rd20065, {%r13432, %r13431};
	xor.b64  	%rd20066, %rd20065, %rd20064;
	shf.l.wrap.b32 	%r13433, %r13427, %r13428, 25;
	shf.l.wrap.b32 	%r13434, %r13428, %r13427, 25;
	mov.b64 	%rd20067, {%r13434, %r13433};
	xor.b64  	%rd20068, %rd20066, %rd20067;
	xor.b64  	%rd20069, %rd20047, %rd19993;
	xor.b64  	%rd20070, %rd20047, %rd20020;
	and.b64  	%rd20071, %rd20070, %rd20069;
	xor.b64  	%rd20072, %rd20071, %rd20047;
	add.s64 	%rd20073, %rd20062, %rd20072;
	add.s64 	%rd20074, %rd20073, %rd20068;
	add.s32 	%r13435, %r14507, 7;
	mul.wide.s32 	%rd20075, %r13435, 8;
	add.s64 	%rd20076, %rd19886, %rd20075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13436,%dummy}, %rd20063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13437}, %rd20063;
	}
	shf.r.wrap.b32 	%r13438, %r13437, %r13436, 14;
	shf.r.wrap.b32 	%r13439, %r13436, %r13437, 14;
	mov.b64 	%rd20077, {%r13439, %r13438};
	shf.r.wrap.b32 	%r13440, %r13437, %r13436, 18;
	shf.r.wrap.b32 	%r13441, %r13436, %r13437, 18;
	mov.b64 	%rd20078, {%r13441, %r13440};
	xor.b64  	%rd20079, %rd20078, %rd20077;
	shf.l.wrap.b32 	%r13442, %r13436, %r13437, 23;
	shf.l.wrap.b32 	%r13443, %r13437, %r13436, 23;
	mov.b64 	%rd20080, {%r13443, %r13442};
	xor.b64  	%rd20081, %rd20079, %rd20080;
	xor.b64  	%rd20082, %rd20036, %rd20009;
	and.b64  	%rd20083, %rd20063, %rd20082;
	xor.b64  	%rd20084, %rd20083, %rd20009;
	add.s64 	%rd20085, %rd19982, %rd21836;
	ld.const.u64 	%rd20086, [%rd20076];
	add.s64 	%rd20087, %rd20085, %rd20086;
	add.s64 	%rd20088, %rd20087, %rd20084;
	add.s64 	%rd20089, %rd20088, %rd20081;
	add.s64 	%rd20090, %rd20089, %rd19993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13444,%dummy}, %rd20074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13445}, %rd20074;
	}
	shf.r.wrap.b32 	%r13446, %r13445, %r13444, 28;
	shf.r.wrap.b32 	%r13447, %r13444, %r13445, 28;
	mov.b64 	%rd20091, {%r13447, %r13446};
	shf.l.wrap.b32 	%r13448, %r13444, %r13445, 30;
	shf.l.wrap.b32 	%r13449, %r13445, %r13444, 30;
	mov.b64 	%rd20092, {%r13449, %r13448};
	xor.b64  	%rd20093, %rd20092, %rd20091;
	shf.l.wrap.b32 	%r13450, %r13444, %r13445, 25;
	shf.l.wrap.b32 	%r13451, %r13445, %r13444, 25;
	mov.b64 	%rd20094, {%r13451, %r13450};
	xor.b64  	%rd20095, %rd20093, %rd20094;
	xor.b64  	%rd20096, %rd20074, %rd20020;
	xor.b64  	%rd20097, %rd20074, %rd20047;
	and.b64  	%rd20098, %rd20097, %rd20096;
	xor.b64  	%rd20099, %rd20098, %rd20074;
	add.s64 	%rd20100, %rd20089, %rd20099;
	add.s64 	%rd20101, %rd20100, %rd20095;
	add.s32 	%r13452, %r14507, 8;
	mul.wide.s32 	%rd20102, %r13452, 8;
	add.s64 	%rd20103, %rd19886, %rd20102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13453,%dummy}, %rd20090;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13454}, %rd20090;
	}
	shf.r.wrap.b32 	%r13455, %r13454, %r13453, 14;
	shf.r.wrap.b32 	%r13456, %r13453, %r13454, 14;
	mov.b64 	%rd20104, {%r13456, %r13455};
	shf.r.wrap.b32 	%r13457, %r13454, %r13453, 18;
	shf.r.wrap.b32 	%r13458, %r13453, %r13454, 18;
	mov.b64 	%rd20105, {%r13458, %r13457};
	xor.b64  	%rd20106, %rd20105, %rd20104;
	shf.l.wrap.b32 	%r13459, %r13453, %r13454, 23;
	shf.l.wrap.b32 	%r13460, %r13454, %r13453, 23;
	mov.b64 	%rd20107, {%r13460, %r13459};
	xor.b64  	%rd20108, %rd20106, %rd20107;
	xor.b64  	%rd20109, %rd20063, %rd20036;
	and.b64  	%rd20110, %rd20090, %rd20109;
	xor.b64  	%rd20111, %rd20110, %rd20036;
	add.s64 	%rd20112, %rd20009, %rd21820;
	ld.const.u64 	%rd20113, [%rd20103];
	add.s64 	%rd20114, %rd20112, %rd20113;
	add.s64 	%rd20115, %rd20114, %rd20111;
	add.s64 	%rd20116, %rd20115, %rd20108;
	add.s64 	%rd20117, %rd20116, %rd20020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13461,%dummy}, %rd20101;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13462}, %rd20101;
	}
	shf.r.wrap.b32 	%r13463, %r13462, %r13461, 28;
	shf.r.wrap.b32 	%r13464, %r13461, %r13462, 28;
	mov.b64 	%rd20118, {%r13464, %r13463};
	shf.l.wrap.b32 	%r13465, %r13461, %r13462, 30;
	shf.l.wrap.b32 	%r13466, %r13462, %r13461, 30;
	mov.b64 	%rd20119, {%r13466, %r13465};
	xor.b64  	%rd20120, %rd20119, %rd20118;
	shf.l.wrap.b32 	%r13467, %r13461, %r13462, 25;
	shf.l.wrap.b32 	%r13468, %r13462, %r13461, 25;
	mov.b64 	%rd20121, {%r13468, %r13467};
	xor.b64  	%rd20122, %rd20120, %rd20121;
	xor.b64  	%rd20123, %rd20101, %rd20047;
	xor.b64  	%rd20124, %rd20101, %rd20074;
	and.b64  	%rd20125, %rd20124, %rd20123;
	xor.b64  	%rd20126, %rd20125, %rd20101;
	add.s64 	%rd20127, %rd20116, %rd20126;
	add.s64 	%rd20128, %rd20127, %rd20122;
	add.s32 	%r13469, %r14507, 9;
	mul.wide.s32 	%rd20129, %r13469, 8;
	add.s64 	%rd20130, %rd19886, %rd20129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13470,%dummy}, %rd20117;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13471}, %rd20117;
	}
	shf.r.wrap.b32 	%r13472, %r13471, %r13470, 14;
	shf.r.wrap.b32 	%r13473, %r13470, %r13471, 14;
	mov.b64 	%rd20131, {%r13473, %r13472};
	shf.r.wrap.b32 	%r13474, %r13471, %r13470, 18;
	shf.r.wrap.b32 	%r13475, %r13470, %r13471, 18;
	mov.b64 	%rd20132, {%r13475, %r13474};
	xor.b64  	%rd20133, %rd20132, %rd20131;
	shf.l.wrap.b32 	%r13476, %r13470, %r13471, 23;
	shf.l.wrap.b32 	%r13477, %r13471, %r13470, 23;
	mov.b64 	%rd20134, {%r13477, %r13476};
	xor.b64  	%rd20135, %rd20133, %rd20134;
	xor.b64  	%rd20136, %rd20090, %rd20063;
	and.b64  	%rd20137, %rd20117, %rd20136;
	xor.b64  	%rd20138, %rd20137, %rd20063;
	add.s64 	%rd20139, %rd20036, %rd21819;
	ld.const.u64 	%rd20140, [%rd20130];
	add.s64 	%rd20141, %rd20139, %rd20140;
	add.s64 	%rd20142, %rd20141, %rd20138;
	add.s64 	%rd20143, %rd20142, %rd20135;
	add.s64 	%rd20144, %rd20143, %rd20047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13478,%dummy}, %rd20128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13479}, %rd20128;
	}
	shf.r.wrap.b32 	%r13480, %r13479, %r13478, 28;
	shf.r.wrap.b32 	%r13481, %r13478, %r13479, 28;
	mov.b64 	%rd20145, {%r13481, %r13480};
	shf.l.wrap.b32 	%r13482, %r13478, %r13479, 30;
	shf.l.wrap.b32 	%r13483, %r13479, %r13478, 30;
	mov.b64 	%rd20146, {%r13483, %r13482};
	xor.b64  	%rd20147, %rd20146, %rd20145;
	shf.l.wrap.b32 	%r13484, %r13478, %r13479, 25;
	shf.l.wrap.b32 	%r13485, %r13479, %r13478, 25;
	mov.b64 	%rd20148, {%r13485, %r13484};
	xor.b64  	%rd20149, %rd20147, %rd20148;
	xor.b64  	%rd20150, %rd20128, %rd20074;
	xor.b64  	%rd20151, %rd20128, %rd20101;
	and.b64  	%rd20152, %rd20151, %rd20150;
	xor.b64  	%rd20153, %rd20152, %rd20128;
	add.s64 	%rd20154, %rd20143, %rd20153;
	add.s64 	%rd20155, %rd20154, %rd20149;
	add.s32 	%r13486, %r14507, 10;
	mul.wide.s32 	%rd20156, %r13486, 8;
	add.s64 	%rd20157, %rd19886, %rd20156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13487,%dummy}, %rd20144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13488}, %rd20144;
	}
	shf.r.wrap.b32 	%r13489, %r13488, %r13487, 14;
	shf.r.wrap.b32 	%r13490, %r13487, %r13488, 14;
	mov.b64 	%rd20158, {%r13490, %r13489};
	shf.r.wrap.b32 	%r13491, %r13488, %r13487, 18;
	shf.r.wrap.b32 	%r13492, %r13487, %r13488, 18;
	mov.b64 	%rd20159, {%r13492, %r13491};
	xor.b64  	%rd20160, %rd20159, %rd20158;
	shf.l.wrap.b32 	%r13493, %r13487, %r13488, 23;
	shf.l.wrap.b32 	%r13494, %r13488, %r13487, 23;
	mov.b64 	%rd20161, {%r13494, %r13493};
	xor.b64  	%rd20162, %rd20160, %rd20161;
	xor.b64  	%rd20163, %rd20117, %rd20090;
	and.b64  	%rd20164, %rd20144, %rd20163;
	xor.b64  	%rd20165, %rd20164, %rd20090;
	add.s64 	%rd20166, %rd20063, %rd21818;
	ld.const.u64 	%rd20167, [%rd20157];
	add.s64 	%rd20168, %rd20166, %rd20167;
	add.s64 	%rd20169, %rd20168, %rd20165;
	add.s64 	%rd20170, %rd20169, %rd20162;
	add.s64 	%rd20171, %rd20170, %rd20074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13495,%dummy}, %rd20155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13496}, %rd20155;
	}
	shf.r.wrap.b32 	%r13497, %r13496, %r13495, 28;
	shf.r.wrap.b32 	%r13498, %r13495, %r13496, 28;
	mov.b64 	%rd20172, {%r13498, %r13497};
	shf.l.wrap.b32 	%r13499, %r13495, %r13496, 30;
	shf.l.wrap.b32 	%r13500, %r13496, %r13495, 30;
	mov.b64 	%rd20173, {%r13500, %r13499};
	xor.b64  	%rd20174, %rd20173, %rd20172;
	shf.l.wrap.b32 	%r13501, %r13495, %r13496, 25;
	shf.l.wrap.b32 	%r13502, %r13496, %r13495, 25;
	mov.b64 	%rd20175, {%r13502, %r13501};
	xor.b64  	%rd20176, %rd20174, %rd20175;
	xor.b64  	%rd20177, %rd20155, %rd20101;
	xor.b64  	%rd20178, %rd20155, %rd20128;
	and.b64  	%rd20179, %rd20178, %rd20177;
	xor.b64  	%rd20180, %rd20179, %rd20155;
	add.s64 	%rd20181, %rd20170, %rd20180;
	add.s64 	%rd20182, %rd20181, %rd20176;
	add.s32 	%r13503, %r14507, 11;
	mul.wide.s32 	%rd20183, %r13503, 8;
	add.s64 	%rd20184, %rd19886, %rd20183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13504,%dummy}, %rd20171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13505}, %rd20171;
	}
	shf.r.wrap.b32 	%r13506, %r13505, %r13504, 14;
	shf.r.wrap.b32 	%r13507, %r13504, %r13505, 14;
	mov.b64 	%rd20185, {%r13507, %r13506};
	shf.r.wrap.b32 	%r13508, %r13505, %r13504, 18;
	shf.r.wrap.b32 	%r13509, %r13504, %r13505, 18;
	mov.b64 	%rd20186, {%r13509, %r13508};
	xor.b64  	%rd20187, %rd20186, %rd20185;
	shf.l.wrap.b32 	%r13510, %r13504, %r13505, 23;
	shf.l.wrap.b32 	%r13511, %r13505, %r13504, 23;
	mov.b64 	%rd20188, {%r13511, %r13510};
	xor.b64  	%rd20189, %rd20187, %rd20188;
	xor.b64  	%rd20190, %rd20144, %rd20117;
	and.b64  	%rd20191, %rd20171, %rd20190;
	xor.b64  	%rd20192, %rd20191, %rd20117;
	add.s64 	%rd20193, %rd20090, %rd21817;
	ld.const.u64 	%rd20194, [%rd20184];
	add.s64 	%rd20195, %rd20193, %rd20194;
	add.s64 	%rd20196, %rd20195, %rd20192;
	add.s64 	%rd20197, %rd20196, %rd20189;
	add.s64 	%rd20198, %rd20197, %rd20101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13512,%dummy}, %rd20182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13513}, %rd20182;
	}
	shf.r.wrap.b32 	%r13514, %r13513, %r13512, 28;
	shf.r.wrap.b32 	%r13515, %r13512, %r13513, 28;
	mov.b64 	%rd20199, {%r13515, %r13514};
	shf.l.wrap.b32 	%r13516, %r13512, %r13513, 30;
	shf.l.wrap.b32 	%r13517, %r13513, %r13512, 30;
	mov.b64 	%rd20200, {%r13517, %r13516};
	xor.b64  	%rd20201, %rd20200, %rd20199;
	shf.l.wrap.b32 	%r13518, %r13512, %r13513, 25;
	shf.l.wrap.b32 	%r13519, %r13513, %r13512, 25;
	mov.b64 	%rd20202, {%r13519, %r13518};
	xor.b64  	%rd20203, %rd20201, %rd20202;
	xor.b64  	%rd20204, %rd20182, %rd20128;
	xor.b64  	%rd20205, %rd20182, %rd20155;
	and.b64  	%rd20206, %rd20205, %rd20204;
	xor.b64  	%rd20207, %rd20206, %rd20182;
	add.s64 	%rd20208, %rd20197, %rd20207;
	add.s64 	%rd20209, %rd20208, %rd20203;
	add.s32 	%r13520, %r14507, 12;
	mul.wide.s32 	%rd20210, %r13520, 8;
	add.s64 	%rd20211, %rd19886, %rd20210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13521,%dummy}, %rd20198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13522}, %rd20198;
	}
	shf.r.wrap.b32 	%r13523, %r13522, %r13521, 14;
	shf.r.wrap.b32 	%r13524, %r13521, %r13522, 14;
	mov.b64 	%rd20212, {%r13524, %r13523};
	shf.r.wrap.b32 	%r13525, %r13522, %r13521, 18;
	shf.r.wrap.b32 	%r13526, %r13521, %r13522, 18;
	mov.b64 	%rd20213, {%r13526, %r13525};
	xor.b64  	%rd20214, %rd20213, %rd20212;
	shf.l.wrap.b32 	%r13527, %r13521, %r13522, 23;
	shf.l.wrap.b32 	%r13528, %r13522, %r13521, 23;
	mov.b64 	%rd20215, {%r13528, %r13527};
	xor.b64  	%rd20216, %rd20214, %rd20215;
	xor.b64  	%rd20217, %rd20171, %rd20144;
	and.b64  	%rd20218, %rd20198, %rd20217;
	xor.b64  	%rd20219, %rd20218, %rd20144;
	add.s64 	%rd20220, %rd20117, %rd21816;
	ld.const.u64 	%rd20221, [%rd20211];
	add.s64 	%rd20222, %rd20220, %rd20221;
	add.s64 	%rd20223, %rd20222, %rd20219;
	add.s64 	%rd20224, %rd20223, %rd20216;
	add.s64 	%rd21828, %rd20224, %rd20128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13529,%dummy}, %rd20209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13530}, %rd20209;
	}
	shf.r.wrap.b32 	%r13531, %r13530, %r13529, 28;
	shf.r.wrap.b32 	%r13532, %r13529, %r13530, 28;
	mov.b64 	%rd20225, {%r13532, %r13531};
	shf.l.wrap.b32 	%r13533, %r13529, %r13530, 30;
	shf.l.wrap.b32 	%r13534, %r13530, %r13529, 30;
	mov.b64 	%rd20226, {%r13534, %r13533};
	xor.b64  	%rd20227, %rd20226, %rd20225;
	shf.l.wrap.b32 	%r13535, %r13529, %r13530, 25;
	shf.l.wrap.b32 	%r13536, %r13530, %r13529, 25;
	mov.b64 	%rd20228, {%r13536, %r13535};
	xor.b64  	%rd20229, %rd20227, %rd20228;
	xor.b64  	%rd20230, %rd20209, %rd20155;
	xor.b64  	%rd20231, %rd20209, %rd20182;
	and.b64  	%rd20232, %rd20231, %rd20230;
	xor.b64  	%rd20233, %rd20232, %rd20209;
	add.s64 	%rd20234, %rd20224, %rd20233;
	add.s64 	%rd21824, %rd20234, %rd20229;
	add.s32 	%r13537, %r14507, 13;
	mul.wide.s32 	%rd20235, %r13537, 8;
	add.s64 	%rd20236, %rd19886, %rd20235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13538,%dummy}, %rd21828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13539}, %rd21828;
	}
	shf.r.wrap.b32 	%r13540, %r13539, %r13538, 14;
	shf.r.wrap.b32 	%r13541, %r13538, %r13539, 14;
	mov.b64 	%rd20237, {%r13541, %r13540};
	shf.r.wrap.b32 	%r13542, %r13539, %r13538, 18;
	shf.r.wrap.b32 	%r13543, %r13538, %r13539, 18;
	mov.b64 	%rd20238, {%r13543, %r13542};
	xor.b64  	%rd20239, %rd20238, %rd20237;
	shf.l.wrap.b32 	%r13544, %r13538, %r13539, 23;
	shf.l.wrap.b32 	%r13545, %r13539, %r13538, 23;
	mov.b64 	%rd20240, {%r13545, %r13544};
	xor.b64  	%rd20241, %rd20239, %rd20240;
	xor.b64  	%rd20242, %rd20198, %rd20171;
	and.b64  	%rd20243, %rd21828, %rd20242;
	xor.b64  	%rd20244, %rd20243, %rd20171;
	add.s64 	%rd20245, %rd20144, %rd21815;
	ld.const.u64 	%rd20246, [%rd20236];
	add.s64 	%rd20247, %rd20245, %rd20246;
	add.s64 	%rd20248, %rd20247, %rd20244;
	add.s64 	%rd20249, %rd20248, %rd20241;
	add.s64 	%rd21827, %rd20249, %rd20155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13546,%dummy}, %rd21824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13547}, %rd21824;
	}
	shf.r.wrap.b32 	%r13548, %r13547, %r13546, 28;
	shf.r.wrap.b32 	%r13549, %r13546, %r13547, 28;
	mov.b64 	%rd20250, {%r13549, %r13548};
	shf.l.wrap.b32 	%r13550, %r13546, %r13547, 30;
	shf.l.wrap.b32 	%r13551, %r13547, %r13546, 30;
	mov.b64 	%rd20251, {%r13551, %r13550};
	xor.b64  	%rd20252, %rd20251, %rd20250;
	shf.l.wrap.b32 	%r13552, %r13546, %r13547, 25;
	shf.l.wrap.b32 	%r13553, %r13547, %r13546, 25;
	mov.b64 	%rd20253, {%r13553, %r13552};
	xor.b64  	%rd20254, %rd20252, %rd20253;
	xor.b64  	%rd20255, %rd21824, %rd20182;
	xor.b64  	%rd20256, %rd21824, %rd20209;
	and.b64  	%rd20257, %rd20256, %rd20255;
	xor.b64  	%rd20258, %rd20257, %rd21824;
	add.s64 	%rd20259, %rd20249, %rd20258;
	add.s64 	%rd21823, %rd20259, %rd20254;
	add.s32 	%r13554, %r14507, 14;
	mul.wide.s32 	%rd20260, %r13554, 8;
	add.s64 	%rd20261, %rd19886, %rd20260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13555,%dummy}, %rd21827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13556}, %rd21827;
	}
	shf.r.wrap.b32 	%r13557, %r13556, %r13555, 14;
	shf.r.wrap.b32 	%r13558, %r13555, %r13556, 14;
	mov.b64 	%rd20262, {%r13558, %r13557};
	shf.r.wrap.b32 	%r13559, %r13556, %r13555, 18;
	shf.r.wrap.b32 	%r13560, %r13555, %r13556, 18;
	mov.b64 	%rd20263, {%r13560, %r13559};
	xor.b64  	%rd20264, %rd20263, %rd20262;
	shf.l.wrap.b32 	%r13561, %r13555, %r13556, 23;
	shf.l.wrap.b32 	%r13562, %r13556, %r13555, 23;
	mov.b64 	%rd20265, {%r13562, %r13561};
	xor.b64  	%rd20266, %rd20264, %rd20265;
	xor.b64  	%rd20267, %rd21828, %rd20198;
	and.b64  	%rd20268, %rd21827, %rd20267;
	xor.b64  	%rd20269, %rd20268, %rd20198;
	add.s64 	%rd20270, %rd20171, %rd21814;
	ld.const.u64 	%rd20271, [%rd20261];
	add.s64 	%rd20272, %rd20270, %rd20271;
	add.s64 	%rd20273, %rd20272, %rd20269;
	add.s64 	%rd20274, %rd20273, %rd20266;
	add.s64 	%rd21826, %rd20274, %rd20182;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13563,%dummy}, %rd21823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13564}, %rd21823;
	}
	shf.r.wrap.b32 	%r13565, %r13564, %r13563, 28;
	shf.r.wrap.b32 	%r13566, %r13563, %r13564, 28;
	mov.b64 	%rd20275, {%r13566, %r13565};
	shf.l.wrap.b32 	%r13567, %r13563, %r13564, 30;
	shf.l.wrap.b32 	%r13568, %r13564, %r13563, 30;
	mov.b64 	%rd20276, {%r13568, %r13567};
	xor.b64  	%rd20277, %rd20276, %rd20275;
	shf.l.wrap.b32 	%r13569, %r13563, %r13564, 25;
	shf.l.wrap.b32 	%r13570, %r13564, %r13563, 25;
	mov.b64 	%rd20278, {%r13570, %r13569};
	xor.b64  	%rd20279, %rd20277, %rd20278;
	xor.b64  	%rd20280, %rd21823, %rd20209;
	xor.b64  	%rd20281, %rd21823, %rd21824;
	and.b64  	%rd20282, %rd20281, %rd20280;
	xor.b64  	%rd20283, %rd20282, %rd21823;
	add.s64 	%rd20284, %rd20274, %rd20283;
	add.s64 	%rd21822, %rd20284, %rd20279;
	add.s32 	%r13571, %r14507, 15;
	mul.wide.s32 	%rd20285, %r13571, 8;
	add.s64 	%rd20286, %rd19886, %rd20285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13572,%dummy}, %rd21826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13573}, %rd21826;
	}
	shf.r.wrap.b32 	%r13574, %r13573, %r13572, 14;
	shf.r.wrap.b32 	%r13575, %r13572, %r13573, 14;
	mov.b64 	%rd20287, {%r13575, %r13574};
	shf.r.wrap.b32 	%r13576, %r13573, %r13572, 18;
	shf.r.wrap.b32 	%r13577, %r13572, %r13573, 18;
	mov.b64 	%rd20288, {%r13577, %r13576};
	xor.b64  	%rd20289, %rd20288, %rd20287;
	shf.l.wrap.b32 	%r13578, %r13572, %r13573, 23;
	shf.l.wrap.b32 	%r13579, %r13573, %r13572, 23;
	mov.b64 	%rd20290, {%r13579, %r13578};
	xor.b64  	%rd20291, %rd20289, %rd20290;
	xor.b64  	%rd20292, %rd21827, %rd21828;
	and.b64  	%rd20293, %rd21826, %rd20292;
	xor.b64  	%rd20294, %rd20293, %rd21828;
	add.s64 	%rd20295, %rd20198, %rd21813;
	ld.const.u64 	%rd20296, [%rd20286];
	add.s64 	%rd20297, %rd20295, %rd20296;
	add.s64 	%rd20298, %rd20297, %rd20294;
	add.s64 	%rd20299, %rd20298, %rd20291;
	add.s64 	%rd21825, %rd20299, %rd20209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13580,%dummy}, %rd21822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13581}, %rd21822;
	}
	shf.r.wrap.b32 	%r13582, %r13581, %r13580, 28;
	shf.r.wrap.b32 	%r13583, %r13580, %r13581, 28;
	mov.b64 	%rd20300, {%r13583, %r13582};
	shf.l.wrap.b32 	%r13584, %r13580, %r13581, 30;
	shf.l.wrap.b32 	%r13585, %r13581, %r13580, 30;
	mov.b64 	%rd20301, {%r13585, %r13584};
	xor.b64  	%rd20302, %rd20301, %rd20300;
	shf.l.wrap.b32 	%r13586, %r13580, %r13581, 25;
	shf.l.wrap.b32 	%r13587, %r13581, %r13580, 25;
	mov.b64 	%rd20303, {%r13587, %r13586};
	xor.b64  	%rd20304, %rd20302, %rd20303;
	xor.b64  	%rd20305, %rd21822, %rd21824;
	xor.b64  	%rd20306, %rd21822, %rd21823;
	and.b64  	%rd20307, %rd20306, %rd20305;
	xor.b64  	%rd20308, %rd20307, %rd21822;
	add.s64 	%rd20309, %rd20299, %rd20308;
	add.s64 	%rd21821, %rd20309, %rd20304;
	add.s32 	%r14507, %r14507, 16;
	setp.lt.s32	%p219, %r14507, 80;
	@%p219 bra 	BB1_349;

	add.s64 	%rd21844, %rd1623, %rd21821;
	st.local.u64 	[%rd1], %rd21844;
	add.s64 	%rd21843, %rd1625, %rd21822;
	st.local.u64 	[%rd1+8], %rd21843;
	add.s64 	%rd21842, %rd1624, %rd21823;
	st.local.u64 	[%rd1+16], %rd21842;
	add.s64 	%rd21841, %rd1622, %rd21824;
	st.local.u64 	[%rd1+24], %rd21841;
	add.s64 	%rd21840, %rd1618, %rd21825;
	st.local.u64 	[%rd1+32], %rd21840;
	add.s64 	%rd21839, %rd1620, %rd21826;
	st.local.u64 	[%rd1+40], %rd21839;
	add.s64 	%rd21838, %rd1619, %rd21827;
	st.local.u64 	[%rd1+48], %rd21838;
	add.s64 	%rd21837, %rd1621, %rd21828;
	st.local.u64 	[%rd1+56], %rd21837;
	mov.u64 	%rd21845, 0;
	st.local.u64 	[%rd179], %rd21845;
	st.local.u64 	[%rd265], %rd21845;
	st.local.u64 	[%rd265+8], %rd21845;
	st.local.u64 	[%rd265+16], %rd21845;
	st.local.u64 	[%rd265+24], %rd21845;
	st.local.u64 	[%rd265+32], %rd21845;
	st.local.u64 	[%rd265+40], %rd21845;
	st.local.u64 	[%rd265+48], %rd21845;
	st.local.u64 	[%rd265+56], %rd21845;
	st.local.u64 	[%rd265+64], %rd21845;
	st.local.u64 	[%rd265+72], %rd21845;
	st.local.u64 	[%rd265+80], %rd21845;
	st.local.u64 	[%rd265+88], %rd21845;
	st.local.u64 	[%rd265+96], %rd21845;
	st.local.u64 	[%rd265+104], %rd21845;
	st.local.u64 	[%rd265+112], %rd21845;
	mov.u64 	%rd21846, %rd21845;
	mov.u64 	%rd21847, %rd21845;
	mov.u64 	%rd21848, %rd21845;
	mov.u64 	%rd21849, %rd21845;
	mov.u64 	%rd21850, %rd21845;
	mov.u64 	%rd21851, %rd21845;
	mov.u64 	%rd21852, %rd21845;
	mov.u64 	%rd21853, %rd21845;
	mov.u64 	%rd21854, %rd21845;
	mov.u64 	%rd21855, %rd21845;
	mov.u64 	%rd21856, %rd21845;
	mov.u64 	%rd21857, %rd21845;
	mov.u64 	%rd21858, %rd21845;
	mov.u64 	%rd21859, %rd21845;
	bra.uni 	BB1_351;

BB1_347:
	ld.local.u64 	%rd21858, [%rd265];
	ld.local.u64 	%rd21857, [%rd265+8];
	ld.local.u64 	%rd21856, [%rd265+16];
	ld.local.u64 	%rd21855, [%rd265+24];
	ld.local.u64 	%rd21854, [%rd265+32];
	ld.local.u64 	%rd21853, [%rd265+40];
	ld.local.u64 	%rd21852, [%rd265+48];
	ld.local.u64 	%rd21851, [%rd265+56];
	ld.local.u64 	%rd21850, [%rd265+64];
	ld.local.u64 	%rd21849, [%rd265+72];
	ld.local.u64 	%rd21848, [%rd265+80];
	ld.local.u64 	%rd21847, [%rd265+88];
	ld.local.u64 	%rd21846, [%rd265+96];
	ld.local.u64 	%rd21845, [%rd265+104];
	ld.local.u64 	%rd21844, [%rd1];
	ld.local.u64 	%rd21843, [%rd1+8];
	ld.local.u64 	%rd21842, [%rd1+16];
	ld.local.u64 	%rd21841, [%rd1+24];
	ld.local.u64 	%rd21840, [%rd1+32];
	ld.local.u64 	%rd21839, [%rd1+40];
	ld.local.u64 	%rd21838, [%rd1+48];
	ld.local.u64 	%rd21837, [%rd1+56];

BB1_351:
	ld.local.u32 	%r13589, [%rd1+192];
	shl.b32 	%r13590, %r13589, 3;
	cvt.s64.s32	%rd20326, %r13590;
	st.local.u64 	[%rd265+112], %rd20326;
	shr.u64 	%rd20327, %rd21859, 32;
	shr.u64 	%rd20328, %rd21858, 32;
	shr.u64 	%rd20329, %rd21857, 32;
	shr.u64 	%rd20330, %rd21856, 32;
	shr.u64 	%rd20331, %rd21855, 32;
	shr.u64 	%rd20332, %rd21854, 32;
	shr.u64 	%rd20333, %rd21853, 32;
	shr.u64 	%rd20334, %rd21852, 32;
	shr.u64 	%rd20335, %rd21851, 32;
	shr.u64 	%rd20336, %rd21850, 32;
	shr.u64 	%rd20337, %rd21849, 32;
	shr.u64 	%rd20338, %rd21848, 32;
	shr.u64 	%rd20339, %rd21847, 32;
	shr.u64 	%rd20340, %rd21846, 32;
	shr.u64 	%rd20341, %rd21845, 32;
	shr.u64 	%rd20342, %rd20326, 32;
	bfi.b64 	%rd21877, %rd20327, %rd21859, 32, 32;
	bfi.b64 	%rd21878, %rd20328, %rd21858, 32, 32;
	bfi.b64 	%rd21879, %rd20329, %rd21857, 32, 32;
	bfi.b64 	%rd21880, %rd20330, %rd21856, 32, 32;
	bfi.b64 	%rd21881, %rd20331, %rd21855, 32, 32;
	bfi.b64 	%rd21882, %rd20332, %rd21854, 32, 32;
	bfi.b64 	%rd21883, %rd20333, %rd21853, 32, 32;
	bfi.b64 	%rd21884, %rd20334, %rd21852, 32, 32;
	bfi.b64 	%rd21868, %rd20335, %rd21851, 32, 32;
	bfi.b64 	%rd21867, %rd20336, %rd21850, 32, 32;
	bfi.b64 	%rd21866, %rd20337, %rd21849, 32, 32;
	bfi.b64 	%rd21865, %rd20338, %rd21848, 32, 32;
	bfi.b64 	%rd21864, %rd20339, %rd21847, 32, 32;
	bfi.b64 	%rd21863, %rd20340, %rd21846, 32, 32;
	bfi.b64 	%rd21862, %rd20341, %rd21845, 32, 32;
	cvt.u32.u64	%r13591, %rd20342;
	mov.b64	%rd21861, {%r13590, %r13591};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13592,%dummy}, %rd21840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13593}, %rd21840;
	}
	shf.r.wrap.b32 	%r13594, %r13593, %r13592, 18;
	shf.r.wrap.b32 	%r13595, %r13592, %r13593, 18;
	mov.b64 	%rd20343, {%r13595, %r13594};
	shf.r.wrap.b32 	%r13596, %r13593, %r13592, 14;
	shf.r.wrap.b32 	%r13597, %r13592, %r13593, 14;
	mov.b64 	%rd20344, {%r13597, %r13596};
	xor.b64  	%rd20345, %rd20343, %rd20344;
	shf.l.wrap.b32 	%r13598, %r13592, %r13593, 23;
	shf.l.wrap.b32 	%r13599, %r13593, %r13592, 23;
	mov.b64 	%rd20346, {%r13599, %r13598};
	xor.b64  	%rd20347, %rd20345, %rd20346;
	xor.b64  	%rd20348, %rd21838, %rd21839;
	and.b64  	%rd20349, %rd20348, %rd21840;
	xor.b64  	%rd20350, %rd20349, %rd21838;
	add.s64 	%rd20351, %rd21837, %rd21877;
	add.s64 	%rd20352, %rd20351, %rd21452;
	add.s64 	%rd20353, %rd20352, %rd20350;
	add.s64 	%rd20354, %rd20353, %rd20347;
	add.s64 	%rd20355, %rd20354, %rd21841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13600}, %rd21844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13601,%dummy}, %rd21844;
	}
	shf.l.wrap.b32 	%r13602, %r13601, %r13600, 30;
	shf.l.wrap.b32 	%r13603, %r13600, %r13601, 30;
	mov.b64 	%rd20356, {%r13603, %r13602};
	shf.r.wrap.b32 	%r13604, %r13600, %r13601, 28;
	shf.r.wrap.b32 	%r13605, %r13601, %r13600, 28;
	mov.b64 	%rd20357, {%r13605, %r13604};
	xor.b64  	%rd20358, %rd20356, %rd20357;
	shf.l.wrap.b32 	%r13606, %r13601, %r13600, 25;
	shf.l.wrap.b32 	%r13607, %r13600, %r13601, 25;
	mov.b64 	%rd20359, {%r13607, %r13606};
	xor.b64  	%rd20360, %rd20358, %rd20359;
	xor.b64  	%rd20361, %rd21843, %rd21844;
	xor.b64  	%rd20362, %rd21842, %rd21844;
	and.b64  	%rd20363, %rd20362, %rd20361;
	xor.b64  	%rd20364, %rd20363, %rd21844;
	add.s64 	%rd20365, %rd20354, %rd20364;
	add.s64 	%rd20366, %rd20365, %rd20360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13608,%dummy}, %rd20355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13609}, %rd20355;
	}
	shf.r.wrap.b32 	%r13610, %r13609, %r13608, 14;
	shf.r.wrap.b32 	%r13611, %r13608, %r13609, 14;
	mov.b64 	%rd20367, {%r13611, %r13610};
	shf.r.wrap.b32 	%r13612, %r13609, %r13608, 18;
	shf.r.wrap.b32 	%r13613, %r13608, %r13609, 18;
	mov.b64 	%rd20368, {%r13613, %r13612};
	xor.b64  	%rd20369, %rd20368, %rd20367;
	shf.l.wrap.b32 	%r13614, %r13608, %r13609, 23;
	shf.l.wrap.b32 	%r13615, %r13609, %r13608, 23;
	mov.b64 	%rd20370, {%r13615, %r13614};
	xor.b64  	%rd20371, %rd20369, %rd20370;
	xor.b64  	%rd20372, %rd21839, %rd21840;
	and.b64  	%rd20373, %rd20355, %rd20372;
	xor.b64  	%rd20374, %rd20373, %rd21839;
	add.s64 	%rd20375, %rd21838, %rd21878;
	add.s64 	%rd20376, %rd20375, %rd21451;
	add.s64 	%rd20377, %rd20376, %rd20374;
	add.s64 	%rd20378, %rd20377, %rd20371;
	add.s64 	%rd20379, %rd20378, %rd21842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13616,%dummy}, %rd20366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13617}, %rd20366;
	}
	shf.r.wrap.b32 	%r13618, %r13617, %r13616, 28;
	shf.r.wrap.b32 	%r13619, %r13616, %r13617, 28;
	mov.b64 	%rd20380, {%r13619, %r13618};
	shf.l.wrap.b32 	%r13620, %r13616, %r13617, 30;
	shf.l.wrap.b32 	%r13621, %r13617, %r13616, 30;
	mov.b64 	%rd20381, {%r13621, %r13620};
	xor.b64  	%rd20382, %rd20381, %rd20380;
	shf.l.wrap.b32 	%r13622, %r13616, %r13617, 25;
	shf.l.wrap.b32 	%r13623, %r13617, %r13616, 25;
	mov.b64 	%rd20383, {%r13623, %r13622};
	xor.b64  	%rd20384, %rd20382, %rd20383;
	xor.b64  	%rd20385, %rd20366, %rd21843;
	xor.b64  	%rd20386, %rd20366, %rd21844;
	and.b64  	%rd20387, %rd20386, %rd20385;
	xor.b64  	%rd20388, %rd20387, %rd20366;
	add.s64 	%rd20389, %rd20378, %rd20388;
	add.s64 	%rd20390, %rd20389, %rd20384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13624,%dummy}, %rd20379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13625}, %rd20379;
	}
	shf.r.wrap.b32 	%r13626, %r13625, %r13624, 14;
	shf.r.wrap.b32 	%r13627, %r13624, %r13625, 14;
	mov.b64 	%rd20391, {%r13627, %r13626};
	shf.r.wrap.b32 	%r13628, %r13625, %r13624, 18;
	shf.r.wrap.b32 	%r13629, %r13624, %r13625, 18;
	mov.b64 	%rd20392, {%r13629, %r13628};
	xor.b64  	%rd20393, %rd20392, %rd20391;
	shf.l.wrap.b32 	%r13630, %r13624, %r13625, 23;
	shf.l.wrap.b32 	%r13631, %r13625, %r13624, 23;
	mov.b64 	%rd20394, {%r13631, %r13630};
	xor.b64  	%rd20395, %rd20393, %rd20394;
	xor.b64  	%rd20396, %rd20355, %rd21840;
	and.b64  	%rd20397, %rd20379, %rd20396;
	xor.b64  	%rd20398, %rd20397, %rd21840;
	add.s64 	%rd20399, %rd21839, %rd21879;
	add.s64 	%rd20400, %rd20399, %rd21450;
	add.s64 	%rd20401, %rd20400, %rd20398;
	add.s64 	%rd20402, %rd20401, %rd20395;
	add.s64 	%rd20403, %rd20402, %rd21843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13632,%dummy}, %rd20390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13633}, %rd20390;
	}
	shf.r.wrap.b32 	%r13634, %r13633, %r13632, 28;
	shf.r.wrap.b32 	%r13635, %r13632, %r13633, 28;
	mov.b64 	%rd20404, {%r13635, %r13634};
	shf.l.wrap.b32 	%r13636, %r13632, %r13633, 30;
	shf.l.wrap.b32 	%r13637, %r13633, %r13632, 30;
	mov.b64 	%rd20405, {%r13637, %r13636};
	xor.b64  	%rd20406, %rd20405, %rd20404;
	shf.l.wrap.b32 	%r13638, %r13632, %r13633, 25;
	shf.l.wrap.b32 	%r13639, %r13633, %r13632, 25;
	mov.b64 	%rd20407, {%r13639, %r13638};
	xor.b64  	%rd20408, %rd20406, %rd20407;
	xor.b64  	%rd20409, %rd20390, %rd21844;
	xor.b64  	%rd20410, %rd20390, %rd20366;
	and.b64  	%rd20411, %rd20410, %rd20409;
	xor.b64  	%rd20412, %rd20411, %rd20390;
	add.s64 	%rd20413, %rd20402, %rd20412;
	add.s64 	%rd20414, %rd20413, %rd20408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13640,%dummy}, %rd20403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13641}, %rd20403;
	}
	shf.r.wrap.b32 	%r13642, %r13641, %r13640, 14;
	shf.r.wrap.b32 	%r13643, %r13640, %r13641, 14;
	mov.b64 	%rd20415, {%r13643, %r13642};
	shf.r.wrap.b32 	%r13644, %r13641, %r13640, 18;
	shf.r.wrap.b32 	%r13645, %r13640, %r13641, 18;
	mov.b64 	%rd20416, {%r13645, %r13644};
	xor.b64  	%rd20417, %rd20416, %rd20415;
	shf.l.wrap.b32 	%r13646, %r13640, %r13641, 23;
	shf.l.wrap.b32 	%r13647, %r13641, %r13640, 23;
	mov.b64 	%rd20418, {%r13647, %r13646};
	xor.b64  	%rd20419, %rd20417, %rd20418;
	xor.b64  	%rd20420, %rd20379, %rd20355;
	and.b64  	%rd20421, %rd20403, %rd20420;
	xor.b64  	%rd20422, %rd20421, %rd20355;
	add.s64 	%rd20423, %rd21840, %rd21880;
	add.s64 	%rd20424, %rd20423, %rd21449;
	add.s64 	%rd20425, %rd20424, %rd20422;
	add.s64 	%rd20426, %rd20425, %rd20419;
	add.s64 	%rd20427, %rd20426, %rd21844;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13648,%dummy}, %rd20414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13649}, %rd20414;
	}
	shf.r.wrap.b32 	%r13650, %r13649, %r13648, 28;
	shf.r.wrap.b32 	%r13651, %r13648, %r13649, 28;
	mov.b64 	%rd20428, {%r13651, %r13650};
	shf.l.wrap.b32 	%r13652, %r13648, %r13649, 30;
	shf.l.wrap.b32 	%r13653, %r13649, %r13648, 30;
	mov.b64 	%rd20429, {%r13653, %r13652};
	xor.b64  	%rd20430, %rd20429, %rd20428;
	shf.l.wrap.b32 	%r13654, %r13648, %r13649, 25;
	shf.l.wrap.b32 	%r13655, %r13649, %r13648, 25;
	mov.b64 	%rd20431, {%r13655, %r13654};
	xor.b64  	%rd20432, %rd20430, %rd20431;
	xor.b64  	%rd20433, %rd20414, %rd20366;
	xor.b64  	%rd20434, %rd20414, %rd20390;
	and.b64  	%rd20435, %rd20434, %rd20433;
	xor.b64  	%rd20436, %rd20435, %rd20414;
	add.s64 	%rd20437, %rd20426, %rd20436;
	add.s64 	%rd20438, %rd20437, %rd20432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13656,%dummy}, %rd20427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13657}, %rd20427;
	}
	shf.r.wrap.b32 	%r13658, %r13657, %r13656, 14;
	shf.r.wrap.b32 	%r13659, %r13656, %r13657, 14;
	mov.b64 	%rd20439, {%r13659, %r13658};
	shf.r.wrap.b32 	%r13660, %r13657, %r13656, 18;
	shf.r.wrap.b32 	%r13661, %r13656, %r13657, 18;
	mov.b64 	%rd20440, {%r13661, %r13660};
	xor.b64  	%rd20441, %rd20440, %rd20439;
	shf.l.wrap.b32 	%r13662, %r13656, %r13657, 23;
	shf.l.wrap.b32 	%r13663, %r13657, %r13656, 23;
	mov.b64 	%rd20442, {%r13663, %r13662};
	xor.b64  	%rd20443, %rd20441, %rd20442;
	xor.b64  	%rd20444, %rd20403, %rd20379;
	and.b64  	%rd20445, %rd20427, %rd20444;
	xor.b64  	%rd20446, %rd20445, %rd20379;
	add.s64 	%rd20447, %rd20355, %rd21881;
	add.s64 	%rd20448, %rd20447, %rd21448;
	add.s64 	%rd20449, %rd20448, %rd20446;
	add.s64 	%rd20450, %rd20449, %rd20443;
	add.s64 	%rd20451, %rd20450, %rd20366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13664,%dummy}, %rd20438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13665}, %rd20438;
	}
	shf.r.wrap.b32 	%r13666, %r13665, %r13664, 28;
	shf.r.wrap.b32 	%r13667, %r13664, %r13665, 28;
	mov.b64 	%rd20452, {%r13667, %r13666};
	shf.l.wrap.b32 	%r13668, %r13664, %r13665, 30;
	shf.l.wrap.b32 	%r13669, %r13665, %r13664, 30;
	mov.b64 	%rd20453, {%r13669, %r13668};
	xor.b64  	%rd20454, %rd20453, %rd20452;
	shf.l.wrap.b32 	%r13670, %r13664, %r13665, 25;
	shf.l.wrap.b32 	%r13671, %r13665, %r13664, 25;
	mov.b64 	%rd20455, {%r13671, %r13670};
	xor.b64  	%rd20456, %rd20454, %rd20455;
	xor.b64  	%rd20457, %rd20438, %rd20390;
	xor.b64  	%rd20458, %rd20438, %rd20414;
	and.b64  	%rd20459, %rd20458, %rd20457;
	xor.b64  	%rd20460, %rd20459, %rd20438;
	add.s64 	%rd20461, %rd20450, %rd20460;
	add.s64 	%rd20462, %rd20461, %rd20456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13672,%dummy}, %rd20451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13673}, %rd20451;
	}
	shf.r.wrap.b32 	%r13674, %r13673, %r13672, 14;
	shf.r.wrap.b32 	%r13675, %r13672, %r13673, 14;
	mov.b64 	%rd20463, {%r13675, %r13674};
	shf.r.wrap.b32 	%r13676, %r13673, %r13672, 18;
	shf.r.wrap.b32 	%r13677, %r13672, %r13673, 18;
	mov.b64 	%rd20464, {%r13677, %r13676};
	xor.b64  	%rd20465, %rd20464, %rd20463;
	shf.l.wrap.b32 	%r13678, %r13672, %r13673, 23;
	shf.l.wrap.b32 	%r13679, %r13673, %r13672, 23;
	mov.b64 	%rd20466, {%r13679, %r13678};
	xor.b64  	%rd20467, %rd20465, %rd20466;
	xor.b64  	%rd20468, %rd20427, %rd20403;
	and.b64  	%rd20469, %rd20451, %rd20468;
	xor.b64  	%rd20470, %rd20469, %rd20403;
	add.s64 	%rd20471, %rd20379, %rd21882;
	add.s64 	%rd20472, %rd20471, %rd21447;
	add.s64 	%rd20473, %rd20472, %rd20470;
	add.s64 	%rd20474, %rd20473, %rd20467;
	add.s64 	%rd20475, %rd20474, %rd20390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13680,%dummy}, %rd20462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13681}, %rd20462;
	}
	shf.r.wrap.b32 	%r13682, %r13681, %r13680, 28;
	shf.r.wrap.b32 	%r13683, %r13680, %r13681, 28;
	mov.b64 	%rd20476, {%r13683, %r13682};
	shf.l.wrap.b32 	%r13684, %r13680, %r13681, 30;
	shf.l.wrap.b32 	%r13685, %r13681, %r13680, 30;
	mov.b64 	%rd20477, {%r13685, %r13684};
	xor.b64  	%rd20478, %rd20477, %rd20476;
	shf.l.wrap.b32 	%r13686, %r13680, %r13681, 25;
	shf.l.wrap.b32 	%r13687, %r13681, %r13680, 25;
	mov.b64 	%rd20479, {%r13687, %r13686};
	xor.b64  	%rd20480, %rd20478, %rd20479;
	xor.b64  	%rd20481, %rd20462, %rd20414;
	xor.b64  	%rd20482, %rd20462, %rd20438;
	and.b64  	%rd20483, %rd20482, %rd20481;
	xor.b64  	%rd20484, %rd20483, %rd20462;
	add.s64 	%rd20485, %rd20474, %rd20484;
	add.s64 	%rd20486, %rd20485, %rd20480;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13688,%dummy}, %rd20475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13689}, %rd20475;
	}
	shf.r.wrap.b32 	%r13690, %r13689, %r13688, 14;
	shf.r.wrap.b32 	%r13691, %r13688, %r13689, 14;
	mov.b64 	%rd20487, {%r13691, %r13690};
	shf.r.wrap.b32 	%r13692, %r13689, %r13688, 18;
	shf.r.wrap.b32 	%r13693, %r13688, %r13689, 18;
	mov.b64 	%rd20488, {%r13693, %r13692};
	xor.b64  	%rd20489, %rd20488, %rd20487;
	shf.l.wrap.b32 	%r13694, %r13688, %r13689, 23;
	shf.l.wrap.b32 	%r13695, %r13689, %r13688, 23;
	mov.b64 	%rd20490, {%r13695, %r13694};
	xor.b64  	%rd20491, %rd20489, %rd20490;
	xor.b64  	%rd20492, %rd20451, %rd20427;
	and.b64  	%rd20493, %rd20475, %rd20492;
	xor.b64  	%rd20494, %rd20493, %rd20427;
	add.s64 	%rd20495, %rd20403, %rd21883;
	add.s64 	%rd20496, %rd20495, %rd21446;
	add.s64 	%rd20497, %rd20496, %rd20494;
	add.s64 	%rd20498, %rd20497, %rd20491;
	add.s64 	%rd20499, %rd20498, %rd20414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13696,%dummy}, %rd20486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13697}, %rd20486;
	}
	shf.r.wrap.b32 	%r13698, %r13697, %r13696, 28;
	shf.r.wrap.b32 	%r13699, %r13696, %r13697, 28;
	mov.b64 	%rd20500, {%r13699, %r13698};
	shf.l.wrap.b32 	%r13700, %r13696, %r13697, 30;
	shf.l.wrap.b32 	%r13701, %r13697, %r13696, 30;
	mov.b64 	%rd20501, {%r13701, %r13700};
	xor.b64  	%rd20502, %rd20501, %rd20500;
	shf.l.wrap.b32 	%r13702, %r13696, %r13697, 25;
	shf.l.wrap.b32 	%r13703, %r13697, %r13696, 25;
	mov.b64 	%rd20503, {%r13703, %r13702};
	xor.b64  	%rd20504, %rd20502, %rd20503;
	xor.b64  	%rd20505, %rd20486, %rd20438;
	xor.b64  	%rd20506, %rd20486, %rd20462;
	and.b64  	%rd20507, %rd20506, %rd20505;
	xor.b64  	%rd20508, %rd20507, %rd20486;
	add.s64 	%rd20509, %rd20498, %rd20508;
	add.s64 	%rd20510, %rd20509, %rd20504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13704,%dummy}, %rd20499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13705}, %rd20499;
	}
	shf.r.wrap.b32 	%r13706, %r13705, %r13704, 14;
	shf.r.wrap.b32 	%r13707, %r13704, %r13705, 14;
	mov.b64 	%rd20511, {%r13707, %r13706};
	shf.r.wrap.b32 	%r13708, %r13705, %r13704, 18;
	shf.r.wrap.b32 	%r13709, %r13704, %r13705, 18;
	mov.b64 	%rd20512, {%r13709, %r13708};
	xor.b64  	%rd20513, %rd20512, %rd20511;
	shf.l.wrap.b32 	%r13710, %r13704, %r13705, 23;
	shf.l.wrap.b32 	%r13711, %r13705, %r13704, 23;
	mov.b64 	%rd20514, {%r13711, %r13710};
	xor.b64  	%rd20515, %rd20513, %rd20514;
	xor.b64  	%rd20516, %rd20475, %rd20451;
	and.b64  	%rd20517, %rd20499, %rd20516;
	xor.b64  	%rd20518, %rd20517, %rd20451;
	add.s64 	%rd20519, %rd20427, %rd21884;
	add.s64 	%rd20520, %rd20519, %rd21445;
	add.s64 	%rd20521, %rd20520, %rd20518;
	add.s64 	%rd20522, %rd20521, %rd20515;
	add.s64 	%rd20523, %rd20522, %rd20438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13712,%dummy}, %rd20510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13713}, %rd20510;
	}
	shf.r.wrap.b32 	%r13714, %r13713, %r13712, 28;
	shf.r.wrap.b32 	%r13715, %r13712, %r13713, 28;
	mov.b64 	%rd20524, {%r13715, %r13714};
	shf.l.wrap.b32 	%r13716, %r13712, %r13713, 30;
	shf.l.wrap.b32 	%r13717, %r13713, %r13712, 30;
	mov.b64 	%rd20525, {%r13717, %r13716};
	xor.b64  	%rd20526, %rd20525, %rd20524;
	shf.l.wrap.b32 	%r13718, %r13712, %r13713, 25;
	shf.l.wrap.b32 	%r13719, %r13713, %r13712, 25;
	mov.b64 	%rd20527, {%r13719, %r13718};
	xor.b64  	%rd20528, %rd20526, %rd20527;
	xor.b64  	%rd20529, %rd20510, %rd20462;
	xor.b64  	%rd20530, %rd20510, %rd20486;
	and.b64  	%rd20531, %rd20530, %rd20529;
	xor.b64  	%rd20532, %rd20531, %rd20510;
	add.s64 	%rd20533, %rd20522, %rd20532;
	add.s64 	%rd20534, %rd20533, %rd20528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13720,%dummy}, %rd20523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13721}, %rd20523;
	}
	shf.r.wrap.b32 	%r13722, %r13721, %r13720, 14;
	shf.r.wrap.b32 	%r13723, %r13720, %r13721, 14;
	mov.b64 	%rd20535, {%r13723, %r13722};
	shf.r.wrap.b32 	%r13724, %r13721, %r13720, 18;
	shf.r.wrap.b32 	%r13725, %r13720, %r13721, 18;
	mov.b64 	%rd20536, {%r13725, %r13724};
	xor.b64  	%rd20537, %rd20536, %rd20535;
	shf.l.wrap.b32 	%r13726, %r13720, %r13721, 23;
	shf.l.wrap.b32 	%r13727, %r13721, %r13720, 23;
	mov.b64 	%rd20538, {%r13727, %r13726};
	xor.b64  	%rd20539, %rd20537, %rd20538;
	xor.b64  	%rd20540, %rd20499, %rd20475;
	and.b64  	%rd20541, %rd20523, %rd20540;
	xor.b64  	%rd20542, %rd20541, %rd20475;
	add.s64 	%rd20543, %rd20451, %rd21868;
	add.s64 	%rd20544, %rd20543, %rd21444;
	add.s64 	%rd20545, %rd20544, %rd20542;
	add.s64 	%rd20546, %rd20545, %rd20539;
	add.s64 	%rd20547, %rd20546, %rd20462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13728,%dummy}, %rd20534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13729}, %rd20534;
	}
	shf.r.wrap.b32 	%r13730, %r13729, %r13728, 28;
	shf.r.wrap.b32 	%r13731, %r13728, %r13729, 28;
	mov.b64 	%rd20548, {%r13731, %r13730};
	shf.l.wrap.b32 	%r13732, %r13728, %r13729, 30;
	shf.l.wrap.b32 	%r13733, %r13729, %r13728, 30;
	mov.b64 	%rd20549, {%r13733, %r13732};
	xor.b64  	%rd20550, %rd20549, %rd20548;
	shf.l.wrap.b32 	%r13734, %r13728, %r13729, 25;
	shf.l.wrap.b32 	%r13735, %r13729, %r13728, 25;
	mov.b64 	%rd20551, {%r13735, %r13734};
	xor.b64  	%rd20552, %rd20550, %rd20551;
	xor.b64  	%rd20553, %rd20534, %rd20486;
	xor.b64  	%rd20554, %rd20534, %rd20510;
	and.b64  	%rd20555, %rd20554, %rd20553;
	xor.b64  	%rd20556, %rd20555, %rd20534;
	add.s64 	%rd20557, %rd20546, %rd20556;
	add.s64 	%rd20558, %rd20557, %rd20552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13736,%dummy}, %rd20547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13737}, %rd20547;
	}
	shf.r.wrap.b32 	%r13738, %r13737, %r13736, 14;
	shf.r.wrap.b32 	%r13739, %r13736, %r13737, 14;
	mov.b64 	%rd20559, {%r13739, %r13738};
	shf.r.wrap.b32 	%r13740, %r13737, %r13736, 18;
	shf.r.wrap.b32 	%r13741, %r13736, %r13737, 18;
	mov.b64 	%rd20560, {%r13741, %r13740};
	xor.b64  	%rd20561, %rd20560, %rd20559;
	shf.l.wrap.b32 	%r13742, %r13736, %r13737, 23;
	shf.l.wrap.b32 	%r13743, %r13737, %r13736, 23;
	mov.b64 	%rd20562, {%r13743, %r13742};
	xor.b64  	%rd20563, %rd20561, %rd20562;
	xor.b64  	%rd20564, %rd20523, %rd20499;
	and.b64  	%rd20565, %rd20547, %rd20564;
	xor.b64  	%rd20566, %rd20565, %rd20499;
	add.s64 	%rd20567, %rd20475, %rd21867;
	add.s64 	%rd20568, %rd20567, %rd21443;
	add.s64 	%rd20569, %rd20568, %rd20566;
	add.s64 	%rd20570, %rd20569, %rd20563;
	add.s64 	%rd20571, %rd20570, %rd20486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13744,%dummy}, %rd20558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13745}, %rd20558;
	}
	shf.r.wrap.b32 	%r13746, %r13745, %r13744, 28;
	shf.r.wrap.b32 	%r13747, %r13744, %r13745, 28;
	mov.b64 	%rd20572, {%r13747, %r13746};
	shf.l.wrap.b32 	%r13748, %r13744, %r13745, 30;
	shf.l.wrap.b32 	%r13749, %r13745, %r13744, 30;
	mov.b64 	%rd20573, {%r13749, %r13748};
	xor.b64  	%rd20574, %rd20573, %rd20572;
	shf.l.wrap.b32 	%r13750, %r13744, %r13745, 25;
	shf.l.wrap.b32 	%r13751, %r13745, %r13744, 25;
	mov.b64 	%rd20575, {%r13751, %r13750};
	xor.b64  	%rd20576, %rd20574, %rd20575;
	xor.b64  	%rd20577, %rd20558, %rd20510;
	xor.b64  	%rd20578, %rd20558, %rd20534;
	and.b64  	%rd20579, %rd20578, %rd20577;
	xor.b64  	%rd20580, %rd20579, %rd20558;
	add.s64 	%rd20581, %rd20570, %rd20580;
	add.s64 	%rd20582, %rd20581, %rd20576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13752,%dummy}, %rd20571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13753}, %rd20571;
	}
	shf.r.wrap.b32 	%r13754, %r13753, %r13752, 14;
	shf.r.wrap.b32 	%r13755, %r13752, %r13753, 14;
	mov.b64 	%rd20583, {%r13755, %r13754};
	shf.r.wrap.b32 	%r13756, %r13753, %r13752, 18;
	shf.r.wrap.b32 	%r13757, %r13752, %r13753, 18;
	mov.b64 	%rd20584, {%r13757, %r13756};
	xor.b64  	%rd20585, %rd20584, %rd20583;
	shf.l.wrap.b32 	%r13758, %r13752, %r13753, 23;
	shf.l.wrap.b32 	%r13759, %r13753, %r13752, 23;
	mov.b64 	%rd20586, {%r13759, %r13758};
	xor.b64  	%rd20587, %rd20585, %rd20586;
	xor.b64  	%rd20588, %rd20547, %rd20523;
	and.b64  	%rd20589, %rd20571, %rd20588;
	xor.b64  	%rd20590, %rd20589, %rd20523;
	add.s64 	%rd20591, %rd20499, %rd21866;
	add.s64 	%rd20592, %rd20591, %rd21442;
	add.s64 	%rd20593, %rd20592, %rd20590;
	add.s64 	%rd20594, %rd20593, %rd20587;
	add.s64 	%rd20595, %rd20594, %rd20510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13760,%dummy}, %rd20582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13761}, %rd20582;
	}
	shf.r.wrap.b32 	%r13762, %r13761, %r13760, 28;
	shf.r.wrap.b32 	%r13763, %r13760, %r13761, 28;
	mov.b64 	%rd20596, {%r13763, %r13762};
	shf.l.wrap.b32 	%r13764, %r13760, %r13761, 30;
	shf.l.wrap.b32 	%r13765, %r13761, %r13760, 30;
	mov.b64 	%rd20597, {%r13765, %r13764};
	xor.b64  	%rd20598, %rd20597, %rd20596;
	shf.l.wrap.b32 	%r13766, %r13760, %r13761, 25;
	shf.l.wrap.b32 	%r13767, %r13761, %r13760, 25;
	mov.b64 	%rd20599, {%r13767, %r13766};
	xor.b64  	%rd20600, %rd20598, %rd20599;
	xor.b64  	%rd20601, %rd20582, %rd20534;
	xor.b64  	%rd20602, %rd20582, %rd20558;
	and.b64  	%rd20603, %rd20602, %rd20601;
	xor.b64  	%rd20604, %rd20603, %rd20582;
	add.s64 	%rd20605, %rd20594, %rd20604;
	add.s64 	%rd20606, %rd20605, %rd20600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13768,%dummy}, %rd20595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13769}, %rd20595;
	}
	shf.r.wrap.b32 	%r13770, %r13769, %r13768, 14;
	shf.r.wrap.b32 	%r13771, %r13768, %r13769, 14;
	mov.b64 	%rd20607, {%r13771, %r13770};
	shf.r.wrap.b32 	%r13772, %r13769, %r13768, 18;
	shf.r.wrap.b32 	%r13773, %r13768, %r13769, 18;
	mov.b64 	%rd20608, {%r13773, %r13772};
	xor.b64  	%rd20609, %rd20608, %rd20607;
	shf.l.wrap.b32 	%r13774, %r13768, %r13769, 23;
	shf.l.wrap.b32 	%r13775, %r13769, %r13768, 23;
	mov.b64 	%rd20610, {%r13775, %r13774};
	xor.b64  	%rd20611, %rd20609, %rd20610;
	xor.b64  	%rd20612, %rd20571, %rd20547;
	and.b64  	%rd20613, %rd20595, %rd20612;
	xor.b64  	%rd20614, %rd20613, %rd20547;
	add.s64 	%rd20615, %rd20523, %rd21865;
	add.s64 	%rd20616, %rd20615, %rd21441;
	add.s64 	%rd20617, %rd20616, %rd20614;
	add.s64 	%rd20618, %rd20617, %rd20611;
	add.s64 	%rd20619, %rd20618, %rd20534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13776,%dummy}, %rd20606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13777}, %rd20606;
	}
	shf.r.wrap.b32 	%r13778, %r13777, %r13776, 28;
	shf.r.wrap.b32 	%r13779, %r13776, %r13777, 28;
	mov.b64 	%rd20620, {%r13779, %r13778};
	shf.l.wrap.b32 	%r13780, %r13776, %r13777, 30;
	shf.l.wrap.b32 	%r13781, %r13777, %r13776, 30;
	mov.b64 	%rd20621, {%r13781, %r13780};
	xor.b64  	%rd20622, %rd20621, %rd20620;
	shf.l.wrap.b32 	%r13782, %r13776, %r13777, 25;
	shf.l.wrap.b32 	%r13783, %r13777, %r13776, 25;
	mov.b64 	%rd20623, {%r13783, %r13782};
	xor.b64  	%rd20624, %rd20622, %rd20623;
	xor.b64  	%rd20625, %rd20606, %rd20558;
	xor.b64  	%rd20626, %rd20606, %rd20582;
	and.b64  	%rd20627, %rd20626, %rd20625;
	xor.b64  	%rd20628, %rd20627, %rd20606;
	add.s64 	%rd20629, %rd20618, %rd20628;
	add.s64 	%rd20630, %rd20629, %rd20624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13784,%dummy}, %rd20619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13785}, %rd20619;
	}
	shf.r.wrap.b32 	%r13786, %r13785, %r13784, 14;
	shf.r.wrap.b32 	%r13787, %r13784, %r13785, 14;
	mov.b64 	%rd20631, {%r13787, %r13786};
	shf.r.wrap.b32 	%r13788, %r13785, %r13784, 18;
	shf.r.wrap.b32 	%r13789, %r13784, %r13785, 18;
	mov.b64 	%rd20632, {%r13789, %r13788};
	xor.b64  	%rd20633, %rd20632, %rd20631;
	shf.l.wrap.b32 	%r13790, %r13784, %r13785, 23;
	shf.l.wrap.b32 	%r13791, %r13785, %r13784, 23;
	mov.b64 	%rd20634, {%r13791, %r13790};
	xor.b64  	%rd20635, %rd20633, %rd20634;
	xor.b64  	%rd20636, %rd20595, %rd20571;
	and.b64  	%rd20637, %rd20619, %rd20636;
	xor.b64  	%rd20638, %rd20637, %rd20571;
	add.s64 	%rd20639, %rd20547, %rd21864;
	add.s64 	%rd20640, %rd20639, %rd21440;
	add.s64 	%rd20641, %rd20640, %rd20638;
	add.s64 	%rd20642, %rd20641, %rd20635;
	add.s64 	%rd21876, %rd20642, %rd20558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13792,%dummy}, %rd20630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13793}, %rd20630;
	}
	shf.r.wrap.b32 	%r13794, %r13793, %r13792, 28;
	shf.r.wrap.b32 	%r13795, %r13792, %r13793, 28;
	mov.b64 	%rd20643, {%r13795, %r13794};
	shf.l.wrap.b32 	%r13796, %r13792, %r13793, 30;
	shf.l.wrap.b32 	%r13797, %r13793, %r13792, 30;
	mov.b64 	%rd20644, {%r13797, %r13796};
	xor.b64  	%rd20645, %rd20644, %rd20643;
	shf.l.wrap.b32 	%r13798, %r13792, %r13793, 25;
	shf.l.wrap.b32 	%r13799, %r13793, %r13792, 25;
	mov.b64 	%rd20646, {%r13799, %r13798};
	xor.b64  	%rd20647, %rd20645, %rd20646;
	xor.b64  	%rd20648, %rd20630, %rd20582;
	xor.b64  	%rd20649, %rd20630, %rd20606;
	and.b64  	%rd20650, %rd20649, %rd20648;
	xor.b64  	%rd20651, %rd20650, %rd20630;
	add.s64 	%rd20652, %rd20642, %rd20651;
	add.s64 	%rd21872, %rd20652, %rd20647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13800,%dummy}, %rd21876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13801}, %rd21876;
	}
	shf.r.wrap.b32 	%r13802, %r13801, %r13800, 14;
	shf.r.wrap.b32 	%r13803, %r13800, %r13801, 14;
	mov.b64 	%rd20653, {%r13803, %r13802};
	shf.r.wrap.b32 	%r13804, %r13801, %r13800, 18;
	shf.r.wrap.b32 	%r13805, %r13800, %r13801, 18;
	mov.b64 	%rd20654, {%r13805, %r13804};
	xor.b64  	%rd20655, %rd20654, %rd20653;
	shf.l.wrap.b32 	%r13806, %r13800, %r13801, 23;
	shf.l.wrap.b32 	%r13807, %r13801, %r13800, 23;
	mov.b64 	%rd20656, {%r13807, %r13806};
	xor.b64  	%rd20657, %rd20655, %rd20656;
	xor.b64  	%rd20658, %rd20619, %rd20595;
	and.b64  	%rd20659, %rd21876, %rd20658;
	xor.b64  	%rd20660, %rd20659, %rd20595;
	add.s64 	%rd20661, %rd20571, %rd21863;
	add.s64 	%rd20662, %rd20661, %rd21439;
	add.s64 	%rd20663, %rd20662, %rd20660;
	add.s64 	%rd20664, %rd20663, %rd20657;
	add.s64 	%rd21875, %rd20664, %rd20582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13808,%dummy}, %rd21872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13809}, %rd21872;
	}
	shf.r.wrap.b32 	%r13810, %r13809, %r13808, 28;
	shf.r.wrap.b32 	%r13811, %r13808, %r13809, 28;
	mov.b64 	%rd20665, {%r13811, %r13810};
	shf.l.wrap.b32 	%r13812, %r13808, %r13809, 30;
	shf.l.wrap.b32 	%r13813, %r13809, %r13808, 30;
	mov.b64 	%rd20666, {%r13813, %r13812};
	xor.b64  	%rd20667, %rd20666, %rd20665;
	shf.l.wrap.b32 	%r13814, %r13808, %r13809, 25;
	shf.l.wrap.b32 	%r13815, %r13809, %r13808, 25;
	mov.b64 	%rd20668, {%r13815, %r13814};
	xor.b64  	%rd20669, %rd20667, %rd20668;
	xor.b64  	%rd20670, %rd21872, %rd20606;
	xor.b64  	%rd20671, %rd21872, %rd20630;
	and.b64  	%rd20672, %rd20671, %rd20670;
	xor.b64  	%rd20673, %rd20672, %rd21872;
	add.s64 	%rd20674, %rd20664, %rd20673;
	add.s64 	%rd21871, %rd20674, %rd20669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13816,%dummy}, %rd21875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13817}, %rd21875;
	}
	shf.r.wrap.b32 	%r13818, %r13817, %r13816, 14;
	shf.r.wrap.b32 	%r13819, %r13816, %r13817, 14;
	mov.b64 	%rd20675, {%r13819, %r13818};
	shf.r.wrap.b32 	%r13820, %r13817, %r13816, 18;
	shf.r.wrap.b32 	%r13821, %r13816, %r13817, 18;
	mov.b64 	%rd20676, {%r13821, %r13820};
	xor.b64  	%rd20677, %rd20676, %rd20675;
	shf.l.wrap.b32 	%r13822, %r13816, %r13817, 23;
	shf.l.wrap.b32 	%r13823, %r13817, %r13816, 23;
	mov.b64 	%rd20678, {%r13823, %r13822};
	xor.b64  	%rd20679, %rd20677, %rd20678;
	xor.b64  	%rd20680, %rd21876, %rd20619;
	and.b64  	%rd20681, %rd21875, %rd20680;
	xor.b64  	%rd20682, %rd20681, %rd20619;
	add.s64 	%rd20683, %rd20595, %rd21862;
	add.s64 	%rd20684, %rd20683, %rd21438;
	add.s64 	%rd20685, %rd20684, %rd20682;
	add.s64 	%rd20686, %rd20685, %rd20679;
	add.s64 	%rd21874, %rd20686, %rd20606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13824,%dummy}, %rd21871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13825}, %rd21871;
	}
	shf.r.wrap.b32 	%r13826, %r13825, %r13824, 28;
	shf.r.wrap.b32 	%r13827, %r13824, %r13825, 28;
	mov.b64 	%rd20687, {%r13827, %r13826};
	shf.l.wrap.b32 	%r13828, %r13824, %r13825, 30;
	shf.l.wrap.b32 	%r13829, %r13825, %r13824, 30;
	mov.b64 	%rd20688, {%r13829, %r13828};
	xor.b64  	%rd20689, %rd20688, %rd20687;
	shf.l.wrap.b32 	%r13830, %r13824, %r13825, 25;
	shf.l.wrap.b32 	%r13831, %r13825, %r13824, 25;
	mov.b64 	%rd20690, {%r13831, %r13830};
	xor.b64  	%rd20691, %rd20689, %rd20690;
	xor.b64  	%rd20692, %rd21871, %rd20630;
	xor.b64  	%rd20693, %rd21871, %rd21872;
	and.b64  	%rd20694, %rd20693, %rd20692;
	xor.b64  	%rd20695, %rd20694, %rd21871;
	add.s64 	%rd20696, %rd20686, %rd20695;
	add.s64 	%rd21870, %rd20696, %rd20691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13832,%dummy}, %rd21874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13833}, %rd21874;
	}
	shf.r.wrap.b32 	%r13834, %r13833, %r13832, 14;
	shf.r.wrap.b32 	%r13835, %r13832, %r13833, 14;
	mov.b64 	%rd20697, {%r13835, %r13834};
	shf.r.wrap.b32 	%r13836, %r13833, %r13832, 18;
	shf.r.wrap.b32 	%r13837, %r13832, %r13833, 18;
	mov.b64 	%rd20698, {%r13837, %r13836};
	xor.b64  	%rd20699, %rd20698, %rd20697;
	shf.l.wrap.b32 	%r13838, %r13832, %r13833, 23;
	shf.l.wrap.b32 	%r13839, %r13833, %r13832, 23;
	mov.b64 	%rd20700, {%r13839, %r13838};
	xor.b64  	%rd20701, %rd20699, %rd20700;
	xor.b64  	%rd20702, %rd21875, %rd21876;
	and.b64  	%rd20703, %rd21874, %rd20702;
	xor.b64  	%rd20704, %rd20703, %rd21876;
	add.s64 	%rd20705, %rd20619, %rd21861;
	add.s64 	%rd20706, %rd20705, %rd21437;
	add.s64 	%rd20707, %rd20706, %rd20704;
	add.s64 	%rd20708, %rd20707, %rd20701;
	add.s64 	%rd21873, %rd20708, %rd20630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13840,%dummy}, %rd21870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13841}, %rd21870;
	}
	shf.r.wrap.b32 	%r13842, %r13841, %r13840, 28;
	shf.r.wrap.b32 	%r13843, %r13840, %r13841, 28;
	mov.b64 	%rd20709, {%r13843, %r13842};
	shf.l.wrap.b32 	%r13844, %r13840, %r13841, 30;
	shf.l.wrap.b32 	%r13845, %r13841, %r13840, 30;
	mov.b64 	%rd20710, {%r13845, %r13844};
	xor.b64  	%rd20711, %rd20710, %rd20709;
	shf.l.wrap.b32 	%r13846, %r13840, %r13841, 25;
	shf.l.wrap.b32 	%r13847, %r13841, %r13840, 25;
	mov.b64 	%rd20712, {%r13847, %r13846};
	xor.b64  	%rd20713, %rd20711, %rd20712;
	xor.b64  	%rd20714, %rd21870, %rd21872;
	xor.b64  	%rd20715, %rd21870, %rd21871;
	and.b64  	%rd20716, %rd20715, %rd20714;
	xor.b64  	%rd20717, %rd20716, %rd21870;
	add.s64 	%rd20718, %rd20708, %rd20717;
	add.s64 	%rd21869, %rd20718, %rd20713;
	mov.u32 	%r14508, 16;
	mov.u64 	%rd21860, k_sha512;

BB1_352:
	shr.u64 	%rd20719, %rd21862, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13848,%dummy}, %rd21862;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13849}, %rd21862;
	}
	shf.r.wrap.b32 	%r13850, %r13849, %r13848, 19;
	shf.r.wrap.b32 	%r13851, %r13848, %r13849, 19;
	mov.b64 	%rd20720, {%r13851, %r13850};
	xor.b64  	%rd20721, %rd20720, %rd20719;
	shf.l.wrap.b32 	%r13852, %r13848, %r13849, 3;
	shf.l.wrap.b32 	%r13853, %r13849, %r13848, 3;
	mov.b64 	%rd20722, {%r13853, %r13852};
	xor.b64  	%rd20723, %rd20721, %rd20722;
	shr.u64 	%rd20724, %rd21878, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13854,%dummy}, %rd21878;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13855}, %rd21878;
	}
	shf.r.wrap.b32 	%r13856, %r13855, %r13854, 1;
	shf.r.wrap.b32 	%r13857, %r13854, %r13855, 1;
	mov.b64 	%rd20725, {%r13857, %r13856};
	xor.b64  	%rd20726, %rd20725, %rd20724;
	shf.r.wrap.b32 	%r13858, %r13855, %r13854, 8;
	shf.r.wrap.b32 	%r13859, %r13854, %r13855, 8;
	mov.b64 	%rd20727, {%r13859, %r13858};
	xor.b64  	%rd20728, %rd20726, %rd20727;
	add.s64 	%rd20729, %rd21867, %rd21877;
	add.s64 	%rd20730, %rd20729, %rd20723;
	add.s64 	%rd21877, %rd20730, %rd20728;
	shr.u64 	%rd20731, %rd21861, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13860,%dummy}, %rd21861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13861}, %rd21861;
	}
	shf.r.wrap.b32 	%r13862, %r13861, %r13860, 19;
	shf.r.wrap.b32 	%r13863, %r13860, %r13861, 19;
	mov.b64 	%rd20732, {%r13863, %r13862};
	xor.b64  	%rd20733, %rd20732, %rd20731;
	shf.l.wrap.b32 	%r13864, %r13860, %r13861, 3;
	shf.l.wrap.b32 	%r13865, %r13861, %r13860, 3;
	mov.b64 	%rd20734, {%r13865, %r13864};
	xor.b64  	%rd20735, %rd20733, %rd20734;
	shr.u64 	%rd20736, %rd21879, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13866,%dummy}, %rd21879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13867}, %rd21879;
	}
	shf.r.wrap.b32 	%r13868, %r13867, %r13866, 1;
	shf.r.wrap.b32 	%r13869, %r13866, %r13867, 1;
	mov.b64 	%rd20737, {%r13869, %r13868};
	xor.b64  	%rd20738, %rd20737, %rd20736;
	shf.r.wrap.b32 	%r13870, %r13867, %r13866, 8;
	shf.r.wrap.b32 	%r13871, %r13866, %r13867, 8;
	mov.b64 	%rd20739, {%r13871, %r13870};
	xor.b64  	%rd20740, %rd20738, %rd20739;
	add.s64 	%rd20741, %rd21866, %rd21878;
	add.s64 	%rd20742, %rd20741, %rd20735;
	add.s64 	%rd21878, %rd20742, %rd20740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13872,%dummy}, %rd21877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13873}, %rd21877;
	}
	shf.r.wrap.b32 	%r13874, %r13873, %r13872, 19;
	shf.r.wrap.b32 	%r13875, %r13872, %r13873, 19;
	mov.b64 	%rd20743, {%r13875, %r13874};
	shf.l.wrap.b32 	%r13876, %r13872, %r13873, 3;
	shf.l.wrap.b32 	%r13877, %r13873, %r13872, 3;
	mov.b64 	%rd20744, {%r13877, %r13876};
	shr.u64 	%rd20745, %rd21877, 6;
	xor.b64  	%rd20746, %rd20743, %rd20745;
	xor.b64  	%rd20747, %rd20746, %rd20744;
	shr.u64 	%rd20748, %rd21880, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13878,%dummy}, %rd21880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13879}, %rd21880;
	}
	shf.r.wrap.b32 	%r13880, %r13879, %r13878, 1;
	shf.r.wrap.b32 	%r13881, %r13878, %r13879, 1;
	mov.b64 	%rd20749, {%r13881, %r13880};
	xor.b64  	%rd20750, %rd20749, %rd20748;
	shf.r.wrap.b32 	%r13882, %r13879, %r13878, 8;
	shf.r.wrap.b32 	%r13883, %r13878, %r13879, 8;
	mov.b64 	%rd20751, {%r13883, %r13882};
	xor.b64  	%rd20752, %rd20750, %rd20751;
	add.s64 	%rd20753, %rd21865, %rd21879;
	add.s64 	%rd20754, %rd20753, %rd20747;
	add.s64 	%rd21879, %rd20754, %rd20752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13884,%dummy}, %rd21878;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13885}, %rd21878;
	}
	shf.r.wrap.b32 	%r13886, %r13885, %r13884, 19;
	shf.r.wrap.b32 	%r13887, %r13884, %r13885, 19;
	mov.b64 	%rd20755, {%r13887, %r13886};
	shf.l.wrap.b32 	%r13888, %r13884, %r13885, 3;
	shf.l.wrap.b32 	%r13889, %r13885, %r13884, 3;
	mov.b64 	%rd20756, {%r13889, %r13888};
	shr.u64 	%rd20757, %rd21878, 6;
	xor.b64  	%rd20758, %rd20755, %rd20757;
	xor.b64  	%rd20759, %rd20758, %rd20756;
	shr.u64 	%rd20760, %rd21881, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13890,%dummy}, %rd21881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13891}, %rd21881;
	}
	shf.r.wrap.b32 	%r13892, %r13891, %r13890, 1;
	shf.r.wrap.b32 	%r13893, %r13890, %r13891, 1;
	mov.b64 	%rd20761, {%r13893, %r13892};
	xor.b64  	%rd20762, %rd20761, %rd20760;
	shf.r.wrap.b32 	%r13894, %r13891, %r13890, 8;
	shf.r.wrap.b32 	%r13895, %r13890, %r13891, 8;
	mov.b64 	%rd20763, {%r13895, %r13894};
	xor.b64  	%rd20764, %rd20762, %rd20763;
	add.s64 	%rd20765, %rd21864, %rd21880;
	add.s64 	%rd20766, %rd20765, %rd20759;
	add.s64 	%rd21880, %rd20766, %rd20764;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13896,%dummy}, %rd21879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13897}, %rd21879;
	}
	shf.r.wrap.b32 	%r13898, %r13897, %r13896, 19;
	shf.r.wrap.b32 	%r13899, %r13896, %r13897, 19;
	mov.b64 	%rd20767, {%r13899, %r13898};
	shf.l.wrap.b32 	%r13900, %r13896, %r13897, 3;
	shf.l.wrap.b32 	%r13901, %r13897, %r13896, 3;
	mov.b64 	%rd20768, {%r13901, %r13900};
	shr.u64 	%rd20769, %rd21879, 6;
	xor.b64  	%rd20770, %rd20767, %rd20769;
	xor.b64  	%rd20771, %rd20770, %rd20768;
	shr.u64 	%rd20772, %rd21882, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13902,%dummy}, %rd21882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13903}, %rd21882;
	}
	shf.r.wrap.b32 	%r13904, %r13903, %r13902, 1;
	shf.r.wrap.b32 	%r13905, %r13902, %r13903, 1;
	mov.b64 	%rd20773, {%r13905, %r13904};
	xor.b64  	%rd20774, %rd20773, %rd20772;
	shf.r.wrap.b32 	%r13906, %r13903, %r13902, 8;
	shf.r.wrap.b32 	%r13907, %r13902, %r13903, 8;
	mov.b64 	%rd20775, {%r13907, %r13906};
	xor.b64  	%rd20776, %rd20774, %rd20775;
	add.s64 	%rd20777, %rd21863, %rd21881;
	add.s64 	%rd20778, %rd20777, %rd20771;
	add.s64 	%rd21881, %rd20778, %rd20776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13908,%dummy}, %rd21880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13909}, %rd21880;
	}
	shf.r.wrap.b32 	%r13910, %r13909, %r13908, 19;
	shf.r.wrap.b32 	%r13911, %r13908, %r13909, 19;
	mov.b64 	%rd20779, {%r13911, %r13910};
	shf.l.wrap.b32 	%r13912, %r13908, %r13909, 3;
	shf.l.wrap.b32 	%r13913, %r13909, %r13908, 3;
	mov.b64 	%rd20780, {%r13913, %r13912};
	shr.u64 	%rd20781, %rd21880, 6;
	xor.b64  	%rd20782, %rd20779, %rd20781;
	xor.b64  	%rd20783, %rd20782, %rd20780;
	shr.u64 	%rd20784, %rd21883, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13914,%dummy}, %rd21883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13915}, %rd21883;
	}
	shf.r.wrap.b32 	%r13916, %r13915, %r13914, 1;
	shf.r.wrap.b32 	%r13917, %r13914, %r13915, 1;
	mov.b64 	%rd20785, {%r13917, %r13916};
	xor.b64  	%rd20786, %rd20785, %rd20784;
	shf.r.wrap.b32 	%r13918, %r13915, %r13914, 8;
	shf.r.wrap.b32 	%r13919, %r13914, %r13915, 8;
	mov.b64 	%rd20787, {%r13919, %r13918};
	xor.b64  	%rd20788, %rd20786, %rd20787;
	add.s64 	%rd20789, %rd21862, %rd21882;
	add.s64 	%rd20790, %rd20789, %rd20783;
	add.s64 	%rd21882, %rd20790, %rd20788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13920,%dummy}, %rd21881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13921}, %rd21881;
	}
	shf.r.wrap.b32 	%r13922, %r13921, %r13920, 19;
	shf.r.wrap.b32 	%r13923, %r13920, %r13921, 19;
	mov.b64 	%rd20791, {%r13923, %r13922};
	shf.l.wrap.b32 	%r13924, %r13920, %r13921, 3;
	shf.l.wrap.b32 	%r13925, %r13921, %r13920, 3;
	mov.b64 	%rd20792, {%r13925, %r13924};
	shr.u64 	%rd20793, %rd21881, 6;
	xor.b64  	%rd20794, %rd20791, %rd20793;
	xor.b64  	%rd20795, %rd20794, %rd20792;
	shr.u64 	%rd20796, %rd21884, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13926,%dummy}, %rd21884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13927}, %rd21884;
	}
	shf.r.wrap.b32 	%r13928, %r13927, %r13926, 1;
	shf.r.wrap.b32 	%r13929, %r13926, %r13927, 1;
	mov.b64 	%rd20797, {%r13929, %r13928};
	xor.b64  	%rd20798, %rd20797, %rd20796;
	shf.r.wrap.b32 	%r13930, %r13927, %r13926, 8;
	shf.r.wrap.b32 	%r13931, %r13926, %r13927, 8;
	mov.b64 	%rd20799, {%r13931, %r13930};
	xor.b64  	%rd20800, %rd20798, %rd20799;
	add.s64 	%rd20801, %rd21861, %rd21883;
	add.s64 	%rd20802, %rd20801, %rd20795;
	add.s64 	%rd21883, %rd20802, %rd20800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13932,%dummy}, %rd21882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13933}, %rd21882;
	}
	shf.r.wrap.b32 	%r13934, %r13933, %r13932, 19;
	shf.r.wrap.b32 	%r13935, %r13932, %r13933, 19;
	mov.b64 	%rd20803, {%r13935, %r13934};
	shf.l.wrap.b32 	%r13936, %r13932, %r13933, 3;
	shf.l.wrap.b32 	%r13937, %r13933, %r13932, 3;
	mov.b64 	%rd20804, {%r13937, %r13936};
	shr.u64 	%rd20805, %rd21882, 6;
	xor.b64  	%rd20806, %rd20803, %rd20805;
	xor.b64  	%rd20807, %rd20806, %rd20804;
	shr.u64 	%rd20808, %rd21868, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13938,%dummy}, %rd21868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13939}, %rd21868;
	}
	shf.r.wrap.b32 	%r13940, %r13939, %r13938, 1;
	shf.r.wrap.b32 	%r13941, %r13938, %r13939, 1;
	mov.b64 	%rd20809, {%r13941, %r13940};
	xor.b64  	%rd20810, %rd20809, %rd20808;
	shf.r.wrap.b32 	%r13942, %r13939, %r13938, 8;
	shf.r.wrap.b32 	%r13943, %r13938, %r13939, 8;
	mov.b64 	%rd20811, {%r13943, %r13942};
	xor.b64  	%rd20812, %rd20810, %rd20811;
	add.s64 	%rd20813, %rd21877, %rd21884;
	add.s64 	%rd20814, %rd20813, %rd20807;
	add.s64 	%rd21884, %rd20814, %rd20812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13944,%dummy}, %rd21883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13945}, %rd21883;
	}
	shf.r.wrap.b32 	%r13946, %r13945, %r13944, 19;
	shf.r.wrap.b32 	%r13947, %r13944, %r13945, 19;
	mov.b64 	%rd20815, {%r13947, %r13946};
	shf.l.wrap.b32 	%r13948, %r13944, %r13945, 3;
	shf.l.wrap.b32 	%r13949, %r13945, %r13944, 3;
	mov.b64 	%rd20816, {%r13949, %r13948};
	shr.u64 	%rd20817, %rd21883, 6;
	xor.b64  	%rd20818, %rd20815, %rd20817;
	xor.b64  	%rd20819, %rd20818, %rd20816;
	shr.u64 	%rd20820, %rd21867, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13950,%dummy}, %rd21867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13951}, %rd21867;
	}
	shf.r.wrap.b32 	%r13952, %r13951, %r13950, 1;
	shf.r.wrap.b32 	%r13953, %r13950, %r13951, 1;
	mov.b64 	%rd20821, {%r13953, %r13952};
	xor.b64  	%rd20822, %rd20821, %rd20820;
	shf.r.wrap.b32 	%r13954, %r13951, %r13950, 8;
	shf.r.wrap.b32 	%r13955, %r13950, %r13951, 8;
	mov.b64 	%rd20823, {%r13955, %r13954};
	xor.b64  	%rd20824, %rd20822, %rd20823;
	add.s64 	%rd20825, %rd21878, %rd21868;
	add.s64 	%rd20826, %rd20825, %rd20819;
	add.s64 	%rd21868, %rd20826, %rd20824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13956,%dummy}, %rd21884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13957}, %rd21884;
	}
	shf.r.wrap.b32 	%r13958, %r13957, %r13956, 19;
	shf.r.wrap.b32 	%r13959, %r13956, %r13957, 19;
	mov.b64 	%rd20827, {%r13959, %r13958};
	shf.l.wrap.b32 	%r13960, %r13956, %r13957, 3;
	shf.l.wrap.b32 	%r13961, %r13957, %r13956, 3;
	mov.b64 	%rd20828, {%r13961, %r13960};
	shr.u64 	%rd20829, %rd21884, 6;
	xor.b64  	%rd20830, %rd20827, %rd20829;
	xor.b64  	%rd20831, %rd20830, %rd20828;
	shr.u64 	%rd20832, %rd21866, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13962,%dummy}, %rd21866;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13963}, %rd21866;
	}
	shf.r.wrap.b32 	%r13964, %r13963, %r13962, 1;
	shf.r.wrap.b32 	%r13965, %r13962, %r13963, 1;
	mov.b64 	%rd20833, {%r13965, %r13964};
	xor.b64  	%rd20834, %rd20833, %rd20832;
	shf.r.wrap.b32 	%r13966, %r13963, %r13962, 8;
	shf.r.wrap.b32 	%r13967, %r13962, %r13963, 8;
	mov.b64 	%rd20835, {%r13967, %r13966};
	xor.b64  	%rd20836, %rd20834, %rd20835;
	add.s64 	%rd20837, %rd21879, %rd21867;
	add.s64 	%rd20838, %rd20837, %rd20831;
	add.s64 	%rd21867, %rd20838, %rd20836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13968,%dummy}, %rd21868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13969}, %rd21868;
	}
	shf.r.wrap.b32 	%r13970, %r13969, %r13968, 19;
	shf.r.wrap.b32 	%r13971, %r13968, %r13969, 19;
	mov.b64 	%rd20839, {%r13971, %r13970};
	shf.l.wrap.b32 	%r13972, %r13968, %r13969, 3;
	shf.l.wrap.b32 	%r13973, %r13969, %r13968, 3;
	mov.b64 	%rd20840, {%r13973, %r13972};
	shr.u64 	%rd20841, %rd21868, 6;
	xor.b64  	%rd20842, %rd20839, %rd20841;
	xor.b64  	%rd20843, %rd20842, %rd20840;
	shr.u64 	%rd20844, %rd21865, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13974,%dummy}, %rd21865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13975}, %rd21865;
	}
	shf.r.wrap.b32 	%r13976, %r13975, %r13974, 1;
	shf.r.wrap.b32 	%r13977, %r13974, %r13975, 1;
	mov.b64 	%rd20845, {%r13977, %r13976};
	xor.b64  	%rd20846, %rd20845, %rd20844;
	shf.r.wrap.b32 	%r13978, %r13975, %r13974, 8;
	shf.r.wrap.b32 	%r13979, %r13974, %r13975, 8;
	mov.b64 	%rd20847, {%r13979, %r13978};
	xor.b64  	%rd20848, %rd20846, %rd20847;
	add.s64 	%rd20849, %rd21880, %rd21866;
	add.s64 	%rd20850, %rd20849, %rd20843;
	add.s64 	%rd21866, %rd20850, %rd20848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13980,%dummy}, %rd21867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13981}, %rd21867;
	}
	shf.r.wrap.b32 	%r13982, %r13981, %r13980, 19;
	shf.r.wrap.b32 	%r13983, %r13980, %r13981, 19;
	mov.b64 	%rd20851, {%r13983, %r13982};
	shf.l.wrap.b32 	%r13984, %r13980, %r13981, 3;
	shf.l.wrap.b32 	%r13985, %r13981, %r13980, 3;
	mov.b64 	%rd20852, {%r13985, %r13984};
	shr.u64 	%rd20853, %rd21867, 6;
	xor.b64  	%rd20854, %rd20851, %rd20853;
	xor.b64  	%rd20855, %rd20854, %rd20852;
	shr.u64 	%rd20856, %rd21864, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13986,%dummy}, %rd21864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13987}, %rd21864;
	}
	shf.r.wrap.b32 	%r13988, %r13987, %r13986, 1;
	shf.r.wrap.b32 	%r13989, %r13986, %r13987, 1;
	mov.b64 	%rd20857, {%r13989, %r13988};
	xor.b64  	%rd20858, %rd20857, %rd20856;
	shf.r.wrap.b32 	%r13990, %r13987, %r13986, 8;
	shf.r.wrap.b32 	%r13991, %r13986, %r13987, 8;
	mov.b64 	%rd20859, {%r13991, %r13990};
	xor.b64  	%rd20860, %rd20858, %rd20859;
	add.s64 	%rd20861, %rd21881, %rd21865;
	add.s64 	%rd20862, %rd20861, %rd20855;
	add.s64 	%rd21865, %rd20862, %rd20860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13992,%dummy}, %rd21866;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13993}, %rd21866;
	}
	shf.r.wrap.b32 	%r13994, %r13993, %r13992, 19;
	shf.r.wrap.b32 	%r13995, %r13992, %r13993, 19;
	mov.b64 	%rd20863, {%r13995, %r13994};
	shf.l.wrap.b32 	%r13996, %r13992, %r13993, 3;
	shf.l.wrap.b32 	%r13997, %r13993, %r13992, 3;
	mov.b64 	%rd20864, {%r13997, %r13996};
	shr.u64 	%rd20865, %rd21866, 6;
	xor.b64  	%rd20866, %rd20863, %rd20865;
	xor.b64  	%rd20867, %rd20866, %rd20864;
	shr.u64 	%rd20868, %rd21863, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r13998,%dummy}, %rd21863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r13999}, %rd21863;
	}
	shf.r.wrap.b32 	%r14000, %r13999, %r13998, 1;
	shf.r.wrap.b32 	%r14001, %r13998, %r13999, 1;
	mov.b64 	%rd20869, {%r14001, %r14000};
	xor.b64  	%rd20870, %rd20869, %rd20868;
	shf.r.wrap.b32 	%r14002, %r13999, %r13998, 8;
	shf.r.wrap.b32 	%r14003, %r13998, %r13999, 8;
	mov.b64 	%rd20871, {%r14003, %r14002};
	xor.b64  	%rd20872, %rd20870, %rd20871;
	add.s64 	%rd20873, %rd21882, %rd21864;
	add.s64 	%rd20874, %rd20873, %rd20867;
	add.s64 	%rd21864, %rd20874, %rd20872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14004,%dummy}, %rd21865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14005}, %rd21865;
	}
	shf.r.wrap.b32 	%r14006, %r14005, %r14004, 19;
	shf.r.wrap.b32 	%r14007, %r14004, %r14005, 19;
	mov.b64 	%rd20875, {%r14007, %r14006};
	shf.l.wrap.b32 	%r14008, %r14004, %r14005, 3;
	shf.l.wrap.b32 	%r14009, %r14005, %r14004, 3;
	mov.b64 	%rd20876, {%r14009, %r14008};
	shr.u64 	%rd20877, %rd21865, 6;
	xor.b64  	%rd20878, %rd20875, %rd20877;
	xor.b64  	%rd20879, %rd20878, %rd20876;
	shr.u64 	%rd20880, %rd21862, 7;
	shf.r.wrap.b32 	%r14010, %r13849, %r13848, 1;
	shf.r.wrap.b32 	%r14011, %r13848, %r13849, 1;
	mov.b64 	%rd20881, {%r14011, %r14010};
	xor.b64  	%rd20882, %rd20881, %rd20880;
	shf.r.wrap.b32 	%r14012, %r13849, %r13848, 8;
	shf.r.wrap.b32 	%r14013, %r13848, %r13849, 8;
	mov.b64 	%rd20883, {%r14013, %r14012};
	xor.b64  	%rd20884, %rd20882, %rd20883;
	add.s64 	%rd20885, %rd21883, %rd21863;
	add.s64 	%rd20886, %rd20885, %rd20879;
	add.s64 	%rd21863, %rd20886, %rd20884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14014,%dummy}, %rd21864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14015}, %rd21864;
	}
	shf.r.wrap.b32 	%r14016, %r14015, %r14014, 19;
	shf.r.wrap.b32 	%r14017, %r14014, %r14015, 19;
	mov.b64 	%rd20887, {%r14017, %r14016};
	shf.l.wrap.b32 	%r14018, %r14014, %r14015, 3;
	shf.l.wrap.b32 	%r14019, %r14015, %r14014, 3;
	mov.b64 	%rd20888, {%r14019, %r14018};
	shr.u64 	%rd20889, %rd21864, 6;
	xor.b64  	%rd20890, %rd20887, %rd20889;
	xor.b64  	%rd20891, %rd20890, %rd20888;
	shr.u64 	%rd20892, %rd21861, 7;
	shf.r.wrap.b32 	%r14020, %r13861, %r13860, 1;
	shf.r.wrap.b32 	%r14021, %r13860, %r13861, 1;
	mov.b64 	%rd20893, {%r14021, %r14020};
	xor.b64  	%rd20894, %rd20893, %rd20892;
	shf.r.wrap.b32 	%r14022, %r13861, %r13860, 8;
	shf.r.wrap.b32 	%r14023, %r13860, %r13861, 8;
	mov.b64 	%rd20895, {%r14023, %r14022};
	xor.b64  	%rd20896, %rd20894, %rd20895;
	add.s64 	%rd20897, %rd21884, %rd21862;
	add.s64 	%rd20898, %rd20897, %rd20891;
	add.s64 	%rd21862, %rd20898, %rd20896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14024,%dummy}, %rd21863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14025}, %rd21863;
	}
	shf.r.wrap.b32 	%r14026, %r14025, %r14024, 19;
	shf.r.wrap.b32 	%r14027, %r14024, %r14025, 19;
	mov.b64 	%rd20899, {%r14027, %r14026};
	shf.l.wrap.b32 	%r14028, %r14024, %r14025, 3;
	shf.l.wrap.b32 	%r14029, %r14025, %r14024, 3;
	mov.b64 	%rd20900, {%r14029, %r14028};
	shr.u64 	%rd20901, %rd21863, 6;
	xor.b64  	%rd20902, %rd20899, %rd20901;
	xor.b64  	%rd20903, %rd20902, %rd20900;
	shf.r.wrap.b32 	%r14030, %r13873, %r13872, 1;
	shf.r.wrap.b32 	%r14031, %r13872, %r13873, 1;
	mov.b64 	%rd20904, {%r14031, %r14030};
	shf.r.wrap.b32 	%r14032, %r13873, %r13872, 8;
	shf.r.wrap.b32 	%r14033, %r13872, %r13873, 8;
	mov.b64 	%rd20905, {%r14033, %r14032};
	shr.u64 	%rd20906, %rd21877, 7;
	xor.b64  	%rd20907, %rd20904, %rd20906;
	xor.b64  	%rd20908, %rd20907, %rd20905;
	add.s64 	%rd20909, %rd21868, %rd21861;
	add.s64 	%rd20910, %rd20909, %rd20903;
	add.s64 	%rd21861, %rd20910, %rd20908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14034,%dummy}, %rd21873;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14035}, %rd21873;
	}
	shf.r.wrap.b32 	%r14036, %r14035, %r14034, 18;
	shf.r.wrap.b32 	%r14037, %r14034, %r14035, 18;
	mov.b64 	%rd20911, {%r14037, %r14036};
	shf.r.wrap.b32 	%r14038, %r14035, %r14034, 14;
	shf.r.wrap.b32 	%r14039, %r14034, %r14035, 14;
	mov.b64 	%rd20912, {%r14039, %r14038};
	xor.b64  	%rd20913, %rd20911, %rd20912;
	shf.l.wrap.b32 	%r14040, %r14034, %r14035, 23;
	shf.l.wrap.b32 	%r14041, %r14035, %r14034, 23;
	mov.b64 	%rd20914, {%r14041, %r14040};
	xor.b64  	%rd20915, %rd20913, %rd20914;
	xor.b64  	%rd20916, %rd21874, %rd21875;
	and.b64  	%rd20917, %rd20916, %rd21873;
	xor.b64  	%rd20918, %rd20917, %rd21875;
	add.s64 	%rd20919, %rd20918, %rd21876;
	add.s64 	%rd20920, %rd20919, %rd21877;
	add.s64 	%rd1786, %rd21860, 128;
	ld.const.u64 	%rd20921, [%rd21860+128];
	add.s64 	%rd20922, %rd20920, %rd20921;
	add.s64 	%rd20923, %rd20922, %rd20915;
	add.s64 	%rd20924, %rd20923, %rd21872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14042}, %rd21869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14043,%dummy}, %rd21869;
	}
	shf.l.wrap.b32 	%r14044, %r14043, %r14042, 30;
	shf.l.wrap.b32 	%r14045, %r14042, %r14043, 30;
	mov.b64 	%rd20925, {%r14045, %r14044};
	shf.r.wrap.b32 	%r14046, %r14042, %r14043, 28;
	shf.r.wrap.b32 	%r14047, %r14043, %r14042, 28;
	mov.b64 	%rd20926, {%r14047, %r14046};
	xor.b64  	%rd20927, %rd20925, %rd20926;
	shf.l.wrap.b32 	%r14048, %r14043, %r14042, 25;
	shf.l.wrap.b32 	%r14049, %r14042, %r14043, 25;
	mov.b64 	%rd20928, {%r14049, %r14048};
	xor.b64  	%rd20929, %rd20927, %rd20928;
	xor.b64  	%rd20930, %rd21869, %rd21870;
	xor.b64  	%rd20931, %rd21869, %rd21871;
	and.b64  	%rd20932, %rd20930, %rd20931;
	xor.b64  	%rd20933, %rd20932, %rd21869;
	add.s64 	%rd20934, %rd20923, %rd20933;
	add.s64 	%rd20935, %rd20934, %rd20929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14050,%dummy}, %rd20924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14051}, %rd20924;
	}
	shf.r.wrap.b32 	%r14052, %r14051, %r14050, 14;
	shf.r.wrap.b32 	%r14053, %r14050, %r14051, 14;
	mov.b64 	%rd20936, {%r14053, %r14052};
	shf.r.wrap.b32 	%r14054, %r14051, %r14050, 18;
	shf.r.wrap.b32 	%r14055, %r14050, %r14051, 18;
	mov.b64 	%rd20937, {%r14055, %r14054};
	xor.b64  	%rd20938, %rd20937, %rd20936;
	shf.l.wrap.b32 	%r14056, %r14050, %r14051, 23;
	shf.l.wrap.b32 	%r14057, %r14051, %r14050, 23;
	mov.b64 	%rd20939, {%r14057, %r14056};
	xor.b64  	%rd20940, %rd20938, %rd20939;
	xor.b64  	%rd20941, %rd21873, %rd21874;
	and.b64  	%rd20942, %rd20924, %rd20941;
	xor.b64  	%rd20943, %rd20942, %rd21874;
	add.s64 	%rd20944, %rd21878, %rd21875;
	ld.const.u64 	%rd20945, [%rd21860+136];
	add.s64 	%rd20946, %rd20944, %rd20945;
	add.s64 	%rd20947, %rd20946, %rd20943;
	add.s64 	%rd20948, %rd20947, %rd20940;
	add.s64 	%rd20949, %rd20948, %rd21871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14058,%dummy}, %rd20935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14059}, %rd20935;
	}
	shf.r.wrap.b32 	%r14060, %r14059, %r14058, 28;
	shf.r.wrap.b32 	%r14061, %r14058, %r14059, 28;
	mov.b64 	%rd20950, {%r14061, %r14060};
	shf.l.wrap.b32 	%r14062, %r14058, %r14059, 30;
	shf.l.wrap.b32 	%r14063, %r14059, %r14058, 30;
	mov.b64 	%rd20951, {%r14063, %r14062};
	xor.b64  	%rd20952, %rd20951, %rd20950;
	shf.l.wrap.b32 	%r14064, %r14058, %r14059, 25;
	shf.l.wrap.b32 	%r14065, %r14059, %r14058, 25;
	mov.b64 	%rd20953, {%r14065, %r14064};
	xor.b64  	%rd20954, %rd20952, %rd20953;
	xor.b64  	%rd20955, %rd20935, %rd21870;
	xor.b64  	%rd20956, %rd20935, %rd21869;
	and.b64  	%rd20957, %rd20956, %rd20955;
	xor.b64  	%rd20958, %rd20957, %rd20935;
	add.s64 	%rd20959, %rd20948, %rd20958;
	add.s64 	%rd20960, %rd20959, %rd20954;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14066,%dummy}, %rd20949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14067}, %rd20949;
	}
	shf.r.wrap.b32 	%r14068, %r14067, %r14066, 14;
	shf.r.wrap.b32 	%r14069, %r14066, %r14067, 14;
	mov.b64 	%rd20961, {%r14069, %r14068};
	shf.r.wrap.b32 	%r14070, %r14067, %r14066, 18;
	shf.r.wrap.b32 	%r14071, %r14066, %r14067, 18;
	mov.b64 	%rd20962, {%r14071, %r14070};
	xor.b64  	%rd20963, %rd20962, %rd20961;
	shf.l.wrap.b32 	%r14072, %r14066, %r14067, 23;
	shf.l.wrap.b32 	%r14073, %r14067, %r14066, 23;
	mov.b64 	%rd20964, {%r14073, %r14072};
	xor.b64  	%rd20965, %rd20963, %rd20964;
	xor.b64  	%rd20966, %rd20924, %rd21873;
	and.b64  	%rd20967, %rd20949, %rd20966;
	xor.b64  	%rd20968, %rd20967, %rd21873;
	add.s64 	%rd20969, %rd21879, %rd21874;
	ld.const.u64 	%rd20970, [%rd21860+144];
	add.s64 	%rd20971, %rd20969, %rd20970;
	add.s64 	%rd20972, %rd20971, %rd20968;
	add.s64 	%rd20973, %rd20972, %rd20965;
	add.s64 	%rd20974, %rd20973, %rd21870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14074,%dummy}, %rd20960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14075}, %rd20960;
	}
	shf.r.wrap.b32 	%r14076, %r14075, %r14074, 28;
	shf.r.wrap.b32 	%r14077, %r14074, %r14075, 28;
	mov.b64 	%rd20975, {%r14077, %r14076};
	shf.l.wrap.b32 	%r14078, %r14074, %r14075, 30;
	shf.l.wrap.b32 	%r14079, %r14075, %r14074, 30;
	mov.b64 	%rd20976, {%r14079, %r14078};
	xor.b64  	%rd20977, %rd20976, %rd20975;
	shf.l.wrap.b32 	%r14080, %r14074, %r14075, 25;
	shf.l.wrap.b32 	%r14081, %r14075, %r14074, 25;
	mov.b64 	%rd20978, {%r14081, %r14080};
	xor.b64  	%rd20979, %rd20977, %rd20978;
	xor.b64  	%rd20980, %rd20960, %rd21869;
	xor.b64  	%rd20981, %rd20960, %rd20935;
	and.b64  	%rd20982, %rd20981, %rd20980;
	xor.b64  	%rd20983, %rd20982, %rd20960;
	add.s64 	%rd20984, %rd20973, %rd20983;
	add.s64 	%rd20985, %rd20984, %rd20979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14082,%dummy}, %rd20974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14083}, %rd20974;
	}
	shf.r.wrap.b32 	%r14084, %r14083, %r14082, 14;
	shf.r.wrap.b32 	%r14085, %r14082, %r14083, 14;
	mov.b64 	%rd20986, {%r14085, %r14084};
	shf.r.wrap.b32 	%r14086, %r14083, %r14082, 18;
	shf.r.wrap.b32 	%r14087, %r14082, %r14083, 18;
	mov.b64 	%rd20987, {%r14087, %r14086};
	xor.b64  	%rd20988, %rd20987, %rd20986;
	shf.l.wrap.b32 	%r14088, %r14082, %r14083, 23;
	shf.l.wrap.b32 	%r14089, %r14083, %r14082, 23;
	mov.b64 	%rd20989, {%r14089, %r14088};
	xor.b64  	%rd20990, %rd20988, %rd20989;
	xor.b64  	%rd20991, %rd20949, %rd20924;
	and.b64  	%rd20992, %rd20974, %rd20991;
	xor.b64  	%rd20993, %rd20992, %rd20924;
	add.s64 	%rd20994, %rd21880, %rd21873;
	ld.const.u64 	%rd20995, [%rd21860+152];
	add.s64 	%rd20996, %rd20994, %rd20995;
	add.s64 	%rd20997, %rd20996, %rd20993;
	add.s64 	%rd20998, %rd20997, %rd20990;
	add.s64 	%rd20999, %rd20998, %rd21869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14090,%dummy}, %rd20985;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14091}, %rd20985;
	}
	shf.r.wrap.b32 	%r14092, %r14091, %r14090, 28;
	shf.r.wrap.b32 	%r14093, %r14090, %r14091, 28;
	mov.b64 	%rd21000, {%r14093, %r14092};
	shf.l.wrap.b32 	%r14094, %r14090, %r14091, 30;
	shf.l.wrap.b32 	%r14095, %r14091, %r14090, 30;
	mov.b64 	%rd21001, {%r14095, %r14094};
	xor.b64  	%rd21002, %rd21001, %rd21000;
	shf.l.wrap.b32 	%r14096, %r14090, %r14091, 25;
	shf.l.wrap.b32 	%r14097, %r14091, %r14090, 25;
	mov.b64 	%rd21003, {%r14097, %r14096};
	xor.b64  	%rd21004, %rd21002, %rd21003;
	xor.b64  	%rd21005, %rd20985, %rd20935;
	xor.b64  	%rd21006, %rd20985, %rd20960;
	and.b64  	%rd21007, %rd21006, %rd21005;
	xor.b64  	%rd21008, %rd21007, %rd20985;
	add.s64 	%rd21009, %rd20998, %rd21008;
	add.s64 	%rd21010, %rd21009, %rd21004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14098,%dummy}, %rd20999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14099}, %rd20999;
	}
	shf.r.wrap.b32 	%r14100, %r14099, %r14098, 14;
	shf.r.wrap.b32 	%r14101, %r14098, %r14099, 14;
	mov.b64 	%rd21011, {%r14101, %r14100};
	shf.r.wrap.b32 	%r14102, %r14099, %r14098, 18;
	shf.r.wrap.b32 	%r14103, %r14098, %r14099, 18;
	mov.b64 	%rd21012, {%r14103, %r14102};
	xor.b64  	%rd21013, %rd21012, %rd21011;
	shf.l.wrap.b32 	%r14104, %r14098, %r14099, 23;
	shf.l.wrap.b32 	%r14105, %r14099, %r14098, 23;
	mov.b64 	%rd21014, {%r14105, %r14104};
	xor.b64  	%rd21015, %rd21013, %rd21014;
	xor.b64  	%rd21016, %rd20974, %rd20949;
	and.b64  	%rd21017, %rd20999, %rd21016;
	xor.b64  	%rd21018, %rd21017, %rd20949;
	add.s64 	%rd21019, %rd20924, %rd21881;
	ld.const.u64 	%rd21020, [%rd21860+160];
	add.s64 	%rd21021, %rd21019, %rd21020;
	add.s64 	%rd21022, %rd21021, %rd21018;
	add.s64 	%rd21023, %rd21022, %rd21015;
	add.s64 	%rd21024, %rd21023, %rd20935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14106,%dummy}, %rd21010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14107}, %rd21010;
	}
	shf.r.wrap.b32 	%r14108, %r14107, %r14106, 28;
	shf.r.wrap.b32 	%r14109, %r14106, %r14107, 28;
	mov.b64 	%rd21025, {%r14109, %r14108};
	shf.l.wrap.b32 	%r14110, %r14106, %r14107, 30;
	shf.l.wrap.b32 	%r14111, %r14107, %r14106, 30;
	mov.b64 	%rd21026, {%r14111, %r14110};
	xor.b64  	%rd21027, %rd21026, %rd21025;
	shf.l.wrap.b32 	%r14112, %r14106, %r14107, 25;
	shf.l.wrap.b32 	%r14113, %r14107, %r14106, 25;
	mov.b64 	%rd21028, {%r14113, %r14112};
	xor.b64  	%rd21029, %rd21027, %rd21028;
	xor.b64  	%rd21030, %rd21010, %rd20960;
	xor.b64  	%rd21031, %rd21010, %rd20985;
	and.b64  	%rd21032, %rd21031, %rd21030;
	xor.b64  	%rd21033, %rd21032, %rd21010;
	add.s64 	%rd21034, %rd21023, %rd21033;
	add.s64 	%rd21035, %rd21034, %rd21029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14114,%dummy}, %rd21024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14115}, %rd21024;
	}
	shf.r.wrap.b32 	%r14116, %r14115, %r14114, 14;
	shf.r.wrap.b32 	%r14117, %r14114, %r14115, 14;
	mov.b64 	%rd21036, {%r14117, %r14116};
	shf.r.wrap.b32 	%r14118, %r14115, %r14114, 18;
	shf.r.wrap.b32 	%r14119, %r14114, %r14115, 18;
	mov.b64 	%rd21037, {%r14119, %r14118};
	xor.b64  	%rd21038, %rd21037, %rd21036;
	shf.l.wrap.b32 	%r14120, %r14114, %r14115, 23;
	shf.l.wrap.b32 	%r14121, %r14115, %r14114, 23;
	mov.b64 	%rd21039, {%r14121, %r14120};
	xor.b64  	%rd21040, %rd21038, %rd21039;
	xor.b64  	%rd21041, %rd20999, %rd20974;
	and.b64  	%rd21042, %rd21024, %rd21041;
	xor.b64  	%rd21043, %rd21042, %rd20974;
	add.s64 	%rd21044, %rd20949, %rd21882;
	ld.const.u64 	%rd21045, [%rd21860+168];
	add.s64 	%rd21046, %rd21044, %rd21045;
	add.s64 	%rd21047, %rd21046, %rd21043;
	add.s64 	%rd21048, %rd21047, %rd21040;
	add.s64 	%rd21049, %rd21048, %rd20960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14122,%dummy}, %rd21035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14123}, %rd21035;
	}
	shf.r.wrap.b32 	%r14124, %r14123, %r14122, 28;
	shf.r.wrap.b32 	%r14125, %r14122, %r14123, 28;
	mov.b64 	%rd21050, {%r14125, %r14124};
	shf.l.wrap.b32 	%r14126, %r14122, %r14123, 30;
	shf.l.wrap.b32 	%r14127, %r14123, %r14122, 30;
	mov.b64 	%rd21051, {%r14127, %r14126};
	xor.b64  	%rd21052, %rd21051, %rd21050;
	shf.l.wrap.b32 	%r14128, %r14122, %r14123, 25;
	shf.l.wrap.b32 	%r14129, %r14123, %r14122, 25;
	mov.b64 	%rd21053, {%r14129, %r14128};
	xor.b64  	%rd21054, %rd21052, %rd21053;
	xor.b64  	%rd21055, %rd21035, %rd20985;
	xor.b64  	%rd21056, %rd21035, %rd21010;
	and.b64  	%rd21057, %rd21056, %rd21055;
	xor.b64  	%rd21058, %rd21057, %rd21035;
	add.s64 	%rd21059, %rd21048, %rd21058;
	add.s64 	%rd21060, %rd21059, %rd21054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14130,%dummy}, %rd21049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14131}, %rd21049;
	}
	shf.r.wrap.b32 	%r14132, %r14131, %r14130, 14;
	shf.r.wrap.b32 	%r14133, %r14130, %r14131, 14;
	mov.b64 	%rd21061, {%r14133, %r14132};
	shf.r.wrap.b32 	%r14134, %r14131, %r14130, 18;
	shf.r.wrap.b32 	%r14135, %r14130, %r14131, 18;
	mov.b64 	%rd21062, {%r14135, %r14134};
	xor.b64  	%rd21063, %rd21062, %rd21061;
	shf.l.wrap.b32 	%r14136, %r14130, %r14131, 23;
	shf.l.wrap.b32 	%r14137, %r14131, %r14130, 23;
	mov.b64 	%rd21064, {%r14137, %r14136};
	xor.b64  	%rd21065, %rd21063, %rd21064;
	xor.b64  	%rd21066, %rd21024, %rd20999;
	and.b64  	%rd21067, %rd21049, %rd21066;
	xor.b64  	%rd21068, %rd21067, %rd20999;
	add.s64 	%rd21069, %rd20974, %rd21883;
	ld.const.u64 	%rd21070, [%rd21860+176];
	add.s64 	%rd21071, %rd21069, %rd21070;
	add.s64 	%rd21072, %rd21071, %rd21068;
	add.s64 	%rd21073, %rd21072, %rd21065;
	add.s64 	%rd21074, %rd21073, %rd20985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14138,%dummy}, %rd21060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14139}, %rd21060;
	}
	shf.r.wrap.b32 	%r14140, %r14139, %r14138, 28;
	shf.r.wrap.b32 	%r14141, %r14138, %r14139, 28;
	mov.b64 	%rd21075, {%r14141, %r14140};
	shf.l.wrap.b32 	%r14142, %r14138, %r14139, 30;
	shf.l.wrap.b32 	%r14143, %r14139, %r14138, 30;
	mov.b64 	%rd21076, {%r14143, %r14142};
	xor.b64  	%rd21077, %rd21076, %rd21075;
	shf.l.wrap.b32 	%r14144, %r14138, %r14139, 25;
	shf.l.wrap.b32 	%r14145, %r14139, %r14138, 25;
	mov.b64 	%rd21078, {%r14145, %r14144};
	xor.b64  	%rd21079, %rd21077, %rd21078;
	xor.b64  	%rd21080, %rd21060, %rd21010;
	xor.b64  	%rd21081, %rd21060, %rd21035;
	and.b64  	%rd21082, %rd21081, %rd21080;
	xor.b64  	%rd21083, %rd21082, %rd21060;
	add.s64 	%rd21084, %rd21073, %rd21083;
	add.s64 	%rd21085, %rd21084, %rd21079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14146,%dummy}, %rd21074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14147}, %rd21074;
	}
	shf.r.wrap.b32 	%r14148, %r14147, %r14146, 14;
	shf.r.wrap.b32 	%r14149, %r14146, %r14147, 14;
	mov.b64 	%rd21086, {%r14149, %r14148};
	shf.r.wrap.b32 	%r14150, %r14147, %r14146, 18;
	shf.r.wrap.b32 	%r14151, %r14146, %r14147, 18;
	mov.b64 	%rd21087, {%r14151, %r14150};
	xor.b64  	%rd21088, %rd21087, %rd21086;
	shf.l.wrap.b32 	%r14152, %r14146, %r14147, 23;
	shf.l.wrap.b32 	%r14153, %r14147, %r14146, 23;
	mov.b64 	%rd21089, {%r14153, %r14152};
	xor.b64  	%rd21090, %rd21088, %rd21089;
	xor.b64  	%rd21091, %rd21049, %rd21024;
	and.b64  	%rd21092, %rd21074, %rd21091;
	xor.b64  	%rd21093, %rd21092, %rd21024;
	add.s64 	%rd21094, %rd20999, %rd21884;
	ld.const.u64 	%rd21095, [%rd21860+184];
	add.s64 	%rd21096, %rd21094, %rd21095;
	add.s64 	%rd21097, %rd21096, %rd21093;
	add.s64 	%rd21098, %rd21097, %rd21090;
	add.s64 	%rd21099, %rd21098, %rd21010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14154,%dummy}, %rd21085;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14155}, %rd21085;
	}
	shf.r.wrap.b32 	%r14156, %r14155, %r14154, 28;
	shf.r.wrap.b32 	%r14157, %r14154, %r14155, 28;
	mov.b64 	%rd21100, {%r14157, %r14156};
	shf.l.wrap.b32 	%r14158, %r14154, %r14155, 30;
	shf.l.wrap.b32 	%r14159, %r14155, %r14154, 30;
	mov.b64 	%rd21101, {%r14159, %r14158};
	xor.b64  	%rd21102, %rd21101, %rd21100;
	shf.l.wrap.b32 	%r14160, %r14154, %r14155, 25;
	shf.l.wrap.b32 	%r14161, %r14155, %r14154, 25;
	mov.b64 	%rd21103, {%r14161, %r14160};
	xor.b64  	%rd21104, %rd21102, %rd21103;
	xor.b64  	%rd21105, %rd21085, %rd21035;
	xor.b64  	%rd21106, %rd21085, %rd21060;
	and.b64  	%rd21107, %rd21106, %rd21105;
	xor.b64  	%rd21108, %rd21107, %rd21085;
	add.s64 	%rd21109, %rd21098, %rd21108;
	add.s64 	%rd21110, %rd21109, %rd21104;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14162,%dummy}, %rd21099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14163}, %rd21099;
	}
	shf.r.wrap.b32 	%r14164, %r14163, %r14162, 14;
	shf.r.wrap.b32 	%r14165, %r14162, %r14163, 14;
	mov.b64 	%rd21111, {%r14165, %r14164};
	shf.r.wrap.b32 	%r14166, %r14163, %r14162, 18;
	shf.r.wrap.b32 	%r14167, %r14162, %r14163, 18;
	mov.b64 	%rd21112, {%r14167, %r14166};
	xor.b64  	%rd21113, %rd21112, %rd21111;
	shf.l.wrap.b32 	%r14168, %r14162, %r14163, 23;
	shf.l.wrap.b32 	%r14169, %r14163, %r14162, 23;
	mov.b64 	%rd21114, {%r14169, %r14168};
	xor.b64  	%rd21115, %rd21113, %rd21114;
	xor.b64  	%rd21116, %rd21074, %rd21049;
	and.b64  	%rd21117, %rd21099, %rd21116;
	xor.b64  	%rd21118, %rd21117, %rd21049;
	add.s64 	%rd21119, %rd21024, %rd21868;
	ld.const.u64 	%rd21120, [%rd21860+192];
	add.s64 	%rd21121, %rd21119, %rd21120;
	add.s64 	%rd21122, %rd21121, %rd21118;
	add.s64 	%rd21123, %rd21122, %rd21115;
	add.s64 	%rd21124, %rd21123, %rd21035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14170,%dummy}, %rd21110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14171}, %rd21110;
	}
	shf.r.wrap.b32 	%r14172, %r14171, %r14170, 28;
	shf.r.wrap.b32 	%r14173, %r14170, %r14171, 28;
	mov.b64 	%rd21125, {%r14173, %r14172};
	shf.l.wrap.b32 	%r14174, %r14170, %r14171, 30;
	shf.l.wrap.b32 	%r14175, %r14171, %r14170, 30;
	mov.b64 	%rd21126, {%r14175, %r14174};
	xor.b64  	%rd21127, %rd21126, %rd21125;
	shf.l.wrap.b32 	%r14176, %r14170, %r14171, 25;
	shf.l.wrap.b32 	%r14177, %r14171, %r14170, 25;
	mov.b64 	%rd21128, {%r14177, %r14176};
	xor.b64  	%rd21129, %rd21127, %rd21128;
	xor.b64  	%rd21130, %rd21110, %rd21060;
	xor.b64  	%rd21131, %rd21110, %rd21085;
	and.b64  	%rd21132, %rd21131, %rd21130;
	xor.b64  	%rd21133, %rd21132, %rd21110;
	add.s64 	%rd21134, %rd21123, %rd21133;
	add.s64 	%rd21135, %rd21134, %rd21129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14178,%dummy}, %rd21124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14179}, %rd21124;
	}
	shf.r.wrap.b32 	%r14180, %r14179, %r14178, 14;
	shf.r.wrap.b32 	%r14181, %r14178, %r14179, 14;
	mov.b64 	%rd21136, {%r14181, %r14180};
	shf.r.wrap.b32 	%r14182, %r14179, %r14178, 18;
	shf.r.wrap.b32 	%r14183, %r14178, %r14179, 18;
	mov.b64 	%rd21137, {%r14183, %r14182};
	xor.b64  	%rd21138, %rd21137, %rd21136;
	shf.l.wrap.b32 	%r14184, %r14178, %r14179, 23;
	shf.l.wrap.b32 	%r14185, %r14179, %r14178, 23;
	mov.b64 	%rd21139, {%r14185, %r14184};
	xor.b64  	%rd21140, %rd21138, %rd21139;
	xor.b64  	%rd21141, %rd21099, %rd21074;
	and.b64  	%rd21142, %rd21124, %rd21141;
	xor.b64  	%rd21143, %rd21142, %rd21074;
	add.s64 	%rd21144, %rd21049, %rd21867;
	ld.const.u64 	%rd21145, [%rd21860+200];
	add.s64 	%rd21146, %rd21144, %rd21145;
	add.s64 	%rd21147, %rd21146, %rd21143;
	add.s64 	%rd21148, %rd21147, %rd21140;
	add.s64 	%rd21149, %rd21148, %rd21060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14186,%dummy}, %rd21135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14187}, %rd21135;
	}
	shf.r.wrap.b32 	%r14188, %r14187, %r14186, 28;
	shf.r.wrap.b32 	%r14189, %r14186, %r14187, 28;
	mov.b64 	%rd21150, {%r14189, %r14188};
	shf.l.wrap.b32 	%r14190, %r14186, %r14187, 30;
	shf.l.wrap.b32 	%r14191, %r14187, %r14186, 30;
	mov.b64 	%rd21151, {%r14191, %r14190};
	xor.b64  	%rd21152, %rd21151, %rd21150;
	shf.l.wrap.b32 	%r14192, %r14186, %r14187, 25;
	shf.l.wrap.b32 	%r14193, %r14187, %r14186, 25;
	mov.b64 	%rd21153, {%r14193, %r14192};
	xor.b64  	%rd21154, %rd21152, %rd21153;
	xor.b64  	%rd21155, %rd21135, %rd21085;
	xor.b64  	%rd21156, %rd21135, %rd21110;
	and.b64  	%rd21157, %rd21156, %rd21155;
	xor.b64  	%rd21158, %rd21157, %rd21135;
	add.s64 	%rd21159, %rd21148, %rd21158;
	add.s64 	%rd21160, %rd21159, %rd21154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14194,%dummy}, %rd21149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14195}, %rd21149;
	}
	shf.r.wrap.b32 	%r14196, %r14195, %r14194, 14;
	shf.r.wrap.b32 	%r14197, %r14194, %r14195, 14;
	mov.b64 	%rd21161, {%r14197, %r14196};
	shf.r.wrap.b32 	%r14198, %r14195, %r14194, 18;
	shf.r.wrap.b32 	%r14199, %r14194, %r14195, 18;
	mov.b64 	%rd21162, {%r14199, %r14198};
	xor.b64  	%rd21163, %rd21162, %rd21161;
	shf.l.wrap.b32 	%r14200, %r14194, %r14195, 23;
	shf.l.wrap.b32 	%r14201, %r14195, %r14194, 23;
	mov.b64 	%rd21164, {%r14201, %r14200};
	xor.b64  	%rd21165, %rd21163, %rd21164;
	xor.b64  	%rd21166, %rd21124, %rd21099;
	and.b64  	%rd21167, %rd21149, %rd21166;
	xor.b64  	%rd21168, %rd21167, %rd21099;
	add.s64 	%rd21169, %rd21074, %rd21866;
	ld.const.u64 	%rd21170, [%rd21860+208];
	add.s64 	%rd21171, %rd21169, %rd21170;
	add.s64 	%rd21172, %rd21171, %rd21168;
	add.s64 	%rd21173, %rd21172, %rd21165;
	add.s64 	%rd21174, %rd21173, %rd21085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14202,%dummy}, %rd21160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14203}, %rd21160;
	}
	shf.r.wrap.b32 	%r14204, %r14203, %r14202, 28;
	shf.r.wrap.b32 	%r14205, %r14202, %r14203, 28;
	mov.b64 	%rd21175, {%r14205, %r14204};
	shf.l.wrap.b32 	%r14206, %r14202, %r14203, 30;
	shf.l.wrap.b32 	%r14207, %r14203, %r14202, 30;
	mov.b64 	%rd21176, {%r14207, %r14206};
	xor.b64  	%rd21177, %rd21176, %rd21175;
	shf.l.wrap.b32 	%r14208, %r14202, %r14203, 25;
	shf.l.wrap.b32 	%r14209, %r14203, %r14202, 25;
	mov.b64 	%rd21178, {%r14209, %r14208};
	xor.b64  	%rd21179, %rd21177, %rd21178;
	xor.b64  	%rd21180, %rd21160, %rd21110;
	xor.b64  	%rd21181, %rd21160, %rd21135;
	and.b64  	%rd21182, %rd21181, %rd21180;
	xor.b64  	%rd21183, %rd21182, %rd21160;
	add.s64 	%rd21184, %rd21173, %rd21183;
	add.s64 	%rd21185, %rd21184, %rd21179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14210,%dummy}, %rd21174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14211}, %rd21174;
	}
	shf.r.wrap.b32 	%r14212, %r14211, %r14210, 14;
	shf.r.wrap.b32 	%r14213, %r14210, %r14211, 14;
	mov.b64 	%rd21186, {%r14213, %r14212};
	shf.r.wrap.b32 	%r14214, %r14211, %r14210, 18;
	shf.r.wrap.b32 	%r14215, %r14210, %r14211, 18;
	mov.b64 	%rd21187, {%r14215, %r14214};
	xor.b64  	%rd21188, %rd21187, %rd21186;
	shf.l.wrap.b32 	%r14216, %r14210, %r14211, 23;
	shf.l.wrap.b32 	%r14217, %r14211, %r14210, 23;
	mov.b64 	%rd21189, {%r14217, %r14216};
	xor.b64  	%rd21190, %rd21188, %rd21189;
	xor.b64  	%rd21191, %rd21149, %rd21124;
	and.b64  	%rd21192, %rd21174, %rd21191;
	xor.b64  	%rd21193, %rd21192, %rd21124;
	add.s64 	%rd21194, %rd21099, %rd21865;
	ld.const.u64 	%rd21195, [%rd21860+216];
	add.s64 	%rd21196, %rd21194, %rd21195;
	add.s64 	%rd21197, %rd21196, %rd21193;
	add.s64 	%rd21198, %rd21197, %rd21190;
	add.s64 	%rd21199, %rd21198, %rd21110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14218,%dummy}, %rd21185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14219}, %rd21185;
	}
	shf.r.wrap.b32 	%r14220, %r14219, %r14218, 28;
	shf.r.wrap.b32 	%r14221, %r14218, %r14219, 28;
	mov.b64 	%rd21200, {%r14221, %r14220};
	shf.l.wrap.b32 	%r14222, %r14218, %r14219, 30;
	shf.l.wrap.b32 	%r14223, %r14219, %r14218, 30;
	mov.b64 	%rd21201, {%r14223, %r14222};
	xor.b64  	%rd21202, %rd21201, %rd21200;
	shf.l.wrap.b32 	%r14224, %r14218, %r14219, 25;
	shf.l.wrap.b32 	%r14225, %r14219, %r14218, 25;
	mov.b64 	%rd21203, {%r14225, %r14224};
	xor.b64  	%rd21204, %rd21202, %rd21203;
	xor.b64  	%rd21205, %rd21185, %rd21135;
	xor.b64  	%rd21206, %rd21185, %rd21160;
	and.b64  	%rd21207, %rd21206, %rd21205;
	xor.b64  	%rd21208, %rd21207, %rd21185;
	add.s64 	%rd21209, %rd21198, %rd21208;
	add.s64 	%rd21210, %rd21209, %rd21204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14226,%dummy}, %rd21199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14227}, %rd21199;
	}
	shf.r.wrap.b32 	%r14228, %r14227, %r14226, 14;
	shf.r.wrap.b32 	%r14229, %r14226, %r14227, 14;
	mov.b64 	%rd21211, {%r14229, %r14228};
	shf.r.wrap.b32 	%r14230, %r14227, %r14226, 18;
	shf.r.wrap.b32 	%r14231, %r14226, %r14227, 18;
	mov.b64 	%rd21212, {%r14231, %r14230};
	xor.b64  	%rd21213, %rd21212, %rd21211;
	shf.l.wrap.b32 	%r14232, %r14226, %r14227, 23;
	shf.l.wrap.b32 	%r14233, %r14227, %r14226, 23;
	mov.b64 	%rd21214, {%r14233, %r14232};
	xor.b64  	%rd21215, %rd21213, %rd21214;
	xor.b64  	%rd21216, %rd21174, %rd21149;
	and.b64  	%rd21217, %rd21199, %rd21216;
	xor.b64  	%rd21218, %rd21217, %rd21149;
	add.s64 	%rd21219, %rd21124, %rd21864;
	ld.const.u64 	%rd21220, [%rd21860+224];
	add.s64 	%rd21221, %rd21219, %rd21220;
	add.s64 	%rd21222, %rd21221, %rd21218;
	add.s64 	%rd21223, %rd21222, %rd21215;
	add.s64 	%rd21876, %rd21223, %rd21135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14234,%dummy}, %rd21210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14235}, %rd21210;
	}
	shf.r.wrap.b32 	%r14236, %r14235, %r14234, 28;
	shf.r.wrap.b32 	%r14237, %r14234, %r14235, 28;
	mov.b64 	%rd21224, {%r14237, %r14236};
	shf.l.wrap.b32 	%r14238, %r14234, %r14235, 30;
	shf.l.wrap.b32 	%r14239, %r14235, %r14234, 30;
	mov.b64 	%rd21225, {%r14239, %r14238};
	xor.b64  	%rd21226, %rd21225, %rd21224;
	shf.l.wrap.b32 	%r14240, %r14234, %r14235, 25;
	shf.l.wrap.b32 	%r14241, %r14235, %r14234, 25;
	mov.b64 	%rd21227, {%r14241, %r14240};
	xor.b64  	%rd21228, %rd21226, %rd21227;
	xor.b64  	%rd21229, %rd21210, %rd21160;
	xor.b64  	%rd21230, %rd21210, %rd21185;
	and.b64  	%rd21231, %rd21230, %rd21229;
	xor.b64  	%rd21232, %rd21231, %rd21210;
	add.s64 	%rd21233, %rd21223, %rd21232;
	add.s64 	%rd21872, %rd21233, %rd21228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14242,%dummy}, %rd21876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14243}, %rd21876;
	}
	shf.r.wrap.b32 	%r14244, %r14243, %r14242, 14;
	shf.r.wrap.b32 	%r14245, %r14242, %r14243, 14;
	mov.b64 	%rd21234, {%r14245, %r14244};
	shf.r.wrap.b32 	%r14246, %r14243, %r14242, 18;
	shf.r.wrap.b32 	%r14247, %r14242, %r14243, 18;
	mov.b64 	%rd21235, {%r14247, %r14246};
	xor.b64  	%rd21236, %rd21235, %rd21234;
	shf.l.wrap.b32 	%r14248, %r14242, %r14243, 23;
	shf.l.wrap.b32 	%r14249, %r14243, %r14242, 23;
	mov.b64 	%rd21237, {%r14249, %r14248};
	xor.b64  	%rd21238, %rd21236, %rd21237;
	xor.b64  	%rd21239, %rd21199, %rd21174;
	and.b64  	%rd21240, %rd21876, %rd21239;
	xor.b64  	%rd21241, %rd21240, %rd21174;
	add.s64 	%rd21242, %rd21149, %rd21863;
	ld.const.u64 	%rd21243, [%rd21860+232];
	add.s64 	%rd21244, %rd21242, %rd21243;
	add.s64 	%rd21245, %rd21244, %rd21241;
	add.s64 	%rd21246, %rd21245, %rd21238;
	add.s64 	%rd21875, %rd21246, %rd21160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14250,%dummy}, %rd21872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14251}, %rd21872;
	}
	shf.r.wrap.b32 	%r14252, %r14251, %r14250, 28;
	shf.r.wrap.b32 	%r14253, %r14250, %r14251, 28;
	mov.b64 	%rd21247, {%r14253, %r14252};
	shf.l.wrap.b32 	%r14254, %r14250, %r14251, 30;
	shf.l.wrap.b32 	%r14255, %r14251, %r14250, 30;
	mov.b64 	%rd21248, {%r14255, %r14254};
	xor.b64  	%rd21249, %rd21248, %rd21247;
	shf.l.wrap.b32 	%r14256, %r14250, %r14251, 25;
	shf.l.wrap.b32 	%r14257, %r14251, %r14250, 25;
	mov.b64 	%rd21250, {%r14257, %r14256};
	xor.b64  	%rd21251, %rd21249, %rd21250;
	xor.b64  	%rd21252, %rd21872, %rd21185;
	xor.b64  	%rd21253, %rd21872, %rd21210;
	and.b64  	%rd21254, %rd21253, %rd21252;
	xor.b64  	%rd21255, %rd21254, %rd21872;
	add.s64 	%rd21256, %rd21246, %rd21255;
	add.s64 	%rd21871, %rd21256, %rd21251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14258,%dummy}, %rd21875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14259}, %rd21875;
	}
	shf.r.wrap.b32 	%r14260, %r14259, %r14258, 14;
	shf.r.wrap.b32 	%r14261, %r14258, %r14259, 14;
	mov.b64 	%rd21257, {%r14261, %r14260};
	shf.r.wrap.b32 	%r14262, %r14259, %r14258, 18;
	shf.r.wrap.b32 	%r14263, %r14258, %r14259, 18;
	mov.b64 	%rd21258, {%r14263, %r14262};
	xor.b64  	%rd21259, %rd21258, %rd21257;
	shf.l.wrap.b32 	%r14264, %r14258, %r14259, 23;
	shf.l.wrap.b32 	%r14265, %r14259, %r14258, 23;
	mov.b64 	%rd21260, {%r14265, %r14264};
	xor.b64  	%rd21261, %rd21259, %rd21260;
	xor.b64  	%rd21262, %rd21876, %rd21199;
	and.b64  	%rd21263, %rd21875, %rd21262;
	xor.b64  	%rd21264, %rd21263, %rd21199;
	add.s64 	%rd21265, %rd21174, %rd21862;
	ld.const.u64 	%rd21266, [%rd21860+240];
	add.s64 	%rd21267, %rd21265, %rd21266;
	add.s64 	%rd21268, %rd21267, %rd21264;
	add.s64 	%rd21269, %rd21268, %rd21261;
	add.s64 	%rd21874, %rd21269, %rd21185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14266,%dummy}, %rd21871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14267}, %rd21871;
	}
	shf.r.wrap.b32 	%r14268, %r14267, %r14266, 28;
	shf.r.wrap.b32 	%r14269, %r14266, %r14267, 28;
	mov.b64 	%rd21270, {%r14269, %r14268};
	shf.l.wrap.b32 	%r14270, %r14266, %r14267, 30;
	shf.l.wrap.b32 	%r14271, %r14267, %r14266, 30;
	mov.b64 	%rd21271, {%r14271, %r14270};
	xor.b64  	%rd21272, %rd21271, %rd21270;
	shf.l.wrap.b32 	%r14272, %r14266, %r14267, 25;
	shf.l.wrap.b32 	%r14273, %r14267, %r14266, 25;
	mov.b64 	%rd21273, {%r14273, %r14272};
	xor.b64  	%rd21274, %rd21272, %rd21273;
	xor.b64  	%rd21275, %rd21871, %rd21210;
	xor.b64  	%rd21276, %rd21871, %rd21872;
	and.b64  	%rd21277, %rd21276, %rd21275;
	xor.b64  	%rd21278, %rd21277, %rd21871;
	add.s64 	%rd21279, %rd21269, %rd21278;
	add.s64 	%rd21870, %rd21279, %rd21274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14274,%dummy}, %rd21874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14275}, %rd21874;
	}
	shf.r.wrap.b32 	%r14276, %r14275, %r14274, 14;
	shf.r.wrap.b32 	%r14277, %r14274, %r14275, 14;
	mov.b64 	%rd21280, {%r14277, %r14276};
	shf.r.wrap.b32 	%r14278, %r14275, %r14274, 18;
	shf.r.wrap.b32 	%r14279, %r14274, %r14275, 18;
	mov.b64 	%rd21281, {%r14279, %r14278};
	xor.b64  	%rd21282, %rd21281, %rd21280;
	shf.l.wrap.b32 	%r14280, %r14274, %r14275, 23;
	shf.l.wrap.b32 	%r14281, %r14275, %r14274, 23;
	mov.b64 	%rd21283, {%r14281, %r14280};
	xor.b64  	%rd21284, %rd21282, %rd21283;
	xor.b64  	%rd21285, %rd21875, %rd21876;
	and.b64  	%rd21286, %rd21874, %rd21285;
	xor.b64  	%rd21287, %rd21286, %rd21876;
	add.s64 	%rd21288, %rd21199, %rd21861;
	ld.const.u64 	%rd21289, [%rd21860+248];
	add.s64 	%rd21290, %rd21288, %rd21289;
	add.s64 	%rd21291, %rd21290, %rd21287;
	add.s64 	%rd21292, %rd21291, %rd21284;
	add.s64 	%rd21873, %rd21292, %rd21210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14282,%dummy}, %rd21870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r14283}, %rd21870;
	}
	shf.r.wrap.b32 	%r14284, %r14283, %r14282, 28;
	shf.r.wrap.b32 	%r14285, %r14282, %r14283, 28;
	mov.b64 	%rd21293, {%r14285, %r14284};
	shf.l.wrap.b32 	%r14286, %r14282, %r14283, 30;
	shf.l.wrap.b32 	%r14287, %r14283, %r14282, 30;
	mov.b64 	%rd21294, {%r14287, %r14286};
	xor.b64  	%rd21295, %rd21294, %rd21293;
	shf.l.wrap.b32 	%r14288, %r14282, %r14283, 25;
	shf.l.wrap.b32 	%r14289, %r14283, %r14282, 25;
	mov.b64 	%rd21296, {%r14289, %r14288};
	xor.b64  	%rd21297, %rd21295, %rd21296;
	xor.b64  	%rd21298, %rd21870, %rd21872;
	xor.b64  	%rd21299, %rd21870, %rd21871;
	and.b64  	%rd21300, %rd21299, %rd21298;
	xor.b64  	%rd21301, %rd21300, %rd21870;
	add.s64 	%rd21302, %rd21292, %rd21301;
	add.s64 	%rd21869, %rd21302, %rd21297;
	add.s32 	%r14508, %r14508, 16;
	setp.lt.s32	%p220, %r14508, 80;
	mov.u64 	%rd21860, %rd1786;
	@%p220 bra 	BB1_352;

	add.s64 	%rd21303, %rd21844, %rd21869;
	st.local.u64 	[%rd1], %rd21303;
	add.s64 	%rd21304, %rd21843, %rd21870;
	st.local.u64 	[%rd1+8], %rd21304;
	add.s64 	%rd21305, %rd21842, %rd21871;
	st.local.u64 	[%rd1+16], %rd21305;
	add.s64 	%rd21306, %rd21841, %rd21872;
	st.local.u64 	[%rd1+24], %rd21306;
	add.s64 	%rd21307, %rd21840, %rd21873;
	st.local.u64 	[%rd1+32], %rd21307;
	add.s64 	%rd21308, %rd21839, %rd21874;
	st.local.u64 	[%rd1+40], %rd21308;
	add.s64 	%rd21309, %rd21838, %rd21875;
	st.local.u64 	[%rd1+48], %rd21309;
	add.s64 	%rd21310, %rd21837, %rd21876;
	st.local.u64 	[%rd1+56], %rd21310;
	st.global.u64 	[%rd14935+80], %rd21303;
	st.global.u64 	[%rd14935+88], %rd21304;

BB1_354:
	ret;
}

	// .globl	m01800_loop
.entry m01800_loop(
	.param .u64 .ptr .global .align 4 m01800_loop_param_0,
	.param .u64 .ptr .global .align 4 m01800_loop_param_1,
	.param .u64 .ptr .global .align 4 m01800_loop_param_2,
	.param .u64 .ptr .global .align 4 m01800_loop_param_3,
	.param .u64 .ptr .global .align 8 m01800_loop_param_4,
	.param .u64 .ptr .global .align 1 m01800_loop_param_5,
	.param .u64 .ptr .global .align 4 m01800_loop_param_6,
	.param .u64 .ptr .global .align 4 m01800_loop_param_7,
	.param .u64 .ptr .global .align 4 m01800_loop_param_8,
	.param .u64 .ptr .global .align 4 m01800_loop_param_9,
	.param .u64 .ptr .global .align 4 m01800_loop_param_10,
	.param .u64 .ptr .global .align 4 m01800_loop_param_11,
	.param .u64 .ptr .global .align 4 m01800_loop_param_12,
	.param .u64 .ptr .global .align 4 m01800_loop_param_13,
	.param .u64 .ptr .global .align 4 m01800_loop_param_14,
	.param .u64 .ptr .global .align 4 m01800_loop_param_15,
	.param .u64 .ptr .global .align 4 m01800_loop_param_16,
	.param .u64 .ptr .global .align 4 m01800_loop_param_17,
	.param .u64 .ptr .global .align 1 m01800_loop_param_18,
	.param .u64 .ptr .global .align 4 m01800_loop_param_19,
	.param .u64 .ptr .global .align 4 m01800_loop_param_20,
	.param .u64 .ptr .global .align 4 m01800_loop_param_21,
	.param .u64 .ptr .global .align 4 m01800_loop_param_22,
	.param .u64 .ptr .global .align 4 m01800_loop_param_23,
	.param .u32 m01800_loop_param_24,
	.param .u32 m01800_loop_param_25,
	.param .u32 m01800_loop_param_26,
	.param .u32 m01800_loop_param_27,
	.param .u32 m01800_loop_param_28,
	.param .u32 m01800_loop_param_29,
	.param .u32 m01800_loop_param_30,
	.param .u32 m01800_loop_param_31,
	.param .u32 m01800_loop_param_32,
	.param .u32 m01800_loop_param_33,
	.param .u64 m01800_loop_param_34
)
{
	.local .align 16 .b8 	__local_depot2[1216];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<42>;
	.reg .b16 	%rs<30>;
	.reg .b32 	%r<1078>;
	.reg .b64 	%rd<1591>;


	mov.u64 	%rd1590, __local_depot2;
	cvta.local.u64 	%SP, %rd1590;
	ld.param.u64 	%rd183, [m01800_loop_param_0];
	ld.param.u64 	%rd184, [m01800_loop_param_4];
	ld.param.u64 	%rd185, [m01800_loop_param_17];
	ld.param.u32 	%r82, [m01800_loop_param_27];
	ld.param.u32 	%r1075, [m01800_loop_param_28];
	ld.param.u32 	%r84, [m01800_loop_param_29];
	ld.param.u64 	%rd186, [m01800_loop_param_34];
	add.u64 	%rd187, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd187;
	add.u64 	%rd188, %SP, 32;
	cvta.to.local.u64 	%rd2, %rd188;
	add.u64 	%rd189, %SP, 1056;
	cvta.to.local.u64 	%rd3, %rd189;
	mov.u32 	%r85, %ctaid.x;
	mov.u32 	%r86, %ntid.x;
	mov.b32	%r87, %envreg3;
	mad.lo.s32 	%r88, %r85, %r86, %r87;
	mov.u32 	%r89, %tid.x;
	add.s32 	%r1, %r88, %r89;
	cvt.s64.s32	%rd190, %r1;
	setp.ge.u64	%p1, %rd190, %rd186;
	@%p1 bra 	BB2_58;

	add.u64 	%rd192, %SP, 1184;
	cvta.to.local.u64 	%rd193, %rd192;
	add.u64 	%rd194, %SP, 1200;
	cvta.to.local.u64 	%rd195, %rd194;
	mul.wide.s32 	%rd196, %r1, 672;
	add.s64 	%rd197, %rd184, %rd196;
	ld.global.u64 	%rd198, [%rd197+64];
	ld.global.u64 	%rd199, [%rd197+72];
	ld.global.u64 	%rd200, [%rd197+80];
	ld.global.u64 	%rd201, [%rd197+88];
	st.local.u64 	[%rd193], %rd198;
	st.local.u64 	[%rd193+8], %rd199;
	mul.wide.s32 	%rd202, %r1, 260;
	add.s64 	%rd203, %rd183, %rd202;
	ld.global.u32 	%r2, [%rd203+256];
	st.local.u64 	[%rd195], %rd200;
	st.local.u64 	[%rd195+8], %rd201;
	mul.wide.u32 	%rd204, %r82, 564;
	add.s64 	%rd205, %rd185, %rd204;
	ld.global.u32 	%r3, [%rd205+512];
	add.s32 	%r90, %r2, 64;
	add.s32 	%r91, %r90, %r3;
	add.s32 	%r92, %r3, %r2;
	add.s32 	%r93, %r92, 64;
	st.local.v4.u32 	[%rd1], {%r90, %r90, %r91, %r93};
	add.s32 	%r94, %r90, %r2;
	add.s32 	%r95, %r90, %r92;
	add.s32 	%r96, %r91, %r2;
	st.local.v4.u32 	[%rd1+16], {%r94, %r94, %r96, %r95};
	mov.u64 	%rd1532, 0;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB2_3;

BB2_2:
	shl.b64 	%rd207, %rd1532, 3;
	add.s64 	%rd208, %rd2, %rd207;
	mov.u32 	%r97, 0;
	st.local.v2.u32 	[%rd208], {%r97, %r97};
	add.s64 	%rd1532, %rd1532, 1;
	setp.lt.u64	%p3, %rd1532, 128;
	@%p3 bra 	BB2_2;

BB2_3:
	and.b32  	%r7, %r2, 3;
	add.s64 	%rd12, %rd193, 7;
	and.b32  	%r6, %r3, 3;
	add.s64 	%rd11, %rd195, 7;
	mov.u32 	%r1038, 0;

BB2_4:
	and.b32  	%r9, %r1038, 1;
	setp.eq.s32	%p4, %r9, 0;
	setp.eq.s32	%p5, %r2, 0;
	or.pred  	%p6, %p4, %p5;
	shl.b32 	%r99, %r9, 6;
	xor.b32  	%r22, %r99, 64;
	@%p6 bra 	BB2_13;

	setp.eq.s32	%p7, %r7, 0;
	mul.wide.u32 	%rd211, %r1038, 128;
	add.s64 	%rd13, %rd2, %rd211;
	mov.u32 	%r1042, 0;
	@%p7 bra 	BB2_11;

	setp.eq.s32	%p8, %r7, 1;
	mov.u32 	%r1040, 0;
	@%p8 bra 	BB2_10;

	setp.eq.s32	%p9, %r7, 2;
	mov.u32 	%r1039, 0;
	@%p9 bra 	BB2_9;

	ld.local.u8 	%rs1, [%rd12];
	st.local.u8 	[%rd13+7], %rs1;
	mov.u32 	%r1039, 1;

BB2_9:
	xor.b32  	%r105, %r1039, 7;
	cvt.u64.u32	%rd212, %r105;
	add.s64 	%rd213, %rd193, %rd212;
	ld.local.u8 	%rs2, [%rd213];
	add.s64 	%rd214, %rd13, %rd212;
	st.local.u8 	[%rd214], %rs2;
	add.s32 	%r1040, %r1039, 1;

BB2_10:
	xor.b32  	%r106, %r1040, 7;
	cvt.u64.u32	%rd215, %r106;
	add.s64 	%rd216, %rd193, %rd215;
	ld.local.u8 	%rs3, [%rd216];
	add.s64 	%rd217, %rd13, %rd215;
	st.local.u8 	[%rd217], %rs3;
	add.s32 	%r1042, %r1040, 1;

BB2_11:
	setp.lt.u32	%p10, %r2, 4;
	mov.u32 	%r22, %r1042;
	@%p10 bra 	BB2_13;

BB2_12:
	xor.b32  	%r107, %r1042, 7;
	cvt.u64.u32	%rd218, %r107;
	add.s64 	%rd219, %rd193, %rd218;
	ld.local.u8 	%rs4, [%rd219];
	xor.b32  	%r108, %r22, 7;
	cvt.u64.u32	%rd220, %r108;
	add.s64 	%rd221, %rd13, %rd220;
	st.local.u8 	[%rd221], %rs4;
	add.s32 	%r109, %r1042, 1;
	xor.b32  	%r110, %r109, 7;
	cvt.u64.u32	%rd222, %r110;
	add.s64 	%rd223, %rd193, %rd222;
	ld.local.u8 	%rs5, [%rd223];
	add.s32 	%r111, %r22, 1;
	xor.b32  	%r112, %r111, 7;
	cvt.u64.u32	%rd224, %r112;
	add.s64 	%rd225, %rd13, %rd224;
	st.local.u8 	[%rd225], %rs5;
	add.s32 	%r113, %r1042, 2;
	xor.b32  	%r114, %r113, 7;
	cvt.u64.u32	%rd226, %r114;
	add.s64 	%rd227, %rd193, %rd226;
	ld.local.u8 	%rs6, [%rd227];
	add.s32 	%r115, %r22, 2;
	xor.b32  	%r116, %r115, 7;
	cvt.u64.u32	%rd228, %r116;
	add.s64 	%rd229, %rd13, %rd228;
	st.local.u8 	[%rd229], %rs6;
	add.s32 	%r117, %r1042, 3;
	xor.b32  	%r118, %r117, 7;
	cvt.u64.u32	%rd230, %r118;
	add.s64 	%rd231, %rd193, %rd230;
	ld.local.u8 	%rs7, [%rd231];
	add.s32 	%r119, %r22, 3;
	xor.b32  	%r120, %r119, 7;
	cvt.u64.u32	%rd232, %r120;
	add.s64 	%rd233, %rd13, %rd232;
	st.local.u8 	[%rd233], %rs7;
	add.s32 	%r22, %r22, 4;
	add.s32 	%r1042, %r1042, 4;
	setp.lt.u32	%p11, %r1042, %r2;
	@%p11 bra 	BB2_12;

BB2_13:
	and.b32  	%r121, %r1038, 2;
	setp.eq.s32	%p12, %r121, 0;
	setp.eq.s32	%p13, %r3, 0;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB2_14;
	bra.uni 	BB2_15;

BB2_14:
	mov.u32 	%r39, %r22;
	bra.uni 	BB2_24;

BB2_15:
	mul.wide.u32 	%rd234, %r1038, 128;
	add.s64 	%rd14, %rd2, %rd234;
	mov.u32 	%r1045, 0;
	setp.eq.s32	%p15, %r6, 0;
	@%p15 bra 	BB2_16;

	setp.eq.s32	%p16, %r6, 1;
	@%p16 bra 	BB2_21;

	setp.eq.s32	%p17, %r6, 2;
	@%p17 bra 	BB2_20;

	ld.local.u8 	%rs8, [%rd11];
	xor.b32  	%r127, %r22, 7;
	cvt.u64.u32	%rd235, %r127;
	add.s64 	%rd236, %rd14, %rd235;
	st.local.u8 	[%rd236], %rs8;
	add.s32 	%r22, %r22, 1;
	mov.u32 	%r1045, 1;

BB2_20:
	xor.b32  	%r128, %r1045, 7;
	cvt.u64.u32	%rd237, %r128;
	add.s64 	%rd238, %rd195, %rd237;
	ld.local.u8 	%rs9, [%rd238];
	xor.b32  	%r129, %r22, 7;
	cvt.u64.u32	%rd239, %r129;
	add.s64 	%rd240, %rd14, %rd239;
	st.local.u8 	[%rd240], %rs9;
	add.s32 	%r22, %r22, 1;
	add.s32 	%r1045, %r1045, 1;

BB2_21:
	xor.b32  	%r130, %r1045, 7;
	cvt.u64.u32	%rd241, %r130;
	add.s64 	%rd242, %rd195, %rd241;
	ld.local.u8 	%rs10, [%rd242];
	xor.b32  	%r131, %r22, 7;
	cvt.u64.u32	%rd243, %r131;
	add.s64 	%rd244, %rd14, %rd243;
	st.local.u8 	[%rd244], %rs10;
	add.s32 	%r22, %r22, 1;
	add.s32 	%r1045, %r1045, 1;
	mov.u32 	%r39, %r22;
	bra.uni 	BB2_22;

BB2_16:
	mov.u32 	%r39, %r1045;

BB2_22:
	setp.lt.u32	%p18, %r3, 4;
	@%p18 bra 	BB2_24;

BB2_23:
	xor.b32  	%r132, %r1045, 7;
	cvt.u64.u32	%rd245, %r132;
	add.s64 	%rd246, %rd195, %rd245;
	ld.local.u8 	%rs11, [%rd246];
	xor.b32  	%r133, %r22, 7;
	cvt.u64.u32	%rd247, %r133;
	add.s64 	%rd248, %rd14, %rd247;
	st.local.u8 	[%rd248], %rs11;
	add.s32 	%r134, %r1045, 1;
	xor.b32  	%r135, %r134, 7;
	cvt.u64.u32	%rd249, %r135;
	add.s64 	%rd250, %rd195, %rd249;
	ld.local.u8 	%rs12, [%rd250];
	add.s32 	%r136, %r22, 1;
	xor.b32  	%r137, %r136, 7;
	cvt.u64.u32	%rd251, %r137;
	add.s64 	%rd252, %rd14, %rd251;
	st.local.u8 	[%rd252], %rs12;
	add.s32 	%r138, %r1045, 2;
	xor.b32  	%r139, %r138, 7;
	cvt.u64.u32	%rd253, %r139;
	add.s64 	%rd254, %rd195, %rd253;
	ld.local.u8 	%rs13, [%rd254];
	add.s32 	%r140, %r22, 2;
	xor.b32  	%r141, %r140, 7;
	cvt.u64.u32	%rd255, %r141;
	add.s64 	%rd256, %rd14, %rd255;
	st.local.u8 	[%rd256], %rs13;
	add.s32 	%r142, %r1045, 3;
	xor.b32  	%r143, %r142, 7;
	cvt.u64.u32	%rd257, %r143;
	add.s64 	%rd258, %rd195, %rd257;
	ld.local.u8 	%rs14, [%rd258];
	add.s32 	%r144, %r22, 3;
	xor.b32  	%r145, %r144, 7;
	cvt.u64.u32	%rd259, %r145;
	add.s64 	%rd260, %rd14, %rd259;
	st.local.u8 	[%rd260], %rs14;
	add.s32 	%r22, %r22, 4;
	add.s32 	%r1045, %r1045, 4;
	setp.lt.u32	%p19, %r1045, %r3;
	mov.u32 	%r39, %r22;
	@%p19 bra 	BB2_23;

BB2_24:
	and.b32  	%r146, %r1038, 4;
	setp.eq.s32	%p20, %r146, 0;
	or.pred  	%p22, %p20, %p5;
	@%p22 bra 	BB2_25;
	bra.uni 	BB2_26;

BB2_25:
	mov.u32 	%r56, %r39;
	bra.uni 	BB2_35;

BB2_26:
	setp.eq.s32	%p23, %r7, 0;
	mul.wide.u32 	%rd261, %r1038, 128;
	add.s64 	%rd15, %rd2, %rd261;
	mov.u32 	%r1062, 0;
	@%p23 bra 	BB2_27;
	bra.uni 	BB2_28;

BB2_27:
	mov.u32 	%r56, %r1062;
	bra.uni 	BB2_33;

BB2_28:
	setp.eq.s32	%p24, %r7, 1;
	mov.u32 	%r1057, 0;
	@%p24 bra 	BB2_32;

	setp.eq.s32	%p25, %r7, 2;
	mov.u32 	%r1055, 0;
	@%p25 bra 	BB2_31;

	ld.local.u8 	%rs15, [%rd12];
	xor.b32  	%r152, %r39, 7;
	cvt.u64.u32	%rd262, %r152;
	add.s64 	%rd263, %rd15, %rd262;
	st.local.u8 	[%rd263], %rs15;
	add.s32 	%r39, %r39, 1;
	mov.u32 	%r1055, 1;

BB2_31:
	xor.b32  	%r153, %r1055, 7;
	cvt.u64.u32	%rd264, %r153;
	add.s64 	%rd265, %rd193, %rd264;
	ld.local.u8 	%rs16, [%rd265];
	xor.b32  	%r154, %r39, 7;
	cvt.u64.u32	%rd266, %r154;
	add.s64 	%rd267, %rd15, %rd266;
	st.local.u8 	[%rd267], %rs16;
	add.s32 	%r39, %r39, 1;
	add.s32 	%r1057, %r1055, 1;

BB2_32:
	xor.b32  	%r155, %r1057, 7;
	cvt.u64.u32	%rd268, %r155;
	add.s64 	%rd269, %rd193, %rd268;
	ld.local.u8 	%rs17, [%rd269];
	xor.b32  	%r156, %r39, 7;
	cvt.u64.u32	%rd270, %r156;
	add.s64 	%rd271, %rd15, %rd270;
	st.local.u8 	[%rd271], %rs17;
	add.s32 	%r39, %r39, 1;
	add.s32 	%r1062, %r1057, 1;
	mov.u32 	%r56, %r39;

BB2_33:
	setp.lt.u32	%p26, %r2, 4;
	@%p26 bra 	BB2_35;

BB2_34:
	xor.b32  	%r157, %r1062, 7;
	cvt.u64.u32	%rd272, %r157;
	add.s64 	%rd273, %rd193, %rd272;
	ld.local.u8 	%rs18, [%rd273];
	xor.b32  	%r158, %r39, 7;
	cvt.u64.u32	%rd274, %r158;
	add.s64 	%rd275, %rd15, %rd274;
	st.local.u8 	[%rd275], %rs18;
	add.s32 	%r159, %r1062, 1;
	xor.b32  	%r160, %r159, 7;
	cvt.u64.u32	%rd276, %r160;
	add.s64 	%rd277, %rd193, %rd276;
	ld.local.u8 	%rs19, [%rd277];
	add.s32 	%r161, %r39, 1;
	xor.b32  	%r162, %r161, 7;
	cvt.u64.u32	%rd278, %r162;
	add.s64 	%rd279, %rd15, %rd278;
	st.local.u8 	[%rd279], %rs19;
	add.s32 	%r163, %r1062, 2;
	xor.b32  	%r164, %r163, 7;
	cvt.u64.u32	%rd280, %r164;
	add.s64 	%rd281, %rd193, %rd280;
	ld.local.u8 	%rs20, [%rd281];
	add.s32 	%r165, %r39, 2;
	xor.b32  	%r166, %r165, 7;
	cvt.u64.u32	%rd282, %r166;
	add.s64 	%rd283, %rd15, %rd282;
	st.local.u8 	[%rd283], %rs20;
	add.s32 	%r167, %r1062, 3;
	xor.b32  	%r168, %r167, 7;
	cvt.u64.u32	%rd284, %r168;
	add.s64 	%rd285, %rd193, %rd284;
	ld.local.u8 	%rs21, [%rd285];
	add.s32 	%r169, %r39, 3;
	xor.b32  	%r170, %r169, 7;
	cvt.u64.u32	%rd286, %r170;
	add.s64 	%rd287, %rd15, %rd286;
	st.local.u8 	[%rd287], %rs21;
	add.s32 	%r39, %r39, 4;
	add.s32 	%r1062, %r1062, 4;
	setp.lt.u32	%p27, %r1062, %r2;
	mov.u32 	%r56, %r39;
	@%p27 bra 	BB2_34;

BB2_35:
	@%p4 bra 	BB2_37;
	bra.uni 	BB2_36;

BB2_37:
	@%p5 bra 	BB2_38;
	bra.uni 	BB2_39;

BB2_38:
	mov.u32 	%r1074, %r56;
	bra.uni 	BB2_48;

BB2_36:
	add.s32 	%r1074, %r56, 64;
	bra.uni 	BB2_48;

BB2_39:
	setp.eq.s32	%p30, %r7, 0;
	mul.wide.u32 	%rd288, %r1038, 128;
	add.s64 	%rd16, %rd2, %rd288;
	mov.u32 	%r1072, 0;
	@%p30 bra 	BB2_40;
	bra.uni 	BB2_41;

BB2_40:
	mov.u32 	%r1074, %r1072;
	bra.uni 	BB2_46;

BB2_41:
	setp.eq.s32	%p31, %r7, 1;
	mov.u32 	%r1067, 0;
	@%p31 bra 	BB2_45;

	setp.eq.s32	%p32, %r7, 2;
	mov.u32 	%r1065, 0;
	@%p32 bra 	BB2_44;

	ld.local.u8 	%rs22, [%rd12];
	xor.b32  	%r176, %r56, 7;
	cvt.u64.u32	%rd289, %r176;
	add.s64 	%rd290, %rd16, %rd289;
	st.local.u8 	[%rd290], %rs22;
	add.s32 	%r56, %r56, 1;
	mov.u32 	%r1065, 1;

BB2_44:
	xor.b32  	%r177, %r1065, 7;
	cvt.u64.u32	%rd291, %r177;
	add.s64 	%rd292, %rd193, %rd291;
	ld.local.u8 	%rs23, [%rd292];
	xor.b32  	%r178, %r56, 7;
	cvt.u64.u32	%rd293, %r178;
	add.s64 	%rd294, %rd16, %rd293;
	st.local.u8 	[%rd294], %rs23;
	add.s32 	%r56, %r56, 1;
	add.s32 	%r1067, %r1065, 1;

BB2_45:
	xor.b32  	%r179, %r1067, 7;
	cvt.u64.u32	%rd295, %r179;
	add.s64 	%rd296, %rd193, %rd295;
	ld.local.u8 	%rs24, [%rd296];
	xor.b32  	%r180, %r56, 7;
	cvt.u64.u32	%rd297, %r180;
	add.s64 	%rd298, %rd16, %rd297;
	st.local.u8 	[%rd298], %rs24;
	add.s32 	%r56, %r56, 1;
	add.s32 	%r1072, %r1067, 1;
	mov.u32 	%r1074, %r56;

BB2_46:
	setp.lt.u32	%p33, %r2, 4;
	@%p33 bra 	BB2_48;

BB2_47:
	xor.b32  	%r181, %r1072, 7;
	cvt.u64.u32	%rd299, %r181;
	add.s64 	%rd300, %rd193, %rd299;
	ld.local.u8 	%rs25, [%rd300];
	xor.b32  	%r182, %r56, 7;
	cvt.u64.u32	%rd301, %r182;
	add.s64 	%rd302, %rd16, %rd301;
	st.local.u8 	[%rd302], %rs25;
	add.s32 	%r183, %r1072, 1;
	xor.b32  	%r184, %r183, 7;
	cvt.u64.u32	%rd303, %r184;
	add.s64 	%rd304, %rd193, %rd303;
	ld.local.u8 	%rs26, [%rd304];
	add.s32 	%r185, %r56, 1;
	xor.b32  	%r186, %r185, 7;
	cvt.u64.u32	%rd305, %r186;
	add.s64 	%rd306, %rd16, %rd305;
	st.local.u8 	[%rd306], %rs26;
	add.s32 	%r187, %r1072, 2;
	xor.b32  	%r188, %r187, 7;
	cvt.u64.u32	%rd307, %r188;
	add.s64 	%rd308, %rd193, %rd307;
	ld.local.u8 	%rs27, [%rd308];
	add.s32 	%r189, %r56, 2;
	xor.b32  	%r190, %r189, 7;
	cvt.u64.u32	%rd309, %r190;
	add.s64 	%rd310, %rd16, %rd309;
	st.local.u8 	[%rd310], %rs27;
	add.s32 	%r191, %r1072, 3;
	xor.b32  	%r192, %r191, 7;
	cvt.u64.u32	%rd311, %r192;
	add.s64 	%rd312, %rd193, %rd311;
	ld.local.u8 	%rs28, [%rd312];
	add.s32 	%r193, %r56, 3;
	xor.b32  	%r194, %r193, 7;
	cvt.u64.u32	%rd313, %r194;
	add.s64 	%rd314, %rd16, %rd313;
	st.local.u8 	[%rd314], %rs28;
	add.s32 	%r56, %r56, 4;
	add.s32 	%r1072, %r1072, 4;
	setp.lt.u32	%p34, %r1072, %r2;
	mov.u32 	%r1074, %r56;
	@%p34 bra 	BB2_47;

BB2_48:
	xor.b32  	%r195, %r1074, 7;
	cvt.u64.u32	%rd315, %r195;
	mul.wide.u32 	%rd316, %r1038, 128;
	add.s64 	%rd317, %rd2, %rd316;
	add.s64 	%rd318, %rd317, %rd315;
	mov.u16 	%rs29, 128;
	st.local.u8 	[%rd318], %rs29;
	shl.b32 	%r196, %r1074, 3;
	cvt.u64.u32	%rd319, %r196;
	st.local.u64 	[%rd317+120], %rd319;
	add.s32 	%r1038, %r1038, 1;
	setp.lt.u32	%p35, %r1038, 8;
	@%p35 bra 	BB2_4;

	ld.global.u64 	%rd1540, [%rd197];
	ld.global.u64 	%rd1539, [%rd197+8];
	ld.global.u64 	%rd1538, [%rd197+16];
	ld.global.u64 	%rd1537, [%rd197+24];
	ld.global.u64 	%rd1536, [%rd197+32];
	ld.global.u64 	%rd1535, [%rd197+40];
	ld.global.u64 	%rd1534, [%rd197+48];
	ld.global.u64 	%rd1533, [%rd197+56];
	setp.eq.s32	%p36, %r84, 0;
	@%p36 bra 	BB2_57;

	ld.const.u64 	%rd26, [k_sha512];
	ld.const.u64 	%rd27, [k_sha512+8];
	ld.const.u64 	%rd28, [k_sha512+16];
	ld.const.u64 	%rd29, [k_sha512+24];
	ld.const.u64 	%rd30, [k_sha512+32];
	ld.const.u64 	%rd31, [k_sha512+40];
	ld.const.u64 	%rd32, [k_sha512+48];
	ld.const.u64 	%rd33, [k_sha512+56];
	ld.const.u64 	%rd34, [k_sha512+64];
	ld.const.u64 	%rd35, [k_sha512+72];
	ld.const.u64 	%rd36, [k_sha512+80];
	ld.const.u64 	%rd37, [k_sha512+88];
	ld.const.u64 	%rd38, [k_sha512+96];
	ld.const.u64 	%rd39, [k_sha512+104];
	ld.const.u64 	%rd40, [k_sha512+112];
	ld.const.u64 	%rd41, [k_sha512+120];
	mov.u64 	%rd323, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r198,%dummy}, %rd323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r199}, %rd323;
	}
	shf.r.wrap.b32 	%r200, %r199, %r198, 18;
	shf.r.wrap.b32 	%r201, %r198, %r199, 18;
	mov.b64 	%rd324, {%r201, %r200};
	shf.r.wrap.b32 	%r202, %r199, %r198, 14;
	shf.r.wrap.b32 	%r203, %r198, %r199, 14;
	mov.b64 	%rd325, {%r203, %r202};
	xor.b64  	%rd326, %rd324, %rd325;
	shf.l.wrap.b32 	%r204, %r198, %r199, 23;
	shf.l.wrap.b32 	%r205, %r199, %r198, 23;
	mov.b64 	%rd327, {%r205, %r204};
	xor.b64  	%rd42, %rd326, %rd327;
	mov.u64 	%rd328, 7640891576956012808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r206}, %rd328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r207,%dummy}, %rd328;
	}
	shf.l.wrap.b32 	%r208, %r207, %r206, 30;
	shf.l.wrap.b32 	%r209, %r206, %r207, 30;
	mov.b64 	%rd329, {%r209, %r208};
	shf.r.wrap.b32 	%r210, %r206, %r207, 28;
	shf.r.wrap.b32 	%r211, %r207, %r206, 28;
	mov.b64 	%rd330, {%r211, %r210};
	xor.b64  	%rd331, %rd329, %rd330;
	shf.l.wrap.b32 	%r212, %r207, %r206, 25;
	shf.l.wrap.b32 	%r213, %r206, %r207, 25;
	mov.b64 	%rd332, {%r213, %r212};
	xor.b64  	%rd43, %rd331, %rd332;
	mov.u32 	%r1076, 0;

BB2_51:
	add.u64 	%rd1529, %SP, 32;
	cvta.to.local.u64 	%rd1528, %rd1529;
	and.b32  	%r214, %r1075, 1;
	setp.eq.b32	%p37, %r214, 1;
	cvt.u64.u32	%rd333, %r214;
	mul.wide.u32 	%rd334, %r1075, -1431655765;
	shr.u64 	%rd335, %rd334, 33;
	cvt.u32.u64	%r215, %rd335;
	mul.lo.s32 	%r216, %r215, 3;
	sub.s32 	%r217, %r1075, %r216;
	setp.ne.s32	%p38, %r217, 0;
	selp.b64	%rd336, 2, 0, %p38;
	mul.wide.u32 	%rd337, %r1075, 613566757;
	shr.u64 	%rd338, %rd337, 32;
	cvt.u32.u64	%r218, %rd338;
	sub.s32 	%r219, %r1075, %r218;
	shr.u32 	%r220, %r219, 1;
	add.s32 	%r221, %r220, %r218;
	shr.u32 	%r222, %r221, 2;
	mul.lo.s32 	%r223, %r222, 7;
	sub.s32 	%r224, %r1075, %r223;
	setp.ne.s32	%p39, %r224, 0;
	selp.b64	%rd339, 4, 0, %p39;
	or.b64  	%rd340, %rd336, %rd333;
	or.b64  	%rd52, %rd340, %rd339;
	shl.b64 	%rd341, %rd52, 7;
	add.s64 	%rd342, %rd1528, %rd341;
	ld.local.v2.u64 	{%rd343, %rd344}, [%rd342];
	ld.local.v2.u64 	{%rd347, %rd348}, [%rd342+16];
	ld.local.v2.u64 	{%rd349, %rd350}, [%rd342+32];
	ld.local.v2.u64 	{%rd351, %rd352}, [%rd342+48];
	ld.local.v2.u64 	{%rd1548, %rd1547}, [%rd342+64];
	ld.local.v2.u64 	{%rd1546, %rd1545}, [%rd342+80];
	ld.local.v2.u64 	{%rd1544, %rd1543}, [%rd342+96];
	ld.local.v2.u64 	{%rd1542, %rd1541}, [%rd342+112];
	st.local.v2.u64 	[%rd3], {%rd343, %rd344};
	st.local.v2.u64 	[%rd3+16], {%rd347, %rd348};
	st.local.v2.u64 	[%rd3+32], {%rd349, %rd350};
	st.local.v2.u64 	[%rd3+48], {%rd351, %rd352};
	st.local.v2.u64 	[%rd3+64], {%rd1548, %rd1547};
	st.local.v2.u64 	[%rd3+80], {%rd1546, %rd1545};
	st.local.v2.u64 	[%rd3+96], {%rd1544, %rd1543};
	st.local.v2.u64 	[%rd3+112], {%rd1542, %rd1541};
	@%p37 bra 	BB2_53;
	bra.uni 	BB2_52;

BB2_53:
	add.u64 	%rd1531, %SP, 0;
	cvta.to.local.u64 	%rd1530, %rd1531;
	shl.b64 	%rd367, %rd52, 2;
	add.s64 	%rd368, %rd1530, %rd367;
	ld.local.u32 	%r225, [%rd368];
	add.s32 	%r226, %r225, -64;
	shr.u64 	%rd369, %rd1540, 56;
	xor.b32  	%r227, %r226, 7;
	cvt.u64.u32	%rd370, %r227;
	add.s64 	%rd371, %rd3, %rd370;
	st.local.u8 	[%rd371], %rd369;
	add.s32 	%r228, %r225, -63;
	shr.u64 	%rd372, %rd1540, 48;
	xor.b32  	%r229, %r228, 7;
	cvt.u64.u32	%rd373, %r229;
	add.s64 	%rd374, %rd3, %rd373;
	st.local.u8 	[%rd374], %rd372;
	add.s32 	%r230, %r225, -62;
	shr.u64 	%rd375, %rd1540, 40;
	xor.b32  	%r231, %r230, 7;
	cvt.u64.u32	%rd376, %r231;
	add.s64 	%rd377, %rd3, %rd376;
	st.local.u8 	[%rd377], %rd375;
	add.s32 	%r232, %r225, -61;
	shr.u64 	%rd378, %rd1540, 32;
	xor.b32  	%r233, %r232, 7;
	cvt.u64.u32	%rd379, %r233;
	add.s64 	%rd380, %rd3, %rd379;
	st.local.u8 	[%rd380], %rd378;
	add.s32 	%r234, %r225, -60;
	shr.u64 	%rd381, %rd1540, 24;
	xor.b32  	%r235, %r234, 7;
	cvt.u64.u32	%rd382, %r235;
	add.s64 	%rd383, %rd3, %rd382;
	st.local.u8 	[%rd383], %rd381;
	add.s32 	%r236, %r225, -59;
	shr.u64 	%rd384, %rd1540, 16;
	xor.b32  	%r237, %r236, 7;
	cvt.u64.u32	%rd385, %r237;
	add.s64 	%rd386, %rd3, %rd385;
	st.local.u8 	[%rd386], %rd384;
	add.s32 	%r238, %r225, -58;
	shr.u64 	%rd387, %rd1540, 8;
	xor.b32  	%r239, %r238, 7;
	cvt.u64.u32	%rd388, %r239;
	add.s64 	%rd389, %rd3, %rd388;
	st.local.u8 	[%rd389], %rd387;
	add.s32 	%r240, %r225, -57;
	xor.b32  	%r241, %r240, 7;
	cvt.u64.u32	%rd390, %r241;
	add.s64 	%rd391, %rd3, %rd390;
	st.local.u8 	[%rd391], %rd1540;
	add.s32 	%r242, %r225, -56;
	shr.u64 	%rd392, %rd1539, 56;
	xor.b32  	%r243, %r242, 7;
	cvt.u64.u32	%rd393, %r243;
	add.s64 	%rd394, %rd3, %rd393;
	st.local.u8 	[%rd394], %rd392;
	add.s32 	%r244, %r225, -55;
	shr.u64 	%rd395, %rd1539, 48;
	xor.b32  	%r245, %r244, 7;
	cvt.u64.u32	%rd396, %r245;
	add.s64 	%rd397, %rd3, %rd396;
	st.local.u8 	[%rd397], %rd395;
	add.s32 	%r246, %r225, -54;
	shr.u64 	%rd398, %rd1539, 40;
	xor.b32  	%r247, %r246, 7;
	cvt.u64.u32	%rd399, %r247;
	add.s64 	%rd400, %rd3, %rd399;
	st.local.u8 	[%rd400], %rd398;
	add.s32 	%r248, %r225, -53;
	shr.u64 	%rd401, %rd1539, 32;
	xor.b32  	%r249, %r248, 7;
	cvt.u64.u32	%rd402, %r249;
	add.s64 	%rd403, %rd3, %rd402;
	st.local.u8 	[%rd403], %rd401;
	add.s32 	%r250, %r225, -52;
	shr.u64 	%rd404, %rd1539, 24;
	xor.b32  	%r251, %r250, 7;
	cvt.u64.u32	%rd405, %r251;
	add.s64 	%rd406, %rd3, %rd405;
	st.local.u8 	[%rd406], %rd404;
	add.s32 	%r252, %r225, -51;
	shr.u64 	%rd407, %rd1539, 16;
	xor.b32  	%r253, %r252, 7;
	cvt.u64.u32	%rd408, %r253;
	add.s64 	%rd409, %rd3, %rd408;
	st.local.u8 	[%rd409], %rd407;
	add.s32 	%r254, %r225, -50;
	shr.u64 	%rd410, %rd1539, 8;
	xor.b32  	%r255, %r254, 7;
	cvt.u64.u32	%rd411, %r255;
	add.s64 	%rd412, %rd3, %rd411;
	st.local.u8 	[%rd412], %rd410;
	add.s32 	%r256, %r225, -49;
	xor.b32  	%r257, %r256, 7;
	cvt.u64.u32	%rd413, %r257;
	add.s64 	%rd414, %rd3, %rd413;
	st.local.u8 	[%rd414], %rd1539;
	add.s32 	%r258, %r225, -48;
	shr.u64 	%rd415, %rd1538, 56;
	xor.b32  	%r259, %r258, 7;
	cvt.u64.u32	%rd416, %r259;
	add.s64 	%rd417, %rd3, %rd416;
	st.local.u8 	[%rd417], %rd415;
	add.s32 	%r260, %r225, -47;
	shr.u64 	%rd418, %rd1538, 48;
	xor.b32  	%r261, %r260, 7;
	cvt.u64.u32	%rd419, %r261;
	add.s64 	%rd420, %rd3, %rd419;
	st.local.u8 	[%rd420], %rd418;
	add.s32 	%r262, %r225, -46;
	shr.u64 	%rd421, %rd1538, 40;
	xor.b32  	%r263, %r262, 7;
	cvt.u64.u32	%rd422, %r263;
	add.s64 	%rd423, %rd3, %rd422;
	st.local.u8 	[%rd423], %rd421;
	add.s32 	%r264, %r225, -45;
	shr.u64 	%rd424, %rd1538, 32;
	xor.b32  	%r265, %r264, 7;
	cvt.u64.u32	%rd425, %r265;
	add.s64 	%rd426, %rd3, %rd425;
	st.local.u8 	[%rd426], %rd424;
	add.s32 	%r266, %r225, -44;
	shr.u64 	%rd427, %rd1538, 24;
	xor.b32  	%r267, %r266, 7;
	cvt.u64.u32	%rd428, %r267;
	add.s64 	%rd429, %rd3, %rd428;
	st.local.u8 	[%rd429], %rd427;
	add.s32 	%r268, %r225, -43;
	shr.u64 	%rd430, %rd1538, 16;
	xor.b32  	%r269, %r268, 7;
	cvt.u64.u32	%rd431, %r269;
	add.s64 	%rd432, %rd3, %rd431;
	st.local.u8 	[%rd432], %rd430;
	add.s32 	%r270, %r225, -42;
	shr.u64 	%rd433, %rd1538, 8;
	xor.b32  	%r271, %r270, 7;
	cvt.u64.u32	%rd434, %r271;
	add.s64 	%rd435, %rd3, %rd434;
	st.local.u8 	[%rd435], %rd433;
	add.s32 	%r272, %r225, -41;
	xor.b32  	%r273, %r272, 7;
	cvt.u64.u32	%rd436, %r273;
	add.s64 	%rd437, %rd3, %rd436;
	st.local.u8 	[%rd437], %rd1538;
	add.s32 	%r274, %r225, -40;
	shr.u64 	%rd438, %rd1537, 56;
	xor.b32  	%r275, %r274, 7;
	cvt.u64.u32	%rd439, %r275;
	add.s64 	%rd440, %rd3, %rd439;
	st.local.u8 	[%rd440], %rd438;
	add.s32 	%r276, %r225, -39;
	shr.u64 	%rd441, %rd1537, 48;
	xor.b32  	%r277, %r276, 7;
	cvt.u64.u32	%rd442, %r277;
	add.s64 	%rd443, %rd3, %rd442;
	st.local.u8 	[%rd443], %rd441;
	add.s32 	%r278, %r225, -38;
	shr.u64 	%rd444, %rd1537, 40;
	xor.b32  	%r279, %r278, 7;
	cvt.u64.u32	%rd445, %r279;
	add.s64 	%rd446, %rd3, %rd445;
	st.local.u8 	[%rd446], %rd444;
	add.s32 	%r280, %r225, -37;
	shr.u64 	%rd447, %rd1537, 32;
	xor.b32  	%r281, %r280, 7;
	cvt.u64.u32	%rd448, %r281;
	add.s64 	%rd449, %rd3, %rd448;
	st.local.u8 	[%rd449], %rd447;
	add.s32 	%r282, %r225, -36;
	shr.u64 	%rd450, %rd1537, 24;
	xor.b32  	%r283, %r282, 7;
	cvt.u64.u32	%rd451, %r283;
	add.s64 	%rd452, %rd3, %rd451;
	st.local.u8 	[%rd452], %rd450;
	add.s32 	%r284, %r225, -35;
	shr.u64 	%rd453, %rd1537, 16;
	xor.b32  	%r285, %r284, 7;
	cvt.u64.u32	%rd454, %r285;
	add.s64 	%rd455, %rd3, %rd454;
	st.local.u8 	[%rd455], %rd453;
	add.s32 	%r286, %r225, -34;
	shr.u64 	%rd456, %rd1537, 8;
	xor.b32  	%r287, %r286, 7;
	cvt.u64.u32	%rd457, %r287;
	add.s64 	%rd458, %rd3, %rd457;
	st.local.u8 	[%rd458], %rd456;
	add.s32 	%r288, %r225, -33;
	xor.b32  	%r289, %r288, 7;
	cvt.u64.u32	%rd459, %r289;
	add.s64 	%rd460, %rd3, %rd459;
	st.local.u8 	[%rd460], %rd1537;
	add.s32 	%r290, %r225, -32;
	shr.u64 	%rd461, %rd1536, 56;
	xor.b32  	%r291, %r290, 7;
	cvt.u64.u32	%rd462, %r291;
	add.s64 	%rd463, %rd3, %rd462;
	st.local.u8 	[%rd463], %rd461;
	add.s32 	%r292, %r225, -31;
	shr.u64 	%rd464, %rd1536, 48;
	xor.b32  	%r293, %r292, 7;
	cvt.u64.u32	%rd465, %r293;
	add.s64 	%rd466, %rd3, %rd465;
	st.local.u8 	[%rd466], %rd464;
	add.s32 	%r294, %r225, -30;
	shr.u64 	%rd467, %rd1536, 40;
	xor.b32  	%r295, %r294, 7;
	cvt.u64.u32	%rd468, %r295;
	add.s64 	%rd469, %rd3, %rd468;
	st.local.u8 	[%rd469], %rd467;
	add.s32 	%r296, %r225, -29;
	shr.u64 	%rd470, %rd1536, 32;
	xor.b32  	%r297, %r296, 7;
	cvt.u64.u32	%rd471, %r297;
	add.s64 	%rd472, %rd3, %rd471;
	st.local.u8 	[%rd472], %rd470;
	add.s32 	%r298, %r225, -28;
	shr.u64 	%rd473, %rd1536, 24;
	xor.b32  	%r299, %r298, 7;
	cvt.u64.u32	%rd474, %r299;
	add.s64 	%rd475, %rd3, %rd474;
	st.local.u8 	[%rd475], %rd473;
	add.s32 	%r300, %r225, -27;
	shr.u64 	%rd476, %rd1536, 16;
	xor.b32  	%r301, %r300, 7;
	cvt.u64.u32	%rd477, %r301;
	add.s64 	%rd478, %rd3, %rd477;
	st.local.u8 	[%rd478], %rd476;
	add.s32 	%r302, %r225, -26;
	shr.u64 	%rd479, %rd1536, 8;
	xor.b32  	%r303, %r302, 7;
	cvt.u64.u32	%rd480, %r303;
	add.s64 	%rd481, %rd3, %rd480;
	st.local.u8 	[%rd481], %rd479;
	add.s32 	%r304, %r225, -25;
	xor.b32  	%r305, %r304, 7;
	cvt.u64.u32	%rd482, %r305;
	add.s64 	%rd483, %rd3, %rd482;
	st.local.u8 	[%rd483], %rd1536;
	add.s32 	%r306, %r225, -24;
	shr.u64 	%rd484, %rd1535, 56;
	xor.b32  	%r307, %r306, 7;
	cvt.u64.u32	%rd485, %r307;
	add.s64 	%rd486, %rd3, %rd485;
	st.local.u8 	[%rd486], %rd484;
	add.s32 	%r308, %r225, -23;
	shr.u64 	%rd487, %rd1535, 48;
	xor.b32  	%r309, %r308, 7;
	cvt.u64.u32	%rd488, %r309;
	add.s64 	%rd489, %rd3, %rd488;
	st.local.u8 	[%rd489], %rd487;
	add.s32 	%r310, %r225, -22;
	shr.u64 	%rd490, %rd1535, 40;
	xor.b32  	%r311, %r310, 7;
	cvt.u64.u32	%rd491, %r311;
	add.s64 	%rd492, %rd3, %rd491;
	st.local.u8 	[%rd492], %rd490;
	add.s32 	%r312, %r225, -21;
	shr.u64 	%rd493, %rd1535, 32;
	xor.b32  	%r313, %r312, 7;
	cvt.u64.u32	%rd494, %r313;
	add.s64 	%rd495, %rd3, %rd494;
	st.local.u8 	[%rd495], %rd493;
	add.s32 	%r314, %r225, -20;
	shr.u64 	%rd496, %rd1535, 24;
	xor.b32  	%r315, %r314, 7;
	cvt.u64.u32	%rd497, %r315;
	add.s64 	%rd498, %rd3, %rd497;
	st.local.u8 	[%rd498], %rd496;
	add.s32 	%r316, %r225, -19;
	shr.u64 	%rd499, %rd1535, 16;
	xor.b32  	%r317, %r316, 7;
	cvt.u64.u32	%rd500, %r317;
	add.s64 	%rd501, %rd3, %rd500;
	st.local.u8 	[%rd501], %rd499;
	add.s32 	%r318, %r225, -18;
	shr.u64 	%rd502, %rd1535, 8;
	xor.b32  	%r319, %r318, 7;
	cvt.u64.u32	%rd503, %r319;
	add.s64 	%rd504, %rd3, %rd503;
	st.local.u8 	[%rd504], %rd502;
	add.s32 	%r320, %r225, -17;
	xor.b32  	%r321, %r320, 7;
	cvt.u64.u32	%rd505, %r321;
	add.s64 	%rd506, %rd3, %rd505;
	st.local.u8 	[%rd506], %rd1535;
	add.s32 	%r322, %r225, -16;
	shr.u64 	%rd507, %rd1534, 56;
	xor.b32  	%r323, %r322, 7;
	cvt.u64.u32	%rd508, %r323;
	add.s64 	%rd509, %rd3, %rd508;
	st.local.u8 	[%rd509], %rd507;
	add.s32 	%r324, %r225, -15;
	shr.u64 	%rd510, %rd1534, 48;
	xor.b32  	%r325, %r324, 7;
	cvt.u64.u32	%rd511, %r325;
	add.s64 	%rd512, %rd3, %rd511;
	st.local.u8 	[%rd512], %rd510;
	add.s32 	%r326, %r225, -14;
	shr.u64 	%rd513, %rd1534, 40;
	xor.b32  	%r327, %r326, 7;
	cvt.u64.u32	%rd514, %r327;
	add.s64 	%rd515, %rd3, %rd514;
	st.local.u8 	[%rd515], %rd513;
	add.s32 	%r328, %r225, -13;
	shr.u64 	%rd516, %rd1534, 32;
	xor.b32  	%r329, %r328, 7;
	cvt.u64.u32	%rd517, %r329;
	add.s64 	%rd518, %rd3, %rd517;
	st.local.u8 	[%rd518], %rd516;
	add.s32 	%r330, %r225, -12;
	shr.u64 	%rd519, %rd1534, 24;
	xor.b32  	%r331, %r330, 7;
	cvt.u64.u32	%rd520, %r331;
	add.s64 	%rd521, %rd3, %rd520;
	st.local.u8 	[%rd521], %rd519;
	add.s32 	%r332, %r225, -11;
	shr.u64 	%rd522, %rd1534, 16;
	xor.b32  	%r333, %r332, 7;
	cvt.u64.u32	%rd523, %r333;
	add.s64 	%rd524, %rd3, %rd523;
	st.local.u8 	[%rd524], %rd522;
	add.s32 	%r334, %r225, -10;
	shr.u64 	%rd525, %rd1534, 8;
	xor.b32  	%r335, %r334, 7;
	cvt.u64.u32	%rd526, %r335;
	add.s64 	%rd527, %rd3, %rd526;
	st.local.u8 	[%rd527], %rd525;
	add.s32 	%r336, %r225, -9;
	xor.b32  	%r337, %r336, 7;
	cvt.u64.u32	%rd528, %r337;
	add.s64 	%rd529, %rd3, %rd528;
	st.local.u8 	[%rd529], %rd1534;
	add.s32 	%r338, %r225, -8;
	shr.u64 	%rd530, %rd1533, 56;
	xor.b32  	%r339, %r338, 7;
	cvt.u64.u32	%rd531, %r339;
	add.s64 	%rd532, %rd3, %rd531;
	st.local.u8 	[%rd532], %rd530;
	add.s32 	%r340, %r225, -7;
	shr.u64 	%rd533, %rd1533, 48;
	xor.b32  	%r341, %r340, 7;
	cvt.u64.u32	%rd534, %r341;
	add.s64 	%rd535, %rd3, %rd534;
	st.local.u8 	[%rd535], %rd533;
	add.s32 	%r342, %r225, -6;
	shr.u64 	%rd536, %rd1533, 40;
	xor.b32  	%r343, %r342, 7;
	cvt.u64.u32	%rd537, %r343;
	add.s64 	%rd538, %rd3, %rd537;
	st.local.u8 	[%rd538], %rd536;
	add.s32 	%r344, %r225, -5;
	shr.u64 	%rd539, %rd1533, 32;
	xor.b32  	%r345, %r344, 7;
	cvt.u64.u32	%rd540, %r345;
	add.s64 	%rd541, %rd3, %rd540;
	st.local.u8 	[%rd541], %rd539;
	add.s32 	%r346, %r225, -4;
	shr.u64 	%rd542, %rd1533, 24;
	xor.b32  	%r347, %r346, 7;
	cvt.u64.u32	%rd543, %r347;
	add.s64 	%rd544, %rd3, %rd543;
	st.local.u8 	[%rd544], %rd542;
	add.s32 	%r348, %r225, -3;
	shr.u64 	%rd545, %rd1533, 16;
	xor.b32  	%r349, %r348, 7;
	cvt.u64.u32	%rd546, %r349;
	add.s64 	%rd547, %rd3, %rd546;
	st.local.u8 	[%rd547], %rd545;
	add.s32 	%r350, %r225, -2;
	shr.u64 	%rd548, %rd1533, 8;
	xor.b32  	%r351, %r350, 7;
	cvt.u64.u32	%rd549, %r351;
	add.s64 	%rd550, %rd3, %rd549;
	st.local.u8 	[%rd550], %rd548;
	add.s32 	%r352, %r225, -1;
	xor.b32  	%r353, %r352, 7;
	cvt.u64.u32	%rd551, %r353;
	add.s64 	%rd552, %rd3, %rd551;
	st.local.u8 	[%rd552], %rd1533;
	ld.local.v2.u64 	{%rd1540, %rd1539}, [%rd3];
	ld.local.v2.u64 	{%rd1538, %rd1537}, [%rd3+16];
	ld.local.v2.u64 	{%rd1536, %rd1535}, [%rd3+32];
	ld.local.v2.u64 	{%rd1534, %rd1533}, [%rd3+48];
	ld.local.v2.u64 	{%rd1548, %rd1547}, [%rd3+64];
	ld.local.v2.u64 	{%rd1546, %rd1545}, [%rd3+80];
	ld.local.v2.u64 	{%rd1544, %rd1543}, [%rd3+96];
	ld.local.v2.u64 	{%rd1542, %rd1541}, [%rd3+112];
	bra.uni 	BB2_54;

BB2_52:
	st.local.v2.u64 	[%rd3], {%rd1540, %rd1539};
	st.local.v2.u64 	[%rd3+16], {%rd1538, %rd1537};
	st.local.v2.u64 	[%rd3+32], {%rd1536, %rd1535};
	st.local.v2.u64 	[%rd3+48], {%rd1534, %rd1533};

BB2_54:
	shr.u64 	%rd570, %rd1540, 32;
	shr.u64 	%rd571, %rd1539, 32;
	shr.u64 	%rd572, %rd1538, 32;
	shr.u64 	%rd573, %rd1537, 32;
	shr.u64 	%rd574, %rd1536, 32;
	shr.u64 	%rd575, %rd1535, 32;
	shr.u64 	%rd576, %rd1534, 32;
	shr.u64 	%rd577, %rd1533, 32;
	shr.u64 	%rd578, %rd1548, 32;
	shr.u64 	%rd579, %rd1547, 32;
	shr.u64 	%rd580, %rd1546, 32;
	shr.u64 	%rd581, %rd1545, 32;
	shr.u64 	%rd582, %rd1544, 32;
	shr.u64 	%rd583, %rd1543, 32;
	shr.u64 	%rd584, %rd1542, 32;
	shr.u64 	%rd585, %rd1541, 32;
	bfi.b64 	%rd1574, %rd570, %rd1540, 32, 32;
	bfi.b64 	%rd1575, %rd571, %rd1539, 32, 32;
	bfi.b64 	%rd1576, %rd572, %rd1538, 32, 32;
	bfi.b64 	%rd1577, %rd573, %rd1537, 32, 32;
	bfi.b64 	%rd1578, %rd574, %rd1536, 32, 32;
	bfi.b64 	%rd1579, %rd575, %rd1535, 32, 32;
	bfi.b64 	%rd1580, %rd576, %rd1534, 32, 32;
	bfi.b64 	%rd1581, %rd577, %rd1533, 32, 32;
	bfi.b64 	%rd1565, %rd578, %rd1548, 32, 32;
	bfi.b64 	%rd1564, %rd579, %rd1547, 32, 32;
	bfi.b64 	%rd1563, %rd580, %rd1546, 32, 32;
	bfi.b64 	%rd1562, %rd581, %rd1545, 32, 32;
	bfi.b64 	%rd1561, %rd582, %rd1544, 32, 32;
	bfi.b64 	%rd1560, %rd583, %rd1543, 32, 32;
	bfi.b64 	%rd1559, %rd584, %rd1542, 32, 32;
	bfi.b64 	%rd1558, %rd585, %rd1541, 32, 32;
	add.s64 	%rd586, %rd1574, %rd26;
	add.s64 	%rd587, %rd586, %rd42;
	add.s64 	%rd588, %rd587, %rd43;
	add.s64 	%rd589, %rd587, 2357225248857953701;
	add.s64 	%rd590, %rd588, -5343946410804754465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r355,%dummy}, %rd589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r356}, %rd589;
	}
	shf.r.wrap.b32 	%r357, %r356, %r355, 14;
	shf.r.wrap.b32 	%r358, %r355, %r356, 14;
	mov.b64 	%rd591, {%r358, %r357};
	shf.r.wrap.b32 	%r359, %r356, %r355, 18;
	shf.r.wrap.b32 	%r360, %r355, %r356, 18;
	mov.b64 	%rd592, {%r360, %r359};
	xor.b64  	%rd593, %rd592, %rd591;
	shf.l.wrap.b32 	%r361, %r355, %r356, 23;
	shf.l.wrap.b32 	%r362, %r356, %r355, 23;
	mov.b64 	%rd594, {%r362, %r361};
	xor.b64  	%rd595, %rd593, %rd594;
	and.b64  	%rd596, %rd589, -3887949035690463538;
	xor.b64  	%rd597, %rd596, -7276294671716946913;
	add.s64 	%rd598, %rd1575, %rd27;
	add.s64 	%rd599, %rd598, %rd597;
	add.s64 	%rd600, %rd599, %rd595;
	xor.b64  	%rd601, %rd590, -4942790177534073029;
	xor.b64  	%rd602, %rd590, 7640891576956012808;
	and.b64  	%rd603, %rd602, %rd601;
	xor.b64  	%rd604, %rd603, %rd590;
	add.s64 	%rd605, %rd600, %rd604;
	add.s64 	%rd606, %rd600, 6625583534739731862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r363,%dummy}, %rd590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r364}, %rd590;
	}
	shf.r.wrap.b32 	%r365, %r364, %r363, 28;
	shf.r.wrap.b32 	%r366, %r363, %r364, 28;
	mov.b64 	%rd607, {%r366, %r365};
	shf.l.wrap.b32 	%r367, %r363, %r364, 30;
	shf.l.wrap.b32 	%r368, %r364, %r363, 30;
	mov.b64 	%rd608, {%r368, %r367};
	xor.b64  	%rd609, %rd608, %rd607;
	shf.l.wrap.b32 	%r369, %r363, %r364, 25;
	shf.l.wrap.b32 	%r370, %r364, %r363, 25;
	mov.b64 	%rd610, {%r370, %r369};
	xor.b64  	%rd611, %rd609, %rd610;
	add.s64 	%rd612, %rd605, %rd611;
	add.s64 	%rd613, %rd612, 2270897969802886507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r371,%dummy}, %rd606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd606;
	}
	shf.r.wrap.b32 	%r373, %r372, %r371, 14;
	shf.r.wrap.b32 	%r374, %r371, %r372, 14;
	mov.b64 	%rd614, {%r374, %r373};
	shf.r.wrap.b32 	%r375, %r372, %r371, 18;
	shf.r.wrap.b32 	%r376, %r371, %r372, 18;
	mov.b64 	%rd615, {%r376, %r375};
	xor.b64  	%rd616, %rd615, %rd614;
	shf.l.wrap.b32 	%r377, %r371, %r372, 23;
	shf.l.wrap.b32 	%r378, %r372, %r371, 23;
	mov.b64 	%rd617, {%r378, %r377};
	xor.b64  	%rd618, %rd616, %rd617;
	xor.b64  	%rd619, %rd589, 5840696475078001361;
	and.b64  	%rd620, %rd606, %rd619;
	xor.b64  	%rd621, %rd620, 5840696475078001361;
	add.s64 	%rd622, %rd1576, %rd28;
	add.s64 	%rd623, %rd622, %rd621;
	add.s64 	%rd624, %rd623, %rd618;
	xor.b64  	%rd625, %rd613, 7640891576956012808;
	xor.b64  	%rd626, %rd613, %rd590;
	and.b64  	%rd627, %rd626, %rd625;
	xor.b64  	%rd628, %rd627, %rd613;
	add.s64 	%rd629, %rd624, %rd628;
	add.s64 	%rd630, %rd624, 6227659224458531674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r379,%dummy}, %rd613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd613;
	}
	shf.r.wrap.b32 	%r381, %r380, %r379, 28;
	shf.r.wrap.b32 	%r382, %r379, %r380, 28;
	mov.b64 	%rd631, {%r382, %r381};
	shf.l.wrap.b32 	%r383, %r379, %r380, 30;
	shf.l.wrap.b32 	%r384, %r380, %r379, 30;
	mov.b64 	%rd632, {%r384, %r383};
	xor.b64  	%rd633, %rd632, %rd631;
	shf.l.wrap.b32 	%r385, %r379, %r380, 25;
	shf.l.wrap.b32 	%r386, %r380, %r379, 25;
	mov.b64 	%rd634, {%r386, %r385};
	xor.b64  	%rd635, %rd633, %rd634;
	add.s64 	%rd636, %rd629, %rd635;
	add.s64 	%rd637, %rd636, -7276294671716946913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r387,%dummy}, %rd630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r388}, %rd630;
	}
	shf.r.wrap.b32 	%r389, %r388, %r387, 14;
	shf.r.wrap.b32 	%r390, %r387, %r388, 14;
	mov.b64 	%rd638, {%r390, %r389};
	shf.r.wrap.b32 	%r391, %r388, %r387, 18;
	shf.r.wrap.b32 	%r392, %r387, %r388, 18;
	mov.b64 	%rd639, {%r392, %r391};
	xor.b64  	%rd640, %rd639, %rd638;
	shf.l.wrap.b32 	%r393, %r387, %r388, 23;
	shf.l.wrap.b32 	%r394, %r388, %r387, 23;
	mov.b64 	%rd641, {%r394, %r393};
	xor.b64  	%rd642, %rd640, %rd641;
	xor.b64  	%rd643, %rd606, %rd589;
	and.b64  	%rd644, %rd630, %rd643;
	xor.b64  	%rd645, %rd644, %rd589;
	add.s64 	%rd646, %rd1577, %rd29;
	add.s64 	%rd647, %rd646, %rd645;
	add.s64 	%rd648, %rd647, %rd642;
	xor.b64  	%rd649, %rd637, %rd590;
	xor.b64  	%rd650, %rd637, %rd613;
	and.b64  	%rd651, %rd650, %rd649;
	xor.b64  	%rd652, %rd651, %rd637;
	add.s64 	%rd653, %rd648, %rd652;
	add.s64 	%rd654, %rd648, -4965156021675537447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r395,%dummy}, %rd637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r396}, %rd637;
	}
	shf.r.wrap.b32 	%r397, %r396, %r395, 28;
	shf.r.wrap.b32 	%r398, %r395, %r396, 28;
	mov.b64 	%rd655, {%r398, %r397};
	shf.l.wrap.b32 	%r399, %r395, %r396, 30;
	shf.l.wrap.b32 	%r400, %r396, %r395, 30;
	mov.b64 	%rd656, {%r400, %r399};
	xor.b64  	%rd657, %rd656, %rd655;
	shf.l.wrap.b32 	%r401, %r395, %r396, 25;
	shf.l.wrap.b32 	%r402, %r396, %r395, 25;
	mov.b64 	%rd658, {%r402, %r401};
	xor.b64  	%rd659, %rd657, %rd658;
	add.s64 	%rd660, %rd653, %rd659;
	add.s64 	%rd661, %rd660, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r403,%dummy}, %rd654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r404}, %rd654;
	}
	shf.r.wrap.b32 	%r405, %r404, %r403, 14;
	shf.r.wrap.b32 	%r406, %r403, %r404, 14;
	mov.b64 	%rd662, {%r406, %r405};
	shf.r.wrap.b32 	%r407, %r404, %r403, 18;
	shf.r.wrap.b32 	%r408, %r403, %r404, 18;
	mov.b64 	%rd663, {%r408, %r407};
	xor.b64  	%rd664, %rd663, %rd662;
	shf.l.wrap.b32 	%r409, %r403, %r404, 23;
	shf.l.wrap.b32 	%r410, %r404, %r403, 23;
	mov.b64 	%rd665, {%r410, %r409};
	xor.b64  	%rd666, %rd664, %rd665;
	xor.b64  	%rd667, %rd630, %rd606;
	and.b64  	%rd668, %rd654, %rd667;
	xor.b64  	%rd669, %rd668, %rd606;
	add.s64 	%rd670, %rd589, %rd1578;
	add.s64 	%rd671, %rd670, %rd30;
	add.s64 	%rd672, %rd671, %rd669;
	add.s64 	%rd673, %rd672, %rd666;
	add.s64 	%rd674, %rd673, %rd590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r411,%dummy}, %rd661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r412}, %rd661;
	}
	shf.r.wrap.b32 	%r413, %r412, %r411, 28;
	shf.r.wrap.b32 	%r414, %r411, %r412, 28;
	mov.b64 	%rd675, {%r414, %r413};
	shf.l.wrap.b32 	%r415, %r411, %r412, 30;
	shf.l.wrap.b32 	%r416, %r412, %r411, 30;
	mov.b64 	%rd676, {%r416, %r415};
	xor.b64  	%rd677, %rd676, %rd675;
	shf.l.wrap.b32 	%r417, %r411, %r412, 25;
	shf.l.wrap.b32 	%r418, %r412, %r411, 25;
	mov.b64 	%rd678, {%r418, %r417};
	xor.b64  	%rd679, %rd677, %rd678;
	xor.b64  	%rd680, %rd661, %rd613;
	xor.b64  	%rd681, %rd661, %rd637;
	and.b64  	%rd682, %rd681, %rd680;
	xor.b64  	%rd683, %rd682, %rd661;
	add.s64 	%rd684, %rd673, %rd683;
	add.s64 	%rd685, %rd684, %rd679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r419,%dummy}, %rd674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r420}, %rd674;
	}
	shf.r.wrap.b32 	%r421, %r420, %r419, 14;
	shf.r.wrap.b32 	%r422, %r419, %r420, 14;
	mov.b64 	%rd686, {%r422, %r421};
	shf.r.wrap.b32 	%r423, %r420, %r419, 18;
	shf.r.wrap.b32 	%r424, %r419, %r420, 18;
	mov.b64 	%rd687, {%r424, %r423};
	xor.b64  	%rd688, %rd687, %rd686;
	shf.l.wrap.b32 	%r425, %r419, %r420, 23;
	shf.l.wrap.b32 	%r426, %r420, %r419, 23;
	mov.b64 	%rd689, {%r426, %r425};
	xor.b64  	%rd690, %rd688, %rd689;
	xor.b64  	%rd691, %rd654, %rd630;
	and.b64  	%rd692, %rd674, %rd691;
	xor.b64  	%rd693, %rd692, %rd630;
	add.s64 	%rd694, %rd606, %rd1579;
	add.s64 	%rd695, %rd694, %rd31;
	add.s64 	%rd696, %rd695, %rd693;
	add.s64 	%rd697, %rd696, %rd690;
	add.s64 	%rd698, %rd697, %rd613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r427,%dummy}, %rd685;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd685;
	}
	shf.r.wrap.b32 	%r429, %r428, %r427, 28;
	shf.r.wrap.b32 	%r430, %r427, %r428, 28;
	mov.b64 	%rd699, {%r430, %r429};
	shf.l.wrap.b32 	%r431, %r427, %r428, 30;
	shf.l.wrap.b32 	%r432, %r428, %r427, 30;
	mov.b64 	%rd700, {%r432, %r431};
	xor.b64  	%rd701, %rd700, %rd699;
	shf.l.wrap.b32 	%r433, %r427, %r428, 25;
	shf.l.wrap.b32 	%r434, %r428, %r427, 25;
	mov.b64 	%rd702, {%r434, %r433};
	xor.b64  	%rd703, %rd701, %rd702;
	xor.b64  	%rd704, %rd685, %rd637;
	xor.b64  	%rd705, %rd685, %rd661;
	and.b64  	%rd706, %rd705, %rd704;
	xor.b64  	%rd707, %rd706, %rd685;
	add.s64 	%rd708, %rd697, %rd707;
	add.s64 	%rd709, %rd708, %rd703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r435,%dummy}, %rd698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r436}, %rd698;
	}
	shf.r.wrap.b32 	%r437, %r436, %r435, 14;
	shf.r.wrap.b32 	%r438, %r435, %r436, 14;
	mov.b64 	%rd710, {%r438, %r437};
	shf.r.wrap.b32 	%r439, %r436, %r435, 18;
	shf.r.wrap.b32 	%r440, %r435, %r436, 18;
	mov.b64 	%rd711, {%r440, %r439};
	xor.b64  	%rd712, %rd711, %rd710;
	shf.l.wrap.b32 	%r441, %r435, %r436, 23;
	shf.l.wrap.b32 	%r442, %r436, %r435, 23;
	mov.b64 	%rd713, {%r442, %r441};
	xor.b64  	%rd714, %rd712, %rd713;
	xor.b64  	%rd715, %rd674, %rd654;
	and.b64  	%rd716, %rd698, %rd715;
	xor.b64  	%rd717, %rd716, %rd654;
	add.s64 	%rd718, %rd630, %rd1580;
	add.s64 	%rd719, %rd718, %rd32;
	add.s64 	%rd720, %rd719, %rd717;
	add.s64 	%rd721, %rd720, %rd714;
	add.s64 	%rd722, %rd721, %rd637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r443,%dummy}, %rd709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r444}, %rd709;
	}
	shf.r.wrap.b32 	%r445, %r444, %r443, 28;
	shf.r.wrap.b32 	%r446, %r443, %r444, 28;
	mov.b64 	%rd723, {%r446, %r445};
	shf.l.wrap.b32 	%r447, %r443, %r444, 30;
	shf.l.wrap.b32 	%r448, %r444, %r443, 30;
	mov.b64 	%rd724, {%r448, %r447};
	xor.b64  	%rd725, %rd724, %rd723;
	shf.l.wrap.b32 	%r449, %r443, %r444, 25;
	shf.l.wrap.b32 	%r450, %r444, %r443, 25;
	mov.b64 	%rd726, {%r450, %r449};
	xor.b64  	%rd727, %rd725, %rd726;
	xor.b64  	%rd728, %rd709, %rd661;
	xor.b64  	%rd729, %rd709, %rd685;
	and.b64  	%rd730, %rd729, %rd728;
	xor.b64  	%rd731, %rd730, %rd709;
	add.s64 	%rd732, %rd721, %rd731;
	add.s64 	%rd733, %rd732, %rd727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r451,%dummy}, %rd722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r452}, %rd722;
	}
	shf.r.wrap.b32 	%r453, %r452, %r451, 14;
	shf.r.wrap.b32 	%r454, %r451, %r452, 14;
	mov.b64 	%rd734, {%r454, %r453};
	shf.r.wrap.b32 	%r455, %r452, %r451, 18;
	shf.r.wrap.b32 	%r456, %r451, %r452, 18;
	mov.b64 	%rd735, {%r456, %r455};
	xor.b64  	%rd736, %rd735, %rd734;
	shf.l.wrap.b32 	%r457, %r451, %r452, 23;
	shf.l.wrap.b32 	%r458, %r452, %r451, 23;
	mov.b64 	%rd737, {%r458, %r457};
	xor.b64  	%rd738, %rd736, %rd737;
	xor.b64  	%rd739, %rd698, %rd674;
	and.b64  	%rd740, %rd722, %rd739;
	xor.b64  	%rd741, %rd740, %rd674;
	add.s64 	%rd742, %rd654, %rd1581;
	add.s64 	%rd743, %rd742, %rd33;
	add.s64 	%rd744, %rd743, %rd741;
	add.s64 	%rd745, %rd744, %rd738;
	add.s64 	%rd746, %rd745, %rd661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r459,%dummy}, %rd733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r460}, %rd733;
	}
	shf.r.wrap.b32 	%r461, %r460, %r459, 28;
	shf.r.wrap.b32 	%r462, %r459, %r460, 28;
	mov.b64 	%rd747, {%r462, %r461};
	shf.l.wrap.b32 	%r463, %r459, %r460, 30;
	shf.l.wrap.b32 	%r464, %r460, %r459, 30;
	mov.b64 	%rd748, {%r464, %r463};
	xor.b64  	%rd749, %rd748, %rd747;
	shf.l.wrap.b32 	%r465, %r459, %r460, 25;
	shf.l.wrap.b32 	%r466, %r460, %r459, 25;
	mov.b64 	%rd750, {%r466, %r465};
	xor.b64  	%rd751, %rd749, %rd750;
	xor.b64  	%rd752, %rd733, %rd685;
	xor.b64  	%rd753, %rd733, %rd709;
	and.b64  	%rd754, %rd753, %rd752;
	xor.b64  	%rd755, %rd754, %rd733;
	add.s64 	%rd756, %rd745, %rd755;
	add.s64 	%rd757, %rd756, %rd751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r467,%dummy}, %rd746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r468}, %rd746;
	}
	shf.r.wrap.b32 	%r469, %r468, %r467, 14;
	shf.r.wrap.b32 	%r470, %r467, %r468, 14;
	mov.b64 	%rd758, {%r470, %r469};
	shf.r.wrap.b32 	%r471, %r468, %r467, 18;
	shf.r.wrap.b32 	%r472, %r467, %r468, 18;
	mov.b64 	%rd759, {%r472, %r471};
	xor.b64  	%rd760, %rd759, %rd758;
	shf.l.wrap.b32 	%r473, %r467, %r468, 23;
	shf.l.wrap.b32 	%r474, %r468, %r467, 23;
	mov.b64 	%rd761, {%r474, %r473};
	xor.b64  	%rd762, %rd760, %rd761;
	xor.b64  	%rd763, %rd722, %rd698;
	and.b64  	%rd764, %rd746, %rd763;
	xor.b64  	%rd765, %rd764, %rd698;
	add.s64 	%rd766, %rd674, %rd1565;
	add.s64 	%rd767, %rd766, %rd34;
	add.s64 	%rd768, %rd767, %rd765;
	add.s64 	%rd769, %rd768, %rd762;
	add.s64 	%rd770, %rd769, %rd685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r475,%dummy}, %rd757;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r476}, %rd757;
	}
	shf.r.wrap.b32 	%r477, %r476, %r475, 28;
	shf.r.wrap.b32 	%r478, %r475, %r476, 28;
	mov.b64 	%rd771, {%r478, %r477};
	shf.l.wrap.b32 	%r479, %r475, %r476, 30;
	shf.l.wrap.b32 	%r480, %r476, %r475, 30;
	mov.b64 	%rd772, {%r480, %r479};
	xor.b64  	%rd773, %rd772, %rd771;
	shf.l.wrap.b32 	%r481, %r475, %r476, 25;
	shf.l.wrap.b32 	%r482, %r476, %r475, 25;
	mov.b64 	%rd774, {%r482, %r481};
	xor.b64  	%rd775, %rd773, %rd774;
	xor.b64  	%rd776, %rd757, %rd709;
	xor.b64  	%rd777, %rd757, %rd733;
	and.b64  	%rd778, %rd777, %rd776;
	xor.b64  	%rd779, %rd778, %rd757;
	add.s64 	%rd780, %rd769, %rd779;
	add.s64 	%rd781, %rd780, %rd775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r483,%dummy}, %rd770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r484}, %rd770;
	}
	shf.r.wrap.b32 	%r485, %r484, %r483, 14;
	shf.r.wrap.b32 	%r486, %r483, %r484, 14;
	mov.b64 	%rd782, {%r486, %r485};
	shf.r.wrap.b32 	%r487, %r484, %r483, 18;
	shf.r.wrap.b32 	%r488, %r483, %r484, 18;
	mov.b64 	%rd783, {%r488, %r487};
	xor.b64  	%rd784, %rd783, %rd782;
	shf.l.wrap.b32 	%r489, %r483, %r484, 23;
	shf.l.wrap.b32 	%r490, %r484, %r483, 23;
	mov.b64 	%rd785, {%r490, %r489};
	xor.b64  	%rd786, %rd784, %rd785;
	xor.b64  	%rd787, %rd746, %rd722;
	and.b64  	%rd788, %rd770, %rd787;
	xor.b64  	%rd789, %rd788, %rd722;
	add.s64 	%rd790, %rd698, %rd1564;
	add.s64 	%rd791, %rd790, %rd35;
	add.s64 	%rd792, %rd791, %rd789;
	add.s64 	%rd793, %rd792, %rd786;
	add.s64 	%rd794, %rd793, %rd709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r491,%dummy}, %rd781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r492}, %rd781;
	}
	shf.r.wrap.b32 	%r493, %r492, %r491, 28;
	shf.r.wrap.b32 	%r494, %r491, %r492, 28;
	mov.b64 	%rd795, {%r494, %r493};
	shf.l.wrap.b32 	%r495, %r491, %r492, 30;
	shf.l.wrap.b32 	%r496, %r492, %r491, 30;
	mov.b64 	%rd796, {%r496, %r495};
	xor.b64  	%rd797, %rd796, %rd795;
	shf.l.wrap.b32 	%r497, %r491, %r492, 25;
	shf.l.wrap.b32 	%r498, %r492, %r491, 25;
	mov.b64 	%rd798, {%r498, %r497};
	xor.b64  	%rd799, %rd797, %rd798;
	xor.b64  	%rd800, %rd781, %rd733;
	xor.b64  	%rd801, %rd781, %rd757;
	and.b64  	%rd802, %rd801, %rd800;
	xor.b64  	%rd803, %rd802, %rd781;
	add.s64 	%rd804, %rd793, %rd803;
	add.s64 	%rd805, %rd804, %rd799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r499,%dummy}, %rd794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r500}, %rd794;
	}
	shf.r.wrap.b32 	%r501, %r500, %r499, 14;
	shf.r.wrap.b32 	%r502, %r499, %r500, 14;
	mov.b64 	%rd806, {%r502, %r501};
	shf.r.wrap.b32 	%r503, %r500, %r499, 18;
	shf.r.wrap.b32 	%r504, %r499, %r500, 18;
	mov.b64 	%rd807, {%r504, %r503};
	xor.b64  	%rd808, %rd807, %rd806;
	shf.l.wrap.b32 	%r505, %r499, %r500, 23;
	shf.l.wrap.b32 	%r506, %r500, %r499, 23;
	mov.b64 	%rd809, {%r506, %r505};
	xor.b64  	%rd810, %rd808, %rd809;
	xor.b64  	%rd811, %rd770, %rd746;
	and.b64  	%rd812, %rd794, %rd811;
	xor.b64  	%rd813, %rd812, %rd746;
	add.s64 	%rd814, %rd722, %rd1563;
	add.s64 	%rd815, %rd814, %rd36;
	add.s64 	%rd816, %rd815, %rd813;
	add.s64 	%rd817, %rd816, %rd810;
	add.s64 	%rd818, %rd817, %rd733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r507,%dummy}, %rd805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r508}, %rd805;
	}
	shf.r.wrap.b32 	%r509, %r508, %r507, 28;
	shf.r.wrap.b32 	%r510, %r507, %r508, 28;
	mov.b64 	%rd819, {%r510, %r509};
	shf.l.wrap.b32 	%r511, %r507, %r508, 30;
	shf.l.wrap.b32 	%r512, %r508, %r507, 30;
	mov.b64 	%rd820, {%r512, %r511};
	xor.b64  	%rd821, %rd820, %rd819;
	shf.l.wrap.b32 	%r513, %r507, %r508, 25;
	shf.l.wrap.b32 	%r514, %r508, %r507, 25;
	mov.b64 	%rd822, {%r514, %r513};
	xor.b64  	%rd823, %rd821, %rd822;
	xor.b64  	%rd824, %rd805, %rd757;
	xor.b64  	%rd825, %rd805, %rd781;
	and.b64  	%rd826, %rd825, %rd824;
	xor.b64  	%rd827, %rd826, %rd805;
	add.s64 	%rd828, %rd817, %rd827;
	add.s64 	%rd829, %rd828, %rd823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r515,%dummy}, %rd818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r516}, %rd818;
	}
	shf.r.wrap.b32 	%r517, %r516, %r515, 14;
	shf.r.wrap.b32 	%r518, %r515, %r516, 14;
	mov.b64 	%rd830, {%r518, %r517};
	shf.r.wrap.b32 	%r519, %r516, %r515, 18;
	shf.r.wrap.b32 	%r520, %r515, %r516, 18;
	mov.b64 	%rd831, {%r520, %r519};
	xor.b64  	%rd832, %rd831, %rd830;
	shf.l.wrap.b32 	%r521, %r515, %r516, 23;
	shf.l.wrap.b32 	%r522, %r516, %r515, 23;
	mov.b64 	%rd833, {%r522, %r521};
	xor.b64  	%rd834, %rd832, %rd833;
	xor.b64  	%rd835, %rd794, %rd770;
	and.b64  	%rd836, %rd818, %rd835;
	xor.b64  	%rd837, %rd836, %rd770;
	add.s64 	%rd838, %rd746, %rd1562;
	add.s64 	%rd839, %rd838, %rd37;
	add.s64 	%rd840, %rd839, %rd837;
	add.s64 	%rd841, %rd840, %rd834;
	add.s64 	%rd842, %rd841, %rd757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r523,%dummy}, %rd829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r524}, %rd829;
	}
	shf.r.wrap.b32 	%r525, %r524, %r523, 28;
	shf.r.wrap.b32 	%r526, %r523, %r524, 28;
	mov.b64 	%rd843, {%r526, %r525};
	shf.l.wrap.b32 	%r527, %r523, %r524, 30;
	shf.l.wrap.b32 	%r528, %r524, %r523, 30;
	mov.b64 	%rd844, {%r528, %r527};
	xor.b64  	%rd845, %rd844, %rd843;
	shf.l.wrap.b32 	%r529, %r523, %r524, 25;
	shf.l.wrap.b32 	%r530, %r524, %r523, 25;
	mov.b64 	%rd846, {%r530, %r529};
	xor.b64  	%rd847, %rd845, %rd846;
	xor.b64  	%rd848, %rd829, %rd781;
	xor.b64  	%rd849, %rd829, %rd805;
	and.b64  	%rd850, %rd849, %rd848;
	xor.b64  	%rd851, %rd850, %rd829;
	add.s64 	%rd852, %rd841, %rd851;
	add.s64 	%rd853, %rd852, %rd847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r531,%dummy}, %rd842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r532}, %rd842;
	}
	shf.r.wrap.b32 	%r533, %r532, %r531, 14;
	shf.r.wrap.b32 	%r534, %r531, %r532, 14;
	mov.b64 	%rd854, {%r534, %r533};
	shf.r.wrap.b32 	%r535, %r532, %r531, 18;
	shf.r.wrap.b32 	%r536, %r531, %r532, 18;
	mov.b64 	%rd855, {%r536, %r535};
	xor.b64  	%rd856, %rd855, %rd854;
	shf.l.wrap.b32 	%r537, %r531, %r532, 23;
	shf.l.wrap.b32 	%r538, %r532, %r531, 23;
	mov.b64 	%rd857, {%r538, %r537};
	xor.b64  	%rd858, %rd856, %rd857;
	xor.b64  	%rd859, %rd818, %rd794;
	and.b64  	%rd860, %rd842, %rd859;
	xor.b64  	%rd861, %rd860, %rd794;
	add.s64 	%rd862, %rd770, %rd1561;
	add.s64 	%rd863, %rd862, %rd38;
	add.s64 	%rd864, %rd863, %rd861;
	add.s64 	%rd865, %rd864, %rd858;
	add.s64 	%rd1573, %rd865, %rd781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r539,%dummy}, %rd853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r540}, %rd853;
	}
	shf.r.wrap.b32 	%r541, %r540, %r539, 28;
	shf.r.wrap.b32 	%r542, %r539, %r540, 28;
	mov.b64 	%rd866, {%r542, %r541};
	shf.l.wrap.b32 	%r543, %r539, %r540, 30;
	shf.l.wrap.b32 	%r544, %r540, %r539, 30;
	mov.b64 	%rd867, {%r544, %r543};
	xor.b64  	%rd868, %rd867, %rd866;
	shf.l.wrap.b32 	%r545, %r539, %r540, 25;
	shf.l.wrap.b32 	%r546, %r540, %r539, 25;
	mov.b64 	%rd869, {%r546, %r545};
	xor.b64  	%rd870, %rd868, %rd869;
	xor.b64  	%rd871, %rd853, %rd805;
	xor.b64  	%rd872, %rd853, %rd829;
	and.b64  	%rd873, %rd872, %rd871;
	xor.b64  	%rd874, %rd873, %rd853;
	add.s64 	%rd875, %rd865, %rd874;
	add.s64 	%rd1569, %rd875, %rd870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r547,%dummy}, %rd1573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r548}, %rd1573;
	}
	shf.r.wrap.b32 	%r549, %r548, %r547, 14;
	shf.r.wrap.b32 	%r550, %r547, %r548, 14;
	mov.b64 	%rd876, {%r550, %r549};
	shf.r.wrap.b32 	%r551, %r548, %r547, 18;
	shf.r.wrap.b32 	%r552, %r547, %r548, 18;
	mov.b64 	%rd877, {%r552, %r551};
	xor.b64  	%rd878, %rd877, %rd876;
	shf.l.wrap.b32 	%r553, %r547, %r548, 23;
	shf.l.wrap.b32 	%r554, %r548, %r547, 23;
	mov.b64 	%rd879, {%r554, %r553};
	xor.b64  	%rd880, %rd878, %rd879;
	xor.b64  	%rd881, %rd842, %rd818;
	and.b64  	%rd882, %rd1573, %rd881;
	xor.b64  	%rd883, %rd882, %rd818;
	add.s64 	%rd884, %rd794, %rd1560;
	add.s64 	%rd885, %rd884, %rd39;
	add.s64 	%rd886, %rd885, %rd883;
	add.s64 	%rd887, %rd886, %rd880;
	add.s64 	%rd1572, %rd887, %rd805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r555,%dummy}, %rd1569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r556}, %rd1569;
	}
	shf.r.wrap.b32 	%r557, %r556, %r555, 28;
	shf.r.wrap.b32 	%r558, %r555, %r556, 28;
	mov.b64 	%rd888, {%r558, %r557};
	shf.l.wrap.b32 	%r559, %r555, %r556, 30;
	shf.l.wrap.b32 	%r560, %r556, %r555, 30;
	mov.b64 	%rd889, {%r560, %r559};
	xor.b64  	%rd890, %rd889, %rd888;
	shf.l.wrap.b32 	%r561, %r555, %r556, 25;
	shf.l.wrap.b32 	%r562, %r556, %r555, 25;
	mov.b64 	%rd891, {%r562, %r561};
	xor.b64  	%rd892, %rd890, %rd891;
	xor.b64  	%rd893, %rd1569, %rd829;
	xor.b64  	%rd894, %rd1569, %rd853;
	and.b64  	%rd895, %rd894, %rd893;
	xor.b64  	%rd896, %rd895, %rd1569;
	add.s64 	%rd897, %rd887, %rd896;
	add.s64 	%rd1568, %rd897, %rd892;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r563,%dummy}, %rd1572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r564}, %rd1572;
	}
	shf.r.wrap.b32 	%r565, %r564, %r563, 14;
	shf.r.wrap.b32 	%r566, %r563, %r564, 14;
	mov.b64 	%rd898, {%r566, %r565};
	shf.r.wrap.b32 	%r567, %r564, %r563, 18;
	shf.r.wrap.b32 	%r568, %r563, %r564, 18;
	mov.b64 	%rd899, {%r568, %r567};
	xor.b64  	%rd900, %rd899, %rd898;
	shf.l.wrap.b32 	%r569, %r563, %r564, 23;
	shf.l.wrap.b32 	%r570, %r564, %r563, 23;
	mov.b64 	%rd901, {%r570, %r569};
	xor.b64  	%rd902, %rd900, %rd901;
	xor.b64  	%rd903, %rd1573, %rd842;
	and.b64  	%rd904, %rd1572, %rd903;
	xor.b64  	%rd905, %rd904, %rd842;
	add.s64 	%rd906, %rd818, %rd1559;
	add.s64 	%rd907, %rd906, %rd40;
	add.s64 	%rd908, %rd907, %rd905;
	add.s64 	%rd909, %rd908, %rd902;
	add.s64 	%rd1571, %rd909, %rd829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r571,%dummy}, %rd1568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r572}, %rd1568;
	}
	shf.r.wrap.b32 	%r573, %r572, %r571, 28;
	shf.r.wrap.b32 	%r574, %r571, %r572, 28;
	mov.b64 	%rd910, {%r574, %r573};
	shf.l.wrap.b32 	%r575, %r571, %r572, 30;
	shf.l.wrap.b32 	%r576, %r572, %r571, 30;
	mov.b64 	%rd911, {%r576, %r575};
	xor.b64  	%rd912, %rd911, %rd910;
	shf.l.wrap.b32 	%r577, %r571, %r572, 25;
	shf.l.wrap.b32 	%r578, %r572, %r571, 25;
	mov.b64 	%rd913, {%r578, %r577};
	xor.b64  	%rd914, %rd912, %rd913;
	xor.b64  	%rd915, %rd1568, %rd853;
	xor.b64  	%rd916, %rd1568, %rd1569;
	and.b64  	%rd917, %rd916, %rd915;
	xor.b64  	%rd918, %rd917, %rd1568;
	add.s64 	%rd919, %rd909, %rd918;
	add.s64 	%rd1567, %rd919, %rd914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r579,%dummy}, %rd1571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r580}, %rd1571;
	}
	shf.r.wrap.b32 	%r581, %r580, %r579, 14;
	shf.r.wrap.b32 	%r582, %r579, %r580, 14;
	mov.b64 	%rd920, {%r582, %r581};
	shf.r.wrap.b32 	%r583, %r580, %r579, 18;
	shf.r.wrap.b32 	%r584, %r579, %r580, 18;
	mov.b64 	%rd921, {%r584, %r583};
	xor.b64  	%rd922, %rd921, %rd920;
	shf.l.wrap.b32 	%r585, %r579, %r580, 23;
	shf.l.wrap.b32 	%r586, %r580, %r579, 23;
	mov.b64 	%rd923, {%r586, %r585};
	xor.b64  	%rd924, %rd922, %rd923;
	xor.b64  	%rd925, %rd1572, %rd1573;
	and.b64  	%rd926, %rd1571, %rd925;
	xor.b64  	%rd927, %rd926, %rd1573;
	add.s64 	%rd928, %rd842, %rd1558;
	add.s64 	%rd929, %rd928, %rd41;
	add.s64 	%rd930, %rd929, %rd927;
	add.s64 	%rd931, %rd930, %rd924;
	add.s64 	%rd1570, %rd931, %rd853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r587,%dummy}, %rd1567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r588}, %rd1567;
	}
	shf.r.wrap.b32 	%r589, %r588, %r587, 28;
	shf.r.wrap.b32 	%r590, %r587, %r588, 28;
	mov.b64 	%rd932, {%r590, %r589};
	shf.l.wrap.b32 	%r591, %r587, %r588, 30;
	shf.l.wrap.b32 	%r592, %r588, %r587, 30;
	mov.b64 	%rd933, {%r592, %r591};
	xor.b64  	%rd934, %rd933, %rd932;
	shf.l.wrap.b32 	%r593, %r587, %r588, 25;
	shf.l.wrap.b32 	%r594, %r588, %r587, 25;
	mov.b64 	%rd935, {%r594, %r593};
	xor.b64  	%rd936, %rd934, %rd935;
	xor.b64  	%rd937, %rd1567, %rd1569;
	xor.b64  	%rd938, %rd1567, %rd1568;
	and.b64  	%rd939, %rd938, %rd937;
	xor.b64  	%rd940, %rd939, %rd1567;
	add.s64 	%rd941, %rd931, %rd940;
	add.s64 	%rd1566, %rd941, %rd936;
	mov.u32 	%r1077, 16;
	mov.u64 	%rd1557, k_sha512;

BB2_55:
	shr.u64 	%rd942, %rd1559, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r595,%dummy}, %rd1559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r596}, %rd1559;
	}
	shf.r.wrap.b32 	%r597, %r596, %r595, 19;
	shf.r.wrap.b32 	%r598, %r595, %r596, 19;
	mov.b64 	%rd943, {%r598, %r597};
	xor.b64  	%rd944, %rd943, %rd942;
	shf.l.wrap.b32 	%r599, %r595, %r596, 3;
	shf.l.wrap.b32 	%r600, %r596, %r595, 3;
	mov.b64 	%rd945, {%r600, %r599};
	xor.b64  	%rd946, %rd944, %rd945;
	shr.u64 	%rd947, %rd1575, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r601,%dummy}, %rd1575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r602}, %rd1575;
	}
	shf.r.wrap.b32 	%r603, %r602, %r601, 1;
	shf.r.wrap.b32 	%r604, %r601, %r602, 1;
	mov.b64 	%rd948, {%r604, %r603};
	xor.b64  	%rd949, %rd948, %rd947;
	shf.r.wrap.b32 	%r605, %r602, %r601, 8;
	shf.r.wrap.b32 	%r606, %r601, %r602, 8;
	mov.b64 	%rd950, {%r606, %r605};
	xor.b64  	%rd951, %rd949, %rd950;
	add.s64 	%rd952, %rd1564, %rd1574;
	add.s64 	%rd953, %rd952, %rd946;
	add.s64 	%rd1574, %rd953, %rd951;
	shr.u64 	%rd954, %rd1558, 6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r607,%dummy}, %rd1558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r608}, %rd1558;
	}
	shf.r.wrap.b32 	%r609, %r608, %r607, 19;
	shf.r.wrap.b32 	%r610, %r607, %r608, 19;
	mov.b64 	%rd955, {%r610, %r609};
	xor.b64  	%rd956, %rd955, %rd954;
	shf.l.wrap.b32 	%r611, %r607, %r608, 3;
	shf.l.wrap.b32 	%r612, %r608, %r607, 3;
	mov.b64 	%rd957, {%r612, %r611};
	xor.b64  	%rd958, %rd956, %rd957;
	shr.u64 	%rd959, %rd1576, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r613,%dummy}, %rd1576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r614}, %rd1576;
	}
	shf.r.wrap.b32 	%r615, %r614, %r613, 1;
	shf.r.wrap.b32 	%r616, %r613, %r614, 1;
	mov.b64 	%rd960, {%r616, %r615};
	xor.b64  	%rd961, %rd960, %rd959;
	shf.r.wrap.b32 	%r617, %r614, %r613, 8;
	shf.r.wrap.b32 	%r618, %r613, %r614, 8;
	mov.b64 	%rd962, {%r618, %r617};
	xor.b64  	%rd963, %rd961, %rd962;
	add.s64 	%rd964, %rd1563, %rd1575;
	add.s64 	%rd965, %rd964, %rd958;
	add.s64 	%rd1575, %rd965, %rd963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r619,%dummy}, %rd1574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r620}, %rd1574;
	}
	shf.r.wrap.b32 	%r621, %r620, %r619, 19;
	shf.r.wrap.b32 	%r622, %r619, %r620, 19;
	mov.b64 	%rd966, {%r622, %r621};
	shf.l.wrap.b32 	%r623, %r619, %r620, 3;
	shf.l.wrap.b32 	%r624, %r620, %r619, 3;
	mov.b64 	%rd967, {%r624, %r623};
	shr.u64 	%rd968, %rd1574, 6;
	xor.b64  	%rd969, %rd966, %rd968;
	xor.b64  	%rd970, %rd969, %rd967;
	shr.u64 	%rd971, %rd1577, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r625,%dummy}, %rd1577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r626}, %rd1577;
	}
	shf.r.wrap.b32 	%r627, %r626, %r625, 1;
	shf.r.wrap.b32 	%r628, %r625, %r626, 1;
	mov.b64 	%rd972, {%r628, %r627};
	xor.b64  	%rd973, %rd972, %rd971;
	shf.r.wrap.b32 	%r629, %r626, %r625, 8;
	shf.r.wrap.b32 	%r630, %r625, %r626, 8;
	mov.b64 	%rd974, {%r630, %r629};
	xor.b64  	%rd975, %rd973, %rd974;
	add.s64 	%rd976, %rd1562, %rd1576;
	add.s64 	%rd977, %rd976, %rd970;
	add.s64 	%rd1576, %rd977, %rd975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r631,%dummy}, %rd1575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r632}, %rd1575;
	}
	shf.r.wrap.b32 	%r633, %r632, %r631, 19;
	shf.r.wrap.b32 	%r634, %r631, %r632, 19;
	mov.b64 	%rd978, {%r634, %r633};
	shf.l.wrap.b32 	%r635, %r631, %r632, 3;
	shf.l.wrap.b32 	%r636, %r632, %r631, 3;
	mov.b64 	%rd979, {%r636, %r635};
	shr.u64 	%rd980, %rd1575, 6;
	xor.b64  	%rd981, %rd978, %rd980;
	xor.b64  	%rd982, %rd981, %rd979;
	shr.u64 	%rd983, %rd1578, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r637,%dummy}, %rd1578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r638}, %rd1578;
	}
	shf.r.wrap.b32 	%r639, %r638, %r637, 1;
	shf.r.wrap.b32 	%r640, %r637, %r638, 1;
	mov.b64 	%rd984, {%r640, %r639};
	xor.b64  	%rd985, %rd984, %rd983;
	shf.r.wrap.b32 	%r641, %r638, %r637, 8;
	shf.r.wrap.b32 	%r642, %r637, %r638, 8;
	mov.b64 	%rd986, {%r642, %r641};
	xor.b64  	%rd987, %rd985, %rd986;
	add.s64 	%rd988, %rd1561, %rd1577;
	add.s64 	%rd989, %rd988, %rd982;
	add.s64 	%rd1577, %rd989, %rd987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r643,%dummy}, %rd1576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r644}, %rd1576;
	}
	shf.r.wrap.b32 	%r645, %r644, %r643, 19;
	shf.r.wrap.b32 	%r646, %r643, %r644, 19;
	mov.b64 	%rd990, {%r646, %r645};
	shf.l.wrap.b32 	%r647, %r643, %r644, 3;
	shf.l.wrap.b32 	%r648, %r644, %r643, 3;
	mov.b64 	%rd991, {%r648, %r647};
	shr.u64 	%rd992, %rd1576, 6;
	xor.b64  	%rd993, %rd990, %rd992;
	xor.b64  	%rd994, %rd993, %rd991;
	shr.u64 	%rd995, %rd1579, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r649,%dummy}, %rd1579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r650}, %rd1579;
	}
	shf.r.wrap.b32 	%r651, %r650, %r649, 1;
	shf.r.wrap.b32 	%r652, %r649, %r650, 1;
	mov.b64 	%rd996, {%r652, %r651};
	xor.b64  	%rd997, %rd996, %rd995;
	shf.r.wrap.b32 	%r653, %r650, %r649, 8;
	shf.r.wrap.b32 	%r654, %r649, %r650, 8;
	mov.b64 	%rd998, {%r654, %r653};
	xor.b64  	%rd999, %rd997, %rd998;
	add.s64 	%rd1000, %rd1560, %rd1578;
	add.s64 	%rd1001, %rd1000, %rd994;
	add.s64 	%rd1578, %rd1001, %rd999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r655,%dummy}, %rd1577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r656}, %rd1577;
	}
	shf.r.wrap.b32 	%r657, %r656, %r655, 19;
	shf.r.wrap.b32 	%r658, %r655, %r656, 19;
	mov.b64 	%rd1002, {%r658, %r657};
	shf.l.wrap.b32 	%r659, %r655, %r656, 3;
	shf.l.wrap.b32 	%r660, %r656, %r655, 3;
	mov.b64 	%rd1003, {%r660, %r659};
	shr.u64 	%rd1004, %rd1577, 6;
	xor.b64  	%rd1005, %rd1002, %rd1004;
	xor.b64  	%rd1006, %rd1005, %rd1003;
	shr.u64 	%rd1007, %rd1580, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r661,%dummy}, %rd1580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r662}, %rd1580;
	}
	shf.r.wrap.b32 	%r663, %r662, %r661, 1;
	shf.r.wrap.b32 	%r664, %r661, %r662, 1;
	mov.b64 	%rd1008, {%r664, %r663};
	xor.b64  	%rd1009, %rd1008, %rd1007;
	shf.r.wrap.b32 	%r665, %r662, %r661, 8;
	shf.r.wrap.b32 	%r666, %r661, %r662, 8;
	mov.b64 	%rd1010, {%r666, %r665};
	xor.b64  	%rd1011, %rd1009, %rd1010;
	add.s64 	%rd1012, %rd1559, %rd1579;
	add.s64 	%rd1013, %rd1012, %rd1006;
	add.s64 	%rd1579, %rd1013, %rd1011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r667,%dummy}, %rd1578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r668}, %rd1578;
	}
	shf.r.wrap.b32 	%r669, %r668, %r667, 19;
	shf.r.wrap.b32 	%r670, %r667, %r668, 19;
	mov.b64 	%rd1014, {%r670, %r669};
	shf.l.wrap.b32 	%r671, %r667, %r668, 3;
	shf.l.wrap.b32 	%r672, %r668, %r667, 3;
	mov.b64 	%rd1015, {%r672, %r671};
	shr.u64 	%rd1016, %rd1578, 6;
	xor.b64  	%rd1017, %rd1014, %rd1016;
	xor.b64  	%rd1018, %rd1017, %rd1015;
	shr.u64 	%rd1019, %rd1581, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r673,%dummy}, %rd1581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r674}, %rd1581;
	}
	shf.r.wrap.b32 	%r675, %r674, %r673, 1;
	shf.r.wrap.b32 	%r676, %r673, %r674, 1;
	mov.b64 	%rd1020, {%r676, %r675};
	xor.b64  	%rd1021, %rd1020, %rd1019;
	shf.r.wrap.b32 	%r677, %r674, %r673, 8;
	shf.r.wrap.b32 	%r678, %r673, %r674, 8;
	mov.b64 	%rd1022, {%r678, %r677};
	xor.b64  	%rd1023, %rd1021, %rd1022;
	add.s64 	%rd1024, %rd1558, %rd1580;
	add.s64 	%rd1025, %rd1024, %rd1018;
	add.s64 	%rd1580, %rd1025, %rd1023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r679,%dummy}, %rd1579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r680}, %rd1579;
	}
	shf.r.wrap.b32 	%r681, %r680, %r679, 19;
	shf.r.wrap.b32 	%r682, %r679, %r680, 19;
	mov.b64 	%rd1026, {%r682, %r681};
	shf.l.wrap.b32 	%r683, %r679, %r680, 3;
	shf.l.wrap.b32 	%r684, %r680, %r679, 3;
	mov.b64 	%rd1027, {%r684, %r683};
	shr.u64 	%rd1028, %rd1579, 6;
	xor.b64  	%rd1029, %rd1026, %rd1028;
	xor.b64  	%rd1030, %rd1029, %rd1027;
	shr.u64 	%rd1031, %rd1565, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r685,%dummy}, %rd1565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r686}, %rd1565;
	}
	shf.r.wrap.b32 	%r687, %r686, %r685, 1;
	shf.r.wrap.b32 	%r688, %r685, %r686, 1;
	mov.b64 	%rd1032, {%r688, %r687};
	xor.b64  	%rd1033, %rd1032, %rd1031;
	shf.r.wrap.b32 	%r689, %r686, %r685, 8;
	shf.r.wrap.b32 	%r690, %r685, %r686, 8;
	mov.b64 	%rd1034, {%r690, %r689};
	xor.b64  	%rd1035, %rd1033, %rd1034;
	add.s64 	%rd1036, %rd1574, %rd1581;
	add.s64 	%rd1037, %rd1036, %rd1030;
	add.s64 	%rd1581, %rd1037, %rd1035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r691,%dummy}, %rd1580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r692}, %rd1580;
	}
	shf.r.wrap.b32 	%r693, %r692, %r691, 19;
	shf.r.wrap.b32 	%r694, %r691, %r692, 19;
	mov.b64 	%rd1038, {%r694, %r693};
	shf.l.wrap.b32 	%r695, %r691, %r692, 3;
	shf.l.wrap.b32 	%r696, %r692, %r691, 3;
	mov.b64 	%rd1039, {%r696, %r695};
	shr.u64 	%rd1040, %rd1580, 6;
	xor.b64  	%rd1041, %rd1038, %rd1040;
	xor.b64  	%rd1042, %rd1041, %rd1039;
	shr.u64 	%rd1043, %rd1564, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r697,%dummy}, %rd1564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r698}, %rd1564;
	}
	shf.r.wrap.b32 	%r699, %r698, %r697, 1;
	shf.r.wrap.b32 	%r700, %r697, %r698, 1;
	mov.b64 	%rd1044, {%r700, %r699};
	xor.b64  	%rd1045, %rd1044, %rd1043;
	shf.r.wrap.b32 	%r701, %r698, %r697, 8;
	shf.r.wrap.b32 	%r702, %r697, %r698, 8;
	mov.b64 	%rd1046, {%r702, %r701};
	xor.b64  	%rd1047, %rd1045, %rd1046;
	add.s64 	%rd1048, %rd1575, %rd1565;
	add.s64 	%rd1049, %rd1048, %rd1042;
	add.s64 	%rd1565, %rd1049, %rd1047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r703,%dummy}, %rd1581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r704}, %rd1581;
	}
	shf.r.wrap.b32 	%r705, %r704, %r703, 19;
	shf.r.wrap.b32 	%r706, %r703, %r704, 19;
	mov.b64 	%rd1050, {%r706, %r705};
	shf.l.wrap.b32 	%r707, %r703, %r704, 3;
	shf.l.wrap.b32 	%r708, %r704, %r703, 3;
	mov.b64 	%rd1051, {%r708, %r707};
	shr.u64 	%rd1052, %rd1581, 6;
	xor.b64  	%rd1053, %rd1050, %rd1052;
	xor.b64  	%rd1054, %rd1053, %rd1051;
	shr.u64 	%rd1055, %rd1563, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r709,%dummy}, %rd1563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r710}, %rd1563;
	}
	shf.r.wrap.b32 	%r711, %r710, %r709, 1;
	shf.r.wrap.b32 	%r712, %r709, %r710, 1;
	mov.b64 	%rd1056, {%r712, %r711};
	xor.b64  	%rd1057, %rd1056, %rd1055;
	shf.r.wrap.b32 	%r713, %r710, %r709, 8;
	shf.r.wrap.b32 	%r714, %r709, %r710, 8;
	mov.b64 	%rd1058, {%r714, %r713};
	xor.b64  	%rd1059, %rd1057, %rd1058;
	add.s64 	%rd1060, %rd1576, %rd1564;
	add.s64 	%rd1061, %rd1060, %rd1054;
	add.s64 	%rd1564, %rd1061, %rd1059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r715,%dummy}, %rd1565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r716}, %rd1565;
	}
	shf.r.wrap.b32 	%r717, %r716, %r715, 19;
	shf.r.wrap.b32 	%r718, %r715, %r716, 19;
	mov.b64 	%rd1062, {%r718, %r717};
	shf.l.wrap.b32 	%r719, %r715, %r716, 3;
	shf.l.wrap.b32 	%r720, %r716, %r715, 3;
	mov.b64 	%rd1063, {%r720, %r719};
	shr.u64 	%rd1064, %rd1565, 6;
	xor.b64  	%rd1065, %rd1062, %rd1064;
	xor.b64  	%rd1066, %rd1065, %rd1063;
	shr.u64 	%rd1067, %rd1562, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r721,%dummy}, %rd1562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r722}, %rd1562;
	}
	shf.r.wrap.b32 	%r723, %r722, %r721, 1;
	shf.r.wrap.b32 	%r724, %r721, %r722, 1;
	mov.b64 	%rd1068, {%r724, %r723};
	xor.b64  	%rd1069, %rd1068, %rd1067;
	shf.r.wrap.b32 	%r725, %r722, %r721, 8;
	shf.r.wrap.b32 	%r726, %r721, %r722, 8;
	mov.b64 	%rd1070, {%r726, %r725};
	xor.b64  	%rd1071, %rd1069, %rd1070;
	add.s64 	%rd1072, %rd1577, %rd1563;
	add.s64 	%rd1073, %rd1072, %rd1066;
	add.s64 	%rd1563, %rd1073, %rd1071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r727,%dummy}, %rd1564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r728}, %rd1564;
	}
	shf.r.wrap.b32 	%r729, %r728, %r727, 19;
	shf.r.wrap.b32 	%r730, %r727, %r728, 19;
	mov.b64 	%rd1074, {%r730, %r729};
	shf.l.wrap.b32 	%r731, %r727, %r728, 3;
	shf.l.wrap.b32 	%r732, %r728, %r727, 3;
	mov.b64 	%rd1075, {%r732, %r731};
	shr.u64 	%rd1076, %rd1564, 6;
	xor.b64  	%rd1077, %rd1074, %rd1076;
	xor.b64  	%rd1078, %rd1077, %rd1075;
	shr.u64 	%rd1079, %rd1561, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r733,%dummy}, %rd1561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r734}, %rd1561;
	}
	shf.r.wrap.b32 	%r735, %r734, %r733, 1;
	shf.r.wrap.b32 	%r736, %r733, %r734, 1;
	mov.b64 	%rd1080, {%r736, %r735};
	xor.b64  	%rd1081, %rd1080, %rd1079;
	shf.r.wrap.b32 	%r737, %r734, %r733, 8;
	shf.r.wrap.b32 	%r738, %r733, %r734, 8;
	mov.b64 	%rd1082, {%r738, %r737};
	xor.b64  	%rd1083, %rd1081, %rd1082;
	add.s64 	%rd1084, %rd1578, %rd1562;
	add.s64 	%rd1085, %rd1084, %rd1078;
	add.s64 	%rd1562, %rd1085, %rd1083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r739,%dummy}, %rd1563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r740}, %rd1563;
	}
	shf.r.wrap.b32 	%r741, %r740, %r739, 19;
	shf.r.wrap.b32 	%r742, %r739, %r740, 19;
	mov.b64 	%rd1086, {%r742, %r741};
	shf.l.wrap.b32 	%r743, %r739, %r740, 3;
	shf.l.wrap.b32 	%r744, %r740, %r739, 3;
	mov.b64 	%rd1087, {%r744, %r743};
	shr.u64 	%rd1088, %rd1563, 6;
	xor.b64  	%rd1089, %rd1086, %rd1088;
	xor.b64  	%rd1090, %rd1089, %rd1087;
	shr.u64 	%rd1091, %rd1560, 7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r745,%dummy}, %rd1560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r746}, %rd1560;
	}
	shf.r.wrap.b32 	%r747, %r746, %r745, 1;
	shf.r.wrap.b32 	%r748, %r745, %r746, 1;
	mov.b64 	%rd1092, {%r748, %r747};
	xor.b64  	%rd1093, %rd1092, %rd1091;
	shf.r.wrap.b32 	%r749, %r746, %r745, 8;
	shf.r.wrap.b32 	%r750, %r745, %r746, 8;
	mov.b64 	%rd1094, {%r750, %r749};
	xor.b64  	%rd1095, %rd1093, %rd1094;
	add.s64 	%rd1096, %rd1579, %rd1561;
	add.s64 	%rd1097, %rd1096, %rd1090;
	add.s64 	%rd1561, %rd1097, %rd1095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r751,%dummy}, %rd1562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r752}, %rd1562;
	}
	shf.r.wrap.b32 	%r753, %r752, %r751, 19;
	shf.r.wrap.b32 	%r754, %r751, %r752, 19;
	mov.b64 	%rd1098, {%r754, %r753};
	shf.l.wrap.b32 	%r755, %r751, %r752, 3;
	shf.l.wrap.b32 	%r756, %r752, %r751, 3;
	mov.b64 	%rd1099, {%r756, %r755};
	shr.u64 	%rd1100, %rd1562, 6;
	xor.b64  	%rd1101, %rd1098, %rd1100;
	xor.b64  	%rd1102, %rd1101, %rd1099;
	shr.u64 	%rd1103, %rd1559, 7;
	shf.r.wrap.b32 	%r757, %r596, %r595, 1;
	shf.r.wrap.b32 	%r758, %r595, %r596, 1;
	mov.b64 	%rd1104, {%r758, %r757};
	xor.b64  	%rd1105, %rd1104, %rd1103;
	shf.r.wrap.b32 	%r759, %r596, %r595, 8;
	shf.r.wrap.b32 	%r760, %r595, %r596, 8;
	mov.b64 	%rd1106, {%r760, %r759};
	xor.b64  	%rd1107, %rd1105, %rd1106;
	add.s64 	%rd1108, %rd1580, %rd1560;
	add.s64 	%rd1109, %rd1108, %rd1102;
	add.s64 	%rd1560, %rd1109, %rd1107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r761,%dummy}, %rd1561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r762}, %rd1561;
	}
	shf.r.wrap.b32 	%r763, %r762, %r761, 19;
	shf.r.wrap.b32 	%r764, %r761, %r762, 19;
	mov.b64 	%rd1110, {%r764, %r763};
	shf.l.wrap.b32 	%r765, %r761, %r762, 3;
	shf.l.wrap.b32 	%r766, %r762, %r761, 3;
	mov.b64 	%rd1111, {%r766, %r765};
	shr.u64 	%rd1112, %rd1561, 6;
	xor.b64  	%rd1113, %rd1110, %rd1112;
	xor.b64  	%rd1114, %rd1113, %rd1111;
	shr.u64 	%rd1115, %rd1558, 7;
	shf.r.wrap.b32 	%r767, %r608, %r607, 1;
	shf.r.wrap.b32 	%r768, %r607, %r608, 1;
	mov.b64 	%rd1116, {%r768, %r767};
	xor.b64  	%rd1117, %rd1116, %rd1115;
	shf.r.wrap.b32 	%r769, %r608, %r607, 8;
	shf.r.wrap.b32 	%r770, %r607, %r608, 8;
	mov.b64 	%rd1118, {%r770, %r769};
	xor.b64  	%rd1119, %rd1117, %rd1118;
	add.s64 	%rd1120, %rd1581, %rd1559;
	add.s64 	%rd1121, %rd1120, %rd1114;
	add.s64 	%rd1559, %rd1121, %rd1119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r771,%dummy}, %rd1560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r772}, %rd1560;
	}
	shf.r.wrap.b32 	%r773, %r772, %r771, 19;
	shf.r.wrap.b32 	%r774, %r771, %r772, 19;
	mov.b64 	%rd1122, {%r774, %r773};
	shf.l.wrap.b32 	%r775, %r771, %r772, 3;
	shf.l.wrap.b32 	%r776, %r772, %r771, 3;
	mov.b64 	%rd1123, {%r776, %r775};
	shr.u64 	%rd1124, %rd1560, 6;
	xor.b64  	%rd1125, %rd1122, %rd1124;
	xor.b64  	%rd1126, %rd1125, %rd1123;
	shf.r.wrap.b32 	%r777, %r620, %r619, 1;
	shf.r.wrap.b32 	%r778, %r619, %r620, 1;
	mov.b64 	%rd1127, {%r778, %r777};
	shf.r.wrap.b32 	%r779, %r620, %r619, 8;
	shf.r.wrap.b32 	%r780, %r619, %r620, 8;
	mov.b64 	%rd1128, {%r780, %r779};
	shr.u64 	%rd1129, %rd1574, 7;
	xor.b64  	%rd1130, %rd1127, %rd1129;
	xor.b64  	%rd1131, %rd1130, %rd1128;
	add.s64 	%rd1132, %rd1565, %rd1558;
	add.s64 	%rd1133, %rd1132, %rd1126;
	add.s64 	%rd1558, %rd1133, %rd1131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r781,%dummy}, %rd1570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r782}, %rd1570;
	}
	shf.r.wrap.b32 	%r783, %r782, %r781, 18;
	shf.r.wrap.b32 	%r784, %r781, %r782, 18;
	mov.b64 	%rd1134, {%r784, %r783};
	shf.r.wrap.b32 	%r785, %r782, %r781, 14;
	shf.r.wrap.b32 	%r786, %r781, %r782, 14;
	mov.b64 	%rd1135, {%r786, %r785};
	xor.b64  	%rd1136, %rd1134, %rd1135;
	shf.l.wrap.b32 	%r787, %r781, %r782, 23;
	shf.l.wrap.b32 	%r788, %r782, %r781, 23;
	mov.b64 	%rd1137, {%r788, %r787};
	xor.b64  	%rd1138, %rd1136, %rd1137;
	xor.b64  	%rd1139, %rd1571, %rd1572;
	and.b64  	%rd1140, %rd1139, %rd1570;
	xor.b64  	%rd1141, %rd1140, %rd1572;
	add.s64 	%rd1142, %rd1141, %rd1573;
	add.s64 	%rd1143, %rd1142, %rd1574;
	add.s64 	%rd166, %rd1557, 128;
	ld.const.u64 	%rd1144, [%rd1557+128];
	add.s64 	%rd1145, %rd1143, %rd1144;
	add.s64 	%rd1146, %rd1145, %rd1138;
	add.s64 	%rd1147, %rd1146, %rd1569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r789}, %rd1566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r790,%dummy}, %rd1566;
	}
	shf.l.wrap.b32 	%r791, %r790, %r789, 30;
	shf.l.wrap.b32 	%r792, %r789, %r790, 30;
	mov.b64 	%rd1148, {%r792, %r791};
	shf.r.wrap.b32 	%r793, %r789, %r790, 28;
	shf.r.wrap.b32 	%r794, %r790, %r789, 28;
	mov.b64 	%rd1149, {%r794, %r793};
	xor.b64  	%rd1150, %rd1148, %rd1149;
	shf.l.wrap.b32 	%r795, %r790, %r789, 25;
	shf.l.wrap.b32 	%r796, %r789, %r790, 25;
	mov.b64 	%rd1151, {%r796, %r795};
	xor.b64  	%rd1152, %rd1150, %rd1151;
	xor.b64  	%rd1153, %rd1566, %rd1567;
	xor.b64  	%rd1154, %rd1566, %rd1568;
	and.b64  	%rd1155, %rd1153, %rd1154;
	xor.b64  	%rd1156, %rd1155, %rd1566;
	add.s64 	%rd1157, %rd1146, %rd1156;
	add.s64 	%rd1158, %rd1157, %rd1152;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r797,%dummy}, %rd1147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r798}, %rd1147;
	}
	shf.r.wrap.b32 	%r799, %r798, %r797, 14;
	shf.r.wrap.b32 	%r800, %r797, %r798, 14;
	mov.b64 	%rd1159, {%r800, %r799};
	shf.r.wrap.b32 	%r801, %r798, %r797, 18;
	shf.r.wrap.b32 	%r802, %r797, %r798, 18;
	mov.b64 	%rd1160, {%r802, %r801};
	xor.b64  	%rd1161, %rd1160, %rd1159;
	shf.l.wrap.b32 	%r803, %r797, %r798, 23;
	shf.l.wrap.b32 	%r804, %r798, %r797, 23;
	mov.b64 	%rd1162, {%r804, %r803};
	xor.b64  	%rd1163, %rd1161, %rd1162;
	xor.b64  	%rd1164, %rd1570, %rd1571;
	and.b64  	%rd1165, %rd1147, %rd1164;
	xor.b64  	%rd1166, %rd1165, %rd1571;
	add.s64 	%rd1167, %rd1575, %rd1572;
	ld.const.u64 	%rd1168, [%rd1557+136];
	add.s64 	%rd1169, %rd1167, %rd1168;
	add.s64 	%rd1170, %rd1169, %rd1166;
	add.s64 	%rd1171, %rd1170, %rd1163;
	add.s64 	%rd1172, %rd1171, %rd1568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r805,%dummy}, %rd1158;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r806}, %rd1158;
	}
	shf.r.wrap.b32 	%r807, %r806, %r805, 28;
	shf.r.wrap.b32 	%r808, %r805, %r806, 28;
	mov.b64 	%rd1173, {%r808, %r807};
	shf.l.wrap.b32 	%r809, %r805, %r806, 30;
	shf.l.wrap.b32 	%r810, %r806, %r805, 30;
	mov.b64 	%rd1174, {%r810, %r809};
	xor.b64  	%rd1175, %rd1174, %rd1173;
	shf.l.wrap.b32 	%r811, %r805, %r806, 25;
	shf.l.wrap.b32 	%r812, %r806, %r805, 25;
	mov.b64 	%rd1176, {%r812, %r811};
	xor.b64  	%rd1177, %rd1175, %rd1176;
	xor.b64  	%rd1178, %rd1158, %rd1567;
	xor.b64  	%rd1179, %rd1158, %rd1566;
	and.b64  	%rd1180, %rd1179, %rd1178;
	xor.b64  	%rd1181, %rd1180, %rd1158;
	add.s64 	%rd1182, %rd1171, %rd1181;
	add.s64 	%rd1183, %rd1182, %rd1177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r813,%dummy}, %rd1172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r814}, %rd1172;
	}
	shf.r.wrap.b32 	%r815, %r814, %r813, 14;
	shf.r.wrap.b32 	%r816, %r813, %r814, 14;
	mov.b64 	%rd1184, {%r816, %r815};
	shf.r.wrap.b32 	%r817, %r814, %r813, 18;
	shf.r.wrap.b32 	%r818, %r813, %r814, 18;
	mov.b64 	%rd1185, {%r818, %r817};
	xor.b64  	%rd1186, %rd1185, %rd1184;
	shf.l.wrap.b32 	%r819, %r813, %r814, 23;
	shf.l.wrap.b32 	%r820, %r814, %r813, 23;
	mov.b64 	%rd1187, {%r820, %r819};
	xor.b64  	%rd1188, %rd1186, %rd1187;
	xor.b64  	%rd1189, %rd1147, %rd1570;
	and.b64  	%rd1190, %rd1172, %rd1189;
	xor.b64  	%rd1191, %rd1190, %rd1570;
	add.s64 	%rd1192, %rd1576, %rd1571;
	ld.const.u64 	%rd1193, [%rd1557+144];
	add.s64 	%rd1194, %rd1192, %rd1193;
	add.s64 	%rd1195, %rd1194, %rd1191;
	add.s64 	%rd1196, %rd1195, %rd1188;
	add.s64 	%rd1197, %rd1196, %rd1567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r821,%dummy}, %rd1183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r822}, %rd1183;
	}
	shf.r.wrap.b32 	%r823, %r822, %r821, 28;
	shf.r.wrap.b32 	%r824, %r821, %r822, 28;
	mov.b64 	%rd1198, {%r824, %r823};
	shf.l.wrap.b32 	%r825, %r821, %r822, 30;
	shf.l.wrap.b32 	%r826, %r822, %r821, 30;
	mov.b64 	%rd1199, {%r826, %r825};
	xor.b64  	%rd1200, %rd1199, %rd1198;
	shf.l.wrap.b32 	%r827, %r821, %r822, 25;
	shf.l.wrap.b32 	%r828, %r822, %r821, 25;
	mov.b64 	%rd1201, {%r828, %r827};
	xor.b64  	%rd1202, %rd1200, %rd1201;
	xor.b64  	%rd1203, %rd1183, %rd1566;
	xor.b64  	%rd1204, %rd1183, %rd1158;
	and.b64  	%rd1205, %rd1204, %rd1203;
	xor.b64  	%rd1206, %rd1205, %rd1183;
	add.s64 	%rd1207, %rd1196, %rd1206;
	add.s64 	%rd1208, %rd1207, %rd1202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r829,%dummy}, %rd1197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r830}, %rd1197;
	}
	shf.r.wrap.b32 	%r831, %r830, %r829, 14;
	shf.r.wrap.b32 	%r832, %r829, %r830, 14;
	mov.b64 	%rd1209, {%r832, %r831};
	shf.r.wrap.b32 	%r833, %r830, %r829, 18;
	shf.r.wrap.b32 	%r834, %r829, %r830, 18;
	mov.b64 	%rd1210, {%r834, %r833};
	xor.b64  	%rd1211, %rd1210, %rd1209;
	shf.l.wrap.b32 	%r835, %r829, %r830, 23;
	shf.l.wrap.b32 	%r836, %r830, %r829, 23;
	mov.b64 	%rd1212, {%r836, %r835};
	xor.b64  	%rd1213, %rd1211, %rd1212;
	xor.b64  	%rd1214, %rd1172, %rd1147;
	and.b64  	%rd1215, %rd1197, %rd1214;
	xor.b64  	%rd1216, %rd1215, %rd1147;
	add.s64 	%rd1217, %rd1577, %rd1570;
	ld.const.u64 	%rd1218, [%rd1557+152];
	add.s64 	%rd1219, %rd1217, %rd1218;
	add.s64 	%rd1220, %rd1219, %rd1216;
	add.s64 	%rd1221, %rd1220, %rd1213;
	add.s64 	%rd1222, %rd1221, %rd1566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r837,%dummy}, %rd1208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r838}, %rd1208;
	}
	shf.r.wrap.b32 	%r839, %r838, %r837, 28;
	shf.r.wrap.b32 	%r840, %r837, %r838, 28;
	mov.b64 	%rd1223, {%r840, %r839};
	shf.l.wrap.b32 	%r841, %r837, %r838, 30;
	shf.l.wrap.b32 	%r842, %r838, %r837, 30;
	mov.b64 	%rd1224, {%r842, %r841};
	xor.b64  	%rd1225, %rd1224, %rd1223;
	shf.l.wrap.b32 	%r843, %r837, %r838, 25;
	shf.l.wrap.b32 	%r844, %r838, %r837, 25;
	mov.b64 	%rd1226, {%r844, %r843};
	xor.b64  	%rd1227, %rd1225, %rd1226;
	xor.b64  	%rd1228, %rd1208, %rd1158;
	xor.b64  	%rd1229, %rd1208, %rd1183;
	and.b64  	%rd1230, %rd1229, %rd1228;
	xor.b64  	%rd1231, %rd1230, %rd1208;
	add.s64 	%rd1232, %rd1221, %rd1231;
	add.s64 	%rd1233, %rd1232, %rd1227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r845,%dummy}, %rd1222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r846}, %rd1222;
	}
	shf.r.wrap.b32 	%r847, %r846, %r845, 14;
	shf.r.wrap.b32 	%r848, %r845, %r846, 14;
	mov.b64 	%rd1234, {%r848, %r847};
	shf.r.wrap.b32 	%r849, %r846, %r845, 18;
	shf.r.wrap.b32 	%r850, %r845, %r846, 18;
	mov.b64 	%rd1235, {%r850, %r849};
	xor.b64  	%rd1236, %rd1235, %rd1234;
	shf.l.wrap.b32 	%r851, %r845, %r846, 23;
	shf.l.wrap.b32 	%r852, %r846, %r845, 23;
	mov.b64 	%rd1237, {%r852, %r851};
	xor.b64  	%rd1238, %rd1236, %rd1237;
	xor.b64  	%rd1239, %rd1197, %rd1172;
	and.b64  	%rd1240, %rd1222, %rd1239;
	xor.b64  	%rd1241, %rd1240, %rd1172;
	add.s64 	%rd1242, %rd1147, %rd1578;
	ld.const.u64 	%rd1243, [%rd1557+160];
	add.s64 	%rd1244, %rd1242, %rd1243;
	add.s64 	%rd1245, %rd1244, %rd1241;
	add.s64 	%rd1246, %rd1245, %rd1238;
	add.s64 	%rd1247, %rd1246, %rd1158;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r853,%dummy}, %rd1233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r854}, %rd1233;
	}
	shf.r.wrap.b32 	%r855, %r854, %r853, 28;
	shf.r.wrap.b32 	%r856, %r853, %r854, 28;
	mov.b64 	%rd1248, {%r856, %r855};
	shf.l.wrap.b32 	%r857, %r853, %r854, 30;
	shf.l.wrap.b32 	%r858, %r854, %r853, 30;
	mov.b64 	%rd1249, {%r858, %r857};
	xor.b64  	%rd1250, %rd1249, %rd1248;
	shf.l.wrap.b32 	%r859, %r853, %r854, 25;
	shf.l.wrap.b32 	%r860, %r854, %r853, 25;
	mov.b64 	%rd1251, {%r860, %r859};
	xor.b64  	%rd1252, %rd1250, %rd1251;
	xor.b64  	%rd1253, %rd1233, %rd1183;
	xor.b64  	%rd1254, %rd1233, %rd1208;
	and.b64  	%rd1255, %rd1254, %rd1253;
	xor.b64  	%rd1256, %rd1255, %rd1233;
	add.s64 	%rd1257, %rd1246, %rd1256;
	add.s64 	%rd1258, %rd1257, %rd1252;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r861,%dummy}, %rd1247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r862}, %rd1247;
	}
	shf.r.wrap.b32 	%r863, %r862, %r861, 14;
	shf.r.wrap.b32 	%r864, %r861, %r862, 14;
	mov.b64 	%rd1259, {%r864, %r863};
	shf.r.wrap.b32 	%r865, %r862, %r861, 18;
	shf.r.wrap.b32 	%r866, %r861, %r862, 18;
	mov.b64 	%rd1260, {%r866, %r865};
	xor.b64  	%rd1261, %rd1260, %rd1259;
	shf.l.wrap.b32 	%r867, %r861, %r862, 23;
	shf.l.wrap.b32 	%r868, %r862, %r861, 23;
	mov.b64 	%rd1262, {%r868, %r867};
	xor.b64  	%rd1263, %rd1261, %rd1262;
	xor.b64  	%rd1264, %rd1222, %rd1197;
	and.b64  	%rd1265, %rd1247, %rd1264;
	xor.b64  	%rd1266, %rd1265, %rd1197;
	add.s64 	%rd1267, %rd1172, %rd1579;
	ld.const.u64 	%rd1268, [%rd1557+168];
	add.s64 	%rd1269, %rd1267, %rd1268;
	add.s64 	%rd1270, %rd1269, %rd1266;
	add.s64 	%rd1271, %rd1270, %rd1263;
	add.s64 	%rd1272, %rd1271, %rd1183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r869,%dummy}, %rd1258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r870}, %rd1258;
	}
	shf.r.wrap.b32 	%r871, %r870, %r869, 28;
	shf.r.wrap.b32 	%r872, %r869, %r870, 28;
	mov.b64 	%rd1273, {%r872, %r871};
	shf.l.wrap.b32 	%r873, %r869, %r870, 30;
	shf.l.wrap.b32 	%r874, %r870, %r869, 30;
	mov.b64 	%rd1274, {%r874, %r873};
	xor.b64  	%rd1275, %rd1274, %rd1273;
	shf.l.wrap.b32 	%r875, %r869, %r870, 25;
	shf.l.wrap.b32 	%r876, %r870, %r869, 25;
	mov.b64 	%rd1276, {%r876, %r875};
	xor.b64  	%rd1277, %rd1275, %rd1276;
	xor.b64  	%rd1278, %rd1258, %rd1208;
	xor.b64  	%rd1279, %rd1258, %rd1233;
	and.b64  	%rd1280, %rd1279, %rd1278;
	xor.b64  	%rd1281, %rd1280, %rd1258;
	add.s64 	%rd1282, %rd1271, %rd1281;
	add.s64 	%rd1283, %rd1282, %rd1277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r877,%dummy}, %rd1272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r878}, %rd1272;
	}
	shf.r.wrap.b32 	%r879, %r878, %r877, 14;
	shf.r.wrap.b32 	%r880, %r877, %r878, 14;
	mov.b64 	%rd1284, {%r880, %r879};
	shf.r.wrap.b32 	%r881, %r878, %r877, 18;
	shf.r.wrap.b32 	%r882, %r877, %r878, 18;
	mov.b64 	%rd1285, {%r882, %r881};
	xor.b64  	%rd1286, %rd1285, %rd1284;
	shf.l.wrap.b32 	%r883, %r877, %r878, 23;
	shf.l.wrap.b32 	%r884, %r878, %r877, 23;
	mov.b64 	%rd1287, {%r884, %r883};
	xor.b64  	%rd1288, %rd1286, %rd1287;
	xor.b64  	%rd1289, %rd1247, %rd1222;
	and.b64  	%rd1290, %rd1272, %rd1289;
	xor.b64  	%rd1291, %rd1290, %rd1222;
	add.s64 	%rd1292, %rd1197, %rd1580;
	ld.const.u64 	%rd1293, [%rd1557+176];
	add.s64 	%rd1294, %rd1292, %rd1293;
	add.s64 	%rd1295, %rd1294, %rd1291;
	add.s64 	%rd1296, %rd1295, %rd1288;
	add.s64 	%rd1297, %rd1296, %rd1208;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r885,%dummy}, %rd1283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r886}, %rd1283;
	}
	shf.r.wrap.b32 	%r887, %r886, %r885, 28;
	shf.r.wrap.b32 	%r888, %r885, %r886, 28;
	mov.b64 	%rd1298, {%r888, %r887};
	shf.l.wrap.b32 	%r889, %r885, %r886, 30;
	shf.l.wrap.b32 	%r890, %r886, %r885, 30;
	mov.b64 	%rd1299, {%r890, %r889};
	xor.b64  	%rd1300, %rd1299, %rd1298;
	shf.l.wrap.b32 	%r891, %r885, %r886, 25;
	shf.l.wrap.b32 	%r892, %r886, %r885, 25;
	mov.b64 	%rd1301, {%r892, %r891};
	xor.b64  	%rd1302, %rd1300, %rd1301;
	xor.b64  	%rd1303, %rd1283, %rd1233;
	xor.b64  	%rd1304, %rd1283, %rd1258;
	and.b64  	%rd1305, %rd1304, %rd1303;
	xor.b64  	%rd1306, %rd1305, %rd1283;
	add.s64 	%rd1307, %rd1296, %rd1306;
	add.s64 	%rd1308, %rd1307, %rd1302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r893,%dummy}, %rd1297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r894}, %rd1297;
	}
	shf.r.wrap.b32 	%r895, %r894, %r893, 14;
	shf.r.wrap.b32 	%r896, %r893, %r894, 14;
	mov.b64 	%rd1309, {%r896, %r895};
	shf.r.wrap.b32 	%r897, %r894, %r893, 18;
	shf.r.wrap.b32 	%r898, %r893, %r894, 18;
	mov.b64 	%rd1310, {%r898, %r897};
	xor.b64  	%rd1311, %rd1310, %rd1309;
	shf.l.wrap.b32 	%r899, %r893, %r894, 23;
	shf.l.wrap.b32 	%r900, %r894, %r893, 23;
	mov.b64 	%rd1312, {%r900, %r899};
	xor.b64  	%rd1313, %rd1311, %rd1312;
	xor.b64  	%rd1314, %rd1272, %rd1247;
	and.b64  	%rd1315, %rd1297, %rd1314;
	xor.b64  	%rd1316, %rd1315, %rd1247;
	add.s64 	%rd1317, %rd1222, %rd1581;
	ld.const.u64 	%rd1318, [%rd1557+184];
	add.s64 	%rd1319, %rd1317, %rd1318;
	add.s64 	%rd1320, %rd1319, %rd1316;
	add.s64 	%rd1321, %rd1320, %rd1313;
	add.s64 	%rd1322, %rd1321, %rd1233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r901,%dummy}, %rd1308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r902}, %rd1308;
	}
	shf.r.wrap.b32 	%r903, %r902, %r901, 28;
	shf.r.wrap.b32 	%r904, %r901, %r902, 28;
	mov.b64 	%rd1323, {%r904, %r903};
	shf.l.wrap.b32 	%r905, %r901, %r902, 30;
	shf.l.wrap.b32 	%r906, %r902, %r901, 30;
	mov.b64 	%rd1324, {%r906, %r905};
	xor.b64  	%rd1325, %rd1324, %rd1323;
	shf.l.wrap.b32 	%r907, %r901, %r902, 25;
	shf.l.wrap.b32 	%r908, %r902, %r901, 25;
	mov.b64 	%rd1326, {%r908, %r907};
	xor.b64  	%rd1327, %rd1325, %rd1326;
	xor.b64  	%rd1328, %rd1308, %rd1258;
	xor.b64  	%rd1329, %rd1308, %rd1283;
	and.b64  	%rd1330, %rd1329, %rd1328;
	xor.b64  	%rd1331, %rd1330, %rd1308;
	add.s64 	%rd1332, %rd1321, %rd1331;
	add.s64 	%rd1333, %rd1332, %rd1327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r909,%dummy}, %rd1322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r910}, %rd1322;
	}
	shf.r.wrap.b32 	%r911, %r910, %r909, 14;
	shf.r.wrap.b32 	%r912, %r909, %r910, 14;
	mov.b64 	%rd1334, {%r912, %r911};
	shf.r.wrap.b32 	%r913, %r910, %r909, 18;
	shf.r.wrap.b32 	%r914, %r909, %r910, 18;
	mov.b64 	%rd1335, {%r914, %r913};
	xor.b64  	%rd1336, %rd1335, %rd1334;
	shf.l.wrap.b32 	%r915, %r909, %r910, 23;
	shf.l.wrap.b32 	%r916, %r910, %r909, 23;
	mov.b64 	%rd1337, {%r916, %r915};
	xor.b64  	%rd1338, %rd1336, %rd1337;
	xor.b64  	%rd1339, %rd1297, %rd1272;
	and.b64  	%rd1340, %rd1322, %rd1339;
	xor.b64  	%rd1341, %rd1340, %rd1272;
	add.s64 	%rd1342, %rd1247, %rd1565;
	ld.const.u64 	%rd1343, [%rd1557+192];
	add.s64 	%rd1344, %rd1342, %rd1343;
	add.s64 	%rd1345, %rd1344, %rd1341;
	add.s64 	%rd1346, %rd1345, %rd1338;
	add.s64 	%rd1347, %rd1346, %rd1258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r917,%dummy}, %rd1333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r918}, %rd1333;
	}
	shf.r.wrap.b32 	%r919, %r918, %r917, 28;
	shf.r.wrap.b32 	%r920, %r917, %r918, 28;
	mov.b64 	%rd1348, {%r920, %r919};
	shf.l.wrap.b32 	%r921, %r917, %r918, 30;
	shf.l.wrap.b32 	%r922, %r918, %r917, 30;
	mov.b64 	%rd1349, {%r922, %r921};
	xor.b64  	%rd1350, %rd1349, %rd1348;
	shf.l.wrap.b32 	%r923, %r917, %r918, 25;
	shf.l.wrap.b32 	%r924, %r918, %r917, 25;
	mov.b64 	%rd1351, {%r924, %r923};
	xor.b64  	%rd1352, %rd1350, %rd1351;
	xor.b64  	%rd1353, %rd1333, %rd1283;
	xor.b64  	%rd1354, %rd1333, %rd1308;
	and.b64  	%rd1355, %rd1354, %rd1353;
	xor.b64  	%rd1356, %rd1355, %rd1333;
	add.s64 	%rd1357, %rd1346, %rd1356;
	add.s64 	%rd1358, %rd1357, %rd1352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r925,%dummy}, %rd1347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r926}, %rd1347;
	}
	shf.r.wrap.b32 	%r927, %r926, %r925, 14;
	shf.r.wrap.b32 	%r928, %r925, %r926, 14;
	mov.b64 	%rd1359, {%r928, %r927};
	shf.r.wrap.b32 	%r929, %r926, %r925, 18;
	shf.r.wrap.b32 	%r930, %r925, %r926, 18;
	mov.b64 	%rd1360, {%r930, %r929};
	xor.b64  	%rd1361, %rd1360, %rd1359;
	shf.l.wrap.b32 	%r931, %r925, %r926, 23;
	shf.l.wrap.b32 	%r932, %r926, %r925, 23;
	mov.b64 	%rd1362, {%r932, %r931};
	xor.b64  	%rd1363, %rd1361, %rd1362;
	xor.b64  	%rd1364, %rd1322, %rd1297;
	and.b64  	%rd1365, %rd1347, %rd1364;
	xor.b64  	%rd1366, %rd1365, %rd1297;
	add.s64 	%rd1367, %rd1272, %rd1564;
	ld.const.u64 	%rd1368, [%rd1557+200];
	add.s64 	%rd1369, %rd1367, %rd1368;
	add.s64 	%rd1370, %rd1369, %rd1366;
	add.s64 	%rd1371, %rd1370, %rd1363;
	add.s64 	%rd1372, %rd1371, %rd1283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r933,%dummy}, %rd1358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r934}, %rd1358;
	}
	shf.r.wrap.b32 	%r935, %r934, %r933, 28;
	shf.r.wrap.b32 	%r936, %r933, %r934, 28;
	mov.b64 	%rd1373, {%r936, %r935};
	shf.l.wrap.b32 	%r937, %r933, %r934, 30;
	shf.l.wrap.b32 	%r938, %r934, %r933, 30;
	mov.b64 	%rd1374, {%r938, %r937};
	xor.b64  	%rd1375, %rd1374, %rd1373;
	shf.l.wrap.b32 	%r939, %r933, %r934, 25;
	shf.l.wrap.b32 	%r940, %r934, %r933, 25;
	mov.b64 	%rd1376, {%r940, %r939};
	xor.b64  	%rd1377, %rd1375, %rd1376;
	xor.b64  	%rd1378, %rd1358, %rd1308;
	xor.b64  	%rd1379, %rd1358, %rd1333;
	and.b64  	%rd1380, %rd1379, %rd1378;
	xor.b64  	%rd1381, %rd1380, %rd1358;
	add.s64 	%rd1382, %rd1371, %rd1381;
	add.s64 	%rd1383, %rd1382, %rd1377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r941,%dummy}, %rd1372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r942}, %rd1372;
	}
	shf.r.wrap.b32 	%r943, %r942, %r941, 14;
	shf.r.wrap.b32 	%r944, %r941, %r942, 14;
	mov.b64 	%rd1384, {%r944, %r943};
	shf.r.wrap.b32 	%r945, %r942, %r941, 18;
	shf.r.wrap.b32 	%r946, %r941, %r942, 18;
	mov.b64 	%rd1385, {%r946, %r945};
	xor.b64  	%rd1386, %rd1385, %rd1384;
	shf.l.wrap.b32 	%r947, %r941, %r942, 23;
	shf.l.wrap.b32 	%r948, %r942, %r941, 23;
	mov.b64 	%rd1387, {%r948, %r947};
	xor.b64  	%rd1388, %rd1386, %rd1387;
	xor.b64  	%rd1389, %rd1347, %rd1322;
	and.b64  	%rd1390, %rd1372, %rd1389;
	xor.b64  	%rd1391, %rd1390, %rd1322;
	add.s64 	%rd1392, %rd1297, %rd1563;
	ld.const.u64 	%rd1393, [%rd1557+208];
	add.s64 	%rd1394, %rd1392, %rd1393;
	add.s64 	%rd1395, %rd1394, %rd1391;
	add.s64 	%rd1396, %rd1395, %rd1388;
	add.s64 	%rd1397, %rd1396, %rd1308;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r949,%dummy}, %rd1383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r950}, %rd1383;
	}
	shf.r.wrap.b32 	%r951, %r950, %r949, 28;
	shf.r.wrap.b32 	%r952, %r949, %r950, 28;
	mov.b64 	%rd1398, {%r952, %r951};
	shf.l.wrap.b32 	%r953, %r949, %r950, 30;
	shf.l.wrap.b32 	%r954, %r950, %r949, 30;
	mov.b64 	%rd1399, {%r954, %r953};
	xor.b64  	%rd1400, %rd1399, %rd1398;
	shf.l.wrap.b32 	%r955, %r949, %r950, 25;
	shf.l.wrap.b32 	%r956, %r950, %r949, 25;
	mov.b64 	%rd1401, {%r956, %r955};
	xor.b64  	%rd1402, %rd1400, %rd1401;
	xor.b64  	%rd1403, %rd1383, %rd1333;
	xor.b64  	%rd1404, %rd1383, %rd1358;
	and.b64  	%rd1405, %rd1404, %rd1403;
	xor.b64  	%rd1406, %rd1405, %rd1383;
	add.s64 	%rd1407, %rd1396, %rd1406;
	add.s64 	%rd1408, %rd1407, %rd1402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r957,%dummy}, %rd1397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r958}, %rd1397;
	}
	shf.r.wrap.b32 	%r959, %r958, %r957, 14;
	shf.r.wrap.b32 	%r960, %r957, %r958, 14;
	mov.b64 	%rd1409, {%r960, %r959};
	shf.r.wrap.b32 	%r961, %r958, %r957, 18;
	shf.r.wrap.b32 	%r962, %r957, %r958, 18;
	mov.b64 	%rd1410, {%r962, %r961};
	xor.b64  	%rd1411, %rd1410, %rd1409;
	shf.l.wrap.b32 	%r963, %r957, %r958, 23;
	shf.l.wrap.b32 	%r964, %r958, %r957, 23;
	mov.b64 	%rd1412, {%r964, %r963};
	xor.b64  	%rd1413, %rd1411, %rd1412;
	xor.b64  	%rd1414, %rd1372, %rd1347;
	and.b64  	%rd1415, %rd1397, %rd1414;
	xor.b64  	%rd1416, %rd1415, %rd1347;
	add.s64 	%rd1417, %rd1322, %rd1562;
	ld.const.u64 	%rd1418, [%rd1557+216];
	add.s64 	%rd1419, %rd1417, %rd1418;
	add.s64 	%rd1420, %rd1419, %rd1416;
	add.s64 	%rd1421, %rd1420, %rd1413;
	add.s64 	%rd1422, %rd1421, %rd1333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r965,%dummy}, %rd1408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r966}, %rd1408;
	}
	shf.r.wrap.b32 	%r967, %r966, %r965, 28;
	shf.r.wrap.b32 	%r968, %r965, %r966, 28;
	mov.b64 	%rd1423, {%r968, %r967};
	shf.l.wrap.b32 	%r969, %r965, %r966, 30;
	shf.l.wrap.b32 	%r970, %r966, %r965, 30;
	mov.b64 	%rd1424, {%r970, %r969};
	xor.b64  	%rd1425, %rd1424, %rd1423;
	shf.l.wrap.b32 	%r971, %r965, %r966, 25;
	shf.l.wrap.b32 	%r972, %r966, %r965, 25;
	mov.b64 	%rd1426, {%r972, %r971};
	xor.b64  	%rd1427, %rd1425, %rd1426;
	xor.b64  	%rd1428, %rd1408, %rd1358;
	xor.b64  	%rd1429, %rd1408, %rd1383;
	and.b64  	%rd1430, %rd1429, %rd1428;
	xor.b64  	%rd1431, %rd1430, %rd1408;
	add.s64 	%rd1432, %rd1421, %rd1431;
	add.s64 	%rd1433, %rd1432, %rd1427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r973,%dummy}, %rd1422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r974}, %rd1422;
	}
	shf.r.wrap.b32 	%r975, %r974, %r973, 14;
	shf.r.wrap.b32 	%r976, %r973, %r974, 14;
	mov.b64 	%rd1434, {%r976, %r975};
	shf.r.wrap.b32 	%r977, %r974, %r973, 18;
	shf.r.wrap.b32 	%r978, %r973, %r974, 18;
	mov.b64 	%rd1435, {%r978, %r977};
	xor.b64  	%rd1436, %rd1435, %rd1434;
	shf.l.wrap.b32 	%r979, %r973, %r974, 23;
	shf.l.wrap.b32 	%r980, %r974, %r973, 23;
	mov.b64 	%rd1437, {%r980, %r979};
	xor.b64  	%rd1438, %rd1436, %rd1437;
	xor.b64  	%rd1439, %rd1397, %rd1372;
	and.b64  	%rd1440, %rd1422, %rd1439;
	xor.b64  	%rd1441, %rd1440, %rd1372;
	add.s64 	%rd1442, %rd1347, %rd1561;
	ld.const.u64 	%rd1443, [%rd1557+224];
	add.s64 	%rd1444, %rd1442, %rd1443;
	add.s64 	%rd1445, %rd1444, %rd1441;
	add.s64 	%rd1446, %rd1445, %rd1438;
	add.s64 	%rd1573, %rd1446, %rd1358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r981,%dummy}, %rd1433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r982}, %rd1433;
	}
	shf.r.wrap.b32 	%r983, %r982, %r981, 28;
	shf.r.wrap.b32 	%r984, %r981, %r982, 28;
	mov.b64 	%rd1447, {%r984, %r983};
	shf.l.wrap.b32 	%r985, %r981, %r982, 30;
	shf.l.wrap.b32 	%r986, %r982, %r981, 30;
	mov.b64 	%rd1448, {%r986, %r985};
	xor.b64  	%rd1449, %rd1448, %rd1447;
	shf.l.wrap.b32 	%r987, %r981, %r982, 25;
	shf.l.wrap.b32 	%r988, %r982, %r981, 25;
	mov.b64 	%rd1450, {%r988, %r987};
	xor.b64  	%rd1451, %rd1449, %rd1450;
	xor.b64  	%rd1452, %rd1433, %rd1383;
	xor.b64  	%rd1453, %rd1433, %rd1408;
	and.b64  	%rd1454, %rd1453, %rd1452;
	xor.b64  	%rd1455, %rd1454, %rd1433;
	add.s64 	%rd1456, %rd1446, %rd1455;
	add.s64 	%rd1569, %rd1456, %rd1451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r989,%dummy}, %rd1573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r990}, %rd1573;
	}
	shf.r.wrap.b32 	%r991, %r990, %r989, 14;
	shf.r.wrap.b32 	%r992, %r989, %r990, 14;
	mov.b64 	%rd1457, {%r992, %r991};
	shf.r.wrap.b32 	%r993, %r990, %r989, 18;
	shf.r.wrap.b32 	%r994, %r989, %r990, 18;
	mov.b64 	%rd1458, {%r994, %r993};
	xor.b64  	%rd1459, %rd1458, %rd1457;
	shf.l.wrap.b32 	%r995, %r989, %r990, 23;
	shf.l.wrap.b32 	%r996, %r990, %r989, 23;
	mov.b64 	%rd1460, {%r996, %r995};
	xor.b64  	%rd1461, %rd1459, %rd1460;
	xor.b64  	%rd1462, %rd1422, %rd1397;
	and.b64  	%rd1463, %rd1573, %rd1462;
	xor.b64  	%rd1464, %rd1463, %rd1397;
	add.s64 	%rd1465, %rd1372, %rd1560;
	ld.const.u64 	%rd1466, [%rd1557+232];
	add.s64 	%rd1467, %rd1465, %rd1466;
	add.s64 	%rd1468, %rd1467, %rd1464;
	add.s64 	%rd1469, %rd1468, %rd1461;
	add.s64 	%rd1572, %rd1469, %rd1383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r997,%dummy}, %rd1569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r998}, %rd1569;
	}
	shf.r.wrap.b32 	%r999, %r998, %r997, 28;
	shf.r.wrap.b32 	%r1000, %r997, %r998, 28;
	mov.b64 	%rd1470, {%r1000, %r999};
	shf.l.wrap.b32 	%r1001, %r997, %r998, 30;
	shf.l.wrap.b32 	%r1002, %r998, %r997, 30;
	mov.b64 	%rd1471, {%r1002, %r1001};
	xor.b64  	%rd1472, %rd1471, %rd1470;
	shf.l.wrap.b32 	%r1003, %r997, %r998, 25;
	shf.l.wrap.b32 	%r1004, %r998, %r997, 25;
	mov.b64 	%rd1473, {%r1004, %r1003};
	xor.b64  	%rd1474, %rd1472, %rd1473;
	xor.b64  	%rd1475, %rd1569, %rd1408;
	xor.b64  	%rd1476, %rd1569, %rd1433;
	and.b64  	%rd1477, %rd1476, %rd1475;
	xor.b64  	%rd1478, %rd1477, %rd1569;
	add.s64 	%rd1479, %rd1469, %rd1478;
	add.s64 	%rd1568, %rd1479, %rd1474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1005,%dummy}, %rd1572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1006}, %rd1572;
	}
	shf.r.wrap.b32 	%r1007, %r1006, %r1005, 14;
	shf.r.wrap.b32 	%r1008, %r1005, %r1006, 14;
	mov.b64 	%rd1480, {%r1008, %r1007};
	shf.r.wrap.b32 	%r1009, %r1006, %r1005, 18;
	shf.r.wrap.b32 	%r1010, %r1005, %r1006, 18;
	mov.b64 	%rd1481, {%r1010, %r1009};
	xor.b64  	%rd1482, %rd1481, %rd1480;
	shf.l.wrap.b32 	%r1011, %r1005, %r1006, 23;
	shf.l.wrap.b32 	%r1012, %r1006, %r1005, 23;
	mov.b64 	%rd1483, {%r1012, %r1011};
	xor.b64  	%rd1484, %rd1482, %rd1483;
	xor.b64  	%rd1485, %rd1573, %rd1422;
	and.b64  	%rd1486, %rd1572, %rd1485;
	xor.b64  	%rd1487, %rd1486, %rd1422;
	add.s64 	%rd1488, %rd1397, %rd1559;
	ld.const.u64 	%rd1489, [%rd1557+240];
	add.s64 	%rd1490, %rd1488, %rd1489;
	add.s64 	%rd1491, %rd1490, %rd1487;
	add.s64 	%rd1492, %rd1491, %rd1484;
	add.s64 	%rd1571, %rd1492, %rd1408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1013,%dummy}, %rd1568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1014}, %rd1568;
	}
	shf.r.wrap.b32 	%r1015, %r1014, %r1013, 28;
	shf.r.wrap.b32 	%r1016, %r1013, %r1014, 28;
	mov.b64 	%rd1493, {%r1016, %r1015};
	shf.l.wrap.b32 	%r1017, %r1013, %r1014, 30;
	shf.l.wrap.b32 	%r1018, %r1014, %r1013, 30;
	mov.b64 	%rd1494, {%r1018, %r1017};
	xor.b64  	%rd1495, %rd1494, %rd1493;
	shf.l.wrap.b32 	%r1019, %r1013, %r1014, 25;
	shf.l.wrap.b32 	%r1020, %r1014, %r1013, 25;
	mov.b64 	%rd1496, {%r1020, %r1019};
	xor.b64  	%rd1497, %rd1495, %rd1496;
	xor.b64  	%rd1498, %rd1568, %rd1433;
	xor.b64  	%rd1499, %rd1568, %rd1569;
	and.b64  	%rd1500, %rd1499, %rd1498;
	xor.b64  	%rd1501, %rd1500, %rd1568;
	add.s64 	%rd1502, %rd1492, %rd1501;
	add.s64 	%rd1567, %rd1502, %rd1497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1021,%dummy}, %rd1571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1022}, %rd1571;
	}
	shf.r.wrap.b32 	%r1023, %r1022, %r1021, 14;
	shf.r.wrap.b32 	%r1024, %r1021, %r1022, 14;
	mov.b64 	%rd1503, {%r1024, %r1023};
	shf.r.wrap.b32 	%r1025, %r1022, %r1021, 18;
	shf.r.wrap.b32 	%r1026, %r1021, %r1022, 18;
	mov.b64 	%rd1504, {%r1026, %r1025};
	xor.b64  	%rd1505, %rd1504, %rd1503;
	shf.l.wrap.b32 	%r1027, %r1021, %r1022, 23;
	shf.l.wrap.b32 	%r1028, %r1022, %r1021, 23;
	mov.b64 	%rd1506, {%r1028, %r1027};
	xor.b64  	%rd1507, %rd1505, %rd1506;
	xor.b64  	%rd1508, %rd1572, %rd1573;
	and.b64  	%rd1509, %rd1571, %rd1508;
	xor.b64  	%rd1510, %rd1509, %rd1573;
	add.s64 	%rd1511, %rd1422, %rd1558;
	ld.const.u64 	%rd1512, [%rd1557+248];
	add.s64 	%rd1513, %rd1511, %rd1512;
	add.s64 	%rd1514, %rd1513, %rd1510;
	add.s64 	%rd1515, %rd1514, %rd1507;
	add.s64 	%rd1570, %rd1515, %rd1433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1029,%dummy}, %rd1567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1030}, %rd1567;
	}
	shf.r.wrap.b32 	%r1031, %r1030, %r1029, 28;
	shf.r.wrap.b32 	%r1032, %r1029, %r1030, 28;
	mov.b64 	%rd1516, {%r1032, %r1031};
	shf.l.wrap.b32 	%r1033, %r1029, %r1030, 30;
	shf.l.wrap.b32 	%r1034, %r1030, %r1029, 30;
	mov.b64 	%rd1517, {%r1034, %r1033};
	xor.b64  	%rd1518, %rd1517, %rd1516;
	shf.l.wrap.b32 	%r1035, %r1029, %r1030, 25;
	shf.l.wrap.b32 	%r1036, %r1030, %r1029, 25;
	mov.b64 	%rd1519, {%r1036, %r1035};
	xor.b64  	%rd1520, %rd1518, %rd1519;
	xor.b64  	%rd1521, %rd1567, %rd1569;
	xor.b64  	%rd1522, %rd1567, %rd1568;
	and.b64  	%rd1523, %rd1522, %rd1521;
	xor.b64  	%rd1524, %rd1523, %rd1567;
	add.s64 	%rd1525, %rd1515, %rd1524;
	add.s64 	%rd1566, %rd1525, %rd1520;
	add.s32 	%r1077, %r1077, 16;
	setp.lt.s32	%p40, %r1077, 80;
	mov.u64 	%rd1557, %rd166;
	@%p40 bra 	BB2_55;

	ld.param.u32 	%r1037, [m01800_loop_param_29];
	add.s64 	%rd1540, %rd1566, 7640891576956012808;
	add.s64 	%rd1539, %rd1567, -4942790177534073029;
	add.s64 	%rd1538, %rd1568, 4354685564936845355;
	add.s64 	%rd1537, %rd1569, -6534734903238641935;
	add.s64 	%rd1536, %rd1570, 5840696475078001361;
	add.s64 	%rd1535, %rd1571, -7276294671716946913;
	add.s64 	%rd1534, %rd1572, 2270897969802886507;
	add.s64 	%rd1533, %rd1573, 6620516959819538809;
	add.s32 	%r1075, %r1075, 1;
	add.s32 	%r1076, %r1076, 1;
	setp.lt.u32	%p41, %r1076, %r1037;
	@%p41 bra 	BB2_51;

BB2_57:
	st.global.u64 	[%rd197], %rd1540;
	st.global.u64 	[%rd197+8], %rd1539;
	st.global.u64 	[%rd197+16], %rd1538;
	st.global.u64 	[%rd197+24], %rd1537;
	st.global.u64 	[%rd197+32], %rd1536;
	st.global.u64 	[%rd197+40], %rd1535;
	st.global.u64 	[%rd197+48], %rd1534;
	st.global.u64 	[%rd197+56], %rd1533;

BB2_58:
	ret;
}

	// .globl	m01800_comp
.entry m01800_comp(
	.param .u64 .ptr .global .align 4 m01800_comp_param_0,
	.param .u64 .ptr .global .align 4 m01800_comp_param_1,
	.param .u64 .ptr .global .align 4 m01800_comp_param_2,
	.param .u64 .ptr .global .align 4 m01800_comp_param_3,
	.param .u64 .ptr .global .align 8 m01800_comp_param_4,
	.param .u64 .ptr .global .align 1 m01800_comp_param_5,
	.param .u64 .ptr .global .align 4 m01800_comp_param_6,
	.param .u64 .ptr .global .align 4 m01800_comp_param_7,
	.param .u64 .ptr .global .align 4 m01800_comp_param_8,
	.param .u64 .ptr .global .align 4 m01800_comp_param_9,
	.param .u64 .ptr .global .align 4 m01800_comp_param_10,
	.param .u64 .ptr .global .align 4 m01800_comp_param_11,
	.param .u64 .ptr .global .align 4 m01800_comp_param_12,
	.param .u64 .ptr .global .align 4 m01800_comp_param_13,
	.param .u64 .ptr .global .align 4 m01800_comp_param_14,
	.param .u64 .ptr .global .align 4 m01800_comp_param_15,
	.param .u64 .ptr .global .align 4 m01800_comp_param_16,
	.param .u64 .ptr .global .align 4 m01800_comp_param_17,
	.param .u64 .ptr .global .align 1 m01800_comp_param_18,
	.param .u64 .ptr .global .align 4 m01800_comp_param_19,
	.param .u64 .ptr .global .align 4 m01800_comp_param_20,
	.param .u64 .ptr .global .align 4 m01800_comp_param_21,
	.param .u64 .ptr .global .align 4 m01800_comp_param_22,
	.param .u64 .ptr .global .align 4 m01800_comp_param_23,
	.param .u32 m01800_comp_param_24,
	.param .u32 m01800_comp_param_25,
	.param .u32 m01800_comp_param_26,
	.param .u32 m01800_comp_param_27,
	.param .u32 m01800_comp_param_28,
	.param .u32 m01800_comp_param_29,
	.param .u32 m01800_comp_param_30,
	.param .u32 m01800_comp_param_31,
	.param .u32 m01800_comp_param_32,
	.param .u32 m01800_comp_param_33,
	.param .u64 m01800_comp_param_34
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<132>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd4, [m01800_comp_param_4];
	ld.param.u64 	%rd5, [m01800_comp_param_6];
	ld.param.u64 	%rd6, [m01800_comp_param_7];
	ld.param.u64 	%rd7, [m01800_comp_param_8];
	ld.param.u64 	%rd8, [m01800_comp_param_9];
	ld.param.u64 	%rd9, [m01800_comp_param_10];
	ld.param.u64 	%rd10, [m01800_comp_param_11];
	ld.param.u64 	%rd11, [m01800_comp_param_12];
	ld.param.u64 	%rd12, [m01800_comp_param_13];
	ld.param.u64 	%rd13, [m01800_comp_param_14];
	ld.param.u64 	%rd14, [m01800_comp_param_15];
	ld.param.u64 	%rd15, [m01800_comp_param_16];
	ld.param.u64 	%rd16, [m01800_comp_param_19];
	ld.param.u32 	%r22, [m01800_comp_param_24];
	ld.param.u32 	%r23, [m01800_comp_param_25];
	ld.param.u32 	%r24, [m01800_comp_param_26];
	ld.param.u32 	%r25, [m01800_comp_param_27];
	ld.param.u32 	%r26, [m01800_comp_param_31];
	ld.param.u32 	%r27, [m01800_comp_param_32];
	ld.param.u64 	%rd17, [m01800_comp_param_34];
	mov.b32	%r28, %envreg3;
	mov.u32 	%r29, %ctaid.x;
	mov.u32 	%r30, %ntid.x;
	mad.lo.s32 	%r31, %r29, %r30, %r28;
	mov.u32 	%r32, %tid.x;
	add.s32 	%r1, %r31, %r32;
	cvt.s64.s32	%rd18, %r1;
	setp.ge.u64	%p1, %rd18, %rd17;
	@%p1 bra 	BB3_29;

	mul.wide.s32 	%rd23, %r1, 672;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.u64 	%rd19, [%rd24];
	// inline asm
	mov.b64 {%r33, %r34}, %rd19;
	// inline asm
	// inline asm
	prmt.b32 %r35, %r33, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r37, %r34, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd20, {%r37, %r35};
	// inline asm
	ld.global.u64 	%rd21, [%rd24+8];
	// inline asm
	mov.b64 {%r41, %r42}, %rd21;
	// inline asm
	// inline asm
	prmt.b32 %r43, %r41, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r45, %r42, 0, 0x0123;
	// inline asm
	// inline asm
	mov.b64 %rd22, {%r45, %r43};
	// inline asm
	cvt.u32.u64	%r49, %rd20;
	shr.u64 	%rd25, %rd22, 32;
	cvt.u32.u64	%r2, %rd25;
	and.b32  	%r3, %r23, 31;
	shr.u32 	%r50, %r49, %r3;
	and.b32  	%r51, %r50, %r22;
	mul.wide.u32 	%rd26, %r51, 4;
	add.s64 	%rd27, %rd5, %rd26;
	and.b32  	%r52, %r49, 31;
	mov.u32 	%r53, 1;
	shl.b32 	%r4, %r53, %r52;
	ld.global.u32 	%r54, [%rd27];
	and.b32  	%r55, %r54, %r4;
	setp.eq.s32	%p2, %r55, 0;
	@%p2 bra 	BB3_29;

	shr.u64 	%rd28, %rd20, 32;
	cvt.u32.u64	%r56, %rd28;
	shr.u32 	%r57, %r56, %r3;
	and.b32  	%r58, %r57, %r22;
	mul.wide.u32 	%rd29, %r58, 4;
	add.s64 	%rd30, %rd6, %rd29;
	and.b32  	%r59, %r56, 31;
	shl.b32 	%r61, %r53, %r59;
	ld.global.u32 	%r62, [%rd30];
	and.b32  	%r63, %r62, %r61;
	setp.eq.s32	%p3, %r63, 0;
	@%p3 bra 	BB3_29;

	cvt.u32.u64	%r64, %rd22;
	shr.u32 	%r65, %r64, %r3;
	and.b32  	%r66, %r65, %r22;
	mul.wide.u32 	%rd31, %r66, 4;
	add.s64 	%rd32, %rd7, %rd31;
	and.b32  	%r67, %r64, 31;
	shl.b32 	%r69, %r53, %r67;
	ld.global.u32 	%r70, [%rd32];
	and.b32  	%r71, %r70, %r69;
	setp.eq.s32	%p4, %r71, 0;
	@%p4 bra 	BB3_29;

	shr.u32 	%r72, %r2, %r3;
	and.b32  	%r73, %r72, %r22;
	mul.wide.u32 	%rd33, %r73, 4;
	add.s64 	%rd34, %rd8, %rd33;
	and.b32  	%r74, %r2, 31;
	shl.b32 	%r5, %r53, %r74;
	ld.global.u32 	%r76, [%rd34];
	and.b32  	%r77, %r76, %r5;
	setp.eq.s32	%p5, %r77, 0;
	@%p5 bra 	BB3_29;

	and.b32  	%r6, %r24, 31;
	shr.u32 	%r79, %r49, %r6;
	and.b32  	%r80, %r79, %r22;
	mul.wide.u32 	%rd35, %r80, 4;
	add.s64 	%rd36, %rd9, %rd35;
	ld.global.u32 	%r81, [%rd36];
	and.b32  	%r82, %r81, %r4;
	setp.eq.s32	%p6, %r82, 0;
	@%p6 bra 	BB3_29;

	shr.u32 	%r84, %r56, %r6;
	and.b32  	%r85, %r84, %r22;
	mul.wide.u32 	%rd38, %r85, 4;
	add.s64 	%rd39, %rd10, %rd38;
	ld.global.u32 	%r89, [%rd39];
	and.b32  	%r90, %r89, %r61;
	setp.eq.s32	%p7, %r90, 0;
	@%p7 bra 	BB3_29;

	shr.u32 	%r92, %r64, %r6;
	and.b32  	%r93, %r92, %r22;
	mul.wide.u32 	%rd40, %r93, 4;
	add.s64 	%rd41, %rd11, %rd40;
	ld.global.u32 	%r97, [%rd41];
	and.b32  	%r98, %r97, %r69;
	setp.eq.s32	%p8, %r98, 0;
	@%p8 bra 	BB3_29;

	shr.u32 	%r99, %r2, %r6;
	and.b32  	%r100, %r99, %r22;
	mul.wide.u32 	%rd42, %r100, 4;
	add.s64 	%rd43, %rd12, %rd42;
	ld.global.u32 	%r101, [%rd43];
	and.b32  	%r102, %r101, %r5;
	setp.eq.s32	%p9, %r102, 0;
	@%p9 bra 	BB3_29;

	setp.eq.s32	%p10, %r26, 0;
	mov.u32 	%r129, 0;
	mov.u32 	%r103, -1;
	@%p10 bra 	BB3_23;

	mov.u32 	%r128, %r26;

BB3_11:
	shr.u32 	%r9, %r128, 1;
	add.s32 	%r131, %r9, %r129;
	cvt.u64.u32	%rd44, %r131;
	cvt.u64.u32	%rd45, %r27;
	add.s64 	%rd3, %rd44, %rd45;
	shl.b64 	%rd46, %rd3, 6;
	add.s64 	%rd47, %rd14, %rd46;
	ld.global.u32 	%r11, [%rd47+12];
	setp.gt.u32	%p11, %r2, %r11;
	mov.u32 	%r130, %r53;
	@%p11 bra 	BB3_21;

	setp.lt.u32	%p12, %r2, %r11;
	mov.u32 	%r107, -1;
	@%p12 bra 	BB3_13;
	bra.uni 	BB3_14;

BB3_13:
	mov.u32 	%r130, %r107;
	bra.uni 	BB3_21;

BB3_14:
	ld.global.u32 	%r12, [%rd47+8];
	setp.gt.u32	%p13, %r64, %r12;
	mov.u32 	%r130, %r53;
	@%p13 bra 	BB3_21;

	setp.lt.u32	%p14, %r64, %r12;
	@%p14 bra 	BB3_16;
	bra.uni 	BB3_17;

BB3_16:
	mov.u32 	%r130, %r107;
	bra.uni 	BB3_21;

BB3_17:
	ld.global.u32 	%r13, [%rd47+4];
	setp.gt.u32	%p15, %r56, %r13;
	mov.u32 	%r130, %r53;
	@%p15 bra 	BB3_21;

	setp.lt.u32	%p16, %r56, %r13;
	mov.u32 	%r130, %r107;
	@%p16 bra 	BB3_21;

	ld.global.u32 	%r14, [%rd47];
	setp.gt.u32	%p17, %r49, %r14;
	mov.u32 	%r130, %r53;
	@%p17 bra 	BB3_21;

	setp.lt.u32	%p18, %r49, %r14;
	selp.b32	%r130, -1, 0, %p18;

BB3_21:
	add.s32 	%r120, %r9, 1;
	setp.gt.s32	%p19, %r130, 0;
	selp.b32	%r121, %r120, 0, %p19;
	add.s32 	%r129, %r121, %r129;
	selp.b32	%r122, -1, 0, %p19;
	add.s32 	%r123, %r122, %r128;
	shr.u32 	%r128, %r123, 1;
	setp.eq.s32	%p20, %r130, 0;
	@%p20 bra 	BB3_24;

	setp.ne.s32	%p21, %r128, 0;
	@%p21 bra 	BB3_11;

BB3_23:
	mov.u32 	%r131, %r103;

BB3_24:
	setp.eq.s32	%p22, %r131, -1;
	@%p22 bra 	BB3_29;

	add.s32 	%r20, %r131, %r27;
	mul.wide.u32 	%rd58, %r20, 4;
	add.s64 	%rd59, %rd15, %rd58;
	atom.global.add.u32 	%r125, [%rd59], 1;
	setp.ne.s32	%p23, %r125, 0;
	@%p23 bra 	BB3_29;

	atom.global.add.u32 	%r21, [%rd16], 1;
	setp.lt.u32	%p24, %r21, %r26;
	@%p24 bra 	BB3_28;
	bra.uni 	BB3_27;

BB3_28:
	mul.wide.u32 	%rd60, %r21, 20;
	add.s64 	%rd61, %rd13, %rd60;
	st.global.u32 	[%rd61], %r25;
	st.global.u32 	[%rd61+4], %r131;
	st.global.u32 	[%rd61+8], %r20;
	st.global.u32 	[%rd61+12], %r1;
	mov.u32 	%r127, 0;
	st.global.u32 	[%rd61+16], %r127;
	bra.uni 	BB3_29;

BB3_27:
	atom.global.add.u32 	%r126, [%rd16], -1;

BB3_29:
	ret;
}


  