{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1399049237980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1399049237980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 02 18:47:17 2014 " "Processing started: Fri May 02 18:47:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1399049237980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1399049237980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1399049237980 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1399049238042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1399049238198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1399049238229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1399049238229 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1399049238541 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1399049238541 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1399049238541 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1399049238541 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1399049238557 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1399049238603 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1399049238619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.811 " "Worst-case setup slack is 0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.811         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.950         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    3.950         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.013         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    5.013         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.198         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    7.198         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.018         0.000 inst85  " "   22.018         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.047         0.000 inst63  " "   22.047         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049238666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst63  " "    0.744         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049238681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.489 " "Worst-case recovery slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.489         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.569         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    6.569         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.348         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    8.348         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.185         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   10.185         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.524         0.000 inst85  " "   10.524         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.264         0.000 inst63  " "   22.264         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049238697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.962 " "Worst-case removal slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.962         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.963         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.994         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    1.582         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.822         0.000 inst63  " "    1.822         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.131         0.000 inst85  " "   14.131         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049238697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst63  " "   11.680         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049238697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049238697 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1399049238775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.811 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.811" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.811  " "Path #1: Setup slack is 0.811 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      2.503  R        clock network delay " "     2.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     2.630      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     2.630      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      1.074 RR    IC  inst68\|COUNTER\[0\]\|ena " "     3.704      1.074 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.704      1.000 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.704      1.000 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      2.511  F        clock network delay " "     5.636      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.704 " "Data Arrival Time  :     4.704" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.515 " "Data Required Time :     5.515" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.811  " "Slack              :     0.811 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.950 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.950" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.950  " "Path #1: Setup slack is 3.950 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[2\] " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.552      6.052  F        clock network delay " "    18.552      6.052  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.679      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[2\] " "    18.679      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[2\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.679      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[2\]\|regout " "    18.679      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[2\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[2] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.427      0.748 RR    IC  inst\|_~1\|datac " "    19.427      0.748 RR    IC  inst\|_~1\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.791      0.364 RF  CELL  inst\|_~1\|combout " "    19.791      0.364 RF  CELL  inst\|_~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.122      0.331 FF    IC  inst\|fo_BSYn\|datac " "    20.122      0.331 FF    IC  inst\|fo_BSYn\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|fo_BSYn } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1117 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.428      0.306 FF  CELL  inst\|fo_BSYn\|combout " "    20.428      0.306 FF  CELL  inst\|fo_BSYn\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|fo_BSYn } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1117 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.972      1.544 FF    IC  inst\|fo_BSYn~_wirecell\|dataf " "    21.972      1.544 FF    IC  inst\|fo_BSYn~_wirecell\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|fo_BSYn~_wirecell } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1117 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.043      0.071 FR  CELL  inst\|fo_BSYn~_wirecell\|combout " "    22.043      0.071 FR  CELL  inst\|fo_BSYn~_wirecell\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|fo_BSYn~_wirecell } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1117 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.048      1.005 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[48\]\|adatasdata " "    23.048      1.005 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[48\]\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[48] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.462      0.414 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\] " "    23.462      0.414 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[48] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.533      2.533  R        clock network delay " "    27.533      2.533  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.412     -0.121     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\] " "    27.412     -0.121     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[48\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[48] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.462 " "Data Arrival Time  :    23.462" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.412 " "Data Required Time :    27.412" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.950  " "Slack              :     3.950 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.013 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.013  " "Path #1: Setup slack is 5.013 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.253      2.503  R        clock network delay " "    46.253      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.380      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.380      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.380      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.380      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.715      0.335 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    46.715      0.335 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.786      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    46.786      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.091      0.305 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf " "    47.091      0.305 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.162      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "    47.162      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.162      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    47.162      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.369      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    47.369      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.503      2.503  R        clock network delay " "    52.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.382     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    52.382     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.369 " "Data Arrival Time  :    47.369" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.382 " "Data Required Time :    52.382" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.013  " "Slack              :     5.013 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.198 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.198" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.198  " "Path #1: Setup slack is 7.198 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.559      6.059  F        clock network delay " "    93.559      6.059  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.686      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    93.686      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.686      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    93.686      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.166      0.480 RR    IC  inst\|READ_FIFO_DATA~0\|datac " "    94.166      0.480 RR    IC  inst\|READ_FIFO_DATA~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.472      0.306 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "    94.472      0.306 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.785      0.313 RR    IC  inst\|READ_FIFO_DATA\|adatasdata " "    94.785      0.313 RR    IC  inst\|READ_FIFO_DATA\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.199      0.414 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "    95.199      0.414 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.518      2.518  R        clock network delay " "   102.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.397     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "   102.397     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    95.199 " "Data Arrival Time  :    95.199" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.397 " "Data Required Time :   102.397" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.198  " "Slack              :     7.198 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.018  " "Path #1: Setup slack is 22.018 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      3.256  F        clock network delay " "    15.756      3.256  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.883      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    15.883      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    15.883      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.497      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    16.497      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.497      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    16.497      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.544      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    16.544      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.544      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    16.544      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.591      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    16.591      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.591      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    16.591      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.638      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    16.638      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.638      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    16.638      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.685      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    16.685      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.685      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    16.685      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.732      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    16.732      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.732      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    16.732      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.779      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    16.779      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.779      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    16.779      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.945      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    16.945      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.945      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    16.945      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.992      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    16.992      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.992      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    16.992      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.039      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    17.039      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.039      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    17.039      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.086      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    17.086      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.086      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    17.086      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.133      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    17.133      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.133      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    17.133      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.180      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    17.180      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.180      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    17.180      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.227      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    17.227      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.227      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    17.227      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.274      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    17.274      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.274      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    17.274      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.499      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    17.499      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.499      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    17.499      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.546      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    17.546      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.546      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    17.546      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.593      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    17.593      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    17.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.640      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    17.640      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.640      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    17.640      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.687      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    17.687      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.687      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    17.687      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.734      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    17.734      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.734      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    17.734      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.781      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    17.781      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.781      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    17.781      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.828      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    17.828      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.828      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    17.828      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.994      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    17.994      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.994      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    17.994      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.041      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    18.041      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.041      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    18.041      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.088      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    18.088      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.088      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    18.088      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.135      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    18.135      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.135      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    18.135      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.182      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    18.182      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.182      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    18.182      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.229      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    18.229      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.229      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    18.229      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.276      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    18.276      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.276      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    18.276      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.323      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    18.323      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.323      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    18.323      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.491      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    18.491      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.491      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    18.491      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.622      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    18.622      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.761      3.261  F        clock network delay " "    40.761      3.261  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.640     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    40.640     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.622 " "Data Arrival Time  :    18.622" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.640 " "Data Required Time :    40.640" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.018  " "Slack              :    22.018 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.047 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.047" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.047  " "Path #1: Setup slack is 22.047 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.127     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.211      0.127     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.000 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.211      0.000 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "     3.211      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.614 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "     3.825      0.614 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "     3.825      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.872      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "     3.872      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.872      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "     3.872      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "     3.919      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "     3.919      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "     3.966      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "     3.966      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.013      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "     4.013      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.013      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "     4.013      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "     4.060      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "     4.060      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.107      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "     4.107      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.107      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "     4.107      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.236      0.129 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "     4.236      0.129 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.236      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "     4.236      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "     4.283      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "     4.283      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.330      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "     4.330      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.330      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "     4.330      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.377      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "     4.377      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.377      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "     4.377      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "     4.424      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "     4.424      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.471      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "     4.471      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.471      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "     4.471      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "     4.518      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "     4.518      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.565      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "     4.565      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.565      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "     4.565      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.269 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "     4.834      0.269 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "     4.834      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "     4.881      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "     4.881      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.928      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "     4.928      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.928      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "     4.928      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.975      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "     4.975      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.975      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "     4.975      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "     5.022      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "     5.022      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.069      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "     5.069      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.069      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "     5.069      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.116      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "     5.116      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.116      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "     5.116      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.163      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "     5.163      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.163      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "     5.163      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.292      0.129 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "     5.292      0.129 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.292      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "     5.292      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "     5.339      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "     5.339      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.386      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "     5.386      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.386      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "     5.386      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.433      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "     5.433      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.433      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "     5.433      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.480      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "     5.480      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.480      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "     5.480      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.527      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "     5.527      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.527      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "     5.527      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "     5.574      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.574      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "     5.574      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "     5.621      0.047 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "     5.621      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.789      0.168 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "     5.789      0.168 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.789      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     5.789      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.920      0.131 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     5.920      0.131 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.088      3.088  R        clock network delay " "    28.088      3.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.967     -0.121     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    27.967     -0.121     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.920 " "Data Arrival Time  :     5.920" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.967 " "Data Required Time :    27.967" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.047  " "Slack              :    22.047 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|CHECK_L2A " "From Node    : ddlctrlr:inst\|CHECK_L2A" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|CHECK_L2A " "To Node      : ddlctrlr:inst\|CHECK_L2A" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.023      2.523  F        clock network delay " "    15.023      2.523  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.150      0.127     uTco  ddlctrlr:inst\|CHECK_L2A " "    15.150      0.127     uTco  ddlctrlr:inst\|CHECK_L2A" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.150      0.000 RR  CELL  inst\|CHECK_L2A\|regout " "    15.150      0.000 RR  CELL  inst\|CHECK_L2A\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.150      0.000 RR    IC  inst\|CHECK_L2A~0\|datae " "    15.150      0.000 RR    IC  inst\|CHECK_L2A~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.473      0.323 RR  CELL  inst\|CHECK_L2A~0\|combout " "    15.473      0.323 RR  CELL  inst\|CHECK_L2A~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.473      0.000 RR    IC  inst\|CHECK_L2A\|datain " "    15.473      0.000 RR    IC  inst\|CHECK_L2A\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.680      0.207 RR  CELL  ddlctrlr:inst\|CHECK_L2A " "    15.680      0.207 RR  CELL  ddlctrlr:inst\|CHECK_L2A" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.023      2.523  F        clock network delay " "    15.023      2.523  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.223      0.200      uTh  ddlctrlr:inst\|CHECK_L2A " "    15.223      0.200      uTh  ddlctrlr:inst\|CHECK_L2A" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CHECK_L2A } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.680 " "Data Arrival Time  :    15.680" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.223 " "Data Required Time :    15.223" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238806 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.513      2.513  F        clock network delay " "    27.513      2.513  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.640      0.000 FF  CELL  inst7\|RESET_COUNTER\[0\]\|regout " "    27.640      0.000 FF  CELL  inst7\|RESET_COUNTER\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.640      0.000 FF    IC  inst7\|RESET_COUNTER\[0\]~1\|datae " "    27.640      0.000 FF    IC  inst7\|RESET_COUNTER\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.963      0.323 FR  CELL  inst7\|RESET_COUNTER\[0\]~1\|combout " "    27.963      0.323 FR  CELL  inst7\|RESET_COUNTER\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.963      0.000 RR    IC  inst7\|RESET_COUNTER\[0\]\|datain " "    27.963      0.000 RR    IC  inst7\|RESET_COUNTER\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.170      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    28.170      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.513      2.513  F        clock network delay " "    27.513      2.513  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.713      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.713      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.170 " "Data Arrival Time  :    28.170" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.713 " "Data Required Time :    27.713" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.525      2.525  F        clock network delay " "    52.525      2.525  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.652      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    52.652      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.652      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout " "    52.652      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.652      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae " "    52.652      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.975      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout " "    52.975      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.975      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain " "    52.975      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.182      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    53.182      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.525      2.525  F        clock network delay " "    52.525      2.525  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.725      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "    52.725      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.182 " "Data Arrival Time  :    53.182" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.725 " "Data Required Time :    52.725" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      2.503  R        clock network delay " "     2.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     2.630      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     2.630      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "     2.630      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout " "     2.953      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.000 RR    IC  inst68\|L0_OUT\|datain " "     2.953      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     3.160      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      2.503  R        clock network delay " "     2.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "     2.703      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.160 " "Data Arrival Time  :     3.160" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.703 " "Data Required Time :     2.703" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.127     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.211      0.127     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.000 FF  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.211      0.000 FF  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.000 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "     3.211      0.000 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.686 FR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "     3.897      0.686 FR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     3.897      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.028      0.131 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.028      0.131 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.200      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.284      0.200      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.028 " "Data Arrival Time  :     4.028" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.284 " "Data Required Time :     3.284" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      3.256  F        clock network delay " "    15.756      3.256  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.883      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    15.883      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    15.883      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.569      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    16.569      0.686 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    16.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.700      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.700      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      3.256  F        clock network delay " "    15.756      3.256  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.956      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.700 " "Data Arrival Time  :    16.700" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.956 " "Data Required Time :    15.956" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.489 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.489" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.489  " "Path #1: Recovery slack is 0.489 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      2.503  R        clock network delay " "     2.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.127     uTco  L0_DELAY:inst68\|END_STATE " "     2.630      0.127     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.000 RR  CELL  inst68\|END_STATE\|regout " "     2.630      0.000 RR  CELL  inst68\|END_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.878 RR    IC  inst68\|COUNTER\[4\]~1\|datab " "     3.508      0.878 RR    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.972      0.464 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     3.972      0.464 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.271      0.299 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.271      0.299 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.026      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.026      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      2.511  F        clock network delay " "     5.636      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.026 " "Data Arrival Time  :     5.026" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.515 " "Data Required Time :     5.515" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.489  " "Slack              :     0.489 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.569 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.569" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.569  " "Path #1: Recovery slack is 6.569 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|BUSY_RESET_STATE4 " "To Node      : ddlctrlr:inst\|BUSY_RESET_STATE4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.523      2.523  R        clock network delay " "     2.523      2.523  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.650      0.127     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "     2.650      0.127     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/AUTO_RESET_MODULE.tdf" 15 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.650      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout " "     2.650      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/AUTO_RESET_MODULE.tdf" 15 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.661 FF    IC  inst64\|datad " "     3.311      0.661 FF    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.302 FR  CELL  inst64\|combout " "     3.613      0.302 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.686      3.073 RR    IC  inst64~clkctrl\|inclk\[0\] " "     6.686      3.073 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.686      0.000 RR  CELL  inst64~clkctrl\|outclk " "     6.686      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.579      0.893 RR    IC  inst\|BUSY_RESET_STATE4\|aclr " "     7.579      0.893 RR    IC  inst\|BUSY_RESET_STATE4\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.334      0.755 RF  CELL  ddlctrlr:inst\|BUSY_RESET_STATE4 " "     8.334      0.755 RF  CELL  ddlctrlr:inst\|BUSY_RESET_STATE4" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      2.524  F        clock network delay " "    15.024      2.524  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.903     -0.121     uTsu  ddlctrlr:inst\|BUSY_RESET_STATE4 " "    14.903     -0.121     uTsu  ddlctrlr:inst\|BUSY_RESET_STATE4" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.334 " "Data Arrival Time  :     8.334" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.903 " "Data Required Time :    14.903" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.569  " "Slack              :     6.569 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.348 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.348" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.348  " "Path #1: Recovery slack is 8.348 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD " "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.029      2.529  F        clock network delay " "    90.029      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.156      0.127     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD " "    90.156      0.127     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.156      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout " "    90.156      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.265      1.109 FF    IC  inst\|CLR_COLUMN_CNT~0\|datae " "    91.265      1.109 FF    IC  inst\|CLR_COLUMN_CNT~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.471      0.206 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout " "    91.471      0.206 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.315      0.844 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac " "    92.315      0.844 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.621      0.306 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "    92.621      0.306 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.297      0.676 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr " "    93.297      0.676 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.052      0.755 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "    94.052      0.755 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.521      2.521  R        clock network delay " "   102.521      2.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.400     -0.121     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\] " "   102.400     -0.121     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.052 " "Data Arrival Time  :    94.052" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.400 " "Data Required Time :   102.400" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.348  " "Slack              :     8.348 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.185 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.185" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.185  " "Path #1: Recovery slack is 10.185 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR\[0\] " "To Node      : ddlctrlr:inst\|WORD_NR\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.120      1.620 FF    IC  inst\|WORD_NR_CNT\[9\]~0\|dataf " "    39.120      1.620 FF    IC  inst\|WORD_NR_CNT\[9\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.191      0.071 FR  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout " "    39.191      0.071 FR  CELL  inst\|WORD_NR_CNT\[9\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 73 12 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.474      2.283 RR    IC  inst\|WORD_NR\[0\]\|aclr " "    41.474      2.283 RR    IC  inst\|WORD_NR\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 74 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.229      0.755 RF  CELL  ddlctrlr:inst\|WORD_NR\[0\] " "    42.229      0.755 RF  CELL  ddlctrlr:inst\|WORD_NR\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 74 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.535      2.535  R        clock network delay " "    52.535      2.535  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.414     -0.121     uTsu  ddlctrlr:inst\|WORD_NR\[0\] " "    52.414     -0.121     uTsu  ddlctrlr:inst\|WORD_NR\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 74 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.229 " "Data Arrival Time  :    42.229" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.414 " "Data Required Time :    52.414" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.185  " "Slack              :    10.185 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.524 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.524" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.524  " "Path #1: Recovery slack is 10.524 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "     2.512      2.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.127     uTco  inst67 " "     2.639      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR  CELL  inst67\|regout " "     2.639      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.356      1.717 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.356      1.717 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.111      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     5.111      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      3.256  F        clock network delay " "    15.756      3.256  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.635     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.635     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.111 " "Data Arrival Time  :     5.111" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.635 " "Data Required Time :    15.635" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.524  " "Slack              :    10.524 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.264 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 22.264  " "Path #1: Recovery slack is 22.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "     2.512      2.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.127     uTco  inst67 " "     2.639      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR  CELL  inst67\|regout " "     2.639      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.944      2.305 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.944      2.305 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.699      0.755 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     5.699      0.755 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.084      3.084  R        clock network delay " "    28.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.963     -0.121     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    27.963     -0.121     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.699 " "Data Arrival Time  :     5.699" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.963 " "Data Required Time :    27.963" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.264  " "Slack              :    22.264 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.962 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.962" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.962  " "Path #1: Removal slack is 0.962 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE " "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.051      2.551  F        clock network delay " "    15.051      2.551  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.178      0.127     uTco  ddlctrlr:inst\|START_BLOCK_WRITE " "    15.178      0.127     uTco  ddlctrlr:inst\|START_BLOCK_WRITE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.178      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout " "    15.178      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.959      3.781 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[0\]\|aclr " "    18.959      3.781 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 98 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.714      0.755 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "    19.714      0.755 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.552      6.052  F        clock network delay " "    18.552      6.052  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.752      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "    18.752      0.200      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.714 " "Data Arrival Time  :    19.714" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.752 " "Data Required Time :    18.752" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.962  " "Slack              :     0.962 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238837 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.963 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.963" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.963  " "Path #1: Removal slack is 0.963 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.466      0.466 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    25.466      0.466 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.772      0.306 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    25.772      0.306 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.917      2.145 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr " "    27.917      2.145 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.672      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    28.672      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.509      2.509  F        clock network delay " "    27.509      2.509  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.709      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    27.709      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.672 " "Data Arrival Time  :    28.672" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.709 " "Data Required Time :    27.709" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.963  " "Slack              :     0.963 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.994 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.994" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.994  " "Path #1: Removal slack is 0.994 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst56 " "From Node    : inst56" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst86 " "To Node      : inst86" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      2.504  R        clock network delay " "     2.504      2.504  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.127     uTco  inst56 " "     2.631      0.127     uTco  inst56" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.000 RR  CELL  inst56\|regout " "     2.631      0.000 RR  CELL  inst56\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934      0.303 RR    IC  inst86\|aclr " "     2.934      0.303 RR    IC  inst86\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.755 RR  CELL  inst86 " "     3.689      0.755 RR  CELL  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.495      2.495  R        clock network delay " "     2.495      2.495  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.695      0.200      uTh  inst86 " "     2.695      0.200      uTh  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.689 " "Data Arrival Time  :     3.689" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.695 " "Data Required Time :     2.695" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.994  " "Slack              :     0.994 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.582 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.582" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.582  " "Path #1: Removal slack is 1.582 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.664      0.664 RR    IC  inst20\|datad " "     0.664      0.664 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.028      0.364 RF  CELL  inst20\|combout " "     1.028      0.364 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      1.623 FF    IC  inst20~clkctrl\|inclk\[0\] " "     2.651      1.623 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.000 FF  CELL  inst20~clkctrl\|outclk " "     2.651      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530      0.879 FF    IC  inst68\|END_STATE\|aclr " "     3.530      0.879 FF    IC  inst68\|END_STATE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.755 FR  CELL  L0_DELAY:inst68\|END_STATE " "     4.285      0.755 FR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      2.503  R        clock network delay " "     2.503      2.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      0.200      uTh  L0_DELAY:inst68\|END_STATE " "     2.703      0.200      uTh  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.285 " "Data Arrival Time  :     4.285" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.703 " "Data Required Time :     2.703" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.582  " "Slack              :     1.582 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.822 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.822" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.822  " "Path #1: Removal slack is 1.822 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "     2.512      2.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.127     uTco  inst67 " "     2.639      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR  CELL  inst67\|regout " "     2.639      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.355      1.716 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     4.355      1.716 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.110      0.755 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     5.110      0.755 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      3.088  R        clock network delay " "     3.088      3.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.200      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     3.288      0.200      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.110 " "Data Arrival Time  :     5.110" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.288 " "Data Required Time :     3.288" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.822  " "Slack              :     1.822 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.131 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 14.131  " "Path #1: Removal slack is 14.131 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.512      2.512  R        clock network delay " "    27.512      2.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.639      0.127     uTco  inst67 " "    27.639      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.639      0.000 RR  CELL  inst67\|regout " "    27.639      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.337      1.698 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    29.337      1.698 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.092      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    30.092      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.761      3.261  F        clock network delay " "    15.761      3.261  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.961      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    15.961      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.092 " "Data Arrival Time  :    30.092" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.961 " "Data Required Time :    15.961" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.131  " "Slack              :    14.131 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.808      0.880 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.808      0.880 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.636      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.636      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.933      0.880 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.933      0.880 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.761      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.761      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238853 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.665      0.862 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.665      0.862 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.309      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.309      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.165      0.862 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.165      0.862 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.809      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.809      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Required Width   :     1.408" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Slack            :    11.092" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.331      1.331 RR    IC  inst63~clkctrl\|inclk\[0\] " "     1.331      1.331 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.331      0.000 RR  CELL  inst63~clkctrl\|outclk " "     1.331      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.256      0.925 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     2.256      0.925 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.084      0.828 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.084      0.828 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.831      1.331 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.831      1.331 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.831      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.831      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.756      0.925 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.756      0.925 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.584      0.828 FF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.584      0.828 FF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238869 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.039      1.539 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.039      1.539 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.039      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.039      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.928      0.889 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.928      0.889 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.756      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.756      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.539      1.539 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.539      1.539 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.539      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.539      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.428      0.889 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    27.428      0.889 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.256      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    28.256      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.685      0.882 RR    IC  inst7\|FE_REG\[12\]\|clk " "     1.685      0.882 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.513      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     2.513      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.685      0.882 FF    IC  inst7\|FE_REG\[12\]\|clk " "    26.685      0.882 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.513      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    27.513      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.079      1.276 FF    IC  inst\|FIFO_CLK\|dataa " "    52.079      1.276 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.586      0.507 FR  CELL  inst\|FIFO_CLK\|combout " "    52.586      0.507 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.079      1.493 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    54.079      1.493 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.079      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    54.079      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.982      0.903 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    54.982      0.903 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.615      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    55.615      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.079      1.276 RR    IC  inst\|FIFO_CLK\|dataa " "   102.079      1.276 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.586      0.507 RF  CELL  inst\|FIFO_CLK\|combout " "   102.586      0.507 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.079      1.493 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   104.079      1.493 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.079      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   104.079      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.982      0.903 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   104.982      0.903 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.615      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   105.615      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049238884 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1399049238884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.106 " "Worst-case setup slack is 2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.106         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.106         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.398         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    5.398         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    5.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.191         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   10.191         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.540         0.000 inst85  " "   23.540         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.554         0.000 inst63  " "   23.554         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049239040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.122         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.223         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst63  " "    0.378         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049239056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.002 " "Worst-case recovery slack is 2.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.002         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.002         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.805         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    9.805         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   10.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.674         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   11.674         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.703         0.000 inst85  " "   11.703         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.961         0.000 inst63  " "   23.961         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049239071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.264 " "Worst-case removal slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "    0.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "    0.294         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "    0.306         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    0.704         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726         0.000 inst63  " "    0.726         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.158         0.000 inst85  " "   13.158         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049239071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst63  " "   11.870         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1399049239103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1399049239103 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1399049239149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.106 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.106" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239149 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.106  " "Path #1: Setup slack is 2.106 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.198      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.198      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.452 RR    IC  inst68\|COUNTER\[0\]\|ena " "     1.650      0.452 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.115      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.115      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.268      1.143  F        clock network delay " "     4.268      1.143  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.221     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.115 " "Data Arrival Time  :     2.115" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.221 " "Data Required Time :     4.221" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.106  " "Slack              :     2.106 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.398 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.398  " "Path #1: Setup slack is 5.398 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      1.136  R        clock network delay " "     7.386      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.448      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     7.448      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.448      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     7.448      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.858      0.410 RR    IC  inst13\|ERROR_BIT_0~1\|dataf " "     7.858      0.410 RR    IC  inst13\|ERROR_BIT_0~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 77 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.876      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "     7.876      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 77 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.126 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "     8.002      0.126 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 77 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.196      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "     8.196      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 77 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.641      1.141  F        clock network delay " "    13.641      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.594     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    13.594     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 77 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.196 " "Data Arrival Time  :     8.196" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.594 " "Data Required Time :    13.594" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.398  " "Slack              :     5.398 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.742 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.742  " "Path #1: Setup slack is 5.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.886      1.136  R        clock network delay " "    44.886      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.948      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.948      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.948      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.948      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.083      0.135 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "    45.083      0.135 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.101      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "    45.101      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.232      0.131 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf " "    45.232      0.131 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.250      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "    45.250      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.250      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    45.250      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.347      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    45.347      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.136      1.136  R        clock network delay " "    51.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.347 " "Data Arrival Time  :    45.347" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.089 " "Data Required Time :    51.089" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.742  " "Slack              :     5.742 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.191 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.191  " "Path #1: Setup slack is 10.191 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.228      2.728  F        clock network delay " "    90.228      2.728  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.290      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "    90.290      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.290      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.290      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.490      0.200 RR    IC  inst\|READ_FIFO_DATA~0\|datac " "    90.490      0.200 RR    IC  inst\|READ_FIFO_DATA~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.584      0.094 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "    90.584      0.094 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.718      0.134 RR    IC  inst\|READ_FIFO_DATA\|adatasdata " "    90.718      0.134 RR    IC  inst\|READ_FIFO_DATA\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.912      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "    90.912      0.194 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.150      1.150  R        clock network delay " "   101.150      1.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.103     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "   101.103     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 206 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.912 " "Data Arrival Time  :    90.912" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.103 " "Data Required Time :   101.103" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.191  " "Slack              :    10.191 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.540  " "Path #1: Setup slack is 23.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.012      1.512  F        clock network delay " "    14.012      1.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.074      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.074      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.074      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.363      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "    14.363      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.363      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "    14.363      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.387      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "    14.387      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.387      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "    14.387      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "    14.411      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "    14.411      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.435      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "    14.435      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.435      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "    14.435      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.459      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "    14.459      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.459      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "    14.459      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.483      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "    14.483      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.483      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "    14.483      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.507      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "    14.507      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.507      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "    14.507      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.589      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "    14.589      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.589      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "    14.589      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.613      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "    14.613      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.613      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "    14.613      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.637      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "    14.637      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.637      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "    14.637      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "    14.661      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "    14.661      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "    14.685      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "    14.685      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "    14.709      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "    14.709      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "    14.733      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "    14.733      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.757      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "    14.757      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.757      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "    14.757      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.869      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "    14.869      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.869      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "    14.869      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "    14.893      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "    14.893      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "    14.917      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "    14.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "    14.941      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "    14.941      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "    14.965      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "    14.965      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "    14.989      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "    14.989      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "    15.013      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "    15.013      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.037      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "    15.037      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.037      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "    15.037      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.119      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "    15.119      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.119      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "    15.119      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "    15.143      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "    15.143      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.167      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "    15.167      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.167      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "    15.167      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.191      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "    15.191      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.191      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "    15.191      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.215      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "    15.215      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.215      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "    15.215      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.239      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "    15.239      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.239      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "    15.239      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.263      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "    15.263      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.263      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "    15.263      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.287      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "    15.287      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.287      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "    15.287      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.369      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.369      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.369      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.369      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.428      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.428      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.015      1.515  F        clock network delay " "    39.015      1.515  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.968     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    38.968     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.428 " "Data Arrival Time  :    15.428" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    38.968 " "Data Required Time :    38.968" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.540  " "Slack              :    23.540 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.554 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.554" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.554  " "Path #1: Setup slack is 23.554 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.457      1.457  R        clock network delay " "     1.457      1.457  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.062     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.519      0.062     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.000 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.519      0.000 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "     1.519      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808      0.289 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "     1.808      0.289 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.808      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "     1.808      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "     1.832      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "     1.832      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.856      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "     1.856      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.856      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "     1.856      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "     1.880      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "     1.880      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "     1.904      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "     1.904      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "     1.928      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "     1.928      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "     1.952      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "     1.952      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.066 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "     2.018      0.066 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "     2.018      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "     2.042      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "     2.042      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "     2.066      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "     2.066      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "     2.090      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "     2.090      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "     2.114      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "     2.114      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "     2.138      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "     2.138      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.162      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "     2.162      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.162      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "     2.162      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "     2.186      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "     2.186      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.317      0.131 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "     2.317      0.131 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.317      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "     2.317      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "     2.341      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "     2.341      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "     2.365      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "     2.365      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.389      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "     2.389      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.389      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "     2.389      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.413      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "     2.413      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.413      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "     2.413      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "     2.437      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "     2.437      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.461      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "     2.461      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.461      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "     2.461      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "     2.485      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "     2.485      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.551      0.066 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "     2.551      0.066 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.551      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "     2.551      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "     2.575      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "     2.575      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.599      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "     2.599      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.599      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "     2.599      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "     2.623      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "     2.623      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "     2.647      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "     2.647      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.671      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "     2.671      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.671      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "     2.671      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.695      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "     2.695      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.695      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "     2.695      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.719      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "     2.719      0.024 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.719      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "     2.719      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      0.082 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "     2.801      0.082 RR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     2.801      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.059 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     2.860      0.059 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.461      1.461  R        clock network delay " "    26.461      1.461  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.414     -0.047     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    26.414     -0.047     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.860 " "Data Arrival Time  :     2.860" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.414 " "Data Required Time :    26.414" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.554  " "Slack              :    23.554 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.122  " "Path #1: Hold slack is 0.122 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.669      1.169  F        clock network delay " "    13.669      1.169  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "    13.731      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "    13.731      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.593      0.862 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf " "    14.593      0.862 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.611      0.018 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "    14.611      0.018 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.310      0.699 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~5\|dataf " "    15.310      0.699 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.018 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout " "    15.328      0.018 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_uf31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_uf31.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_is_0_dff\|datain " "    15.328      0.000 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_is_0_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.425      0.097 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff " "    15.425      0.097 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.228      2.728  F        clock network delay " "    15.228      2.728  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.303      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff " "    15.303      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|usedw_is_0_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|usedw_is_0_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_5m31.tdf" 50 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.425 " "Data Arrival Time  :    15.425" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.303 " "Data Required Time :    15.303" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.122  " "Slack              :     0.122 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "From Node    : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "To Node      : inst83" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.062     uTco  inst82 " "     1.201      0.062     uTco  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      0.000 RR  CELL  inst82\|regout " "     1.201      0.000 RR  CELL  inst82\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.312      0.111 RR    IC  inst83~feeder\|dataf " "     1.312      0.111 RR    IC  inst83~feeder\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.330      0.018 RR  CELL  inst83~feeder\|combout " "     1.330      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.330      0.000 RR    IC  inst83\|datain " "     1.330      0.000 RR    IC  inst83\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.427      0.097 RR  CELL  inst83 " "     1.427      0.097 RR  CELL  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.075      uTh  inst83 " "     1.214      0.075      uTh  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.427 " "Data Arrival Time  :     1.427" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.214 " "Data Required Time :     1.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Slack              :     0.213 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.223" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.223  " "Path #1: Hold slack is 0.223 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "From Node    : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "     1.198      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst74\|FINAL_STATE\|regout " "     1.198      0.000 RR  CELL  inst74\|FINAL_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      0.121 RR    IC  inst74\|L0_TO_COLUMN_SM~10\|dataf " "     1.319      0.121 RR    IC  inst74\|L0_TO_COLUMN_SM~10\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~10 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.337      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~10\|combout " "     1.337      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~10\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~10 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.337      0.000 RR    IC  inst74\|FINAL_STATE_1\|datain " "     1.337      0.000 RR    IC  inst74\|FINAL_STATE_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.434      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1 " "     1.434      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1 " "     1.211      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.434 " "Data Arrival Time  :     1.434" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.211 " "Data Required Time :     1.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.223  " "Slack              :     0.223 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.198      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.198      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "     1.198      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.338      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout " "     1.338      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.338      0.000 RR    IC  inst68\|L0_OUT\|datain " "     1.338      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.435      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     1.435      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "     1.211      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.435 " "Data Arrival Time  :     1.435" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.211 " "Data Required Time :     1.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.457      1.457  R        clock network delay " "     1.457      1.457  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.062     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.519      0.062     uTco  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.000 FF  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.519      0.000 FF  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.000 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "     1.519      0.000 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.332 FR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "     1.851      0.332 FR  CELL  inst12\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     1.851      0.000 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.059 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.910      0.059 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.457      1.457  R        clock network delay " "     1.457      1.457  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.532      0.075      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.532      0.075      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.910 " "Data Arrival Time  :     1.910" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.532 " "Data Required Time :     1.532" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.012      1.512  F        clock network delay " "    14.012      1.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.074      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.074      0.000 FF  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.074      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "    14.074      0.000 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.406      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.406      0.332 FR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.406      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.406      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.465      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.465      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.012      1.512  F        clock network delay " "    14.012      1.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.087      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.087      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.465 " "Data Arrival Time  :    14.465" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.087 " "Data Required Time :    14.087" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.002 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.002  " "Path #1: Recovery slack is 2.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  L0_DELAY:inst68\|END_STATE " "     1.198      0.062     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst68\|END_STATE\|regout " "     1.198      0.000 RR  CELL  inst68\|END_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      0.377 RR    IC  inst68\|COUNTER\[4\]~1\|datab " "     1.575      0.377 RR    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.733      0.158 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.733      0.158 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.856      0.123 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.856      0.123 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.219      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.219      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.268      1.143  F        clock network delay " "     4.268      1.143  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.221     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.219 " "Data Arrival Time  :     2.219" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.221 " "Data Required Time :     4.221" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.002  " "Slack              :     2.002 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.805 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.805" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.805  " "Path #1: Recovery slack is 9.805 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "From Node    : AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|BUSY_RESET_STATE4 " "To Node      : ddlctrlr:inst\|BUSY_RESET_STATE4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.062     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn " "     1.214      0.062     uTco  AUTO_RESET_MODULE:inst54\|AUTO_RESETn" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/AUTO_RESET_MODULE.tdf" 15 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout " "     1.214      0.000 FF  CELL  inst54\|AUTO_RESETn\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO_RESET_MODULE:inst54|AUTO_RESETn } "NODE_NAME" } } { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/AUTO_RESET_MODULE.tdf" 15 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.492      0.278 FF    IC  inst64\|datad " "     1.492      0.278 FF    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.602      0.110 FR  CELL  inst64\|combout " "     1.602      0.110 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      1.413 RR    IC  inst64~clkctrl\|inclk\[0\] " "     3.015      1.413 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.015      0.000 RR  CELL  inst64~clkctrl\|outclk " "     3.015      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.438      0.423 RR    IC  inst\|BUSY_RESET_STATE4\|aclr " "     3.438      0.423 RR    IC  inst\|BUSY_RESET_STATE4\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.801      0.363 RF  CELL  ddlctrlr:inst\|BUSY_RESET_STATE4 " "     3.801      0.363 RF  CELL  ddlctrlr:inst\|BUSY_RESET_STATE4" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.653      1.153  F        clock network delay " "    13.653      1.153  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.606     -0.047     uTsu  ddlctrlr:inst\|BUSY_RESET_STATE4 " "    13.606     -0.047     uTsu  ddlctrlr:inst\|BUSY_RESET_STATE4" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BUSY_RESET_STATE4 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.801 " "Data Arrival Time  :     3.801" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.606 " "Data Required Time :    13.606" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.805  " "Slack              :     9.805 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.742 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.742  " "Path #1: Recovery slack is 10.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD " "From Node    : ddlctrlr:inst\|LOCAL_DEC_CMD" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.658      1.158  F        clock network delay " "    88.658      1.158  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.720      0.062     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD " "    88.720      0.062     uTco  ddlctrlr:inst\|LOCAL_DEC_CMD" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.720      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout " "    88.720      0.000 FF  CELL  inst\|LOCAL_DEC_CMD\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_DEC_CMD } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 85 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.169      0.449 FF    IC  inst\|CLR_COLUMN_CNT~0\|datae " "    89.169      0.449 FF    IC  inst\|CLR_COLUMN_CNT~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.246      0.077 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout " "    89.246      0.077 FR  CELL  inst\|CLR_COLUMN_CNT~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_COLUMN_CNT~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 1325 4 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.609      0.363 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac " "    89.609      0.363 RR    IC  inst\|COLUMN_CNT\[3\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.703      0.094 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "    89.703      0.094 RR  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.002      0.299 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr " "    90.002      0.299 RR    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.365      0.363 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "    90.365      0.363 RF  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.154      1.154  R        clock network delay " "   101.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.107     -0.047     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\] " "   101.107     -0.047     uTsu  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 77 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.365 " "Data Arrival Time  :    90.365" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.107 " "Data Required Time :   101.107" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.742  " "Slack              :    10.742 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.674 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.674" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.674  " "Path #1: Recovery slack is 11.674 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.775      0.275 FF    IC  inst20\|datad " "    37.775      0.275 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.901      0.126 FR  CELL  inst20\|combout " "    37.901      0.126 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.652      0.751 RR    IC  inst20~clkctrl\|inclk\[0\] " "    38.652      0.751 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.652      0.000 RR  CELL  inst20~clkctrl\|outclk " "    38.652      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.052      0.400 RR    IC  inst74\|L0_UP_1\|aclr " "    39.052      0.400 RR    IC  inst74\|L0_UP_1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.415      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    39.415      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.136      1.136  R        clock network delay " "    51.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.089     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.415 " "Data Arrival Time  :    39.415" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.089 " "Data Required Time :    51.089" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.674  " "Slack              :    11.674 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.703 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.703  " "Path #1: Recovery slack is 11.703 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      1.143  R        clock network delay " "     1.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.062     uTco  inst67 " "     1.205      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000 RR  CELL  inst67\|regout " "     1.205      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.694 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.899      0.694 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.262      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.262      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.012      1.512  F        clock network delay " "    14.012      1.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.965     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.965     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.262 " "Data Arrival Time  :     2.262" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.965 " "Data Required Time :    13.965" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.703  " "Slack              :    11.703 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.961 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 23.961  " "Path #1: Recovery slack is 23.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      1.143  R        clock network delay " "     1.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.062     uTco  inst67 " "     1.205      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000 RR  CELL  inst67\|regout " "     1.205      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.086      0.881 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     2.086      0.881 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.449      0.363 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.449      0.363 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.457      1.457  R        clock network delay " "    26.457      1.457  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.410     -0.047     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.410     -0.047     uTsu  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.449 " "Data Arrival Time  :     2.449" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.410 " "Data Required Time :    26.410" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.961  " "Slack              :    23.961 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.264 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.264  " "Path #1: Removal slack is 0.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE " "From Node    : ddlctrlr:inst\|START_BLOCK_WRITE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.669      1.169  F        clock network delay " "    13.669      1.169  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.062     uTco  ddlctrlr:inst\|START_BLOCK_WRITE " "    13.731      0.062     uTco  ddlctrlr:inst\|START_BLOCK_WRITE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout " "    13.731      0.000 RR  CELL  inst\|START_BLOCK_WRITE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_BLOCK_WRITE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 133 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.198      1.467 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[0\]\|aclr " "    15.198      1.467 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 98 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.561      0.363 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "    15.561      0.363 RF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.222      2.722  F        clock network delay " "    15.222      2.722  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.297      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\] " "    15.297      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_8m7:usedw_counter|safe_q[0] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.561 " "Data Arrival Time  :    15.561" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.297 " "Data Required Time :    15.297" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.264  " "Slack              :     0.264 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.294  " "Path #1: Removal slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN " "To Node      : ddlctrlr:inst\|WRITE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.616      0.616 RR    IC  inst\|WRITE_fbTEN~0\|dataf " "     0.616      0.616 RR    IC  inst\|WRITE_fbTEN~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 84 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.634      0.018 RF  CELL  inst\|WRITE_fbTEN~0\|combout " "     0.634      0.018 RF  CELL  inst\|WRITE_fbTEN~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 84 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.145      0.511 FF    IC  inst\|WRITE_fbTEN\|aclr " "     1.145      0.511 FF    IC  inst\|WRITE_fbTEN\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 84 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.508      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN " "     1.508      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 84 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.139      1.139  R        clock network delay " "     1.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN " "     1.214      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 84 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.508 " "Data Arrival Time  :     1.508" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.214 " "Data Required Time :     1.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.306 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.306  " "Path #1: Removal slack is 0.306 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.196      0.196 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    25.196      0.196 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.290      0.094 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    25.290      0.094 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.159      0.869 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr " "    26.159      0.869 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.522      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    26.522      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.141      1.141  F        clock network delay " "    26.141      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.216      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    26.216      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.522 " "Data Arrival Time  :    26.522" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.216 " "Data Required Time :    26.216" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.306  " "Slack              :     0.306 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.704 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.704" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.704  " "Path #1: Removal slack is 0.704 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.275      0.275 RR    IC  inst20\|datad " "     0.275      0.275 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.401      0.126 RF  CELL  inst20\|combout " "     0.401      0.126 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      0.751 FF    IC  inst20~clkctrl\|inclk\[0\] " "     1.152      0.751 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      0.000 FF  CELL  inst20~clkctrl\|outclk " "     1.152      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.552      0.400 FF    IC  inst68\|END_STATE\|aclr " "     1.552      0.400 FF    IC  inst68\|END_STATE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.363 FR  CELL  L0_DELAY:inst68\|END_STATE " "     1.915      0.363 FR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "     1.136      1.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.211      0.075      uTh  L0_DELAY:inst68\|END_STATE " "     1.211      0.075      uTh  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.915 " "Data Arrival Time  :     1.915" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.211 " "Data Required Time :     1.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.704  " "Slack              :     0.704 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.726 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.726" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.726  " "Path #1: Removal slack is 0.726 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      1.143  R        clock network delay " "     1.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.062     uTco  inst67 " "     1.205      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000 RR  CELL  inst67\|regout " "     1.205      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.899      0.694 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.899      0.694 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.262      0.363 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.262      0.363 RF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.461      1.461  R        clock network delay " "     1.461      1.461  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.536      0.075      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     1.536      0.075      uTh  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst12|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.262 " "Data Arrival Time  :     2.262" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.536 " "Data Required Time :     1.536" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.726  " "Slack              :     0.726 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.158 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.158  " "Path #1: Removal slack is 13.158 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.143      1.143  R        clock network delay " "    26.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.205      0.062     uTco  inst67 " "    26.205      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.205      0.000 RR  CELL  inst67\|regout " "    26.205      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.885      0.680 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    26.885      0.680 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.248      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.248      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.015      1.515  F        clock network delay " "    14.015      1.515  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.090      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.090      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.248 " "Data Arrival Time  :    27.248" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.090 " "Data Required Time :    14.090" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.158  " "Slack              :    13.158 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.890      0.413 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.890      0.413 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.268      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.268      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.015      0.413 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.015      0.413 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.393      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.393      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239227 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.748      0.396 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.748      0.396 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.065      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.065      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.248      0.396 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.248      0.396 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.565      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.565      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_oo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Required Width   :     1.052" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Slack            :    11.448" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.650      0.650 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.650      0.650 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.650      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.650      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.079      0.429 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     1.079      0.429 RR    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.457      0.378 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.457      0.378 RR  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.150      0.650 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.150      0.650 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.150      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.150      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.579      0.429 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.579      0.429 FF    IC  inst12\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.957      0.378 FF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.957      0.378 FF  CELL  COUNTER:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.223      0.723 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.223      0.723 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.223      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.223      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.634      0.411 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.634      0.411 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.012      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.012      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.723      0.723 RR    IC  inst85~clkctrl\|inclk\[0\] " "    25.723      0.723 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.723      0.000 RR  CELL  inst85~clkctrl\|outclk " "    25.723      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.134      0.411 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.134      0.411 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.512      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.512      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.766      0.414 RR    IC  inst7\|FE_REG\[12\]\|clk " "     0.766      0.414 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.144      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     1.144      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.766      0.414 FF    IC  inst7\|FE_REG\[12\]\|clk " "    25.766      0.414 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.144      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    26.144      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.951      0.599 FF    IC  inst\|FIFO_CLK\|dataa " "    50.951      0.599 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.121      0.170 FR  CELL  inst\|FIFO_CLK\|combout " "    51.121      0.170 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.816      0.695 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    51.816      0.695 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.816      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    51.816      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.236      0.420 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.236      0.420 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.546      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.546      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.951      0.599 RR    IC  inst\|FIFO_CLK\|dataa " "   100.951      0.599 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.121      0.170 RF  CELL  inst\|FIFO_CLK\|combout " "   101.121      0.170 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.816      0.695 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   101.816      0.695 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.816      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   101.816      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.236      0.420 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.236      0.420 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.546      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.546      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1399049239259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1399049239446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1399049239446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1399049239851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 02 18:47:19 2014 " "Processing ended: Fri May 02 18:47:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1399049239851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1399049239851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1399049239851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1399049239851 ""}
