$comment
	File created using the following command:
		vcd file ram8.msim.vcd -direction
$end
$date
	Mon Dec 04 17:08:35 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module ram8_vlg_vec_tst $end
$var reg 4 ! address [3:0] $end
$var reg 1 " ce $end
$var reg 8 # data_entrada [7:0] $end
$var reg 1 $ we $end
$var wire 1 % data_saida [7] $end
$var wire 1 & data_saida [6] $end
$var wire 1 ' data_saida [5] $end
$var wire 1 ( data_saida [4] $end
$var wire 1 ) data_saida [3] $end
$var wire 1 * data_saida [2] $end
$var wire 1 + data_saida [1] $end
$var wire 1 , data_saida [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 data_saida[0]~output_o $end
$var wire 1 4 data_saida[1]~output_o $end
$var wire 1 5 data_saida[2]~output_o $end
$var wire 1 6 data_saida[3]~output_o $end
$var wire 1 7 data_saida[4]~output_o $end
$var wire 1 8 data_saida[5]~output_o $end
$var wire 1 9 data_saida[6]~output_o $end
$var wire 1 : data_saida[7]~output_o $end
$var wire 1 ; ce~input_o $end
$var wire 1 < data_entrada[0]~input_o $end
$var wire 1 = address[0]~input_o $end
$var wire 1 > address[1]~input_o $end
$var wire 1 ? address[2]~input_o $end
$var wire 1 @ address[3]~input_o $end
$var wire 1 A we~input_o $end
$var wire 1 B mem~181_combout $end
$var wire 1 C mem~13_q $end
$var wire 1 D mem~182_combout $end
$var wire 1 E mem~21_q $end
$var wire 1 F mem~183_combout $end
$var wire 1 G mem~29_q $end
$var wire 1 H mem~184_combout $end
$var wire 1 I mem~37_q $end
$var wire 1 J mem~141_combout $end
$var wire 1 K mem~185_combout $end
$var wire 1 L mem~45_q $end
$var wire 1 M mem~186_combout $end
$var wire 1 N mem~53_q $end
$var wire 1 O mem~187_combout $end
$var wire 1 P mem~61_q $end
$var wire 1 Q mem~188_combout $end
$var wire 1 R mem~69_q $end
$var wire 1 S mem~142_combout $end
$var wire 1 T mem~189_combout $end
$var wire 1 U mem~77_q $end
$var wire 1 V mem~190_combout $end
$var wire 1 W mem~85_q $end
$var wire 1 X mem~191_combout $end
$var wire 1 Y mem~93_q $end
$var wire 1 Z mem~192_combout $end
$var wire 1 [ mem~101_q $end
$var wire 1 \ mem~143_combout $end
$var wire 1 ] mem~193_combout $end
$var wire 1 ^ mem~109_q $end
$var wire 1 _ mem~194_combout $end
$var wire 1 ` mem~117_q $end
$var wire 1 a mem~195_combout $end
$var wire 1 b mem~125_q $end
$var wire 1 c mem~196_combout $end
$var wire 1 d mem~133_q $end
$var wire 1 e mem~144_combout $end
$var wire 1 f mem~145_combout $end
$var wire 1 g data_entrada[1]~input_o $end
$var wire 1 h mem~14_q $end
$var wire 1 i mem~46_q $end
$var wire 1 j mem~78_q $end
$var wire 1 k mem~110_q $end
$var wire 1 l mem~146_combout $end
$var wire 1 m mem~22_q $end
$var wire 1 n mem~54_q $end
$var wire 1 o mem~86_q $end
$var wire 1 p mem~118_q $end
$var wire 1 q mem~147_combout $end
$var wire 1 r mem~30_q $end
$var wire 1 s mem~62_q $end
$var wire 1 t mem~94_q $end
$var wire 1 u mem~126_q $end
$var wire 1 v mem~148_combout $end
$var wire 1 w mem~38_q $end
$var wire 1 x mem~70_q $end
$var wire 1 y mem~102_q $end
$var wire 1 z mem~134_q $end
$var wire 1 { mem~149_combout $end
$var wire 1 | mem~150_combout $end
$var wire 1 } data_entrada[2]~input_o $end
$var wire 1 ~ mem~15_q $end
$var wire 1 !! mem~23_q $end
$var wire 1 "! mem~31_q $end
$var wire 1 #! mem~39_q $end
$var wire 1 $! mem~151_combout $end
$var wire 1 %! mem~47_q $end
$var wire 1 &! mem~55_q $end
$var wire 1 '! mem~63_q $end
$var wire 1 (! mem~71_q $end
$var wire 1 )! mem~152_combout $end
$var wire 1 *! mem~79_q $end
$var wire 1 +! mem~87_q $end
$var wire 1 ,! mem~95_q $end
$var wire 1 -! mem~103_q $end
$var wire 1 .! mem~153_combout $end
$var wire 1 /! mem~111_q $end
$var wire 1 0! mem~119_q $end
$var wire 1 1! mem~127_q $end
$var wire 1 2! mem~135_q $end
$var wire 1 3! mem~154_combout $end
$var wire 1 4! mem~155_combout $end
$var wire 1 5! data_entrada[3]~input_o $end
$var wire 1 6! mem~16_q $end
$var wire 1 7! mem~48_q $end
$var wire 1 8! mem~80_q $end
$var wire 1 9! mem~112_q $end
$var wire 1 :! mem~156_combout $end
$var wire 1 ;! mem~24_q $end
$var wire 1 <! mem~56_q $end
$var wire 1 =! mem~88_q $end
$var wire 1 >! mem~120_q $end
$var wire 1 ?! mem~157_combout $end
$var wire 1 @! mem~32_q $end
$var wire 1 A! mem~64_q $end
$var wire 1 B! mem~96_q $end
$var wire 1 C! mem~128_q $end
$var wire 1 D! mem~158_combout $end
$var wire 1 E! mem~40_q $end
$var wire 1 F! mem~72_q $end
$var wire 1 G! mem~104_q $end
$var wire 1 H! mem~136_q $end
$var wire 1 I! mem~159_combout $end
$var wire 1 J! mem~160_combout $end
$var wire 1 K! data_entrada[4]~input_o $end
$var wire 1 L! mem~17_q $end
$var wire 1 M! mem~25_q $end
$var wire 1 N! mem~33_q $end
$var wire 1 O! mem~41_q $end
$var wire 1 P! mem~161_combout $end
$var wire 1 Q! mem~49_q $end
$var wire 1 R! mem~57_q $end
$var wire 1 S! mem~65_q $end
$var wire 1 T! mem~73_q $end
$var wire 1 U! mem~162_combout $end
$var wire 1 V! mem~81_q $end
$var wire 1 W! mem~89_q $end
$var wire 1 X! mem~97_q $end
$var wire 1 Y! mem~105_q $end
$var wire 1 Z! mem~163_combout $end
$var wire 1 [! mem~113_q $end
$var wire 1 \! mem~121_q $end
$var wire 1 ]! mem~129_q $end
$var wire 1 ^! mem~137_q $end
$var wire 1 _! mem~164_combout $end
$var wire 1 `! mem~165_combout $end
$var wire 1 a! data_entrada[5]~input_o $end
$var wire 1 b! mem~18_q $end
$var wire 1 c! mem~50_q $end
$var wire 1 d! mem~82_q $end
$var wire 1 e! mem~114_q $end
$var wire 1 f! mem~166_combout $end
$var wire 1 g! mem~26_q $end
$var wire 1 h! mem~58_q $end
$var wire 1 i! mem~90_q $end
$var wire 1 j! mem~122_q $end
$var wire 1 k! mem~167_combout $end
$var wire 1 l! mem~34_q $end
$var wire 1 m! mem~66_q $end
$var wire 1 n! mem~98_q $end
$var wire 1 o! mem~130_q $end
$var wire 1 p! mem~168_combout $end
$var wire 1 q! mem~42_q $end
$var wire 1 r! mem~74_q $end
$var wire 1 s! mem~106_q $end
$var wire 1 t! mem~138_q $end
$var wire 1 u! mem~169_combout $end
$var wire 1 v! mem~170_combout $end
$var wire 1 w! data_entrada[6]~input_o $end
$var wire 1 x! mem~19_q $end
$var wire 1 y! mem~27_q $end
$var wire 1 z! mem~35_q $end
$var wire 1 {! mem~43_q $end
$var wire 1 |! mem~171_combout $end
$var wire 1 }! mem~51_q $end
$var wire 1 ~! mem~59_q $end
$var wire 1 !" mem~67_q $end
$var wire 1 "" mem~75_q $end
$var wire 1 #" mem~172_combout $end
$var wire 1 $" mem~83_q $end
$var wire 1 %" mem~91_q $end
$var wire 1 &" mem~99_q $end
$var wire 1 '" mem~107_q $end
$var wire 1 (" mem~173_combout $end
$var wire 1 )" mem~115_q $end
$var wire 1 *" mem~123_q $end
$var wire 1 +" mem~131_q $end
$var wire 1 ," mem~139_q $end
$var wire 1 -" mem~174_combout $end
$var wire 1 ." mem~175_combout $end
$var wire 1 /" data_entrada[7]~input_o $end
$var wire 1 0" mem~20_q $end
$var wire 1 1" mem~52_q $end
$var wire 1 2" mem~84_q $end
$var wire 1 3" mem~116_q $end
$var wire 1 4" mem~176_combout $end
$var wire 1 5" mem~28_q $end
$var wire 1 6" mem~60_q $end
$var wire 1 7" mem~92_q $end
$var wire 1 8" mem~124_q $end
$var wire 1 9" mem~177_combout $end
$var wire 1 :" mem~36_q $end
$var wire 1 ;" mem~68_q $end
$var wire 1 <" mem~100_q $end
$var wire 1 =" mem~132_q $end
$var wire 1 >" mem~178_combout $end
$var wire 1 ?" mem~44_q $end
$var wire 1 @" mem~76_q $end
$var wire 1 A" mem~108_q $end
$var wire 1 B" mem~140_q $end
$var wire 1 C" mem~179_combout $end
$var wire 1 D" mem~180_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
1$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
$end
#500
0$
0A
1B
#1000
1"
1$
1A
1;
0B
#1500
0$
0A
1B
#2000
b1 !
b1 #
0"
1$
1=
1A
1<
0;
0B
#2500
0$
0A
1D
#3000
1"
1$
1A
1;
0D
1E
1J
1f
13
1,
#3500
0$
0A
1D
#4000
b11 !
b11 #
b10 !
b10 #
0"
1$
0=
1>
1A
0<
1g
0;
0D
0J
0f
03
0,
#4500
0$
0A
1F
#5000
1"
1$
1A
1;
0F
1r
1v
1|
14
1+
#5500
0$
0A
1F
#6000
b11 !
b11 #
0"
1$
1=
1A
1<
0;
0F
0|
04
0+
#6500
0$
0A
1H
#7000
1"
1$
1A
1;
0H
1w
1I
1J
1{
1|
1f
13
14
1+
1,
#7500
0$
0A
1H
#8000
b111 !
b111 #
b101 !
b101 #
b100 !
b100 #
0"
1$
0=
0>
1?
1A
0<
0g
1}
0;
0H
0{
0v
0J
0f
0|
04
03
0,
0+
#8500
0$
0A
1K
#9000
1"
1$
1A
1;
0K
1%!
1)!
14!
15
1*
#9500
0$
0A
1K
#10000
b101 !
b101 #
0"
1$
1=
1A
1<
0;
0K
0)!
1J
04!
05
0*
#10500
0$
0A
1M
#11000
1"
1$
1A
1;
0M
1&!
1N
1S
1)!
14!
1f
13
15
1*
1,
#11500
0$
0A
1M
#12000
b111 !
b111 #
b110 !
b110 #
0"
1$
0=
1>
1A
0<
1g
0;
0M
0)!
0S
0J
0f
04!
05
03
0,
0*
#12500
0$
0A
1O
#13000
1"
1$
1A
1;
0O
1'!
1s
1v
1)!
14!
1|
14
15
1*
1+
#13500
0$
0A
1O
#14000
b111 !
b111 #
0"
1$
1=
1A
1<
0;
0O
0)!
1J
0|
04
0+
04!
05
0*
#14500
0$
0A
1Q
#15000
1"
1$
1A
1;
0Q
1(!
1x
1R
1S
1{
1)!
14!
1|
1f
13
14
15
1*
1+
1,
#15500
0$
0A
1Q
#16000
