# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 3.2e-05 512 100 340 607232 22.4971 13.3713 129.028 419.116 584.188 584.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 6.4e-05 2048 70 920 241664 54.5537 28.3267 574.173 837.99 1495.21 1495.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.000512 512 240 260 30208 1.63952 0.93488 5.06461 51.285 59.0501 59.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000128 4096 450 14210 140800 28.4366 7113.59 838.108 7980.19 7980.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.000128 512 120 1530 150272 4.44013 3.7705 129.412 202.771 340.5 340.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000256 1024 185 1030 53248 6.21331 3.40819 65.6065 104.614 179.979 180.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000512 512 260 710 34048 1.14998 0.831584 13.4679 26.2866 41.8396 41.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 6.4e-05 1024 120 1180 196608 40.047 13.4855 298.869 417.799 770.423 770.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 0.001024 4096 310 530 17600 2.7377 33.6776 104.948 141.409 141.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 6.4e-05 2048 400 1110 198656 70.4216 28.3039 570.694 835.403 1505.02 1505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 3.2e-05 512 100 340 605952 22.628 13.3939 148.511 418.881 603.575 603.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 6.4e-05 2048 70 920 241920 54.6533 28.3736 649.189 837.55 1569.93 1570.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000512 512 240 260 29952 1.6328 0.93568 5.78032 50.0579 58.5359 58.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000128 4096 450 14210 140832 28.4331 8593.41 838.165 9460.05 9460.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.000128 512 120 1530 150048 4.44339 3.76701 155.112 202.72 366.141 366.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000256 1024 185 1030 52992 6.23558 3.41734 75.6714 104.529 189.981 190.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000512 512 260 710 33984 1.15318 0.831136 15.6411 26.2666 43.9959 44.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 6.4e-05 1024 120 1180 193536 40.015 13.3956 341.716 416.011 811.357 811.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 0.001024 4096 310 530 17568 2.72589 38.9959 104.726 146.49 146.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 6.4e-05 2048 400 1110 198144 70.6327 28.3805 648.376 834.477 1582.06 1582.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 3.2e-05 512 100 340 606720 22.5367 13.3897 154.545 419.066 609.699 609.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 6.4e-05 2048 70 920 241920 54.4985 28.358 675.786 837.919 1596.72 1596.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000512 512 240 260 29440 1.62877 0.922304 5.85258 49.896 58.4354 58.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000128 4096 450 14210 140800 28.4256 8936.15 838.101 9802.73 9802.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.000128 512 120 1530 150080 4.43744 3.76554 162.646 202.769 373.72 373.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000256 1024 185 1030 53120 6.1679 3.39053 79.9137 104.102 193.701 193.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000512 512 260 710 33920 1.14595 0.825344 16.3289 26.1623 44.5599 44.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 6.4e-05 1024 120 1180 199680 39.8196 13.5127 367.178 419.363 840.096 840.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 0.001024 4096 310 530 17520 2.7184 40.678 104.511 147.952 148.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 6.4e-05 2048 400 1110 199680 70.4729 28.3668 684.451 842.312 1625.8 1625.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 3.2e-05 512 100 340 605184 22.5116 13.3631 144.67 418.44 599.154 599.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 6.4e-05 2048 70 920 241152 54.4864 28.4404 631.179 836.702 1551 1551.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000512 512 240 260 29184 1.6393 0.91936 5.45322 49.915 58.0542 58.1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000128 4096 450 14210 140736 28.4171 8334.86 837.83 9201.16 9201.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.000128 512 120 1530 149760 4.42246 3.75955 150.464 202.633 361.381 361.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000256 1024 185 1030 52992 6.19149 3.40141 74.1931 104.314 188.228 188.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000512 512 260 710 33792 1.15091 0.829344 15.1132 26.2186 43.4165 43.5104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 6.4e-05 1024 120 1180 190464 40.0549 13.3181 326.825 412.33 792.749 792.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 0.001024 4096 310 530 17568 2.73277 37.8798 104.867 145.528 145.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 6.4e-05 2048 400 1110 196608 70.3752 28.1457 628.223 832.585 1559.52 1559.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 3.2e-05 512 100 340 606400 22.6079 13.3963 146.403 419.035 601.607 601.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 6.4e-05 2048 70 920 241600 54.7306 28.3872 639.399 837.891 1560.57 1560.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000512 512 240 260 29600 1.63846 0.925152 5.5297 49.9316 58.1476 58.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000128 4096 450 14210 140800 28.4447 8416.8 838.953 9284.24 9284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.000128 512 120 1530 150000 4.45926 3.76384 152.933 202.775 364.037 364.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000256 1024 185 1030 52800 6.23043 3.41482 74.9061 104.443 189.124 189.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 0.000512 512 260 710 34000 1.15587 0.827552 15.5158 26.2552 43.8536 43.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 6.4e-05 1024 120 1180 192000 39.9466 13.3752 332.553 412.769 798.86 799.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 0.001024 4096 310 530 17500 2.72246 38.3898 104.61 145.766 145.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 6.4e-05 2048 400 1110 198400 70.3539 28.2783 641.362 833.682 1573.86 1574.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 3.2e-05 512 100 340 605696 22.5211 13.3719 150.747 418.453 605.259 605.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 6.4e-05 2048 70 920 241920 54.4315 28.3611 657.848 836.757 1577.56 1577.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000512 512 240 260 29568 1.63171 0.924992 5.78259 50.0622 58.5334 58.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000128 4096 450 14210 140784 28.4371 8585.36 838.548 9452.4 9452.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.000128 512 120 1530 149632 4.43018 3.75786 156.708 202.651 367.649 367.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000256 1024 185 1030 52864 6.23536 3.41523 76.9138 104.849 191.543 191.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000512 512 260 710 33600 1.14582 0.821952 15.8364 26.0572 43.9584 44.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 6.4e-05 1024 120 1180 193536 39.793 13.3648 344.171 413.865 811.412 811.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 0.001024 4096 310 530 17472 2.72179 39.383 104.436 146.582 146.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 6.4e-05 2048 400 1110 197120 70.9773 28.3445 652.178 836.848 1588.53 1588.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 3.2e-05 512 100 340 604800 22.642 13.3922 151.29 418.651 606.142 606.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 6.4e-05 2048 70 920 240000 54.7218 28.3648 655.062 834.565 1572.88 1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000512 512 240 260 29760 1.63021 0.925696 5.87085 49.9844 58.5373 58.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000128 4096 450 14210 140760 28.4242 8661.01 838.132 9527.62 9527.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.000128 512 120 1530 149760 4.4528 3.76394 157.631 202.697 368.645 368.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000256 1024 185 1030 52800 6.25254 3.41232 77.3102 104.586 191.693 191.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000512 512 260 710 34080 1.15565 0.831616 16.1305 26.2954 44.516 44.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 6.4e-05 1024 120 1180 192000 39.9274 13.5006 342.86 412.354 808.863 809.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 0.001024 4096 310 530 17520 2.72582 39.6904 106.284 148.747 148.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 6.4e-05 2048 400 1110 199680 70.245 28.3546 663.123 834.633 1596.55 1596.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 3.2e-05 512 100 340 606208 22.5447 13.3714 146.936 418.98 601.995 602.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 6.4e-05 2048 70 920 239616 54.6324 28.2861 632.9 835.213 1551.2 1551.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000512 512 240 260 29696 1.65773 0.935776 5.63859 51.322 59.6836 59.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000128 4096 450 14210 140672 28.4348 8368.59 837.423 9234.5 9234.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.000128 512 120 1530 149504 4.42778 3.75501 152.291 202.45 363.023 363.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000256 1024 185 1030 53248 6.21139 3.4072 75.1933 104.657 189.595 189.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000512 512 260 710 33792 1.15328 0.831712 15.3775 26.3166 43.7809 43.8723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 6.4e-05 1024 120 1180 196608 40.0359 13.4822 340.473 417.707 811.913 812.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 0.001024 4096 310 530 17536 2.73616 38.4553 104.912 146.146 146.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 6.4e-05 2048 400 1110 196608 70.786 28.3476 634.598 835.097 1569.02 1569.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 3.2e-05 512 100 340 605184 22.5201 13.3553 147.132 418.443 601.619 601.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 6.4e-05 2048 70 920 239616 54.3418 28.2263 636.89 832.712 1552.33 1552.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000512 512 240 260 29184 1.64051 0.92592 5.65968 49.9755 58.3304 58.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000128 4096 450 14210 140544 28.4344 8490.53 837.268 9356.29 9356.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.000128 512 120 1530 149760 4.43475 3.75779 154.126 202.687 365.11 365.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000256 1024 185 1030 52224 6.14234 3.37101 74.5676 103.395 187.606 187.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000512 512 260 710 33024 1.15059 0.821248 15.3183 26.0196 43.4098 43.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 6.4e-05 1024 120 1180 184320 41.0195 13.3204 319.711 412.453 786.724 786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 0.001024 4096 310 530 17472 2.72794 38.7339 104.853 146.36 146.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 6.4e-05 2048 400 1110 190464 70.8178 27.9327 617.352 824.55 1540.84 1541.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 3.2e-05 512 100 340 604800 22.6372 13.3974 157.296 418.6 612.106 612.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 6.4e-05 2048 70 920 240000 54.5608 28.2642 682.869 832.876 1598.74 1598.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000512 512 240 260 28800 1.67504 0.931168 5.95283 49.9779 58.6682 58.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000128 4096 450 14210 140600 28.4261 9063.67 837.549 9929.69 9929.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.000128 512 120 1530 149600 4.44918 3.76298 164.9 202.733 375.952 376.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000256 1024 185 1030 51200 6.2161 3.37581 78.3075 103.382 191.415 191.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 0.000512 512 260 710 33600 1.14541 0.819968 16.7868 26.0209 44.8763 44.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 6.4e-05 1024 120 1180 192000 39.9117 13.3468 358.713 412.449 824.643 824.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 0.001024 4096 310 530 17400 2.72506 41.3491 104.606 148.727 148.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 6.4e-05 2048 400 1110 192000 70.6273 27.9716 664.892 824.311 1588 1588.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 3.2e-05 512 100 340 602112 22.5927 13.3434 185.308 417.703 639.113 639.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 6.4e-05 2048 70 920 237568 54.9089 28.3748 793.539 835.424 1712.41 1712.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.000512 512 240 260 26624 1.62611 0.88256 6.62998 47.9347 57.2041 57.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000128 4096 450 14210 140544 28.4213 10480.9 837.333 11346.7 11346.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.000128 512 120 1530 149504 4.4183 3.76278 192.136 202.541 402.959 403.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000256 1024 185 1030 53248 6.2191 3.42726 94.516 104.83 209.122 209.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000512 512 260 710 32768 1.13882 0.812064 18.9851 25.7185 46.7518 46.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 6.4e-05 1024 120 1180 196608 40.0158 13.4923 427.337 417.908 898.969 899.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 0.001024 4096 310 530 17408 2.73408 48.669 104.825 156.271 156.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 6.4e-05 2048 400 1110 196608 70.7724 28.2419 797.294 835.431 1731.93 1732.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 3.2e-05 512 100 345 607232 22.4579 13.3702 125.486 418.957 580.439 580.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 6.4e-05 2048 70 930 242176 54.6446 28.3202 1089.11 837.661 2009.9 2010.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 990 0.000512 512 240 270 29952 1.64355 0.936384 10.0371 51.2622 64.0153 64.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 0.000128 4096 450 14220 140864 28.4132 7363.06 838.075 8229.6 8229.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1670 0.000128 512 120 1530 150272 4.43187 3.75523 132.555 202.745 343.586 343.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000256 1024 185 1035 53248 6.22717 3.41968 64.928 104.885 179.587 179.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 0.000512 512 260 720 34048 1.14893 0.831872 13.391 26.2644 41.735 41.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 6.4e-05 1024 120 1185 198656 39.7155 13.4881 299.909 421.825 775.146 775.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 0.001024 4096 310 525 17632 2.73133 32.7341 104.745 140.252 140.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 6.4e-05 2048 400 1110 199680 70.6349 28.3416 1040.81 837.669 1977.64 1977.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 3.2e-05 512 100 345 606720 22.6506 13.3981 129.473 419.422 585.109 585.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 6.4e-05 2048 70 930 241920 54.7865 28.3709 1004.01 838.596 1925.93 1926.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 990 0.000512 512 240 270 29760 1.64358 0.932416 5.45981 50.1101 58.2736 58.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 0.000128 4096 450 14220 140840 28.4204 7412.23 838.82 8279.53 8279.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.000128 512 120 1530 150240 4.45178 3.76435 134.301 202.844 345.46 345.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000256 1024 185 1035 53120 6.26915 3.4263 65.771 105.01 180.603 180.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 0.000512 512 260 720 34080 1.15258 0.831488 13.6063 26.273 41.9638 42.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 6.4e-05 1024 120 1185 199680 39.9028 13.5267 305.73 419.412 778.786 778.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 0.001024 4096 310 525 17640 2.73574 32.974 104.948 140.699 140.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 6.4e-05 2048 400 1110 199680 70.8278 28.3508 1096.8 838.599 2034.78 2034.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 3.2e-05 512 100 345 606720 22.5881 13.389 128.578 419.15 583.875 584.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 6.4e-05 2048 70 930 241920 54.4935 28.3542 564.457 837.041 1484.52 1484.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 0.000512 512 240 270 29568 1.64925 0.929312 4.95226 50.1555 57.8146 57.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000128 4096 450 14220 140832 28.3938 7379.17 838.634 8246.25 8246.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.000128 512 120 1530 150144 4.432 3.76275 132.979 202.794 344.074 344.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000256 1024 185 1035 52992 6.2321 3.41197 64.9909 104.829 179.593 179.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000512 512 260 720 34176 1.14998 0.828992 13.5263 26.334 41.9412 42.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 6.4e-05 1024 120 1185 196608 39.7925 13.4533 297.552 424.401 775.426 775.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 0.001024 4096 310 525 17616 2.73203 32.9272 104.836 140.537 140.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 6.4e-05 2048 400 1110 198144 70.7831 28.3016 556.217 837.061 1492.55 1492.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 3.2e-05 512 100 345 606592 22.5865 13.3947 129.962 418.958 585.062 585.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 6.4e-05 2048 70 930 241920 54.6857 28.3548 581.166 836.665 1501.04 1501.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.000512 512 240 270 30016 1.65475 0.935936 5.22781 51.3196 59.2671 59.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000128 4096 450 14220 140840 28.402 7522.28 838.201 8388.93 8388.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.000128 512 120 1530 150304 4.44906 3.76589 136.855 202.732 347.904 348.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000256 1024 185 1035 52864 6.26477 3.41987 67.0798 104.761 181.653 181.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000512 512 260 720 34048 1.1567 0.833408 13.8719 26.3203 42.2838 42.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 6.4e-05 1024 120 1185 197120 40.1507 13.5226 306.806 418.411 779.11 779.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 0.001024 4096 310 525 17584 2.72589 33.724 104.637 141.129 141.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 6.4e-05 2048 400 1110 198912 70.8316 28.3382 574.859 840.843 1515.06 1515.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 3.2e-05 512 100 345 607232 22.4951 13.3898 134.244 418.959 589.265 589.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 6.4e-05 2048 70 930 241664 54.5415 28.3724 596.903 837.653 1517.64 1517.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000512 512 240 270 29696 1.64995 0.934432 5.2472 51.274 59.2346 59.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000128 4096 450 14220 140800 28.396 7316.45 837.834 8182.73 8182.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.000128 512 120 1530 150272 4.43501 3.75808 132.271 202.746 343.314 343.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000256 1024 185 1035 52736 6.24355 3.40582 67.8489 104.684 182.334 182.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000512 512 260 720 34048 1.1528 0.82944 14.0572 26.28 42.4199 42.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 6.4e-05 1024 120 1185 196608 40.051 13.4834 308.667 422.18 784.602 784.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 0.001024 4096 310 525 17600 2.73283 34.1927 108.067 145.038 145.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 6.4e-05 2048 400 1110 198656 70.3643 28.2403 588.695 839.191 1526.69 1526.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 3.2e-05 512 100 345 605952 22.5961 13.3998 152.812 419.265 608.243 608.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 6.4e-05 2048 70 930 241920 54.5932 28.3751 669.864 838.321 1591.33 1591.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000512 512 240 270 29376 1.65174 0.928864 5.82739 50.0409 58.579 58.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000128 4096 450 14220 140760 28.3792 8670.83 838.569 9537.83 9537.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.000128 512 120 1530 150048 4.44659 3.76544 157.194 202.828 368.338 368.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000256 1024 185 1035 52992 6.22803 3.41379 78.1999 104.622 192.595 192.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000512 512 260 720 33984 1.15171 0.832096 16.2741 26.2891 44.648 44.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 6.4e-05 1024 120 1185 193536 39.993 13.396 348.577 414.696 816.879 817.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 0.001024 4096 310 525 17568 2.72374 39.6943 104.732 147.194 147.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 6.4e-05 2048 400 1110 198144 70.5853 28.3301 660.268 835.245 1594.62 1594.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 3.2e-05 512 100 345 606720 22.5058 13.3898 148.889 419.017 603.966 604.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 6.4e-05 2048 70 930 241920 54.4775 28.3681 654.031 837.829 1574.87 1574.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000512 512 240 270 29440 1.63024 0.923648 5.69619 49.8964 58.2773 58.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000128 4096 450 14220 140800 28.4058 8461.42 838.038 9327.92 9327.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.000128 512 120 1530 150080 4.4351 3.76218 153.783 202.778 364.865 364.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000256 1024 185 1035 52480 6.20282 3.40806 76.1339 107.572 193.446 193.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000512 512 260 720 33920 1.14618 0.826848 15.9874 26.1609 44.2211 44.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 6.4e-05 1024 120 1185 199680 39.8147 13.6891 351.448 419.125 824.296 824.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 0.001024 4096 310 525 17600 2.73587 38.9857 104.842 146.609 146.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 6.4e-05 2048 400 1110 199680 70.4845 28.3072 649.323 837.831 1586.14 1586.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 3.2e-05 512 100 345 605184 22.4899 13.3605 159.66 418.368 614.046 614.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 6.4e-05 2048 70 930 241152 54.4002 28.3184 697.267 836.572 1616.73 1616.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000512 512 240 270 29184 1.6384 0.923136 6.11318 49.9069 58.7121 58.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000128 4096 450 14220 140736 28.3853 8991.12 837.863 9857.42 9857.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.000128 512 120 1530 149760 4.42186 3.75603 164.036 202.62 374.936 375.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000256 1024 185 1035 52224 6.21094 3.40003 80.4554 104.298 194.504 194.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000512 512 260 720 33792 1.15149 0.827456 16.9559 26.212 45.2464 45.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 6.4e-05 1024 120 1185 190464 39.9977 13.3587 357.267 416.574 827.42 827.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 0.001024 4096 310 525 17568 2.72822 41.5217 104.763 149.056 149.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 6.4e-05 2048 400 1110 196608 70.3013 28.1498 682.197 832.553 1613.39 1613.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 3.2e-05 512 100 345 606400 22.576 13.4102 158.623 418.648 613.423 613.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 6.4e-05 2048 70 930 241600 54.6826 28.3975 690.592 837.113 1610.95 1611.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000512 512 240 270 28800 1.58826 0.930976 6.05539 49.9158 58.6186 58.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000128 4096 450 14220 140700 28.3842 8928.92 837.727 9795.09 9795.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.000128 512 120 1530 150000 4.45536 3.87658 163.916 202.682 375.029 375.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000256 1024 185 1035 52800 6.22771 3.41197 81.0337 104.346 195.147 195.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 0.000512 512 260 720 34000 1.15392 0.826336 16.9197 26.232 45.2328 45.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 6.4e-05 1024 120 1185 192000 39.9097 13.353 356.565 429.638 841.003 841.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 0.001024 4096 310 525 17500 2.72086 41.1629 104.418 148.343 148.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 6.4e-05 2048 400 1110 195200 71.1135 28.2276 670.693 837.041 1607.27 1607.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 3.2e-05 512 100 345 605696 22.5089 13.3755 159.713 418.459 614.22 614.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 6.4e-05 2048 70 930 241920 54.4473 28.3825 699.204 836.748 1618.95 1619.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.000512 512 240 270 29568 1.63581 0.923136 6.12874 50.0117 58.8272 58.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000128 4096 450 14220 140784 28.4053 9014.46 838.293 9881.21 9881.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.000128 512 120 1530 150080 4.42208 3.94771 164.184 202.762 375.418 375.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000256 1024 185 1035 52864 6.22854 3.41376 81.7511 104.846 196.371 196.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000512 512 260 720 33600 1.14106 0.824064 16.8519 26.0565 44.9751 45.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 6.4e-05 1024 120 1185 193536 39.773 13.3622 363.191 413.836 830.377 830.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 0.001024 4096 310 525 17472 2.72886 41.3867 104.346 148.507 148.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 6.4e-05 2048 400 1110 197120 70.9292 28.3278 685.15 840.671 1625.27 1625.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 3.2e-05 512 100 345 604800 22.6339 13.3961 156.379 418.61 611.19 611.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 6.4e-05 2048 70 930 240000 54.6773 28.4303 681.366 834.486 1599.13 1599.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000512 512 240 270 28800 1.65152 0.925696 5.93744 49.9207 58.5646 58.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000128 4096 450 14220 140760 28.407 8905.05 838.029 9771.53 9771.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.000128 512 120 1530 149760 4.45005 3.75814 161.136 202.686 372.133 372.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000256 1024 185 1035 52800 6.24138 3.4183 79.7324 104.575 194.1 194.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000512 512 260 720 34080 1.15494 0.831008 16.7324 26.2935 45.1087 45.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 6.4e-05 1024 120 1185 192000 39.9165 13.3485 353.966 412.28 819.728 819.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 0.001024 4096 310 525 17520 2.7247 40.827 104.628 148.224 148.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 6.4e-05 2048 400 1110 195840 71.1481 28.3306 669.587 834.511 1603.77 1603.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 3.2e-05 512 100 345 606208 22.532 13.3719 150.078 419.366 605.509 605.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 6.4e-05 2048 70 930 239616 54.6256 28.3353 650.766 835.836 1569.72 1569.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000512 512 240 270 29696 1.65658 0.93712 5.82691 51.3955 59.9439 60.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000128 4096 450 14220 140672 28.3805 8529.59 838.312 9396.33 9396.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.000128 512 120 1530 149504 4.42163 3.75034 153.914 202.541 364.729 364.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000256 1024 185 1035 52224 6.24765 3.40781 76.0167 104.75 190.553 190.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000512 512 260 720 33792 1.15382 0.832768 15.9453 26.3389 44.3711 44.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 6.4e-05 1024 120 1185 196608 40.0133 13.5332 347.649 418.189 819.599 819.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 0.001024 4096 310 525 17536 2.73338 39.1475 104.943 146.867 146.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 6.4e-05 2048 400 1110 196608 70.7472 28.246 643.741 835.843 1578.76 1578.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 3.2e-05 512 100 345 605184 22.5121 13.3546 176.11 418.356 630.499 630.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 6.4e-05 2048 70 930 239616 54.3385 28.2065 763.173 832.539 1678.41 1678.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000512 512 240 270 29184 1.64458 0.924032 6.90045 49.9716 59.567 59.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000128 4096 450 14220 140544 28.3923 9851.34 837.316 10717.1 10717.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.000128 512 120 1530 149760 4.42829 3.76077 179.987 202.66 390.936 391.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000256 1024 185 1035 50688 6.20678 3.36752 86.1768 103.371 199.254 199.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000512 512 260 720 33024 1.14842 0.817952 18.3326 26.0203 46.4207 46.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 6.4e-05 1024 120 1185 184320 40.9946 13.3919 379.97 412.268 846.84 847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 0.001024 4096 310 525 17472 2.72794 45.2214 106.126 154.124 154.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 6.4e-05 2048 400 1110 190464 70.7733 27.8938 725.541 824.329 1648.73 1648.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 3.2e-05 512 100 345 604800 22.6256 13.3939 176.876 419.105 632.167 632.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 6.4e-05 2048 70 930 240000 54.5293 28.2728 762.251 833.869 1679.08 1679.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000512 512 240 270 28800 1.6593 0.926656 7.01107 49.9981 59.7235 59.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000128 4096 450 14220 140600 28.3812 10002.9 838.41 10869.7 10869.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.000128 512 120 1530 149600 4.45133 3.76218 182.492 202.84 393.645 393.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000256 1024 185 1035 51200 6.20842 3.37933 86.9486 103.503 200.17 200.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 0.000512 512 260 720 33600 1.14656 0.819456 18.7844 26.0507 46.8987 46.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 6.4e-05 1024 120 1185 192000 39.9246 13.7946 397.501 412.815 864.247 864.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 0.001024 4096 310 525 17400 2.71709 45.1766 104.515 152.451 152.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 6.4e-05 2048 400 1110 192000 70.5577 28.1274 732.276 825.302 1656.46 1656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 3.2e-05 512 100 345 602112 22.5913 13.3491 159.82 417.709 613.632 613.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 6.4e-05 2048 70 930 237568 54.9153 28.2772 689.861 835.457 1608.67 1608.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.000512 512 240 270 26624 1.62435 0.88144 5.87626 47.9331 56.4472 56.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000128 4096 450 14220 140544 28.3878 9068.88 837.73 9935.05 9935.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.000128 512 120 1530 149504 4.42077 3.75526 165.232 202.542 376.052 376.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000256 1024 185 1035 51200 6.3031 3.41107 79.8029 104.832 194.477 194.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000512 512 260 720 32768 1.13558 0.810176 16.6756 25.7178 44.4383 44.5317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 6.4e-05 1024 120 1185 196608 40.0197 13.4862 371.006 418.005 842.732 842.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 0.001024 4096 310 525 17408 2.72851 41.8477 104.743 149.362 149.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 6.4e-05 2048 400 1110 196608 70.746 28.2501 687.26 839.451 1625.89 1626.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 3.2e-05 512 100 340 606720 22.4836 13.371 118.91 419.419 574.354 574.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 6.4e-05 2048 70 920 240640 54.8716 28.3506 1051.87 838.578 1973.84 1973.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 990 0.000512 512 240 260 29184 1.66307 0.935936 9.15981 51.2862 63.186 63.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 0.000128 4096 450 14220 140864 28.4148 6923.35 838.999 7790.81 7790.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1670 0.000128 512 120 1540 150144 4.43021 3.75587 126.796 202.828 337.912 338.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000256 1024 185 1040 53504 6.22656 3.41466 62.3099 104.999 177.086 177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 0.000512 512 260 720 34048 1.14714 0.833536 12.7523 26.4069 41.2412 41.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 6.4e-05 1024 120 1180 196608 39.9984 13.4941 280.301 418.081 752.096 752.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 0.001024 4096 310 540 17600 2.73187 31.645 104.98 139.401 139.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 6.4e-05 2048 400 1120 197632 71.0594 28.3242 1001.82 838.74 1940.15 1940.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 3.2e-05 512 100 340 606720 22.5993 13.3997 136.202 419.422 591.787 591.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 520 6.4e-05 2048 70 920 240640 54.9709 28.4235 1010.02 838.727 1932.31 1932.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 990 0.000512 512 240 260 29120 1.66118 0.934016 5.19894 50.1077 58.034 58.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 0.000128 4096 450 14220 140840 28.3976 7787.46 838.878 8654.78 8654.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.000128 512 120 1540 150080 4.45018 3.76851 142.851 202.834 354.006 354.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000256 1024 185 1040 53440 6.25664 3.42355 70.334 105.001 185.142 185.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000512 512 260 720 33920 1.15222 0.83328 14.4057 26.2695 42.7612 42.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 6.4e-05 1024 120 1180 197120 40.2572 13.5281 316.419 419.465 789.891 790.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 0.001024 4096 310 540 17560 2.73539 36.1169 104.807 143.703 143.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 6.4e-05 2048 400 1120 198400 70.9041 28.4201 598.637 856.324 1554.48 1554.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 3.2e-05 512 100 340 606720 22.583 13.3827 126.988 418.821 581.939 582.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 6.4e-05 2048 70 920 240384 54.7685 28.3544 552.307 836.374 1471.97 1472.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 0.000512 512 240 260 29184 1.65856 0.930304 4.81229 50.1315 57.6597 57.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000128 4096 450 14220 140832 28.3911 7234.04 838.027 8100.51 8100.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.000128 512 120 1540 150144 4.43427 3.7648 132.032 202.694 343.029 343.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000256 1024 185 1040 53376 6.21594 3.41402 65.2265 104.736 179.721 179.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000512 512 260 720 33984 1.15184 0.835232 13.3914 26.3128 41.7901 41.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 6.4e-05 1024 120 1180 193536 40.2541 13.4513 289.388 419.631 762.939 763.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 0.001024 4096 310 540 17568 2.72992 33.6498 104.781 141.203 141.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 6.4e-05 2048 400 1120 196608 71.1229 28.282 551.552 836.376 1487.53 1487.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 3.2e-05 512 100 340 606592 22.6161 13.4021 129.879 418.855 584.912 585.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 6.4e-05 2048 70 920 240128 54.9533 28.358 563.857 836.267 1483.59 1483.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000512 512 240 260 29120 1.67222 0.935936 4.9921 51.3141 59.0468 59.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000128 4096 450 14220 140840 28.402 7338.46 837.933 8204.85 8204.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.000128 512 120 1540 150080 4.45107 3.77018 135.156 202.707 346.186 346.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000256 1024 185 1040 53312 6.23754 3.41264 66.4807 104.73 180.989 181.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000512 512 260 720 34048 1.15565 0.8312 13.7815 26.3144 42.1835 42.2729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 6.4e-05 1024 120 1180 197120 40.1528 13.6252 298.734 418.304 771.029 771.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 0.001024 4096 310 540 17528 2.72333 34.2164 104.593 141.574 141.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 6.4e-05 2048 400 1120 197120 71.1399 28.3475 564.496 836.399 1500.58 1500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 3.2e-05 512 100 340 606208 22.5512 13.3715 130.535 419.636 586.26 586.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 6.4e-05 2048 70 920 240640 54.7013 28.3095 572.761 838.66 1494.6 1494.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000512 512 240 260 29184 1.66157 0.93712 5.02787 51.3067 59.0644 59.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000128 4096 450 14220 140800 28.39 7039.66 838.744 7906.84 7906.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.000128 512 120 1540 150016 4.43325 3.76282 128.948 202.853 340.101 340.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000256 1024 185 1040 53248 6.20656 3.40611 66.4145 104.694 180.852 180.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000512 512 260 720 34048 1.14982 0.83008 13.7044 26.3064 42.0908 42.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 6.4e-05 1024 120 1180 196608 40.0307 13.4907 296.426 418.123 768.289 768.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 0.001024 4096 310 540 17536 2.72794 34.0255 104.803 141.6 141.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 6.4e-05 2048 400 1120 196608 70.7794 28.2535 569.162 835.933 1504.32 1504.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 3.2e-05 512 100 340 605952 22.5854 13.4007 160.599 419.281 616.033 616.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 6.4e-05 2048 70 920 240768 54.8277 28.3599 695.204 838.329 1616.88 1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000512 512 240 260 28800 1.66086 0.927744 6.05709 50.0477 58.8213 58.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000128 4096 450 14220 140760 28.3843 9062.98 838.682 9930.1 9930.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.000128 512 120 1540 150048 4.43392 3.75808 167.545 202.822 378.66 378.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000256 1024 185 1040 52992 6.22646 3.41402 82.5288 104.62 196.917 197.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000512 512 260 720 33984 1.15357 0.831264 17.3109 26.2963 45.6929 45.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 6.4e-05 1024 120 1180 193536 39.9628 13.8479 364.491 414.806 833.323 833.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 0.001024 4096 310 540 17496 2.7207 42.9056 107.803 153.474 153.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 6.4e-05 2048 400 1120 195840 71.098 28.3943 690.401 835.26 1625.34 1625.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 3.2e-05 512 100 340 605952 22.5379 13.3837 112.827 418.933 567.846 567.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 6.4e-05 2048 70 920 239616 54.6118 28.3218 484.326 834.639 1402.06 1402.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000512 512 240 260 27648 1.65661 0.913408 4.252 49.685 56.6353 56.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000128 4096 450 14220 140688 28.3836 6284.95 837.77 7151.15 7151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.000128 512 120 1540 149760 4.43568 3.76422 116.728 202.765 327.795 327.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000256 1024 185 1040 51840 6.19507 3.38534 56.3318 103.846 169.885 169.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000512 512 260 720 33408 1.15146 0.823424 11.965 26.1148 40.1535 40.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 6.4e-05 1024 120 1180 184320 40.4026 13.4936 242.375 408.167 704.653 704.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 0.001024 4096 310 540 17424 2.71565 30.1075 104.532 137.396 137.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 6.4e-05 2048 400 1120 193536 70.6401 28.0084 475.507 828.553 1402.9 1403.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 3.2e-05 512 100 340 606720 22.5145 13.3878 154.252 419.306 609.629 609.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 6.4e-05 2048 70 920 240640 54.7104 28.4571 667.326 838.424 1589.08 1589.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000512 512 240 260 28800 1.65235 0.924544 5.78214 49.9155 58.4043 58.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000128 4096 450 14220 140800 28.4104 8781.57 838.568 9648.59 9648.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.000128 512 120 1540 150080 4.43661 3.76416 161.091 202.84 372.237 372.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000256 1024 185 1040 52480 6.19642 3.38842 78.736 104.166 192.617 192.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000512 512 260 720 33600 1.1543 0.825216 16.5465 26.1793 44.8036 44.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 6.4e-05 1024 120 1180 194560 40.5135 13.5188 353.166 419.385 826.8 826.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 0.001024 4096 310 540 17520 2.72541 41.2417 104.771 148.783 148.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 6.4e-05 2048 400 1120 197120 71.0171 28.4537 670.59 838.455 1608.71 1608.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 3.2e-05 512 100 340 606720 22.4705 13.3769 109.091 419.511 564.613 564.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 6.4e-05 2048 70 920 240640 54.6391 28.3156 469.673 838.921 1391.71 1391.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000512 512 240 260 28160 1.66602 0.92544 4.11238 49.9761 56.8121 56.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000128 4096 450 14220 140640 28.3776 6129.77 838.406 6996.6 6996.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.000128 512 120 1540 149120 4.41699 3.75379 112.656 202.485 323.41 323.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000256 1024 185 1040 51200 6.17296 3.3727 54.1809 103.445 167.301 167.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000512 512 260 720 33280 1.14883 0.819008 11.6071 26.0238 39.6957 39.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 6.4e-05 1024 120 1180 184320 40.9559 13.5861 235.35 412.702 702.81 702.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 0.001024 4096 310 540 17440 2.73203 29.2618 104.801 136.837 136.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 6.4e-05 2048 400 1120 194560 71.4877 28.3298 464.175 855.065 1419.25 1419.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 3.2e-05 512 100 340 605184 22.4937 13.3669 144.664 422.582 603.27 603.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 6.4e-05 2048 70 920 239616 54.7288 28.3054 624.733 844.609 1552.53 1552.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000512 512 240 260 28416 1.65709 0.9216 5.44976 50.1453 58.302 58.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000128 4096 450 14220 140736 28.3879 8277.04 845.807 9151.28 9151.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.000128 512 120 1540 149760 4.42355 3.75437 150.47 207.481 366.228 366.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000256 1024 185 1040 52992 6.18598 3.40483 74.7639 105.296 189.778 189.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000512 512 260 720 33792 1.15069 0.829376 15.6445 26.4631 44.1878 44.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 6.4e-05 1024 120 1180 190464 39.9985 13.3146 323.208 416.224 792.955 793.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 0.001024 4096 310 540 17472 2.72237 38.6662 105.535 146.968 147.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 6.4e-05 2048 400 1120 193536 71.0766 28.1336 616.646 840.451 1556.5 1556.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 3.2e-05 512 100 340 605184 22.5029 13.3662 104.027 418.84 558.898 559.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 6.4e-05 2048 70 920 236544 54.8768 28.1743 444.17 833.512 1360.89 1361.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000512 512 240 260 27648 1.68134 0.925696 3.9752 49.998 56.7118 56.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000128 4096 450 14220 140544 28.4044 5856.94 838.062 6723.46 6723.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.000128 512 120 1540 149760 4.43206 3.75808 107.754 202.772 318.817 318.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000256 1024 185 1040 52224 6.14192 3.37341 52.642 103.492 165.782 165.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000512 512 260 720 33024 1.1513 0.820192 10.9747 26.045 39.0892 39.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 6.4e-05 1024 120 1180 184320 40.9979 13.3146 225.27 412.744 692.543 692.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 0.001024 4096 310 540 17280 2.71267 27.4579 104.114 134.328 134.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 6.4e-05 2048 400 1120 190464 70.8023 27.9138 435.116 825.378 1359.4 1359.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 3.2e-05 512 100 340 604800 22.616 13.4066 150.727 419.04 605.955 606.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 6.4e-05 2048 70 920 240000 54.9258 28.4647 653.862 837.895 1575.32 1575.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000512 512 240 260 28800 1.65779 0.923872 5.75904 49.9956 58.4677 58.5794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000128 4096 450 14220 140700 28.3812 8563.79 838.529 9430.75 9430.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.000128 512 120 1540 150000 4.45853 3.76995 156.361 202.769 367.465 367.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000256 1024 185 1040 52800 6.23203 3.41242 77.1881 104.441 191.407 191.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 0.000512 512 260 720 33600 1.16022 0.829152 16.0512 26.2497 44.3882 44.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 6.4e-05 1024 120 1180 192000 39.9138 13.3561 341.362 413.807 808.655 808.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 0.001024 4096 310 540 17500 2.72746 40.5586 104.799 148.13 148.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 6.4e-05 2048 400 1120 195200 71.1057 28.2876 650.879 833.677 1584.15 1584.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 3.2e-05 512 100 340 604800 22.6243 13.3858 107.144 418.685 562.009 562.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 6.4e-05 2048 70 920 236800 55.0563 28.2867 456.531 833.037 1373.25 1373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000512 512 240 260 28800 1.6553 0.92592 4.25251 49.9811 56.9455 57.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000128 4096 450 14220 140600 28.3791 6003.56 837.559 6869.55 6869.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.000128 512 120 1540 149600 4.4487 3.76797 110.942 202.736 322.001 322.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000256 1024 185 1040 51200 6.20656 3.37949 53.1059 103.402 166.223 166.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 0.000512 512 260 720 32800 1.15126 0.819872 11.1628 26.0243 39.2572 39.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 6.4e-05 1024 120 1180 192000 39.9239 13.3492 240.855 412.343 706.69 706.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 0.001024 4096 310 540 17400 2.72794 28.6575 106.33 137.757 137.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 6.4e-05 2048 400 1120 192000 70.6045 27.9511 451.022 824.602 1374.38 1374.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 3.2e-05 512 100 340 605696 22.5089 13.376 193.678 418.765 648.497 648.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 6.4e-05 2048 70 920 240128 54.7473 28.5451 835.53 837.397 1756.4 1756.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000512 512 240 260 28672 1.6608 0.925056 7.50176 50.0288 60.2481 60.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000128 4096 450 14220 140784 28.3996 10848.4 838.899 11715.7 11715.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.000128 512 120 1540 149632 4.43142 3.76566 200.265 202.799 411.365 411.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000256 1024 185 1040 52864 6.22173 3.41837 98.5418 104.926 213.239 213.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000512 512 260 720 33600 1.14406 0.8216 20.5556 26.086 48.7072 48.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 6.4e-05 1024 120 1180 193536 39.7732 13.3918 436.072 413.986 903.438 903.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 0.001024 4096 310 540 17472 2.71987 51.0753 104.716 158.555 158.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 6.4e-05 2048 400 1120 197120 70.9301 28.365 833.792 837.402 1770.68 1770.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 3.2e-05 512 100 340 605696 22.4801 13.3579 127.703 418.814 582.527 582.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 6.4e-05 2048 70 920 240128 54.6614 28.4011 548.679 837.621 1469.53 1469.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000512 512 240 260 26880 1.65699 0.90272 4.79827 49.502 56.987 57.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000128 4096 450 14220 140672 28.4088 7191.26 838.824 8058.55 8058.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.000128 512 120 1540 149632 4.41798 3.76013 132.909 202.771 343.962 344.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000256 1024 185 1040 51968 6.18755 3.37984 63.6191 103.867 177.183 177.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000512 512 260 720 33152 1.15117 0.830624 13.5844 26.1492 41.8162 41.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 6.4e-05 1024 120 1180 186368 39.3952 13.2301 276.37 404.494 733.711 733.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 0.001024 4096 310 540 17248 2.71088 33.469 104.103 140.325 140.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 6.4e-05 2048 400 1120 193536 70.356 27.9552 539.834 828.022 1466.36 1466.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 3.2e-05 512 100 340 604800 22.6109 13.39 185.747 418.966 640.882 641.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 6.4e-05 2048 70 920 238080 55.0734 28.3402 793.772 835.223 1712.57 1712.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000512 512 240 260 28800 1.65552 0.928256 7.30653 49.9397 59.9548 60.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000128 4096 450 14220 140760 28.3955 10461.7 838.695 11328.8 11328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.000128 512 120 1540 149760 4.44282 3.76358 193.367 202.765 404.441 404.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000256 1024 185 1040 52800 6.24768 3.41402 94.4156 104.663 208.872 208.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000512 512 260 720 33600 1.15645 0.82944 19.8167 26.3168 48.2185 48.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 6.4e-05 1024 120 1180 192000 39.8747 13.3473 415.872 412.623 881.935 882.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 0.001024 4096 310 540 17400 2.7079 48.9247 104.35 156.027 156.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 6.4e-05 2048 400 1120 195840 71.1156 28.3162 794.789 835.421 1729.83 1729.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 3.2e-05 512 100 340 602880 22.5016 13.3489 125.444 417.788 579.241 579.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 6.4e-05 2048 70 920 238080 54.9016 28.3756 539.868 835.787 1459.09 1459.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000512 512 240 260 28800 1.65571 0.92784 4.98013 50.026 57.7192 57.8273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000128 4096 450 14220 140640 28.4044 7073.7 838.752 7940.91 7940.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.000128 512 120 1540 148800 4.42982 3.76218 128.976 202.54 339.808 339.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000256 1024 185 1040 51840 6.16874 3.38093 63.1145 103.545 176.338 176.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000512 512 260 720 32640 1.1496 0.821248 13.0718 26.0747 41.2173 41.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 6.4e-05 1024 120 1180 184320 41.0543 13.3327 270.914 412.826 738.341 738.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 0.001024 4096 310 540 17280 2.71744 33.3724 104.36 140.492 140.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 6.4e-05 2048 400 1120 192000 70.4298 28.1052 530.442 829.492 1458.65 1458.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 3.2e-05 512 100 340 606208 22.5177 13.3722 180.365 419.092 635.517 635.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 6.4e-05 2048 70 920 239616 54.5898 28.4488 772.957 835.318 1691.47 1691.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000512 512 240 260 28672 1.6863 0.938432 6.96829 51.3196 61.0426 61.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000128 4096 450 14220 140672 28.3791 10180.8 837.634 11046.9 11046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.000128 512 120 1540 149504 4.4201 3.75398 187.586 202.444 398.304 398.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000256 1024 185 1040 53248 6.20301 3.40762 92.2697 104.683 206.693 206.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000512 512 260 720 33792 1.15648 0.832096 19.3622 26.3199 47.7705 47.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 6.4e-05 1024 120 1180 196608 40.0079 13.4861 412.919 417.83 884.459 884.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 0.001024 4096 310 540 17408 2.71274 47.9212 104.988 155.666 155.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 6.4e-05 2048 400 1120 196608 70.7572 28.2577 776.082 835.327 1710.61 1710.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 3.2e-05 512 100 340 602112 22.5989 13.3428 121 417.861 574.966 575.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 6.4e-05 2048 70 920 237568 54.9023 28.319 517.892 835.748 1437.02 1437.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.000512 512 240 260 26624 1.62374 0.878976 4.51011 47.9395 55.0797 55.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000128 4096 450 14220 140544 28.3894 6832.34 837.712 7698.49 7698.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.000128 512 120 1540 149504 4.42557 3.75747 125.264 203.397 336.948 337.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000256 1024 185 1040 53248 6.21779 3.40582 62.727 104.869 177.347 177.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000512 512 260 720 32768 1.13702 0.809696 12.7299 25.7258 40.5069 40.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 6.4e-05 1024 120 1180 196608 40.0261 13.4831 278.156 417.991 749.874 750.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 0.001024 4096 310 540 17152 2.70541 32.3837 103.686 138.817 138.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 6.4e-05 2048 400 1120 196608 70.7606 28.3035 522.228 835.758 1457.24 1457.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 3.2e-05 512 100 340 605184 22.5202 13.3571 155.737 418.514 610.291 610.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 6.4e-05 2048 70 920 236544 54.8598 28.1805 665.512 832.851 1581.56 1581.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000512 512 240 260 27648 1.68074 0.9256 6.00602 50.0294 58.7683 58.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000128 4096 450 14220 140544 28.3955 8944.31 837.47 9810.22 9810.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.000128 512 120 1540 149760 4.42893 3.75792 163.353 202.711 374.351 374.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000256 1024 185 1040 52224 6.14438 3.36746 79.3214 103.41 192.374 192.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000512 512 260 720 33024 1.15344 0.819392 16.6158 26.0286 44.7141 44.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 6.4e-05 1024 120 1180 184320 41.0338 13.3598 337.376 416.501 808.494 808.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 0.001024 4096 310 540 17280 2.71158 41.5699 104.031 148.357 148.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 6.4e-05 2048 400 1120 190464 70.7728 27.8831 656.837 824.625 1580.92 1581.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 3.2e-05 512 100 340 602112 22.4115 13.2977 110.231 416.858 562.964 563.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 6.4e-05 2048 70 920 233472 54.5707 27.9395 465.552 825.712 1373.94 1374.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000512 512 240 260 24576 1.7033 0.884736 3.85968 49.1011 55.6799 55.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000128 4096 450 14220 140160 28.3967 6199.91 836.966 7065.32 7065.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.000128 512 120 1540 148992 4.41571 3.75808 113.731 202.378 324.385 324.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000256 1024 185 1040 52224 6.15578 3.36896 56.0627 103.74 169.455 169.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000512 512 260 720 32256 1.15904 0.827392 11.3951 26.1714 39.6482 39.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 6.4e-05 1024 120 1180 172032 40.1757 13.189 223.288 396.553 673.422 673.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 0.001024 4096 310 540 16896 2.68288 28.8317 103.075 134.632 134.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 6.4e-05 2048 400 1120 184320 72.3688 27.9353 447.563 825.797 1373.85 1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 3.2e-05 512 100 340 604800 22.6234 13.3992 163.037 419.115 618.341 618.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 6.4e-05 2048 70 920 236800 55.0392 28.2812 691.012 833.887 1608.38 1608.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000512 512 240 260 28800 1.65856 0.928768 6.32573 50.003 59.0475 59.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000128 4096 450 14220 140600 28.3832 9190.44 838.418 10057.3 10057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.000128 512 120 1540 149600 4.45216 3.7624 169.68 202.835 380.831 380.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000256 1024 185 1040 51200 6.21571 3.3801 81.005 103.504 194.232 194.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 0.000512 512 260 720 32800 1.16077 0.822624 17.1471 26.0507 45.2748 45.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 6.4e-05 1024 120 1180 192000 39.9138 13.3448 366.69 412.849 833.008 833.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 0.001024 4096 310 540 17400 2.72733 43.5712 104.802 151.146 151.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 6.4e-05 2048 400 1120 192000 70.5827 28.0006 684.174 825.3 1608.24 1608.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 3.2e-05 512 100 340 601600 22.4645 13.3327 115.145 417.044 568.159 568.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 6.4e-05 2048 70 920 230400 55.0977 27.9409 481.788 825.729 1390.72 1390.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.000512 512 240 260 28800 1.6841 0.929792 4.67786 50.1314 57.5551 57.6677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000128 4096 450 14220 140400 28.3771 6665.6 838.309 7532.34 7532.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.000128 512 120 1540 148800 4.42426 3.75974 121.604 202.43 332.327 332.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000256 1024 185 1040 51200 6.21629 3.38125 57.9707 103.763 171.463 171.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000512 512 260 720 32000 1.16275 0.827744 12.1882 26.1828 40.4591 40.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 6.4e-05 1024 120 1180 179200 41.843 13.3755 247.451 413.055 715.944 716.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 0.001024 4096 310 540 17200 2.72746 31.2893 104.794 138.854 138.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 6.4e-05 2048 400 1120 192000 70.5073 27.9349 489.085 825.846 1413.57 1413.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 3.2e-05 512 100 360 605184 22.5539 13.3739 123.849 419.086 579.03 579.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 6.4e-05 2048 70 936 241664 54.5652 28.4051 899.503 837.909 1820.55 1820.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 990 0.000512 512 240 264 28928 1.66928 0.933888 8.99702 51.2639 62.9944 63.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 0.000128 4096 450 14208 140864 28.4692 6852.64 838.267 7719.43 7719.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1670 0.000128 512 120 1536 150144 4.43008 3.76371 124.512 202.764 335.575 335.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000256 1024 185 1032 52992 6.2465 3.41629 61.044 104.911 175.749 175.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 0.000512 512 260 720 34176 1.14397 0.828416 12.5117 26.2684 40.852 40.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 6.4e-05 1024 120 1200 196608 39.9705 13.4841 280.772 417.77 752.206 752.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 0.001024 4096 310 528 17632 2.72557 30.6698 104.835 138.272 138.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 6.4e-05 2048 400 1104 200704 70.2668 28.2911 973.518 838.861 1911.2 1911.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 3.2e-05 512 100 360 605440 22.6293 13.3975 130.865 419.029 586.084 586.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 6.4e-05 2048 70 936 241280 54.8189 28.4385 563.428 837.806 1484.66 1484.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 990 0.000512 512 240 264 28480 1.67578 0.930784 4.75645 50.082 57.5745 57.6835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000128 4096 450 14208 140840 28.4276 7201.06 838.074 8067.61 8067.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.000128 512 120 1536 150240 4.44858 3.76486 131.978 202.738 343.033 343.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000256 1024 185 1032 52800 6.27203 3.42426 64.0911 104.907 178.823 178.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000512 512 260 720 34080 1.1487 0.82736 13.2796 26.2432 41.5982 41.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 6.4e-05 1024 120 1200 197120 40.2684 14.6985 299.343 419.082 773.605 773.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 0.001024 4096 310 528 17600 2.72707 32.9013 104.688 140.356 140.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 6.4e-05 2048 400 1104 199680 70.6309 28.3973 553.862 837.89 1490.97 1491.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 3.2e-05 512 100 360 605184 22.5978 13.3837 131.064 418.79 586 586.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 6.4e-05 2048 70 936 241152 54.5502 28.3218 553.35 836.298 1472.69 1472.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.000512 512 240 264 28800 1.66454 0.929792 4.86192 50.1293 57.7164 57.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000128 4096 450 14208 140832 28.4221 7096.95 837.885 7963.3 7963.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.000128 512 120 1536 150144 4.43363 3.76106 130.844 202.797 341.938 342.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000256 1024 185 1032 52608 6.24506 3.41402 63.3016 104.73 177.823 177.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000512 512 260 720 34176 1.15062 0.83184 13.3041 26.3084 41.6952 41.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 6.4e-05 1024 120 1200 196608 39.7611 13.4972 293.831 424.946 772.259 772.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 0.001024 4096 310 528 17616 2.73203 32.6431 104.796 140.214 140.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 6.4e-05 2048 400 1104 199680 70.3071 28.3177 542.371 849.087 1490.27 1490.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 3.2e-05 512 100 360 603648 22.6001 13.3673 85.4509 418.731 540.318 540.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 520 6.4e-05 2048 70 936 241152 54.5028 28.4387 862.555 837.285 1782.95 1783.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 990 0.000512 512 240 264 28416 1.66038 0.920992 3.20275 49.932 55.849 55.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 0.000128 4096 450 14208 140736 28.4177 4585.84 838.422 5452.72 5452.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.000128 512 120 1536 149760 4.42493 3.75603 85.2787 202.691 296.252 296.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000256 1024 185 1032 52224 6.21363 3.40253 40.8125 104.38 154.938 155.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000512 512 260 720 33792 1.14982 0.82944 8.66432 26.2388 36.9819 37.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 6.4e-05 1024 120 1200 190464 40.0188 13.3164 183.778 412.758 650.085 650.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 0.001024 4096 310 528 17568 2.72794 21.2022 104.905 128.875 128.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 6.4e-05 2048 400 1104 196608 70.3561 28.1428 343.895 833.177 1275.76 1275.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 3.2e-05 512 100 360 604800 22.669 13.398 153.066 419.304 608.604 608.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 6.4e-05 2048 70 936 241024 54.6453 28.3775 645.395 837.178 1565.76 1565.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000512 512 240 264 28672 1.68573 0.935712 5.6656 51.3932 59.8072 59.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000128 4096 450 14208 140840 28.4416 8229.01 838.867 9096.37 9096.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.000128 512 120 1536 150080 4.44211 3.76422 151.519 202.822 362.648 362.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000256 1024 185 1032 52864 6.25043 3.41811 73.9033 104.844 188.547 188.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000512 512 260 720 34048 1.15389 0.833536 15.4767 26.338 43.9011 43.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 6.4e-05 1024 120 1200 197120 40.1106 13.5324 339.048 418.801 811.711 811.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 0.001024 4096 310 528 17584 2.7273 38.0626 104.775 145.608 145.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 6.4e-05 2048 400 1104 198912 70.7086 28.4242 623.833 837.261 1560.41 1560.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 3.2e-05 512 100 360 603904 22.5768 13.3693 97.3677 418.463 551.942 552.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 6.4e-05 2048 70 936 240128 54.7459 28.3492 409.63 836.861 1329.75 1329.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 990 0.000512 512 240 264 27776 1.68314 0.924384 3.6056 50.0077 56.3528 56.4606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000128 4096 450 14208 140784 28.4382 5180.98 838.187 6047.66 6047.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.000128 512 120 1536 149632 4.42675 3.75808 96.0402 202.631 306.955 307.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000256 1024 185 1032 52864 6.22611 3.41757 47.1094 104.855 161.739 161.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000512 512 260 720 33600 1.14592 0.821248 9.78826 26.0611 37.9106 38.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 6.4e-05 1024 120 1200 193536 39.7849 13.3612 211.871 413.822 679.05 679.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 0.001024 4096 310 528 17472 2.71731 24.0292 104.405 131.196 131.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 6.4e-05 2048 400 1104 197120 70.9332 28.3224 395.947 836.765 1332.16 1332.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 3.2e-05 512 100 360 605184 22.5856 13.3736 146.834 419.108 602.072 602.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 6.4e-05 2048 70 936 241664 54.4729 28.4078 626.807 838.008 1547.87 1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000512 512 240 264 28672 1.68131 0.9416 5.40602 51.2861 59.4462 59.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000128 4096 450 14208 140800 28.4255 7507.97 838.099 8374.54 8374.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.000128 512 120 1536 150016 4.43408 3.76016 138.877 202.784 349.962 350.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000256 1024 185 1032 52736 6.22125 3.4089 70.8318 104.615 185.207 185.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000512 512 260 720 34048 1.15091 0.82944 14.8085 26.2844 43.1792 43.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 6.4e-05 1024 120 1200 196608 39.9941 13.4822 323.472 417.901 795.067 795.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 0.001024 4096 310 528 17600 2.72829 36.3205 104.831 143.923 143.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 6.4e-05 2048 400 1104 198656 70.3012 28.2379 607.484 835.332 1541.55 1541.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 3.2e-05 512 100 360 604160 22.6173 13.3673 99.8437 419.153 555.144 555.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 6.4e-05 2048 70 936 239616 54.6076 28.3115 418.789 835.424 1337.29 1337.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.000512 512 240 264 28672 1.6831 0.937984 3.78323 51.3274 57.8605 57.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000128 4096 450 14208 140672 28.4292 4777.11 837.665 5643.25 5643.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.000128 512 120 1536 149504 4.42624 3.75642 89.6947 202.493 300.473 300.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000256 1024 185 1032 52224 6.25149 3.41046 46.0697 104.695 160.554 160.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000512 512 260 720 33792 1.15546 0.833536 9.7936 26.3256 38.2077 38.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 6.4e-05 1024 120 1200 196608 39.9951 13.4831 213.527 417.933 685.15 685.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 0.001024 4096 310 528 17536 2.72707 24.1768 104.833 131.778 131.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 6.4e-05 2048 400 1104 196608 70.7317 28.3664 401.013 835.539 1335.83 1335.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 3.2e-05 512 100 360 604800 22.6379 13.4042 160.926 418.867 616 616.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 6.4e-05 2048 70 936 240768 54.8141 28.3879 677.75 837.529 1598.64 1598.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000512 512 240 264 28224 1.67898 0.927744 5.70848 50.0209 58.4659 58.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000128 4096 450 14208 140832 28.4221 8720.35 838.164 9586.98 9587.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.000128 512 120 1536 150048 4.43491 3.76221 159.901 202.723 370.926 371.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000256 1024 185 1032 52416 6.24755 3.41184 78.2999 104.522 192.609 192.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000512 512 260 720 33984 1.15277 0.830944 16.4883 26.2645 44.8341 44.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 6.4e-05 1024 120 1200 193536 39.9847 13.3969 354.79 414.433 822.823 822.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 0.001024 4096 310 528 17568 2.72982 40.2881 104.683 147.743 147.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 6.4e-05 2048 400 1104 198144 70.5658 28.297 660.555 834.444 1594.05 1594.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 3.2e-05 512 100 360 603648 22.628 13.3821 113.234 422.948 572.355 572.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 6.4e-05 2048 70 936 239616 54.589 28.3095 475.125 842.66 1400.85 1400.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000512 512 240 264 27648 1.6617 0.968704 4.13187 49.9329 56.8279 56.9385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000128 4096 450 14208 140688 28.4156 6097.41 845.793 6971.67 6971.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.000128 512 120 1536 149760 4.43341 3.76902 111.691 204.79 324.787 324.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000256 1024 185 1032 51840 6.19158 3.38739 54.2506 106.518 170.475 170.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000512 512 260 720 33408 1.15011 0.822976 11.4263 26.3679 39.8644 39.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 6.4e-05 1024 120 1200 184320 40.4259 13.269 238.496 412.126 704.536 704.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 0.001024 4096 310 528 17424 2.7145 28.4964 105.306 136.56 136.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 6.4e-05 2048 400 1104 193536 70.625 28.0675 452.623 836.473 1387.98 1388.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 3.2e-05 512 100 360 605440 22.5774 13.3864 153.164 418.968 608.261 608.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 6.4e-05 2048 70 936 240640 54.7196 28.3759 641.516 837.742 1562.51 1562.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.000512 512 240 264 28160 1.66691 0.924 5.44096 49.9061 58.0624 58.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000128 4096 450 14208 140800 28.4242 8314.43 837.878 9180.79 9180.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.000128 512 120 1536 150080 4.4353 3.76285 151.686 202.761 362.746 362.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000256 1024 185 1032 51840 6.21587 3.38944 73.369 104.085 187.189 187.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000512 512 260 720 33920 1.1465 0.825888 15.611 26.1536 43.8385 43.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 6.4e-05 1024 120 1200 194560 40.5051 13.5148 338.594 419.093 811.924 812.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 0.001024 4096 310 528 17520 2.71462 37.9626 104.45 145.17 145.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 6.4e-05 2048 400 1104 199680 70.4203 28.3465 630.821 842.241 1572.02 1572.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 3.2e-05 512 100 360 604160 22.5631 13.3687 110.307 419.464 565.868 565.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 6.4e-05 2048 70 936 240640 54.6336 28.5266 462.872 839.07 1385.26 1385.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.000512 512 240 264 28160 1.66848 0.925856 4.09776 49.9749 56.7948 56.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000128 4096 450 14208 140640 28.4221 5897.51 838.233 6764.22 6764.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.000128 512 120 1536 149120 4.41472 3.75795 107.968 202.484 318.729 318.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000256 1024 185 1032 51200 6.18038 3.3632 52.1468 103.44 165.257 165.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000512 512 260 720 33280 1.14595 0.820768 10.9937 26.0213 39.0788 39.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 6.4e-05 1024 120 1200 184320 40.9605 13.3194 231.296 412.733 698.527 698.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 0.001024 4096 310 528 17440 2.70986 27.5221 104.557 134.833 134.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 6.4e-05 2048 400 1104 199680 70.3433 28.4099 453.178 841.807 1393.93 1394.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 3.2e-05 512 100 360 603648 22.5494 13.3572 196.929 418.69 651.689 651.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 6.4e-05 2048 70 936 241152 54.4131 28.4494 828.132 837.211 1748.37 1748.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000512 512 240 264 28416 1.65459 0.919968 7.32736 49.927 59.9611 60.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000128 4096 450 14208 140736 28.4097 10492.9 838.335 11359.7 11359.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.000128 512 120 1536 149760 4.42166 3.75654 193.28 202.683 404.241 404.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000256 1024 185 1032 52224 6.20403 3.39798 94.2722 104.368 208.37 208.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000512 512 260 720 33792 1.15062 0.827392 19.8549 26.2323 48.1629 48.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 6.4e-05 1024 120 1200 190464 40.0234 13.3181 423.813 412.585 889.953 890.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 0.001024 4096 310 528 17568 2.72589 49.1459 104.894 156.809 156.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 6.4e-05 2048 400 1104 196608 70.3242 28.2515 795.949 835.7 1730.41 1730.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 3.2e-05 512 100 360 602112 22.6288 13.3547 127.612 418.39 582.151 582.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 6.4e-05 2048 70 936 239616 54.3303 28.2972 529.08 832.622 1444.49 1444.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000512 512 240 264 27648 1.6808 0.925248 4.80682 49.9723 57.5157 57.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000128 4096 450 14208 140544 28.4268 6835.6 837.073 7701.15 7701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.000128 512 120 1536 149760 4.42922 3.75949 126.871 202.662 337.823 337.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000256 1024 185 1032 50688 6.19664 3.36954 59.149 103.379 172.224 172.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000512 512 260 720 33024 1.14954 0.819104 12.8126 26.0162 40.8944 40.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 6.4e-05 1024 120 1200 184320 40.9927 13.3181 265.833 412.384 732.742 732.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 0.001024 4096 310 528 17472 2.72998 31.3847 104.799 138.956 139.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 6.4e-05 2048 400 1104 190464 70.823 27.9202 497.209 824.497 1420.64 1420.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 3.2e-05 512 100 360 604800 22.6216 13.398 194.78 418.99 649.95 650.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 6.4e-05 2048 70 936 240000 54.9139 28.3935 810.066 837.807 1731.34 1731.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000512 512 240 264 28000 1.68272 0.9248 7.34141 49.9333 60.0095 60.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000128 4096 450 14208 140800 28.4421 10388.9 838.771 11256.1 11256.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.000128 512 120 1536 150000 4.44736 3.76496 192.1 202.761 403.175 403.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000256 1024 185 1032 52000 6.25606 3.41133 92.2979 104.432 206.523 206.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000512 512 260 720 34000 1.15562 0.82944 19.7473 26.252 48.0814 48.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 6.4e-05 1024 120 1200 192000 39.8923 13.3513 420.929 412.581 886.965 887.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 0.001024 4096 310 528 17500 2.71155 47.8186 104.556 155.128 155.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 6.4e-05 2048 400 1104 198400 70.2426 28.3034 790.074 833.528 1722.34 1722.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 3.2e-05 512 100 360 604800 22.6192 13.3878 131.844 418.779 586.796 586.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 6.4e-05 2048 70 936 236800 55.0476 28.2911 543.053 833.38 1459.93 1460.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000512 512 240 264 27200 1.69981 0.927552 4.63187 49.9836 57.3685 57.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000128 4096 450 14208 140600 28.4332 7033.17 837.652 7899.31 7899.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.000128 512 120 1536 149600 4.45437 3.7673 128.622 202.762 339.704 339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000256 1024 185 1032 51200 6.21178 3.37885 61.8392 103.418 174.978 175.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000512 512 260 720 33600 1.14406 0.823296 13.3259 26.0346 41.4262 41.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 6.4e-05 1024 120 1200 192000 39.9316 13.347 285.825 412.502 751.817 751.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 0.001024 4096 310 528 17400 2.71664 32.9994 104.489 140.246 140.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 6.4e-05 2048 400 1104 192000 70.5592 27.9889 520.931 824.628 1444.29 1444.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 3.2e-05 512 100 360 603904 22.5958 13.3699 189.597 418.747 644.472 644.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 6.4e-05 2048 70 936 240128 54.741 28.335 795.482 837.336 1716.06 1716.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 0.000512 512 240 264 27776 1.68378 0.924448 6.91002 50.0211 59.6698 59.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000128 4096 450 14208 140784 28.4385 10198.2 838.768 11065.5 11065.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.000128 512 120 1536 149632 4.42573 3.76074 186.853 202.704 397.844 397.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000256 1024 185 1032 52864 6.23082 3.41402 92.0292 104.927 206.732 206.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000512 512 260 720 33600 1.14173 0.821664 19.2235 26.0796 47.3641 47.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 6.4e-05 1024 120 1200 193536 39.7813 13.3679 415.568 413.969 882.897 883.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 0.001024 4096 310 528 17472 2.71565 47.1007 104.478 154.337 154.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 6.4e-05 2048 400 1104 197120 70.898 28.294 772.218 837.339 1708.94 1709.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 3.2e-05 512 100 360 602112 22.608 13.3647 125.717 418.529 580.382 580.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 6.4e-05 2048 70 936 240128 54.6234 28.3034 527.007 837.028 1447.12 1447.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.000512 512 240 264 26880 1.65795 0.903168 4.50589 49.481 56.6769 56.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000128 4096 450 14208 140672 28.4507 6720.92 838.155 7587.57 7587.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.000128 512 120 1536 149632 4.42029 3.76013 123.503 202.702 334.487 334.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000256 1024 185 1032 51968 6.17962 3.38195 60.4446 103.795 173.929 174.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000512 512 260 720 33152 1.15363 0.825344 12.5222 26.1316 40.7336 40.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 6.4e-05 1024 120 1200 186368 39.4068 13.2339 266.185 404.482 723.526 723.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 0.001024 4096 310 528 17248 2.70522 30.6934 103.795 137.238 137.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 6.4e-05 2048 400 1104 193536 70.3643 27.9245 501.93 827.517 1427.92 1428.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 3.2e-05 512 100 360 604800 22.6306 13.3873 184.519 419.009 639.715 639.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 6.4e-05 2048 70 936 240000 54.67 28.3955 771.564 835.291 1690.08 1690.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000512 512 240 264 27840 1.67869 0.925696 6.60218 49.9491 59.2856 59.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000128 4096 450 14208 140760 28.4228 9834.29 838.683 10701.5 10701.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.000128 512 120 1536 149760 4.44493 3.76419 180.173 202.777 391.26 391.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000256 1024 185 1032 51840 6.28026 3.41402 87.8293 104.675 202.33 202.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000512 512 260 720 34080 1.15478 0.831168 18.873 26.3158 47.2784 47.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 6.4e-05 1024 120 1200 192000 39.9105 13.3405 401.801 412.613 867.894 868.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 0.001024 4096 310 528 17520 2.72013 45.9076 104.786 153.457 153.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 6.4e-05 2048 400 1104 195840 71.152 28.3242 743.384 835.309 1678.35 1678.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 3.2e-05 512 100 360 602880 22.5024 13.3468 120.318 417.758 574.086 574.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 6.4e-05 2048 70 936 238080 54.9015 28.3396 494.632 835.519 1413.55 1413.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000512 512 240 264 26880 1.70413 0.929152 4.49085 50.0242 57.2765 57.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000128 4096 450 14208 140640 28.4301 6339.17 838.58 7206.23 7206.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.000128 512 120 1536 148800 4.42883 3.76013 117.691 203.072 329.058 329.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000256 1024 185 1032 49920 6.24666 3.37475 54.8295 103.534 168.109 168.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000512 512 260 720 33600 1.14413 0.820768 12.1562 26.0721 40.2898 40.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 6.4e-05 1024 120 1200 184320 41.027 13.3325 248.881 412.723 716.173 716.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 0.001024 4096 310 528 17280 2.71139 29.5961 104.119 136.472 136.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 6.4e-05 2048 400 1104 192000 70.4483 27.9307 469.276 825.314 1393.16 1393.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 3.2e-05 512 100 360 604160 22.5921 13.3703 177.432 419.487 633.05 633.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 6.4e-05 2048 70 936 239616 54.5973 28.2843 734.86 836.103 1654.01 1654.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000512 512 240 264 28672 1.68662 0.938016 6.5503 51.3488 60.6566 60.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000128 4096 450 14208 140672 28.4173 9392.42 838.347 10259.2 10259.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.000128 512 120 1536 149504 4.41866 3.75603 171.951 202.557 382.785 382.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000256 1024 185 1032 52224 6.25187 3.40992 84.1903 104.786 198.768 198.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000512 512 260 720 33792 1.15171 0.833536 17.7504 26.3496 46.1871 46.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 6.4e-05 1024 120 1200 196608 40.0077 13.5828 392.939 418.231 864.98 865.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 0.001024 4096 310 528 17536 2.72147 43.9223 104.915 151.601 151.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 6.4e-05 2048 400 1104 196608 70.7113 28.3452 712.471 836.101 1647.83 1647.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 3.2e-05 512 100 360 602112 22.5868 13.3458 119.263 417.808 573.165 573.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 6.4e-05 2048 70 936 237568 54.9302 28.2767 493.373 835.615 1412.35 1412.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.000512 512 240 264 26624 1.62598 0.878368 4.21616 47.9905 54.8377 54.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000128 4096 450 14208 140544 28.4176 6410.26 842.226 7280.96 7281.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.000128 512 120 1536 149504 4.42298 3.7575 118.362 202.79 329.43 329.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000256 1024 185 1032 51200 6.29133 3.40982 56.3712 104.854 171.055 171.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000512 512 260 720 32768 1.13558 0.807424 11.9329 25.7231 39.6978 39.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 6.4e-05 1024 120 1200 196608 39.9949 13.4899 266.463 417.985 738.149 738.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 0.001024 4096 310 528 17408 2.72419 29.7632 104.825 137.355 137.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 6.4e-05 2048 400 1104 196608 70.7581 28.2663 482.825 835.725 1417.76 1417.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 3.2e-05 512 100 350 606720 22.4876 13.3755 138.022 419.412 593.465 593.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 6.4e-05 2048 70 925 241152 54.6742 28.3977 981.28 838.58 1903.1 1903.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 990 0.000512 512 240 275 28416 1.68192 0.933824 10.3396 51.2862 64.3734 64.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 0.000128 4096 450 14225 140832 28.4426 7701.88 838.951 8569.33 8569.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1670 0.000128 512 120 1525 150272 4.42957 3.7575 140.23 202.842 351.359 351.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000256 1024 185 1025 53504 6.2087 3.4168 69.7705 104.993 184.518 184.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 0.000512 512 260 725 33920 1.1505 0.831488 14.3385 26.2874 42.7095 42.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 6.4e-05 1024 120 1200 194560 40.262 13.486 314.571 418.084 786.624 786.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 0.001024 4096 310 525 17632 2.72758 34.9615 104.865 142.597 142.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 6.4e-05 2048 400 1125 198656 70.659 28.3332 1102.44 838.582 2040.21 2040.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 3.2e-05 512 100 350 606720 22.6235 16.2966 125.314 419.334 583.734 583.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 6.4e-05 2048 70 925 241280 54.8132 28.3699 534.792 838.409 1456.55 1456.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 990 0.000512 512 240 275 28160 1.68918 0.93184 4.68554 50.1031 57.5405 57.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000128 4096 450 14225 140840 28.4413 6936.18 838.718 7803.39 7803.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.000128 512 120 1525 150240 4.44685 3.76294 125.783 202.83 336.927 337.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000256 1024 185 1025 53440 6.25261 3.42758 62.271 104.987 177.068 177.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000512 512 260 725 33920 1.15344 0.826944 12.9089 26.2707 41.2585 41.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 6.4e-05 1024 120 1200 194560 40.6129 13.5389 283.014 419.389 756.768 756.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 0.001024 4096 310 525 17640 2.74022 31.4314 104.926 139.142 139.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 6.4e-05 2048 400 1125 198400 70.8779 28.3689 538.225 838.508 1476.18 1476.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 3.2e-05 512 100 350 606720 22.5587 13.3902 81.4316 419.402 536.956 537.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 6.4e-05 2048 70 925 240640 54.8615 28.339 810.564 838.604 1732.54 1732.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 990 0.000512 512 240 275 27520 1.68157 0.924864 8.80458 49.9217 61.461 61.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 0.000128 4096 450 14225 140800 28.4475 4472.01 838.763 5339.27 5339.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1670 0.000128 512 120 1525 150080 4.44099 3.76218 81.6153 202.942 292.862 292.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000256 1024 185 1025 52480 6.20045 3.39085 39.8478 104.193 153.763 153.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 0.000512 512 260 725 33600 1.15536 0.825088 8.42634 26.183 36.6921 36.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 6.4e-05 1024 120 1200 194560 40.5406 13.522 182.728 420.475 657.479 657.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 0.001024 4096 310 525 17600 2.73408 20.4554 104.933 128.168 128.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 6.4e-05 2048 400 1125 197120 71.3392 28.3316 943.598 838.688 1882.16 1882.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 3.2e-05 512 100 350 606720 22.5178 13.3881 132.066 419.214 587.349 587.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 6.4e-05 2048 70 925 240384 54.7119 28.3834 562.914 837.143 1483.31 1483.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.000512 512 240 275 28416 1.67533 0.928128 5.10528 50.1547 57.9951 58.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000128 4096 450 14225 140832 28.4522 7390.9 838.841 8258.25 8258.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.000128 512 120 1525 150144 4.43792 3.76272 135.017 202.798 346.119 346.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000256 1024 185 1025 53376 6.21274 3.42016 66.4644 104.847 181.077 181.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000512 512 260 725 33984 1.15059 0.830176 13.8688 26.3403 42.2881 42.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 6.4e-05 1024 120 1200 193536 40.2449 13.4614 300.464 416.701 771.089 771.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 0.001024 4096 310 525 17616 2.72998 33.5544 104.848 141.176 141.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 6.4e-05 2048 400 1125 198144 70.785 28.3885 569.787 837.344 1506.5 1506.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 3.2e-05 512 100 350 605184 22.4958 13.3673 85.5989 418.277 539.897 540.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 520 6.4e-05 2048 70 925 239616 54.7669 28.375 366.653 836.384 1286.35 1286.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 990 0.000512 512 240 275 27648 1.68707 0.924288 3.3511 49.9036 55.9967 56.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 0.000128 4096 450 14225 140736 28.4137 4779.13 837.678 5645.28 5645.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.000128 512 120 1525 149760 4.42528 3.76032 87.2542 202.904 298.442 298.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000256 1024 185 1025 52992 6.18442 3.40346 42.9256 104.271 156.912 157.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000512 512 260 725 33792 1.14886 0.831008 9.07926 26.2124 37.3709 37.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 6.4e-05 1024 120 1200 190464 40.0158 13.3181 190.304 412.324 656.18 656.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 0.001024 4096 310 525 17568 2.72998 21.803 104.736 129.312 129.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 6.4e-05 2048 400 1125 196608 70.3555 28.2112 365.438 832.27 1296.47 1296.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 3.2e-05 512 100 350 606592 22.5632 13.4008 144.322 418.952 599.406 599.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 6.4e-05 2048 70 925 241024 54.652 28.3485 608.691 836.467 1528.32 1528.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.000512 512 240 275 28224 1.69494 0.936576 5.58195 51.3229 59.6709 59.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000128 4096 450 14225 140784 28.4184 7902.88 837.97 8769.33 8769.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.000128 512 120 1525 150080 4.44374 3.77139 144.757 202.734 355.811 355.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000256 1024 185 1025 53312 6.2463 3.4153 71.3183 104.754 185.864 185.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000512 512 260 725 34048 1.15584 0.833632 15.0445 26.3201 43.454 43.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 6.4e-05 1024 120 1200 193536 40.6689 13.6294 319.547 418.417 792.478 792.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 0.001024 4096 310 525 17584 2.72794 36.0978 104.63 143.497 143.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 6.4e-05 2048 400 1125 197120 71.1167 28.4368 607.398 836.464 1543.61 1543.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 3.2e-05 512 100 350 605696 22.5371 13.3785 91.8357 418.744 546.667 546.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 6.4e-05 2048 70 925 240128 54.7645 28.3625 390.326 837.327 1310.95 1311.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 990 0.000512 512 240 275 27776 1.68214 0.92368 3.64416 50.0293 56.406 56.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000128 4096 450 14225 140672 28.4199 4985.84 838.327 5852.64 5852.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.000128 512 120 1525 149632 4.42979 3.76493 91.7936 202.719 302.809 302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000256 1024 185 1025 52864 6.23555 3.41606 45.1909 104.918 159.891 160.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000512 512 260 725 33600 1.14467 0.821344 9.53424 26.0771 37.6788 37.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 6.4e-05 1024 120 1200 186368 40.9322 13.3621 196.15 414.061 664.72 664.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 0.001024 4096 310 525 17472 2.7159 23.1052 104.419 130.285 130.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 6.4e-05 2048 400 1125 197120 70.9332 28.2969 389.508 837.334 1326.26 1326.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 3.2e-05 512 100 350 606208 22.5229 13.3734 149.8 419.122 604.984 605.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 6.4e-05 2048 70 925 240640 54.6607 28.3566 633.57 838.005 1554.76 1554.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.000512 512 240 275 28160 1.69245 0.937984 5.67626 51.2852 59.7236 59.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000128 4096 450 14225 140800 28.429 7910.61 838.113 8777.2 8777.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.000128 512 120 1525 150272 4.43626 3.75382 143.653 202.79 354.734 354.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000256 1024 185 1025 53248 6.20262 3.40832 74.1758 104.616 188.528 188.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000512 512 260 725 33792 1.15418 0.82944 15.4173 26.2873 43.7886 43.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 6.4e-05 1024 120 1200 192512 40.5783 13.5004 329.685 417.867 801.842 802.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 0.001024 4096 310 525 17600 2.72995 37.4825 104.779 145.033 145.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 6.4e-05 2048 400 1125 196608 70.7554 28.2726 630.969 839.769 1569.96 1570.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 3.2e-05 512 100 350 606208 22.5207 13.3735 100.531 419.148 555.737 555.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 6.4e-05 2048 70 925 239616 54.6349 28.2993 424.428 835.419 1342.94 1343.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.000512 512 240 275 27648 1.71747 0.93584 3.78717 51.3288 57.9009 58.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000128 4096 450 14225 140672 28.4161 5001.01 837.751 5867.23 5867.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.000128 512 120 1525 149504 4.42029 3.75776 92.0608 202.479 302.82 302.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000256 1024 185 1025 53248 6.20499 3.4113 49.022 104.695 163.462 163.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000512 512 260 725 33792 1.15837 0.833408 10.3016 26.3255 38.7183 38.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 6.4e-05 1024 120 1200 188416 41.3047 13.485 211.881 417.951 684.837 685.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 0.001024 4096 310 525 17536 2.72266 24.9262 104.777 132.47 132.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 6.4e-05 2048 400 1125 196608 70.7333 28.3054 421.22 837.82 1358.27 1358.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 3.2e-05 512 100 350 605952 22.6204 13.4001 157.149 418.84 612.179 612.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 6.4e-05 2048 70 925 240768 54.8107 28.357 666.021 837.463 1586.81 1586.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.000512 512 240 275 28224 1.67734 0.925696 6.02214 50.0905 58.8423 58.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000128 4096 450 14225 140760 28.4242 8739.42 837.994 9605.88 9605.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.000128 512 120 1525 150048 4.43616 3.75984 158.621 205.313 372.231 372.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000256 1024 185 1025 52992 6.22829 3.41136 78.2339 104.509 192.519 192.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000512 512 260 725 33984 1.15338 0.826784 16.6029 26.2636 44.9466 45.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 6.4e-05 1024 120 1200 188928 40.6684 13.3997 346.121 418.552 818.954 819.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 0.001024 4096 310 525 17568 2.72416 40.126 104.624 147.517 147.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 6.4e-05 2048 400 1125 195840 71.0881 28.3072 665.425 834.39 1606.07 1606.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 3.2e-05 512 100 350 605952 22.5418 13.3877 113.462 419.271 568.824 568.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 6.4e-05 2048 70 925 239616 54.5958 28.307 479.023 835.318 1397.41 1397.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.000512 512 240 275 27648 1.66259 0.917088 4.42096 49.734 56.8622 56.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000128 4096 450 14225 140688 28.4184 6238.81 838.541 7105.83 7105.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.000128 512 120 1525 149760 4.44099 3.76621 113.722 202.874 324.91 325.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000256 1024 185 1025 51840 6.19632 3.3864 55.4658 103.931 169.109 169.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000512 512 260 725 33408 1.15059 0.82496 11.8514 26.1386 40.0656 40.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 6.4e-05 1024 120 1200 184320 40.4153 13.2608 243.642 408.567 706.099 706.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 0.001024 4096 310 525 17424 2.71622 28.9337 104.33 136.026 136.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 6.4e-05 2048 400 1125 193536 70.6094 28.0366 472.083 834.285 1405.21 1405.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 3.2e-05 512 100 350 606720 22.4999 13.3874 153.062 419.044 608.16 608.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 6.4e-05 2048 70 925 240640 54.7074 28.4692 646.982 838.015 1568.33 1568.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000512 512 240 275 27520 1.67978 0.9248 5.67872 49.9404 58.3457 58.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000128 4096 450 14225 140800 28.4443 8472.57 838.15 9339.22 9339.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.000128 512 120 1525 150080 4.43565 3.76195 153.825 202.776 364.895 364.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000256 1024 185 1025 52480 6.20374 3.39104 75.9923 104.103 189.817 189.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000512 512 260 725 33600 1.14915 0.825984 16.012 26.1597 44.2473 44.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 6.4e-05 1024 120 1200 194560 40.5157 13.5271 346.029 419.235 819.519 819.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 0.001024 4096 310 525 17600 2.73488 38.936 104.844 146.556 146.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 6.4e-05 2048 400 1125 197120 71.0042 28.3611 650.933 837.966 1588.45 1588.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 3.2e-05 512 100 350 606720 22.4776 13.3774 108.638 419.106 563.768 563.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 6.4e-05 2048 70 925 240640 54.6202 28.3668 457.969 838.121 1379.24 1379.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.000512 512 240 275 26880 1.70035 0.925696 4.15427 49.9511 56.8578 56.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000128 4096 450 14225 140640 28.4131 5920.86 837.63 6786.95 6786.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.000128 512 120 1525 149120 4.4151 3.75978 107.728 202.403 318.409 318.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000256 1024 185 1025 51200 6.17696 3.36986 52.2253 103.356 165.257 165.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000512 512 260 725 33280 1.14461 0.818592 11.1946 25.9993 39.2555 39.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 6.4e-05 1024 120 1200 184320 40.9647 13.7528 231.873 412.387 699.195 699.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 0.001024 4096 310 525 17440 2.71565 27.4144 104.421 134.593 134.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 6.4e-05 2048 400 1125 194560 71.5203 28.2892 452.399 842.228 1394.63 1394.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 3.2e-05 512 100 350 605184 22.4943 13.3617 188.292 418.38 642.69 642.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 6.4e-05 2048 70 925 239616 54.7215 28.2829 788.897 836.564 1708.63 1708.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.000512 512 240 275 27648 1.67981 0.9216 7.40886 49.9076 60.0478 60.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000128 4096 450 14225 140736 28.4079 10264.2 837.802 11130.5 11130.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.000128 512 120 1525 149760 4.41971 3.7559 188.209 202.621 399.11 399.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000256 1024 185 1025 52992 6.17904 3.40582 92.9251 104.297 206.941 207.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000512 512 260 725 33792 1.15078 0.828928 19.6647 26.2122 47.9579 48.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 6.4e-05 1024 120 1200 190464 40.0134 13.3158 412.526 412.286 878.359 878.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 0.001024 4096 310 525 17568 2.72829 47.311 104.761 154.846 154.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 6.4e-05 2048 400 1125 196608 70.3158 28.1674 790.068 834.78 1723.52 1723.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 3.2e-05 512 100 350 605184 22.5177 13.3597 126.069 418.503 580.615 580.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 6.4e-05 2048 70 925 236544 54.871 28.1731 525.029 832.829 1441.07 1441.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.000512 512 240 275 27648 1.68176 0.924608 4.94355 49.9725 57.6537 57.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000128 4096 450 14225 140544 28.4332 6921.98 837.398 7787.86 7787.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.000128 512 120 1525 149760 4.4296 3.76403 125.857 202.702 336.855 336.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000256 1024 185 1025 52224 6.13712 3.36854 61.7835 103.408 174.826 174.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000512 512 260 725 33024 1.1488 0.81856 13.0571 26.0263 41.1495 41.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 6.4e-05 1024 120 1200 184320 41.0114 13.3161 268.999 412.494 736.033 736.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 0.001024 4096 310 525 17472 2.73238 32.1823 104.776 139.734 139.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 6.4e-05 2048 400 1125 190464 70.8144 28.0044 515.56 824.602 1439.17 1439.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 3.2e-05 512 100 350 604800 22.6352 13.4036 187.849 419.033 643.084 643.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 6.4e-05 2048 70 925 240000 54.9264 28.3873 790.513 837.897 1711.89 1712.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000512 512 240 275 28000 1.67421 0.9216 7.60035 49.9316 60.2601 60.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000128 4096 450 14225 140700 28.4099 10323.6 838.418 11190.5 11190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.000128 512 120 1525 150000 4.44528 3.76832 189.438 202.783 400.535 400.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000256 1024 185 1025 52800 6.22685 3.41136 92.5138 104.442 206.727 206.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000512 512 260 725 33600 1.15962 0.82704 19.6543 26.2511 47.9906 48.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 6.4e-05 1024 120 1200 185600 40.9312 13.3512 402.029 412.872 869.401 869.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 0.001024 4096 310 525 17500 2.71629 47.4416 104.516 154.718 154.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 6.4e-05 2048 400 1125 195200 71.0908 28.2448 786.067 833.605 1719.19 1719.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 3.2e-05 512 100 350 604800 22.6204 13.3918 126.277 419.101 581.564 581.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 6.4e-05 2048 70 925 236800 55.0546 28.259 525.526 833.86 1442.87 1443.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000512 512 240 275 27200 1.69782 0.926912 4.79299 50.0133 57.5646 57.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000128 4096 450 14225 140600 28.4033 6924.97 838.414 7791.84 7791.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.000128 512 120 1525 149600 4.4447 3.76989 125.624 202.847 336.792 336.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000256 1024 185 1025 51200 6.20966 3.37328 60.61 103.504 173.832 173.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000512 512 260 725 32800 1.15334 0.820928 13.0343 26.0538 41.164 41.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 6.4e-05 1024 120 1200 179200 41.8916 13.3469 259.612 412.825 727.902 728.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 0.001024 4096 310 525 17400 2.71571 31.8652 104.515 139.139 139.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 6.4e-05 2048 400 1125 192000 70.5786 28.0166 518.911 825.274 1442.98 1443.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 3.2e-05 512 100 350 605696 22.5081 13.3678 181.446 418.312 635.798 635.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 6.4e-05 2048 70 925 240128 54.7453 28.3361 766.986 836.474 1686.7 1686.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.000512 512 240 275 27776 1.68275 0.926016 6.97574 50.0014 59.713 59.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000128 4096 450 14225 140672 28.4217 9947.01 837.411 10812.9 10812.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.000128 512 120 1525 149632 4.43162 3.76422 182.551 202.621 393.47 393.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000256 1024 185 1025 52864 6.22688 3.41232 90.0794 104.812 204.661 204.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000512 512 260 725 33600 1.1463 0.821344 18.9207 26.0488 47.0397 47.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 6.4e-05 1024 120 1200 186368 40.9137 13.3562 393.933 413.608 862.032 862.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 0.001024 4096 310 525 17472 2.71974 45.8055 104.313 152.882 152.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 6.4e-05 2048 400 1125 197120 70.9322 28.3197 770.893 836.481 1706.81 1706.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 3.2e-05 512 100 350 605696 22.4813 13.3591 120.451 422.477 578.929 579.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 6.4e-05 2048 70 925 240128 54.6397 28.3676 504.212 844.955 1432.34 1432.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.000512 512 240 275 26880 1.65638 0.901664 4.56714 49.7174 56.9702 57.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000128 4096 450 14225 140448 28.4224 6493.1 844.987 7366.56 7366.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.000128 512 120 1525 149632 4.42493 3.75603 119.212 204.718 332.213 332.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000256 1024 185 1025 51968 6.18106 3.37942 58.2767 104.776 172.744 172.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000512 512 260 725 33152 1.15325 0.82384 12.289 26.3743 40.7383 40.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 6.4e-05 1024 120 1200 172032 41.6144 13.2301 237.415 408.073 700.548 700.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 0.001024 4096 310 525 17248 2.69926 29.6652 104.725 137.132 137.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 6.4e-05 2048 400 1125 193536 70.3887 27.927 495.833 839.154 1433.49 1433.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 3.2e-05 512 100 350 604800 22.6151 13.3898 177.223 418.72 632.111 632.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 6.4e-05 2048 70 925 240000 54.66 28.3526 742.81 834.734 1660.71 1660.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000512 512 240 275 27840 1.67702 0.92576 6.68813 49.9273 59.3478 59.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000128 4096 450 14225 140760 28.4389 9626.53 838.215 10493.2 10493.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.000128 512 120 1525 149760 4.44877 3.76627 175.792 202.718 386.826 386.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000256 1024 185 1025 52800 6.248 3.41648 87.333 104.606 201.729 201.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000512 512 260 725 33600 1.15565 0.831488 18.4364 26.3036 46.8249 46.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 6.4e-05 1024 120 1200 184320 41.0882 13.3516 376.145 412.491 843.29 843.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 0.001024 4096 310 525 17520 2.72486 44.8418 104.65 152.26 152.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 6.4e-05 2048 400 1125 195840 71.1381 28.3607 740.589 837.095 1677.37 1677.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 3.2e-05 512 100 350 602880 22.5175 13.3543 117.389 417.44 570.865 571.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 6.4e-05 2048 70 925 238080 54.899 28.3566 490.996 835.075 1409.49 1409.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000512 512 240 275 26880 1.70582 0.928512 4.7215 50.0538 57.5398 57.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000128 4096 450 14225 140640 28.435 6434.05 838.121 7300.65 7300.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.000128 512 120 1525 148800 4.42646 3.76771 118.08 202.472 328.847 328.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000256 1024 185 1025 51840 6.17206 3.37306 57.434 103.457 170.56 170.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000512 512 260 725 32640 1.15037 0.82368 12.0843 26.0754 40.2325 40.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 6.4e-05 1024 120 1200 184320 41.0468 13.3337 251.374 412.487 718.453 718.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 0.001024 4096 310 525 17280 2.71299 29.5919 104.002 136.349 136.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 6.4e-05 2048 400 1125 192000 70.429 28.0225 484.347 824.729 1407.72 1407.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 3.2e-05 512 100 350 606208 22.5332 13.3697 169.846 419.43 625.342 625.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 6.4e-05 2048 70 925 239616 54.5944 28.2957 708.087 836.002 1627.14 1627.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.000512 512 240 275 27648 1.71427 0.940032 6.38736 51.3476 60.5172 60.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000128 4096 450 14225 140672 28.4204 9225.75 838.342 10092.6 10092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.000128 512 120 1525 149504 4.42243 3.75325 169.71 202.554 380.539 380.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000256 1024 185 1025 53248 6.20125 3.40787 84.0691 104.777 198.582 198.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000512 512 260 725 33792 1.15536 0.8336 17.7449 26.3435 46.1779 46.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 6.4e-05 1024 120 1200 188416 41.3064 13.4883 366.101 418.202 839.307 839.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 0.001024 4096 310 525 17536 2.72582 42.6391 104.85 150.259 150.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 6.4e-05 2048 400 1125 196608 70.7292 28.2764 709.448 839.841 1648.48 1648.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 3.2e-05 512 100 350 602112 22.5886 13.3427 118.975 418.146 573.216 573.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 6.4e-05 2048 70 925 237568 54.9628 28.2681 499.09 836.313 1418.79 1418.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.000512 512 240 275 24576 1.67914 0.878624 4.2201 47.9594 54.8655 54.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000128 4096 450 14225 140544 28.4168 6598.4 838.314 7465.18 7465.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.000128 512 120 1525 149504 4.41994 3.76218 119.775 202.638 330.7 330.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000256 1024 185 1025 53248 6.21958 3.4096 59.5118 104.938 174.211 174.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000512 512 260 725 32768 1.13811 0.812064 12.3249 25.7405 40.1117 40.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 6.4e-05 1024 120 1200 180224 42.6164 13.498 248.521 418.269 723.141 723.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 0.001024 4096 310 525 17408 2.7247 30.165 104.845 137.777 137.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 6.4e-05 2048 400 1125 196608 70.7724 28.4349 505.532 836.427 1441.35 1441.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 3.2e-05 512 100 352 604672 22.5747 13.3787 122.947 419.324 578.396 578.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 6.4e-05 2048 70 928 240128 54.8626 28.5 831.325 838.389 1753.24 1753.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 990 0.000512 512 240 288 28928 1.67126 0.935936 9.0192 51.2808 63.0339 63.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 0.000128 4096 450 14208 140864 28.4504 6741.26 838.732 7608.49 7608.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1670 0.000128 512 120 1536 150272 4.42518 3.76218 123.51 202.816 334.617 334.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000256 1024 185 1024 53248 6.22483 3.41795 60.0349 104.977 174.785 174.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 0.000512 512 260 736 33792 1.1537 0.831488 12.7806 26.2782 41.1402 41.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 6.4e-05 1024 120 1184 196608 39.9894 13.4879 275.974 418.011 747.68 747.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 0.001024 4096 310 544 17568 2.72589 31.6662 104.857 139.291 139.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 6.4e-05 2048 400 1120 200704 70.3743 28.3813 929.96 838.499 1867.41 1867.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 3.2e-05 512 100 352 604160 22.6336 13.3781 80.7403 419.046 535.972 536.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 6.4e-05 2048 70 928 239616 55.1909 28.3272 946.153 837.86 1867.7 1867.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 990 0.000512 512 240 288 28672 1.67837 0.935936 8.90026 51.289 62.9387 63.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 0.000128 4096 450 14208 140800 28.4359 4340.06 837.936 5206.48 5206.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1670 0.000128 512 120 1536 150272 4.43238 3.76547 79.8986 202.757 290.958 291.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000256 1024 185 1024 52736 6.23126 3.40381 38.7088 104.595 153.073 153.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 0.000512 512 260 736 33792 1.15731 0.830432 8.38013 26.2808 36.7478 36.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 6.4e-05 1024 120 1184 196608 40.023 13.9734 177.481 417.777 649.471 649.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 0.001024 4096 310 544 17536 2.7264 20.6428 104.779 128.19 128.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 6.4e-05 2048 400 1120 198656 70.6636 28.3768 908.109 835.122 1842.47 1842.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 3.2e-05 512 100 352 604800 22.6707 13.4042 126.259 419.429 581.924 582.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 6.4e-05 2048 70 928 240000 55.0124 28.3596 533.477 838.613 1455.62 1455.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 990 0.000512 512 240 288 28800 1.6791 0.937344 5.06582 50.1531 57.968 58.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000128 4096 450 14208 140840 28.4319 6916.6 838.846 7783.93 7783.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.000128 512 120 1536 150240 4.4528 3.76678 127.294 202.834 338.451 338.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000256 1024 185 1024 53120 6.26157 3.42493 61.6135 105.011 176.442 176.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000512 512 260 736 33760 1.15232 0.830016 13.1349 26.2725 41.4926 41.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 6.4e-05 1024 120 1184 197120 40.2215 13.5225 283.21 419.497 756.669 756.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 0.001024 4096 310 544 17560 2.72522 32.2747 107.414 142.456 142.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 6.4e-05 2048 400 1120 199680 70.614 28.3498 539.02 838.722 1489.28 1489.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 3.2e-05 512 100 352 604160 22.633 13.3874 81.7447 419.457 537.386 537.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 6.4e-05 2048 70 928 239360 55.0067 28.3429 810.402 838.691 1732.61 1732.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 990 0.000512 512 240 288 28160 1.66173 0.923648 9.30877 49.9194 61.942 62.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 0.000128 4096 450 14208 140800 28.441 4455.62 838.845 5322.96 5323.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 0.000128 512 120 1536 150080 4.43603 3.76678 82.2337 202.861 293.399 293.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000256 1024 185 1024 52480 6.19862 3.38877 39.3558 104.202 153.274 153.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 0.000512 512 260 736 33600 1.15395 0.82432 8.61648 26.1844 36.8772 36.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 6.4e-05 1024 120 1184 194560 40.5353 13.512 179.779 419.65 653.698 653.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 0.001024 4096 310 544 17520 2.72608 20.9708 104.88 128.619 128.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 6.4e-05 2048 400 1120 199680 70.6993 28.3177 952.751 838.721 1890.68 1890.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 3.2e-05 512 100 352 604416 22.625 13.3811 138.061 419.208 593.443 593.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 6.4e-05 2048 70 928 239616 54.839 28.3587 572.083 837.151 1492.6 1492.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 0.000512 512 240 288 28800 1.66867 0.928448 5.5776 50.1558 58.4604 58.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000128 4096 450 14208 140832 28.4348 7470.26 838.728 8337.47 8337.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.000128 512 120 1536 150144 4.42378 3.76627 136.848 202.794 347.937 348.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000256 1024 185 1024 52992 6.2305 3.41811 66.3428 108.113 184.234 184.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000512 512 260 736 33792 1.15389 0.834624 14.3849 26.3364 42.812 42.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 6.4e-05 1024 120 1184 193536 40.249 13.4492 299.409 416.701 770.031 770.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 0.001024 4096 310 544 17568 2.73085 35.4274 104.953 143.156 143.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 6.4e-05 2048 400 1120 199680 70.2988 28.347 582.434 837.164 1518.44 1518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 3.2e-05 512 100 352 603648 22.5606 13.3558 89.7574 418.381 544.21 544.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 6.4e-05 2048 70 928 239616 54.7455 28.3181 369.566 836.582 1289.37 1289.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 990 0.000512 512 240 288 28416 1.66787 0.925696 3.68915 49.9094 56.3198 56.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000128 4096 450 14208 140736 28.4191 4752.57 837.781 5618.82 5618.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.000128 512 120 1536 149760 4.42349 3.75843 89.2945 202.619 300.193 300.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000256 1024 185 1024 52224 6.20141 3.39763 42.6546 104.295 156.676 156.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000512 512 260 736 33408 1.15718 0.827552 9.40038 26.2131 37.7013 37.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 6.4e-05 1024 120 1184 190464 40.0133 14.0838 190.866 412.451 657.627 657.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 0.001024 4096 310 544 17472 2.7177 22.8562 104.608 130.224 130.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 6.4e-05 2048 400 1120 196608 70.3342 28.1887 367.011 833.892 1299.61 1299.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 3.2e-05 512 100 352 604800 22.6743 13.4042 136.595 419.351 592.201 592.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 6.4e-05 2048 70 928 239232 55.0812 28.3551 566.893 837.267 1487.76 1487.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.000512 512 240 288 29120 1.67805 0.935936 5.40038 51.343 59.4877 59.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 0.000128 4096 450 14208 140840 28.4394 7311.92 838.916 8179.32 8179.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.000128 512 120 1536 150080 4.44614 3.76832 133.126 202.831 344.277 344.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000256 1024 185 1024 52864 6.24944 3.41414 65.6837 104.859 180.335 180.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000512 512 260 736 33824 1.1593 0.831488 14.118 26.3445 42.5565 42.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 6.4e-05 1024 120 1184 197120 40.1543 13.6383 301.65 427.163 782.823 782.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 0.001024 4096 310 544 17528 2.72701 34.9696 112.587 150.325 150.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 6.4e-05 2048 400 1120 198912 70.7278 28.3361 571.34 837.386 1507.99 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 3.2e-05 512 100 352 603904 22.5919 13.374 88.3522 418.789 543.269 543.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 6.4e-05 2048 70 928 238336 54.9892 28.3382 366.981 837.405 1287.87 1287.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 0.000512 512 240 288 28672 1.65818 0.925088 3.56589 50.0231 56.3026 56.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000128 4096 450 14208 140784 28.4345 4696.72 838.857 5564.05 5564.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.000128 512 120 1536 149632 4.43661 3.76013 86.7332 202.72 297.746 297.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000256 1024 185 1024 52864 6.23059 3.41728 42.4441 104.933 157.153 157.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000512 512 260 736 33152 1.14954 0.82016 9.08256 26.078 37.2333 37.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 6.4e-05 1024 120 1184 193536 39.7584 13.3571 189.53 414.132 656.988 657.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 0.001024 4096 310 544 17472 2.71952 22.2948 104.798 129.855 129.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 6.4e-05 2048 400 1120 197120 70.9375 28.3075 366.659 837.432 1303.53 1303.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 3.2e-05 512 100 352 602112 22.7023 13.3916 72.9226 418.778 527.963 528.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 6.4e-05 2048 70 928 239232 55.1264 28.4191 305.526 837.466 1226.7 1226.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 990 0.000512 512 240 288 26880 1.65872 0.899232 2.98128 49.4623 55.1315 55.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000128 4096 450 14208 140616 28.4197 3861.4 838.302 4728.17 4728.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.000128 512 120 1536 149856 4.44144 3.76477 71.4432 202.751 282.499 282.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000256 1024 185 1024 52416 6.28224 3.42502 34.6591 105.669 150.162 150.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000512 512 260 736 32928 1.15485 0.818848 7.43933 25.9626 35.4784 35.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 6.4e-05 1024 120 1184 193536 40.6638 13.527 156.523 418.952 629.879 630.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 0.001024 4096 310 544 17304 2.71094 18.3482 104.178 125.279 125.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 6.4e-05 2048 400 1120 198912 70.734 28.3286 306.819 837.688 1243.75 1243.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 3.2e-05 512 100 352 604160 22.6252 13.3693 138.491 419.055 593.705 593.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 6.4e-05 2048 70 928 239616 54.8609 28.3227 579.648 837.886 1500.88 1501.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.000512 512 240 288 28672 1.68138 0.93792 5.5311 51.2816 59.562 59.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000128 4096 450 14208 140800 28.4242 7086.6 837.985 7953.06 7953.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.000128 512 120 1536 150272 4.43024 3.76454 130.992 202.757 342.045 342.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000256 1024 185 1024 52736 6.22813 3.40787 65.665 104.598 180.023 180.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000512 512 260 736 33792 1.15094 0.829408 14.2124 26.2875 42.586 42.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 6.4e-05 1024 120 1184 196608 40.004 13.4799 301.66 417.752 773.11 773.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 0.001024 4096 310 544 17536 2.72998 35.0595 104.859 142.689 142.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 6.4e-05 2048 400 1120 198656 70.3372 28.2692 581.8 835.156 1515.76 1515.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 3.2e-05 512 100 352 604160 22.6093 13.3759 95.0427 419.368 550.556 550.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 6.4e-05 2048 70 928 237568 54.9064 28.3058 392.265 835.838 1311.47 1311.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.000512 512 240 288 28672 1.68384 0.937984 3.89616 51.3455 57.9917 58.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000128 4096 450 14208 140672 28.4147 4529.41 838.087 5395.96 5396.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.000128 512 120 1536 149504 4.42429 3.75808 84.1431 202.532 294.962 295.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000256 1024 185 1024 52224 6.25411 3.41536 43.9314 104.752 158.478 158.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000512 512 260 736 33792 1.15594 0.832448 9.70854 26.3391 38.1386 38.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 6.4e-05 1024 120 1184 196608 40.0115 16.0878 200.637 418.155 675.106 675.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 0.001024 4096 310 544 17408 2.71578 23.552 104.496 130.809 130.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 6.4e-05 2048 400 1120 196608 70.73 28.2542 388.486 835.847 1323.5 1323.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 3.2e-05 512 100 352 602112 22.6145 13.3601 78.5654 422.549 537.248 537.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 6.4e-05 2048 70 928 236544 54.909 28.1764 324.472 840.873 1248.59 1248.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 0.000512 512 240 288 27648 1.68317 0.925696 3.33997 51.2678 57.3463 57.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000128 4096 450 14208 140544 28.417 3775.43 845.396 4649.29 4649.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.000128 512 120 1536 149760 4.43133 3.7552 70.4144 204.697 283.398 283.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000256 1024 185 1024 50688 6.20262 3.36941 35.6394 104.413 149.753 149.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000512 512 260 736 33024 1.15293 0.820992 8.00342 26.273 36.3554 36.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 6.4e-05 1024 120 1184 184320 41.0094 13.3151 157.128 416.442 628.107 628.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 0.001024 4096 310 544 17280 2.7136 19.6485 105.111 127.516 127.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 6.4e-05 2048 400 1120 190464 70.7781 27.8931 313.45 832.755 1245.06 1245.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 3.2e-05 512 100 352 603648 22.6781 13.398 195.937 418.866 651.043 651.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 6.4e-05 2048 70 928 239616 55.0218 28.3791 817.823 837.53 1738.92 1739.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.000512 512 240 288 28800 1.66166 0.927744 7.84346 50.0187 60.5797 60.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000128 4096 450 14208 140832 28.4342 10510 838.089 11376.6 11376.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.000128 512 120 1536 150048 4.43747 3.76218 193.653 202.725 404.675 404.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000256 1024 185 1024 52992 6.21974 3.4135 95.1011 104.52 209.38 209.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000512 512 260 736 33696 1.15488 0.830464 20.3463 26.2617 48.6951 48.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 6.4e-05 1024 120 1184 193536 39.9801 13.4856 424.795 414.253 892.725 892.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 0.001024 4096 310 544 17496 2.71955 50.0838 104.602 157.448 157.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 6.4e-05 2048 400 1120 198144 70.5361 28.3066 817.439 834.46 1750.93 1751.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 3.2e-05 512 100 352 603648 22.6305 13.3857 126.949 419.272 582.402 582.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 6.4e-05 2048 70 928 237312 54.9521 28.3034 511.645 835.335 1430.4 1430.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.000512 512 240 288 27648 1.6591 0.913856 5.05546 49.7062 57.4666 57.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000128 4096 450 14208 140688 28.4216 6809.82 838.401 7676.69 7676.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.000128 512 120 1536 149760 4.43642 3.76595 126.728 202.848 337.877 337.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000256 1024 185 1024 51840 6.19622 3.38874 59.5526 103.934 173.199 173.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000512 512 260 736 33408 1.15338 0.825344 13.3689 26.1451 41.5991 41.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 6.4e-05 1024 120 1184 184320 40.4112 13.3618 260.715 408.514 723.213 723.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 0.001024 4096 310 544 17424 2.71565 32.2284 104.694 139.68 139.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 6.4e-05 2048 400 1120 193536 70.6015 28.076 510.123 829.175 1438.16 1438.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 3.2e-05 512 100 352 601344 22.6267 13.3612 104.499 417.429 558.081 558.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 6.4e-05 2048 70 928 238464 54.9727 28.3423 424.166 834.847 1342.49 1342.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.000512 512 240 288 27648 1.67267 0.915456 4.2793 49.7331 56.7269 56.8402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000128 4096 450 14208 140616 28.4099 5573.74 837.716 6439.92 6439.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.000128 512 120 1536 149472 4.43632 3.75968 105.187 202.421 315.904 316.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000256 1024 185 1024 51840 6.28637 3.416 49.6368 104.713 164.18 164.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000512 512 260 736 32832 1.14378 0.811232 11.0609 25.7816 38.9046 38.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 6.4e-05 1024 120 1184 179712 41.2101 13.2711 209.836 408.361 672.887 673.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 0.001024 4096 310 544 17280 2.7121 26.1366 104.221 133.113 133.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 6.4e-05 2048 400 1120 193536 71.6942 28.3384 418.296 834.922 1353.44 1353.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 3.2e-05 512 100 352 604160 22.6219 13.3878 184.447 419.055 639.682 639.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 6.4e-05 2048 70 928 239360 54.8851 28.3771 758.37 837.922 1679.72 1679.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 0.000512 512 240 288 28160 1.66266 0.925696 7.5121 49.8987 60.1276 60.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000128 4096 450 14208 140800 28.4328 9896.71 837.974 10763.2 10763.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.000128 512 120 1536 150080 4.43194 3.76627 183.559 202.77 394.628 394.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000256 1024 185 1024 52480 6.19718 3.38944 87.8204 104.104 201.638 201.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000512 512 260 736 33600 1.14976 0.826112 19.2804 26.1621 47.5229 47.6142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 6.4e-05 1024 120 1184 194560 40.5097 13.5202 400.241 419.12 873.606 873.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 0.001024 4096 310 544 17520 2.72621 46.8271 104.776 154.374 154.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 6.4e-05 2048 400 1120 199680 70.3868 28.4385 769.631 837.924 1706.58 1706.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 3.2e-05 512 100 352 604160 22.5855 13.3632 124.147 419.508 579.768 579.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 6.4e-05 2048 70 928 238080 54.9598 28.3934 509.799 838.914 1432.23 1432.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.000512 512 240 288 28160 1.66899 0.9232 5.05392 49.9781 57.7509 57.8567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000128 4096 450 14208 140640 28.4288 6651.97 838.437 7518.89 7518.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.000128 512 120 1536 149120 4.41581 3.75389 120.757 202.486 331.51 331.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000256 1024 185 1024 51200 6.18269 3.3673 57.7189 103.452 170.851 170.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000512 512 260 736 33280 1.14253 0.818336 12.8436 26.0275 40.9333 41.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 6.4e-05 1024 120 1184 184320 40.9722 13.5631 252.951 412.77 720.466 720.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 0.001024 4096 310 544 17440 2.73011 31.8403 104.874 139.488 139.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 6.4e-05 2048 400 1120 199680 70.3058 28.3572 516.447 842.263 1457.56 1457.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 3.2e-05 512 100 352 599040 22.6513 13.3498 103.999 417.515 557.678 557.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 6.4e-05 2048 70 928 238080 54.9248 28.5197 426.717 835.025 1345.35 1345.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.000512 512 240 288 26880 1.70566 0.929088 4.06944 50.0053 56.839 56.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000128 4096 450 14208 140640 28.4254 5617.25 838.084 6483.8 6483.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.000128 512 120 1536 148800 4.42966 3.76154 101.633 202.453 312.379 312.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000256 1024 185 1024 51840 6.17491 3.37424 49.3672 103.483 162.527 162.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000512 512 260 736 32640 1.1575 0.822272 10.6232 26.0665 38.772 38.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 6.4e-05 1024 120 1184 184320 41.0452 13.3329 213.827 412.468 680.887 681.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 0.001024 4096 310 544 17280 2.71565 26.9835 104.364 134.105 134.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 6.4e-05 2048 400 1120 192000 70.4613 27.9684 417.212 824.909 1340.74 1340.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 3.2e-05 512 100 352 603648 22.5536 13.3692 174.422 418.281 628.785 628.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 6.4e-05 2048 70 928 239616 54.702 28.5327 723.012 836.377 1642.79 1642.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.000512 512 240 288 28416 1.65862 0.920512 6.90758 49.9001 59.5151 59.6194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000128 4096 450 14208 140736 28.4201 9327.21 837.525 10193.2 10193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.000128 512 120 1536 149760 4.42282 3.7591 170.81 202.594 381.688 381.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000256 1024 185 1024 52224 6.2055 3.40173 82.8202 104.273 196.828 196.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000512 512 260 736 33408 1.15296 0.82944 18.1375 26.2075 46.4297 46.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 6.4e-05 1024 120 1184 190464 40.0001 13.4261 373.359 421.473 848.477 848.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 0.001024 4096 310 544 17472 2.71558 44.4739 104.578 151.808 151.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 6.4e-05 2048 400 1120 196608 70.3163 28.1758 719.897 832.283 1650.86 1651.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 3.2e-05 512 100 352 602112 22.6262 13.3627 114.364 418.354 568.874 569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 6.4e-05 2048 70 928 236544 54.8645 28.2112 466.05 832.52 1381.81 1381.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.000512 512 240 288 27648 1.68195 0.927744 4.76032 49.9719 57.4684 57.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000128 4096 450 14208 140544 28.42 6087.73 837.022 6953.22 6953.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.000128 512 120 1536 149760 4.42576 3.75837 113.548 202.654 324.488 324.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000256 1024 185 1024 50688 6.20275 3.36918 53.0712 103.37 166.141 166.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000512 512 260 736 33024 1.1496 0.819296 11.9303 26.0156 40.0214 40.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 6.4e-05 1024 120 1184 184320 41.0063 13.3198 235.91 412.265 702.712 702.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 0.001024 4096 310 544 17280 2.70746 28.941 104.071 135.762 135.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 6.4e-05 2048 400 1120 190464 70.7696 27.9047 454.929 824.478 1378.27 1378.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 3.2e-05 512 100 352 599040 22.6132 13.3401 98.8845 417.543 552.546 552.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 6.4e-05 2048 70 928 235008 54.6468 28.0371 401.096 829.003 1312.94 1313.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.000512 512 240 288 25344 1.6599 0.886528 3.71264 47.9673 54.3599 54.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000128 4096 450 14208 140544 28.4102 5241.6 837.838 6107.9 6107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.000128 512 120 1536 148608 4.4241 3.75194 96.2715 202.499 307.048 307.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000256 1024 185 1024 50688 6.14317 3.33658 45.8008 102.511 157.918 158.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000512 512 260 736 32256 1.14954 0.81712 10.0118 25.8329 37.9185 38.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 6.4e-05 1024 120 1184 165888 41.0528 13.3534 184.353 396.076 635.052 635.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 0.001024 4096 310 544 17280 2.72102 24.7624 104.625 132.151 132.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 6.4e-05 2048 400 1120 184320 71.1661 27.6483 381.047 816.802 1296.85 1297.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 3.2e-05 512 100 352 603200 22.72 13.4062 172.707 418.644 627.715 627.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 6.4e-05 2048 70 928 238400 55.2121 28.3748 707.334 837.122 1628.21 1628.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.000512 512 240 288 28000 1.67536 0.921632 6.9489 49.9125 59.5881 59.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000128 4096 450 14208 140800 28.4442 9192.75 838.089 10059.3 10059.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.000128 512 120 1536 150000 4.45245 3.7633 170.957 202.686 381.958 382.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000256 1024 185 1024 52800 6.23053 3.41606 82.7084 104.35 196.834 196.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000512 512 260 736 33600 1.16042 0.827392 17.9517 26.2286 46.2674 46.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 6.4e-05 1024 120 1184 192000 39.8961 13.353 368.549 412.318 834.334 834.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 0.001024 4096 310 544 17500 2.72416 43.6868 104.78 151.235 151.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 6.4e-05 2048 400 1120 198400 70.2427 28.2644 712.107 832.841 1643.65 1643.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 3.2e-05 512 100 352 601600 22.7267 13.3919 120.193 418.706 575.18 575.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 6.4e-05 2048 70 928 236800 55.0642 28.2808 492.223 833.066 1408.8 1408.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.000512 512 240 288 27200 1.70003 0.927104 4.62195 49.98 57.3559 57.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000128 4096 450 14208 140600 28.4177 6498.16 837.512 7364.14 7364.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.000128 512 120 1536 149600 4.44621 3.76422 119.307 202.743 330.358 330.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000256 1024 185 1024 51200 6.2065 3.3767 56.2892 103.397 169.4 169.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 0.000512 512 260 736 32800 1.15629 0.81936 12.3688 26.0254 40.4734 40.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 6.4e-05 1024 120 1184 192000 39.9203 13.3549 258.092 412.349 723.935 724.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 0.001024 4096 310 544 17400 2.72483 30.5111 104.774 138.052 138.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 6.4e-05 2048 400 1120 192000 70.7095 27.9502 484.744 831.329 1420.31 1420.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 3.2e-05 512 100 352 600000 22.8398 13.4045 99.9858 418.667 555.06 555.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 6.4e-05 2048 70 928 235200 55.7132 28.3955 405.186 837.413 1326.87 1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 0.000512 512 240 288 26400 1.73062 0.928736 3.99325 50.0389 56.8271 56.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000128 4096 450 14208 140400 28.4408 5337.54 836.77 6202.81 6202.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.000128 512 120 1536 148800 4.43904 3.75747 98.654 200.944 307.897 308.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000256 1024 185 1024 50400 6.26422 3.38547 46.408 103.514 159.702 159.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000512 512 260 736 32400 1.15779 0.823296 10.3503 26.0904 38.5301 38.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 6.4e-05 1024 120 1184 192000 39.9579 13.377 214.685 412.392 680.628 680.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 0.001024 4096 310 544 17100 2.69846 25.7531 103.679 132.171 132.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 6.4e-05 2048 400 1120 192000 70.6328 28.0107 400.713 824.575 1324.12 1324.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 3.2e-05 512 100 352 603904 22.5879 13.3781 167.05 418.456 621.635 621.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 6.4e-05 2048 70 928 238336 54.9711 28.3833 684.804 836.75 1605.07 1605.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 0.000512 512 240 288 28672 1.66083 0.92544 6.66083 50.0023 59.3806 59.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 0.000128 4096 450 14208 140784 28.4468 9027.16 838.292 9893.96 9894.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.000128 512 120 1536 149632 4.42554 3.76035 166.244 202.644 377.174 377.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000256 1024 185 1024 52864 6.23203 3.41158 81.1724 104.843 195.787 195.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000512 512 260 736 33152 1.14762 0.823328 17.4409 26.0585 45.5721 45.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 6.4e-05 1024 120 1184 193536 39.7453 13.3614 362.766 413.775 829.861 830.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 0.001024 4096 310 544 17472 2.72138 42.7622 104.709 150.237 150.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 6.4e-05 2048 400 1120 197120 70.9225 28.3013 693.059 836.765 1629.23 1629.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 3.2e-05 512 100 352 602112 22.6282 13.3621 116.504 418.817 571.476 571.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 6.4e-05 2048 70 928 236544 55.1575 28.3601 480.094 837.617 1401.39 1401.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.000512 512 240 288 26880 1.65811 0.903136 4.50499 49.5043 56.6977 56.8075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000128 4096 450 14208 140672 28.4394 6310.8 838.764 7178.05 7178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.000128 512 120 1536 149632 4.42982 3.7577 115.422 202.786 326.496 326.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000256 1024 185 1024 51968 6.17734 3.38285 55.7107 103.867 169.267 169.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000512 512 260 736 33152 1.15837 0.825792 12.2196 26.1484 40.4574 40.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 6.4e-05 1024 120 1184 186368 39.3887 13.2836 245.895 404.556 703.339 703.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 0.001024 4096 310 544 17248 2.70906 30.0897 104.18 137.023 137.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 6.4e-05 2048 400 1120 193536 70.3522 27.9296 477.588 828.128 1404.19 1404.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 3.2e-05 512 100 352 602112 22.6855 13.3796 96.728 418.549 551.504 551.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 6.4e-05 2048 70 928 236544 55.269 28.5173 395.728 837.232 1316.91 1317.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.000512 512 240 288 26880 1.66518 0.909312 4.07434 49.5582 56.3364 56.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000128 4096 450 14208 140448 28.4091 5168.09 837.458 6034 6034.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 0.000128 512 120 1536 149184 4.4431 3.76995 95.3716 202.768 306.451 306.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000256 1024 185 1024 48384 6.17024 3.31075 42.9358 102.231 154.773 154.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000512 512 260 736 32256 1.13603 0.8032 10.0667 25.61 37.7214 37.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 6.4e-05 1024 120 1184 172032 41.6818 13.3775 185.485 404.465 645.217 645.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 0.001024 4096 310 544 17136 2.70243 24.3284 104.087 131.16 131.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 6.4e-05 2048 400 1120 193536 71.7069 28.4307 390.418 837.238 1327.98 1328.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 3.2e-05 512 100 352 602880 22.6931 13.3899 162.463 418.543 617.247 617.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 6.4e-05 2048 70 928 238080 55.0395 28.3939 673.51 834.35 1591.46 1591.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.000512 512 240 288 27840 1.67866 0.923648 6.4479 49.9201 59.101 59.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000128 4096 450 14208 140760 28.448 8905.19 837.736 9771.42 9771.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.000128 512 120 1536 149760 4.44541 3.7599 162.483 202.67 373.46 373.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000256 1024 185 1024 52800 6.24467 3.41696 79.4318 104.559 193.781 193.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000512 512 260 736 33600 1.15702 0.829568 17.3818 26.2899 45.7628 45.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 6.4e-05 1024 120 1184 192000 39.9225 13.3479 350.585 412.324 816.388 816.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 0.001024 4096 310 544 17400 2.71904 42.106 104.316 149.184 149.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 6.4e-05 2048 400 1120 195840 71.1265 28.3156 677.484 838.736 1615.84 1616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 3.2e-05 512 100 352 599040 22.6642 13.3532 116.608 417.399 570.188 570.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 6.4e-05 2048 70 928 238080 54.9129 28.3509 485.004 834.82 1403.24 1403.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.000512 512 240 288 26880 1.70506 0.925696 4.55821 50.005 57.3239 57.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000128 4096 450 14208 140640 28.4235 6263.41 837.88 7129.77 7129.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.000128 512 120 1536 148800 4.42429 3.75923 114.343 202.443 325.069 325.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000256 1024 185 1024 51840 6.17331 3.37306 56.0124 103.452 169.138 169.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000512 512 260 736 32640 1.15242 0.821856 11.7812 26.0509 39.9115 40.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 6.4e-05 1024 120 1184 184320 41.0446 13.335 242.96 412.377 709.931 710.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 0.001024 4096 310 544 17280 2.71526 29.5074 104.338 136.603 136.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 6.4e-05 2048 400 1120 192000 70.4209 27.9044 474.747 826.866 1400.13 1400.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 3.2e-05 512 100 352 599040 22.7153 13.3694 97.1762 417.818 551.247 551.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 6.4e-05 2048 70 928 236160 55.252 28.4137 397.075 835.812 1316.71 1316.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.000512 512 240 288 25920 1.6864 0.90272 4.03926 49.4683 56.2279 56.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000128 4096 450 14208 140400 28.4297 5259.19 837.906 6125.58 6125.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.000128 512 120 1536 148320 4.45242 3.76429 96.0877 202.6 307.004 307.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000256 1024 185 1024 51840 6.30349 3.42221 46.4899 104.979 161.321 161.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000512 512 260 736 31680 1.14125 0.79984 9.76058 25.5114 37.3155 37.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 6.4e-05 1024 120 1184 184320 39.505 13.2343 201.81 404.539 659.303 659.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 0.001024 4096 310 544 16920 2.68288 24.41 103.131 130.265 130.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 6.4e-05 2048 400 1120 195840 71.0905 28.4715 400.722 835.939 1336.41 1336.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 3.2e-05 512 100 352 604160 22.5905 13.7451 165.569 419.099 621.172 621.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 6.4e-05 2048 70 928 237568 54.8882 28.3874 676.505 835.306 1595.25 1595.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.000512 512 240 288 28672 1.68474 0.938944 6.5023 51.3257 60.583 60.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000128 4096 450 14208 140672 28.4098 8809.37 837.564 9675.39 9675.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.000128 512 120 1536 149504 4.42598 3.75168 161.774 202.466 372.519 372.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000256 1024 185 1024 52224 6.25808 3.40746 78.6332 104.684 193.114 193.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000512 512 260 736 33792 1.15347 0.833056 17.2811 26.3229 45.6961 45.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 6.4e-05 1024 120 1184 196608 40.0004 13.4818 363.072 417.87 834.638 834.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 0.001024 4096 310 544 17408 2.7176 41.7505 104.438 148.949 149.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 6.4e-05 2048 400 1120 196608 70.7258 28.2463 680.331 835.329 1614.82 1614.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 3.2e-05 512 100 352 602112 22.5936 13.3423 112.399 418.174 566.671 566.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 6.4e-05 2048 70 928 237568 54.931 28.2831 461.024 836.393 1380.79 1380.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.000512 512 240 288 26624 1.62026 0.878432 4.44362 47.9603 55.0322 55.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000128 4096 450 14208 140544 28.4204 5976.55 838.296 6843.32 6843.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 0.000128 512 120 1536 149504 4.42278 3.75997 110.903 202.639 321.826 321.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000256 1024 185 1024 51200 6.29786 3.40842 52.707 104.948 167.491 167.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000512 512 260 736 32768 1.13757 0.812416 11.4756 25.7474 39.2768 39.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 6.4e-05 1024 120 1184 196608 40.0119 13.4883 247.451 418.312 719.478 719.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 0.001024 4096 310 544 17152 2.70045 28.1204 103.844 134.708 134.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 6.4e-05 2048 400 1120 196608 70.7996 28.2983 463.688 840.059 1403.03 1403.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 3.2e-05 512 100 352 595968 22.6172 13.3094 99.7303 416.902 552.724 552.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 6.4e-05 2048 70 928 233472 54.5553 27.9369 408.849 825.767 1317.27 1317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.000512 512 240 288 24576 1.70512 0.886784 3.69126 49.1034 55.5172 55.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000128 4096 450 14208 140160 28.4316 5460.28 836.946 6325.71 6325.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.000128 512 120 1536 148992 4.41981 3.75475 99.4941 202.384 310.159 310.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000256 1024 185 1024 49152 6.29421 3.37347 46.2772 103.753 159.828 159.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000512 512 260 736 32256 1.16061 0.827392 10.4901 26.1765 38.7572 38.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 6.4e-05 1024 120 1184 172032 40.1911 13.1553 196.163 396.509 646.239 646.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 0.001024 4096 310 544 16896 2.68346 25.4904 103.161 131.378 131.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 6.4e-05 2048 400 1120 184320 72.3598 28.0208 393.53 829.038 1323.14 1323.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 3.2e-05 512 100 360 605696 22.5557 13.3717 129.663 419.021 584.776 584.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 6.4e-05 2048 70 920 240640 54.7 28.3259 846.758 837.767 1767.72 1767.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 990 0.000512 512 240 280 29184 1.66666 0.935936 8.87882 51.2654 62.874 62.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 0.000128 4096 450 14240 140832 28.4344 6874.61 838.143 7741.23 7741.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1670 0.000128 512 120 1560 150016 4.42982 3.75971 128.156 202.719 339.17 339.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000256 1024 185 1040 52992 6.23712 3.41562 62.3978 104.897 177.08 177.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 0.000512 512 260 720 34048 1.14624 0.832896 12.8603 26.2636 41.2082 41.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 6.4e-05 1024 120 1200 192512 40.556 13.4902 278.628 417.696 750.593 750.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 0.001024 4096 310 560 17504 2.72269 33.0096 104.737 140.512 140.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 6.4e-05 2048 400 1120 196608 71.336 28.3481 928.244 837.892 1866.02 1866.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 3.2e-05 512 100 360 605184 22.5903 13.3755 83.4994 419.04 538.672 538.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 6.4e-05 2048 70 920 240640 54.954 28.3812 967.429 837.842 1888.77 1888.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 990 0.000512 512 240 280 29184 1.66403 0.936672 8.81398 51.2898 62.8385 62.9499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 0.000128 4096 450 14240 140800 28.4384 4423.29 838.144 5289.92 5289.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1670 0.000128 512 120 1560 150016 4.43597 3.75603 82.903 202.75 293.949 294.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000256 1024 185 1040 52736 6.22534 3.40794 40.2182 104.596 154.577 154.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 0.000512 512 260 720 34048 1.15757 0.831136 8.43155 26.2852 36.8057 36.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 6.4e-05 1024 120 1200 192512 40.6033 13.4859 179.55 417.778 651.631 651.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 0.001024 4096 310 560 17472 2.72781 21.6064 104.733 129.111 129.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 6.4e-05 2048 400 1120 194560 71.5426 28.2747 903.723 836.679 1840.41 1840.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 3.2e-05 512 100 360 605440 22.6254 13.3988 145.212 419.036 600.439 600.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 6.4e-05 2048 70 920 240640 54.8607 28.3832 604.323 837.818 1525.55 1525.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 990 0.000512 512 240 280 28800 1.66829 0.93184 5.52253 50.0845 58.3371 58.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000128 4096 450 14240 140800 28.4283 7850.77 838.031 8717.28 8717.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.000128 512 120 1560 150080 4.4489 3.76534 145.616 204.977 358.914 359.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000256 1024 185 1040 52800 6.26282 3.4263 71.5623 104.907 186.285 186.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000512 512 260 720 33920 1.15286 0.829248 14.8609 26.2464 43.1871 43.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 6.4e-05 1024 120 1200 192000 40.9886 13.6677 314.889 419.121 788.882 789.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 0.001024 4096 310 560 17520 2.73123 38.2768 104.864 145.912 145.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 6.4e-05 2048 400 1120 195840 71.4101 28.3976 601.152 837.8 1538.95 1539.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 3.2e-05 512 100 360 605440 22.5789 13.3917 94.4151 419.053 549.607 549.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 520 6.4e-05 2048 70 920 240640 54.8379 28.3628 897.976 837.902 1819.25 1819.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 990 0.000512 512 240 280 28160 1.6633 0.923648 3.56275 49.8952 56.1832 56.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 0.000128 4096 450 14240 140720 28.4106 4965.72 837.726 5831.9 5831.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.000128 512 120 1560 150080 4.43222 3.76608 93.794 202.755 304.85 304.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000256 1024 185 1040 51840 6.21645 3.39354 44.9468 104.101 158.788 158.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000512 512 260 720 33600 1.15491 0.828 9.51344 26.1593 37.7573 37.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 6.4e-05 1024 120 1200 189440 41.3486 13.5205 199.034 420.985 675.102 675.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 0.001024 4096 310 560 17440 2.71702 24.1951 104.647 131.604 131.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 6.4e-05 2048 400 1120 194560 71.5809 28.3238 380.066 837.975 1318.14 1318.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 3.2e-05 512 100 360 604800 22.6156 13.3857 78.0435 418.714 532.93 533.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 6.4e-05 2048 70 920 238080 55.1529 28.3279 883.514 834.701 1801.87 1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 990 0.000512 512 240 280 27840 1.67664 0.925632 9.6561 49.9256 62.3209 62.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 0.000128 4096 450 14240 140640 28.4221 4051.35 837.638 4917.47 4917.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1670 0.000128 512 120 1560 149760 4.4456 3.76422 77.0651 202.7 288.082 288.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000256 1024 185 1040 51840 6.2823 3.41811 37.0348 104.603 151.47 151.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 0.000512 512 260 720 33600 1.15619 0.83104 7.96061 26.2997 36.3516 36.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 6.4e-05 1024 120 1200 184320 41.1155 13.3436 159.861 412.483 627.023 627.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 0.001024 4096 310 560 17400 2.71565 19.9352 104.665 127.361 127.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 6.4e-05 2048 400 1120 192000 72.1422 28.3068 1011.53 834.704 1946.88 1947.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 3.2e-05 512 100 360 605184 22.5856 13.3914 134.161 419.263 589.57 589.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 6.4e-05 2048 70 920 239616 54.8635 28.4372 551.426 837.245 1472.14 1472.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.000512 512 240 280 28800 1.66691 0.929792 5.08637 50.1549 57.9681 58.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000128 4096 450 14240 140784 28.4216 7199.71 838.726 8066.91 8066.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.000128 512 120 1560 149952 4.43194 3.76422 133.518 202.799 344.619 344.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000256 1024 185 1040 52608 6.24285 3.41818 65.1397 104.848 179.783 179.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000512 512 260 720 33984 1.15402 0.832416 13.523 26.339 41.9493 42.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 6.4e-05 1024 120 1200 190464 40.7381 13.4492 289.437 416.754 760.613 760.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 0.001024 4096 310 560 17472 2.72179 34.7505 105.36 142.876 142.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 6.4e-05 2048 400 1120 195072 71.3629 28.3013 546.942 837.446 1484.25 1484.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 3.2e-05 512 100 360 603648 22.5701 13.3657 88.5162 418.673 543.285 543.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 6.4e-05 2048 70 920 239616 54.7397 28.3445 361.984 837.164 1282.39 1282.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 990 0.000512 512 240 280 28416 1.65597 0.919552 3.46125 49.9294 56.0977 56.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000128 4096 450 14240 140736 28.4157 4687.48 838.556 5554.5 5554.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.000128 512 120 1560 149760 4.42659 3.75808 87.4109 202.674 298.371 298.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000256 1024 185 1040 52224 6.21072 3.39968 42.6131 104.365 156.716 156.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000512 512 260 720 33792 1.15251 0.82928 9.00426 26.2353 37.3229 37.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 6.4e-05 1024 120 1200 184320 40.9469 13.3161 182.849 412.64 649.962 650.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 0.001024 4096 310 560 17376 2.71565 23.2333 104.471 130.462 130.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 6.4e-05 2048 400 1120 193536 71.0604 28.1639 355.009 833.055 1287.47 1287.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 3.2e-05 512 100 360 603648 22.6343 13.3839 73.4015 418.979 528.559 528.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 6.4e-05 2048 70 920 237312 54.9789 28.3378 293.538 834.754 1211.77 1211.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 990 0.000512 512 240 280 27648 1.65923 0.914208 2.93229 49.6868 55.3245 55.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000128 4096 450 14240 140688 28.4262 3862.44 837.996 4728.91 4728.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 0.000128 512 120 1560 149760 4.43798 3.76986 72.6024 202.764 283.674 283.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000256 1024 185 1040 51840 6.20173 3.38467 35.1386 103.866 148.723 148.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000512 512 260 720 33408 1.15386 0.825376 7.41206 26.1204 35.6113 35.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 6.4e-05 1024 120 1200 184320 40.4115 13.2845 151.796 408.334 614.035 614.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 0.001024 4096 310 560 17280 2.70877 18.9256 104.152 125.829 125.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 6.4e-05 2048 400 1120 188928 71.6772 27.9921 286.34 828.578 1214.78 1214.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 3.2e-05 512 100 360 605696 22.5971 13.3992 191.889 423.063 651.113 651.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 6.4e-05 2048 70 920 240128 54.9142 28.3689 797.288 844.68 1725.41 1725.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.000512 512 240 280 29120 1.67846 0.93824 7.61866 51.5639 61.9336 62.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000128 4096 450 14240 140784 28.4212 10182.5 846.169 11057.1 11057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.000128 512 120 1560 149856 4.44381 3.772 189.857 204.759 402.936 403.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000256 1024 185 1040 52864 6.25062 3.41978 94.7285 105.785 210.313 210.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000512 512 260 720 34048 1.15584 0.832032 19.3529 26.5738 48.0141 48.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 6.4e-05 1024 120 1200 189952 41.2468 13.525 416.824 422.45 894.265 894.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 0.001024 4096 310 560 17472 2.7239 50.0466 105.718 158.532 158.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 6.4e-05 2048 400 1120 195328 71.4788 28.3295 789.016 844.688 1733.7 1733.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 3.2e-05 512 100 360 603904 22.5925 13.3799 123.875 418.701 578.709 578.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 6.4e-05 2048 70 920 240128 54.7289 28.6069 501.376 837.226 1422.1 1422.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.000512 512 240 280 28672 1.66064 0.925312 4.75088 50.0269 57.4911 57.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000128 4096 450 14240 140672 28.4001 6421.7 838.252 7288.4 7288.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.000128 512 120 1560 149632 4.43312 3.76339 121.533 202.684 332.513 332.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000256 1024 185 1040 52864 6.23606 3.41549 59.6564 104.911 174.344 174.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000512 512 260 720 33600 1.14691 0.820192 12.4143 26.0723 40.5534 40.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 6.4e-05 1024 120 1200 186368 40.9033 13.3608 255.841 413.922 724.236 724.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 0.001024 4096 310 560 17360 2.72144 31.2456 104.479 138.488 138.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 6.4e-05 2048 400 1120 193536 71.7123 28.3945 489.389 840.807 1430.49 1430.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 3.2e-05 512 100 360 604800 22.6046 13.3872 101.838 418.74 556.738 556.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 6.4e-05 2048 70 920 239232 55.0621 28.4099 408.526 837.382 1329.54 1329.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 990 0.000512 512 240 280 26880 1.66237 0.902304 3.77661 49.4622 55.9376 56.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000128 4096 450 14240 140616 28.4063 5228.46 838.247 6095.16 6095.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.000128 512 120 1560 149184 4.44768 3.76598 99.1843 202.784 310.286 310.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000256 1024 185 1040 52416 6.27872 3.42464 48.3842 104.983 163.2 163.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000512 512 260 720 32928 1.15382 0.817248 10.0297 25.9644 38.0674 38.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 6.4e-05 1024 120 1200 182784 42.4136 14.8476 204.847 418.808 681.135 681.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 0.001024 4096 310 560 17304 2.71651 26.0199 104.467 133.249 133.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 6.4e-05 2048 400 1120 193536 71.8672 28.3668 401.364 837.488 1339.28 1339.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 3.2e-05 512 100 360 605184 22.5764 13.3775 180.695 419.156 635.976 636.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 6.4e-05 2048 70 920 240640 54.6441 28.3108 742.447 837.871 1663.44 1663.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.000512 512 240 280 29184 1.6728 0.940448 7.2321 51.2812 61.2604 61.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000128 4096 450 14240 140800 28.4406 9383.23 838.088 10249.8 10249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.000128 512 120 1560 150016 4.43152 3.76189 177.254 202.761 388.315 388.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000256 1024 185 1040 52736 6.21949 3.41178 87.8702 104.598 202.231 202.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000512 512 260 720 34048 1.15328 0.829568 18.1374 26.2806 46.5038 46.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 6.4e-05 1024 120 1200 192512 40.5883 13.4902 391.346 417.674 863.32 863.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 0.001024 4096 310 560 17472 2.72531 46.7457 104.736 154.252 154.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 6.4e-05 2048 400 1120 194560 71.2349 28.2726 727.658 835.157 1662.51 1662.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 3.2e-05 512 100 360 604160 22.6072 13.3714 117.019 419.385 572.545 572.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 6.4e-05 2048 70 920 239616 54.6175 28.258 476.6 835.882 1395.52 1395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.000512 512 240 280 28672 1.68605 0.937472 4.64976 51.3476 58.749 58.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000128 4096 450 14240 140672 28.4054 5703.74 838.321 6570.51 6570.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.000128 512 120 1560 149504 4.41878 3.75398 110.1 202.914 321.288 321.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000256 1024 185 1040 52224 6.24816 3.40771 55.0474 104.76 169.59 169.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000512 512 260 720 33792 1.15594 0.833376 11.7256 26.34 40.1554 40.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 6.4e-05 1024 120 1200 188416 41.325 13.8097 240.758 418.063 714.168 714.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 0.001024 4096 310 560 17408 2.72179 29.7712 104.808 137.344 137.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 6.4e-05 2048 400 1120 192512 71.6369 28.2583 461.47 836.061 1397.61 1397.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 3.2e-05 512 100 360 602112 22.6347 13.3597 95.016 418.789 549.967 550.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 6.4e-05 2048 70 920 236544 54.8919 28.3918 379.709 833.409 1296.56 1296.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.000512 512 240 280 27648 1.68406 0.928512 3.75718 49.9916 56.4909 56.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000128 4096 450 14240 140544 28.4242 4726.05 838.078 5592.6 5592.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.000128 512 120 1560 149760 4.43248 3.75789 89.266 202.754 300.311 300.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000256 1024 185 1040 50688 6.20371 3.37014 43.5398 103.481 156.722 156.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000512 512 260 720 33024 1.15366 0.818304 9.26154 26.0438 37.378 37.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 6.4e-05 1024 120 1200 184320 41.0181 13.3202 191.511 412.79 658.854 659.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 0.001024 4096 310 560 17280 2.71792 24.0927 104.477 131.33 131.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 6.4e-05 2048 400 1120 190464 70.7639 27.9148 367.745 825.176 1291.79 1291.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 3.2e-05 512 100 360 604800 22.6312 13.4001 185.982 418.931 641.111 641.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 6.4e-05 2048 70 920 239616 54.9964 28.375 752.431 837.667 1673.63 1673.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.000512 512 240 280 28800 1.66506 0.931808 7.0569 50.0238 59.805 59.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000128 4096 450 14240 140760 28.4294 9752.34 838.02 10618.8 10618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.000128 512 120 1560 149760 4.44262 3.76262 180.123 202.725 391.155 391.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000256 1024 185 1040 52416 6.24448 3.41398 89.2922 104.532 203.616 203.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000512 512 260 720 33984 1.15453 0.831232 18.823 26.2673 47.1734 47.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 6.4e-05 1024 120 1200 188928 40.6645 13.4002 393.842 414.369 862.49 862.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 0.001024 4096 310 560 17424 2.71936 47.372 104.536 154.67 154.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 6.4e-05 2048 400 1120 193536 71.627 28.3031 740.551 834.57 1675.24 1675.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 3.2e-05 512 100 360 603648 22.6265 13.3863 121.398 419.32 576.891 577.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 6.4e-05 2048 70 920 237312 54.9579 28.318 486.713 835.437 1405.59 1405.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.000512 512 240 280 27648 1.66144 0.913792 4.56797 49.7053 56.979 57.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000128 4096 450 14240 140688 28.4224 6318.06 838.689 7185.22 7185.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.000128 512 120 1560 149760 4.4345 3.76179 118.54 202.848 329.686 329.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000256 1024 185 1040 51840 6.20326 3.38413 57.3149 103.943 170.978 171.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000512 512 260 720 33408 1.15123 0.825984 11.9937 26.1426 40.2146 40.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 6.4e-05 1024 120 1200 184320 40.4222 13.2731 248.041 408.549 710.501 710.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 0.001024 4096 310 560 17280 2.7095 30.9323 104.234 137.919 137.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 6.4e-05 2048 400 1120 188928 71.6762 27.9923 468.974 829.354 1398.18 1398.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 3.2e-05 512 100 360 601344 22.6154 13.3676 105.748 417.366 559.267 559.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 6.4e-05 2048 70 920 238464 55.0078 28.3586 431.414 834.908 1349.85 1349.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.000512 512 240 280 27648 1.66976 0.917504 4.10346 49.733 56.557 56.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000128 4096 450 14240 140616 28.4218 5591.05 837.777 6457.3 6457.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.000128 512 120 1560 148608 4.44854 3.76422 103.247 202.411 313.97 314.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000256 1024 185 1040 51840 6.28896 3.41898 50.8904 104.715 165.442 165.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000512 512 260 720 32832 1.1472 0.813056 10.5498 25.7749 38.3868 38.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 6.4e-05 1024 120 1200 179712 41.2419 13.2751 214.095 408.212 677.039 677.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 0.001024 4096 310 560 17280 2.72179 27.9388 104.509 135.211 135.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 6.4e-05 2048 400 1120 193536 71.6769 28.3476 424.262 834.9 1359.38 1359.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 3.2e-05 512 100 360 599040 22.6248 13.3381 94.2134 417.382 547.723 547.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 6.4e-05 2048 70 920 235008 54.6337 28.1047 376.582 828.653 1288.13 1288.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 0.000512 512 240 280 25344 1.66054 0.886784 3.42323 47.9594 54.0564 54.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000128 4096 450 14240 140544 28.4299 5012.31 837.688 5878.48 5878.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.000128 512 120 1560 148608 4.42765 3.75757 93.3748 202.457 304.125 304.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000256 1024 185 1040 50688 6.13859 3.3425 45.0931 102.473 157.175 157.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000512 512 260 720 32256 1.15213 0.814848 9.4017 25.8219 37.29 37.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 6.4e-05 1024 120 1200 165888 41.078 13.3098 176.829 395.965 627.391 627.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 0.001024 4096 310 560 16992 2.69142 25.1966 103.335 131.268 131.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 6.4e-05 2048 400 1120 184320 71.1718 27.741 361.605 818.679 1279.39 1279.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 3.2e-05 512 100 360 605440 22.5632 13.3919 174.754 419.406 630.284 630.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 6.4e-05 2048 70 920 240640 54.6959 28.3521 709.716 838.609 1631.54 1631.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000512 512 240 280 28160 1.66454 0.924736 6.5223 49.9186 59.156 59.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000128 4096 450 14240 140720 28.4336 9148.4 838.429 10015.3 10015.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.000128 512 120 1560 150080 4.43517 3.76704 171.674 202.854 382.836 382.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000256 1024 185 1040 51840 6.2279 3.39024 82.6667 104.202 196.615 196.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000512 512 260 720 33600 1.14998 0.825472 17.4556 26.1832 45.7135 45.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 6.4e-05 1024 120 1200 189440 41.3347 13.5702 367.304 419.518 841.946 842.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 0.001024 4096 310 560 17440 2.71917 44.6052 104.735 152.102 152.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 6.4e-05 2048 400 1120 194560 71.5882 28.313 696.099 838.628 1634.82 1634.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 3.2e-05 512 100 360 604160 22.5823 13.372 119.545 419.174 574.843 574.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 6.4e-05 2048 70 920 240640 54.6522 28.4022 484.052 838.251 1405.53 1405.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.000512 512 240 280 28160 1.66867 0.924896 4.60086 49.9549 57.2774 57.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000128 4096 450 14240 140640 28.4189 6293.33 837.841 7159.64 7159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.000128 512 120 1560 149120 4.41504 3.75763 117.609 202.408 328.295 328.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000256 1024 185 1040 51200 6.18093 3.36941 55.9696 103.372 169.026 169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000512 512 260 720 33280 1.1448 0.820512 12.0341 26.0102 40.1101 40.2014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 6.4e-05 1024 120 1200 184320 40.9668 13.317 244.737 412.367 711.605 711.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 0.001024 4096 310 560 17280 2.71706 30.7446 104.235 137.743 137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 6.4e-05 2048 400 1120 194560 71.5102 28.3291 477.219 838.415 1415.67 1415.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 3.2e-05 512 100 360 602880 22.5105 13.3571 100.229 417.842 554.103 554.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 6.4e-05 2048 70 920 238080 54.9032 28.3156 401.115 835.691 1320.19 1320.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000512 512 240 280 26880 1.70909 0.927584 3.89466 50.028 56.6885 56.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000128 4096 450 14240 140400 28.424 5251.73 837.659 6117.87 6117.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.000128 512 120 1560 148800 4.43392 3.76006 98.4444 202.532 309.272 309.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000256 1024 185 1040 49920 6.25082 3.37725 46.1598 103.557 159.474 159.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000512 512 260 720 32640 1.15677 0.822624 9.92474 26.0791 38.0821 38.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 6.4e-05 1024 120 1200 184320 41.045 13.3338 206.484 412.816 673.893 674.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 0.001024 4096 310 560 17280 2.71974 25.5242 104.749 133.037 133.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 6.4e-05 2048 400 1120 184320 72.3038 27.9046 377.237 825.497 1303.14 1303.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 3.2e-05 512 100 360 604160 22.6051 13.3716 96.0795 419.567 551.791 551.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 6.4e-05 2048 70 920 235520 54.1176 27.9163 389.336 825.503 1297.04 1297.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 0.000512 512 240 280 28160 1.69437 0.929696 3.89443 50.0792 56.7272 56.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000128 4096 450 14240 140480 28.4221 5260.62 838.423 6127.52 6127.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 0.000128 512 120 1560 148480 4.41869 3.74592 94.8182 201.101 304.19 304.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000256 1024 185 1040 51200 6.19334 3.36922 46.8599 103.654 160.208 160.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000512 512 260 720 33280 1.15043 0.823648 10.1601 26.1302 38.3667 38.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 6.4e-05 1024 120 1200 184320 41.0532 13.3264 201.62 412.877 669.094 669.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 0.001024 4096 310 560 16960 2.69408 25.1064 103.448 131.294 131.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 6.4e-05 2048 400 1120 184320 72.3492 27.9002 373.163 825.676 1299.28 1299.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 3.2e-05 512 100 360 603648 22.5473 13.3634 163.406 418.734 618.218 618.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 6.4e-05 2048 70 920 239616 54.7006 28.3506 664.67 837.292 1585.18 1585.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.000512 512 240 280 28416 1.65942 0.919552 6.35194 49.9307 58.9893 59.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000128 4096 450 14240 140736 28.4284 8765.35 838.617 9632.45 9632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.000128 512 120 1560 149760 4.41997 3.7575 161.372 202.696 372.349 372.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000256 1024 185 1040 52224 6.21174 3.40154 78.0051 104.383 192.131 192.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000512 512 260 720 33792 1.15302 0.831488 16.7232 26.2361 45.0437 45.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 6.4e-05 1024 120 1200 184320 40.9416 13.314 334.291 412.663 801.426 801.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 0.001024 4096 310 560 17376 2.7177 42.1219 104.479 149.361 149.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 6.4e-05 2048 400 1120 193536 71.0869 28.1503 653.616 833.177 1586.22 1586.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 3.2e-05 512 100 360 602112 22.6293 13.355 116.342 418.44 570.929 571.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 6.4e-05 2048 70 920 236544 54.8597 28.1959 469.313 832.703 1385.23 1385.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.000512 512 240 280 27648 1.68141 0.925696 4.47914 49.974 57.1867 57.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000128 4096 450 14240 140544 28.4198 6173.07 837.379 7038.92 7038.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.000128 512 120 1560 149760 4.42726 3.75981 114.393 202.66 325.342 325.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000256 1024 185 1040 50688 6.20653 3.36986 54.6171 103.396 167.715 167.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000512 512 260 720 33024 1.1505 0.81872 11.5589 26.0231 39.6505 39.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 6.4e-05 1024 120 1200 184320 40.9908 13.6538 241.458 412.348 708.662 708.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 0.001024 4096 310 560 17280 2.71565 30.2832 104.394 137.436 137.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 6.4e-05 2048 400 1120 190464 70.8154 27.8768 459.208 824.567 1382.66 1382.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 3.2e-05 512 100 360 599040 22.6221 13.3386 96.5009 417.782 550.406 550.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 6.4e-05 2048 70 920 235008 54.6594 28.0439 385.315 829.442 1297.62 1297.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.000512 512 240 280 25344 1.66019 0.884704 3.50602 47.9813 54.1602 54.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000128 4096 450 14240 140544 28.42 5096.83 838.505 5963.8 5963.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.000128 512 120 1560 148608 4.4264 3.75427 94.6346 202.558 305.476 305.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000256 1024 185 1040 50688 6.14442 3.33795 45.5664 102.57 157.745 157.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000512 512 260 720 32256 1.14989 0.815104 9.50403 25.8464 37.4165 37.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 6.4e-05 1024 120 1200 165888 41.0757 13.2973 179.879 396.38 630.851 631.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 0.001024 4096 310 560 16992 2.69517 25.5996 103.438 131.774 131.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 6.4e-05 2048 400 1120 184320 71.1761 27.7279 368.401 818.686 1286.18 1286.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 3.2e-05 512 100 360 595968 22.6096 13.6312 89.9106 416.573 542.895 543.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 6.4e-05 2048 70 920 233472 54.5675 27.9593 360.544 825.106 1268.34 1268.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.000512 512 240 280 24576 1.7015 0.888096 3.42342 49.0783 55.2213 55.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000128 4096 450 14240 140160 28.4119 4724.76 836.479 5589.7 5589.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.000128 512 120 1560 148992 4.42077 3.75514 88.4271 202.283 298.987 299.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000256 1024 185 1040 49152 6.2919 3.37882 41.6188 103.668 155.085 155.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000512 512 260 720 32256 1.16102 0.829248 9.00026 26.155 37.2458 37.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 6.4e-05 1024 120 1200 172032 40.1756 13.1564 175.698 396.281 625.521 625.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 0.001024 4096 310 560 16896 2.6912 24.1821 103.387 130.302 130.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 6.4e-05 2048 400 1120 184320 72.3815 27.9202 344.784 825.175 1270.45 1270.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 3.2e-05 512 100 360 604800 22.618 13.3966 169.549 418.963 624.693 624.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 6.4e-05 2048 70 920 240000 54.8876 28.3812 691.902 837.733 1613.07 1613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000512 512 240 280 28000 1.67197 0.922656 6.32787 49.9303 58.9778 59.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000128 4096 450 14240 140700 28.4146 8967.53 838.36 9834.35 9834.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.000128 512 120 1560 149600 4.46566 3.76627 166.952 202.749 378.033 378.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000256 1024 185 1040 52000 6.26442 3.41376 81.5469 104.42 195.773 195.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000512 512 260 720 33600 1.16314 0.827584 17.0623 26.2469 45.3991 45.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 6.4e-05 1024 120 1200 185600 40.9018 13.3509 354.5 412.596 821.564 821.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 0.001024 4096 310 560 17400 2.72042 43.6797 104.624 151.068 151.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 6.4e-05 2048 400 1120 192000 71.7139 28.2786 674.31 833.458 1607.95 1608.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 3.2e-05 512 100 360 604800 22.6253 13.3882 116.865 419.103 572.144 572.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 6.4e-05 2048 70 920 236800 55.0396 28.3672 466.387 833.879 1383.83 1383.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000512 512 240 280 27200 1.70067 0.927776 4.25917 50.0008 57.0188 57.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000128 4096 450 14240 140600 28.3964 6088.23 838.527 6955.2 6955.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.000128 512 120 1560 149600 4.4463 3.77011 114.279 202.816 325.409 325.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000256 1024 185 1040 51200 6.20998 3.38125 54.6494 103.507 167.877 167.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000512 512 260 720 32800 1.1511 0.8192 11.4717 26.0507 39.592 39.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 6.4e-05 1024 120 1200 179200 41.8807 13.3468 233.146 412.962 701.551 701.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 0.001024 4096 310 560 17200 2.71616 29.6591 104.104 136.523 136.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 6.4e-05 2048 400 1120 185600 72.1146 28.0653 443.617 825.403 1369.39 1369.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 3.2e-05 512 100 360 604800 22.662 13.4001 100.927 419.072 556.227 556.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 6.4e-05 2048 70 920 240000 55.0357 28.4407 410.551 838.243 1332.43 1332.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.000512 512 240 280 26400 1.73094 0.929792 3.79485 50.0608 56.6424 56.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000128 4096 450 14240 140400 28.4283 5468.53 837.797 6334.81 6334.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.000128 512 120 1560 147600 4.44314 3.7615 98.3818 203.287 309.977 310.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000256 1024 185 1040 50400 6.26214 3.38682 47.2963 103.615 160.689 160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000512 512 260 720 32400 1.16022 0.827776 10.0476 26.1108 38.2474 38.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 6.4e-05 1024 120 1200 172800 43.0369 13.3596 195.183 412.79 664.597 664.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 0.001024 4096 310 560 17100 2.7095 25.7952 104.085 132.634 132.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 6.4e-05 2048 400 1120 182400 73.1173 27.9737 379.929 825.491 1306.71 1306.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 3.2e-05 512 100 360 601600 22.435 13.3243 92.6464 416.749 545.317 545.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 6.4e-05 2048 70 920 230400 55.079 27.9463 363.078 825.173 1271.44 1271.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.000512 512 240 280 25600 1.76947 0.929952 3.65827 50.1154 56.6007 56.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000128 4096 450 14240 140400 28.4006 4843.79 837.86 5710.1 5710.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.000128 512 120 1560 148800 4.42854 3.76013 90.7683 202.334 301.389 301.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000256 1024 185 1040 51200 6.20701 3.3792 44.6615 103.685 158.061 158.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000512 512 260 720 32000 1.1624 0.823296 9.35309 26.1657 37.6057 37.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 6.4e-05 1024 120 1200 179200 41.8507 13.4576 187.125 412.79 655.433 655.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 0.001024 4096 310 560 16800 2.67469 23.8223 102.954 129.494 129.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 6.4e-05 2048 400 1120 179200 73.5379 27.9245 343.442 825.164 1270.25 1270.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 3.2e-05 512 100 384 604672 22.5549 13.3679 147.032 419.323 602.441 602.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 6.4e-05 2048 70 960 239104 54.9177 28.3119 939.412 838.374 1861.18 1861.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 990 0.000512 512 240 288 27648 1.70685 0.93472 9.95286 51.2799 63.9982 64.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 0.000128 4096 450 14208 140864 28.4341 7397.27 838.751 8264.51 8264.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 0.000128 512 120 1536 150016 4.4191 3.75741 137.311 202.824 348.414 348.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000256 1024 185 1056 52736 6.23347 3.42214 67.5498 104.969 182.302 182.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 0.000512 512 260 720 33664 1.15152 0.831552 14.148 26.2776 42.5113 42.6004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 6.4e-05 1024 120 1200 194560 40.2202 13.4865 304.012 418.221 776.153 776.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 0.001024 4096 310 528 17632 2.72685 34.3716 104.894 142.034 142.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 6.4e-05 2048 400 1104 192512 72.0781 28.3006 978.181 838.392 1917.14 1917.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 3.2e-05 512 100 384 604160 22.5902 13.3714 94.8182 419.597 550.542 550.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 520 6.4e-05 2048 70 960 238592 55.1671 28.5061 1073.15 838.561 1995.55 1995.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 990 0.000512 512 240 288 27648 1.70544 0.941728 9.9311 51.3084 64.0268 64.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 0.000128 4096 450 14208 140800 28.4365 4723.7 838.582 5590.77 5590.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1670 0.000128 512 120 1536 150016 4.4353 3.76218 89.0187 202.853 300.172 300.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000256 1024 185 1056 52224 6.24352 3.40582 43.4453 104.688 157.909 158.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 0.000512 512 260 720 33536 1.15402 0.831488 9.14269 26.3023 37.5303 37.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 6.4e-05 1024 120 1200 192512 40.5701 13.5059 194.639 418.139 667.073 667.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 0.001024 4096 310 528 17600 2.73206 22.2637 104.904 129.943 129.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 6.4e-05 2048 400 1104 190464 72.3586 28.3271 948.694 835.884 1885.45 1885.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 3.2e-05 512 100 384 603648 22.5684 13.3591 78.3878 418.39 532.869 532.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 6.4e-05 2048 70 960 238080 55.1357 28.3126 1073.64 836.573 1993.83 1993.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 990 0.000512 512 240 288 26880 1.69664 0.920736 9.73859 49.9116 62.4046 62.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 0.000128 4096 450 14208 140736 28.418 3904.77 837.778 4771.01 4771.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1670 0.000128 512 120 1536 149760 4.41936 3.76054 72.7071 202.597 283.588 283.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000256 1024 185 1056 52224 6.21158 3.40397 35.8003 104.292 149.836 149.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 0.000512 512 260 720 33408 1.15882 0.82896 7.52598 26.2162 35.8295 35.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 6.4e-05 1024 120 1200 190464 39.993 13.3184 159.055 414.016 626.596 626.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 0.001024 4096 310 528 17568 2.72518 18.4563 104.813 126.04 126.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 6.4e-05 2048 400 1104 190464 71.9452 28.1416 948.061 832.467 1880.82 1880.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 3.2e-05 512 100 384 604800 22.6624 13.4136 139.525 419.38 595.146 595.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 6.4e-05 2048 70 960 239360 55.0773 28.3918 570.277 838.501 1492.41 1492.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 0.000512 512 240 288 27200 1.71197 0.93232 5.09606 50.106 57.9807 58.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000128 4096 450 14208 140840 28.4392 7159.62 839.266 8027.37 8027.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.000128 512 120 1536 149920 4.4536 3.76422 132.704 202.838 343.864 343.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000256 1024 185 1056 52800 6.26435 3.42768 65.8099 104.997 180.628 180.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000512 512 260 720 33600 1.16022 0.82928 13.6226 26.2679 41.9862 42.0902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 6.4e-05 1024 120 1200 194560 40.5739 13.6133 293.308 419.498 767.206 767.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 0.001024 4096 310 528 17600 2.72384 33.2531 104.775 140.796 140.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 6.4e-05 2048 400 1104 192000 72.3175 28.4549 531.542 842.771 1475.28 1475.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 3.2e-05 512 100 384 604160 22.613 13.386 92.1182 419.452 547.735 547.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 520 6.4e-05 2048 70 960 239360 54.8857 28.3945 378.147 838.689 1300.28 1300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 990 0.000512 512 240 288 26880 1.69955 0.926464 3.44198 49.9236 56.1272 56.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 0.000128 4096 450 14208 140800 28.4311 4670.55 838.768 5537.8 5537.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 0.000128 512 120 1536 149760 4.43366 3.76832 86.6169 202.864 297.784 297.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000256 1024 185 1056 51840 6.21776 3.39232 42.5351 104.199 156.473 156.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000512 512 260 720 33280 1.15622 0.827456 8.90237 26.184 37.1691 37.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 6.4e-05 1024 120 1200 194560 40.4894 13.5148 192.851 419.582 666.65 666.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 0.001024 4096 310 528 17520 2.71376 21.9872 104.576 129.32 129.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 6.4e-05 2048 400 1104 192000 72.1854 28.3855 348.893 841.878 1291.53 1291.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 3.2e-05 512 100 384 602880 22.705 13.3885 76.3444 418.936 531.535 531.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 6.4e-05 2048 70 960 238080 55.1936 28.3464 821.387 835.14 1740.24 1740.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 990 0.000512 512 240 288 26880 1.70221 0.925664 8.76627 49.9467 61.4684 61.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 0.000128 4096 450 14208 140760 28.4228 3828.79 838.532 4695.79 4695.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 0.000128 512 120 1536 149760 4.44499 3.76451 72.033 202.765 283.112 283.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000256 1024 185 1056 51840 6.28346 3.41478 35.1035 104.654 149.589 149.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 0.000512 512 260 720 33600 1.1599 0.83472 7.5695 26.3141 35.9816 36.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 6.4e-05 1024 120 1200 184320 41.1029 13.3448 151.014 412.623 618.302 618.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 0.001024 4096 310 528 17520 2.72707 18.0736 104.757 125.6 125.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 6.4e-05 2048 400 1104 188160 73.3713 28.3156 870.691 835.173 1807.76 1807.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 3.2e-05 512 100 384 604416 22.603 13.3857 193.205 419.212 648.574 648.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 6.4e-05 2048 70 960 238848 54.913 28.3455 791.535 837.151 1712.11 1712.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000512 512 240 288 27264 1.70624 0.929792 7.60589 50.151 60.5205 60.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000128 4096 450 14208 140832 28.4301 9870.14 838.87 10737.5 10737.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.000128 512 120 1536 149952 4.4303 3.98298 182.825 202.793 394.135 394.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000256 1024 185 1056 52608 6.2401 3.41219 92.2307 104.836 206.848 206.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000512 512 260 720 33792 1.15507 0.833216 18.7841 26.3339 47.207 47.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 6.4e-05 1024 120 1200 193536 40.1967 13.4534 412.966 416.631 883.464 883.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 0.001024 4096 310 528 17616 2.72378 46.0308 104.905 153.703 153.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 6.4e-05 2048 400 1104 192000 72.0641 28.3879 740.738 837.16 1678.54 1678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 3.2e-05 512 100 384 603648 22.5514 13.3612 125.592 418.722 580.391 580.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 6.4e-05 2048 70 960 238080 54.9438 28.2892 497.822 837.266 1418.48 1418.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.000512 512 240 288 26880 1.69872 0.919552 4.73789 49.9341 57.4149 57.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000128 4096 450 14208 140736 28.418 6228.99 838.404 7095.87 7095.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 0.000128 512 120 1536 149760 4.4207 3.75808 117.552 202.697 328.526 328.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000256 1024 185 1056 52224 6.21158 3.40173 56.9976 104.388 171.124 171.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000512 512 260 720 33408 1.15325 0.82944 12.0308 26.2369 40.3495 40.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 6.4e-05 1024 120 1200 190464 40.0073 13.3176 254.226 412.571 720.331 720.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 0.001024 4096 310 528 17568 2.72202 29.2476 104.902 136.914 136.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 6.4e-05 2048 400 1104 190464 71.761 28.2135 462.129 833.268 1395.56 1395.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 3.2e-05 512 100 384 603648 22.6354 13.3864 102.395 419.234 557.816 557.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 6.4e-05 2048 70 960 237312 54.9543 28.414 401.096 835.238 1319.86 1319.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 990 0.000512 512 240 288 26496 1.68957 0.91344 4.05795 49.7049 56.4959 56.6063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000128 4096 450 14208 140688 28.4243 5037.9 838.312 5904.68 5904.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 0.000128 512 120 1536 149760 4.4432 3.76918 95.9794 212.216 316.512 316.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000256 1024 185 1056 51840 6.19942 3.3833 46.3668 103.923 159.998 160.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000512 512 260 720 33408 1.15696 0.825792 9.99552 26.1368 38.2115 38.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 6.4e-05 1024 120 1200 184320 40.3998 13.2611 200.531 408.471 662.877 663.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 0.001024 4096 310 528 17424 2.71325 23.5896 104.374 130.718 130.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 6.4e-05 2048 400 1104 188928 71.6688 28.0904 370.274 829.181 1299.4 1299.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 3.2e-05 512 100 384 602112 22.6101 13.3612 86.1948 418.509 540.837 540.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 520 6.4e-05 2048 70 960 236544 54.9141 28.201 1038.48 832.825 1954.58 1954.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 990 0.000512 512 240 288 26112 1.7249 0.926176 3.23632 49.9742 55.9953 56.1041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 0.000128 4096 450 14208 140544 28.4324 4257.29 837.521 5123.29 5123.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1670 0.000128 512 120 1536 149760 4.43408 3.76192 81.747 202.68 292.721 292.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000256 1024 185 1056 50688 6.20646 3.37306 38.3587 103.41 151.475 151.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000512 512 260 720 33024 1.15411 0.818592 8.25949 26.0323 36.3624 36.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 6.4e-05 1024 120 1200 184320 40.9933 13.3202 169.497 412.474 636.5 636.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 0.001024 4096 310 528 17472 2.72765 19.9087 104.83 127.51 127.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 6.4e-05 2048 400 1104 184320 72.2567 27.9295 1041.82 824.594 1966.79 1966.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 3.2e-05 512 100 384 603904 22.6799 13.4069 181.138 418.85 636.238 636.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 6.4e-05 2048 70 960 238336 55.1239 28.4856 734.008 836.274 1654.06 1654.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000512 512 240 288 27328 1.72243 0.936288 7.1015 51.3116 61.1988 61.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000128 4096 450 14208 140840 28.4342 9125 837.853 9991.34 9991.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 0.000128 512 120 1536 149856 4.44227 3.76029 170.783 202.709 381.797 381.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000256 1024 185 1056 52416 6.26755 3.41747 84.8549 104.731 199.396 199.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000512 512 260 720 33600 1.15795 0.831232 17.4654 26.3117 45.8652 45.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 6.4e-05 1024 120 1200 193536 40.6557 13.5247 382.888 418.31 855.589 855.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 0.001024 4096 310 528 17584 2.72378 42.2809 104.661 149.707 149.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 6.4e-05 2048 400 1104 191744 72.3352 28.3296 686.137 836.293 1623.28 1623.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 3.2e-05 512 100 384 602112 22.6528 13.3755 119.17 418.275 573.638 573.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 6.4e-05 2048 70 960 238336 54.9596 28.3644 468.414 836.372 1388.28 1388.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 0.000512 512 240 288 26880 1.7113 0.923584 4.61725 49.9986 57.3754 57.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000128 4096 450 14208 140784 28.4529 5790.2 837.994 6656.7 6656.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 0.000128 512 120 1536 149632 4.43149 3.75779 111.8 202.682 322.774 322.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000256 1024 185 1056 51968 6.27773 3.41363 53.7515 104.806 168.375 168.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000512 512 260 720 33152 1.15098 0.820256 11.5182 26.0479 39.6376 39.7322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 6.4e-05 1024 120 1200 186368 40.924 13.3657 232.814 413.497 700.812 700.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 0.001024 4096 310 528 17472 2.71456 27.3353 104.356 134.449 134.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 6.4e-05 2048 400 1104 189952 72.624 28.3075 432.748 836.539 1370.41 1370.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 3.2e-05 512 100 384 602112 22.7043 13.3941 96.8271 418.731 551.824 551.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 6.4e-05 2048 70 960 236544 55.408 28.4212 381.287 837.347 1302.63 1302.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.000512 512 240 288 25536 1.6943 0.902336 3.68794 49.4614 55.8742 55.9853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000128 4096 450 14208 140616 28.4302 4757.1 838.042 5623.61 5623.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 0.000128 512 120 1536 149184 4.44515 3.76026 90.8093 202.729 301.849 301.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000256 1024 185 1056 52416 6.27914 3.4263 44.7312 104.981 159.546 159.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000512 512 260 720 32928 1.15258 0.8192 9.37475 25.9614 37.4058 37.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 6.4e-05 1024 120 1200 193536 40.6742 13.5295 198.688 418.896 671.998 672.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 0.001024 4096 310 528 17472 2.72669 22.0687 104.761 129.599 129.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 6.4e-05 2048 400 1104 188160 73.2338 28.3567 353.668 837.388 1292.84 1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 3.2e-05 512 100 384 602112 22.6071 13.3653 87.6369 418.412 542.194 542.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 6.4e-05 2048 70 960 236544 55.1471 28.4021 345.739 836.789 1266.24 1266.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 990 0.000512 512 240 288 25088 1.70906 0.901568 3.32723 49.4819 55.5527 55.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000128 4096 450 14208 140672 28.4428 4299.78 837.924 5166.2 5166.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 0.000128 512 120 1536 149632 4.42803 3.75686 81.9093 202.685 292.88 292.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000256 1024 185 1056 50176 6.25594 3.38179 38.8431 103.76 152.37 152.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000512 512 260 720 33152 1.15526 0.823936 8.45315 26.1232 36.659 36.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 6.4e-05 1024 120 1200 172032 41.5993 13.6203 158.633 405.597 619.66 619.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 0.001024 4096 310 528 17248 2.69776 20.173 103.767 126.681 126.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 6.4e-05 2048 400 1104 186368 72.0836 28.0254 315.947 827.203 1243.45 1243.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 3.2e-05 512 100 384 604160 22.6004 13.3781 180.175 419.106 635.426 635.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 6.4e-05 2048 70 960 238592 54.9915 28.3122 712.938 837.984 1634.39 1634.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000512 512 240 288 27648 1.70918 0.94 6.75712 51.2869 60.8224 60.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000128 4096 450 14208 140800 28.432 8585.92 838.002 9452.4 9452.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 0.000128 512 120 1536 150016 4.4313 3.76422 164.612 202.763 375.675 375.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000256 1024 185 1056 52224 6.24048 3.40614 80.878 104.613 195.269 195.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000512 512 260 720 33536 1.15539 0.82944 17.1388 26.2896 45.5106 45.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 6.4e-05 1024 120 1200 192512 40.5718 13.8225 365.375 417.817 837.797 837.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 0.001024 4096 310 528 17600 2.73002 41.1436 104.833 148.75 148.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 6.4e-05 2048 400 1104 190464 72.1988 28.2644 661.324 839.129 1601.11 1601.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 3.2e-05 512 100 384 604160 22.596 13.3739 116.33 419.055 571.523 571.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 6.4e-05 2048 70 960 237568 54.8948 28.4467 463.669 835.245 1382.43 1382.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.000512 512 240 288 27648 1.71501 0.939552 4.54349 51.3271 58.6564 58.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000128 4096 450 14208 140672 28.4398 5418.98 837.494 6284.96 6285.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 0.000128 512 120 1536 149504 4.43229 3.75728 104.851 202.457 315.599 315.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000256 1024 185 1056 52224 6.25309 3.41011 52.7791 104.674 167.25 167.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000512 512 260 720 33280 1.15878 0.832928 11.0654 26.3207 39.4782 39.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 6.4e-05 1024 120 1200 188416 41.325 13.4836 231.392 417.722 704.14 704.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 0.001024 4096 310 528 17536 2.73162 27.2334 104.81 134.819 134.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 6.4e-05 2048 400 1104 188416 72.7805 28.2591 423.805 835.348 1360.38 1360.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 3.2e-05 512 100 384 602112 22.63 13.3636 97.3226 422.458 555.937 556.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 6.4e-05 2048 70 960 236544 54.8637 28.208 388.217 840.728 1312.18 1312.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.000512 512 240 288 26112 1.72787 0.926592 3.60138 51.2626 57.6474 57.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000128 4096 450 14208 140544 28.4283 4455.54 845.229 5329.25 5329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 0.000128 512 120 1536 149760 4.43056 3.76371 85.0088 204.704 298.007 298.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000256 1024 185 1056 50688 6.20509 3.37254 42.8299 104.383 156.919 157.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000512 512 260 720 33024 1.15146 0.818976 9.17843 26.2716 37.5209 37.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 6.4e-05 1024 120 1200 184320 41.0101 13.5588 186.852 416.359 657.992 658.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 0.001024 4096 310 528 17472 2.72573 22.2205 105.82 130.809 130.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 6.4e-05 2048 400 1104 184320 72.2566 27.884 348.231 832.441 1281 1281.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 3.2e-05 512 100 384 602112 22.5819 13.3388 85.6399 417.803 539.529 539.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 6.4e-05 2048 70 960 237568 54.9159 28.3566 343.361 835.616 1262.42 1262.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 0.000512 512 240 288 24576 1.67635 0.88064 3.40835 47.9385 54.0353 54.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000128 4096 450 14208 140544 28.4199 3932.95 837.529 4798.95 4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 0.000128 512 120 1536 149504 4.42746 3.76013 74.2263 202.54 285.055 285.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000256 1024 185 1056 51200 6.30131 3.40902 38.2095 104.855 152.907 153.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000512 512 260 720 31744 1.1488 0.809824 7.9879 25.7217 35.7678 35.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 6.4e-05 1024 120 1200 180224 42.5672 13.4882 160.888 418.032 635.19 635.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 0.001024 4096 310 528 17408 2.7175 19.204 104.819 126.784 126.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 6.4e-05 2048 400 1104 188416 72.8061 28.2647 313.477 837.348 1252.09 1252.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 3.2e-05 512 100 384 603648 22.6864 13.4008 172.458 418.938 627.654 627.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 6.4e-05 2048 70 960 238464 55.1501 28.4344 691.673 837.668 1613.09 1613.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000512 512 240 288 27072 1.70934 0.929856 6.67504 50.0236 59.4691 59.5778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 0.000128 4096 450 14208 140832 28.4404 8825.14 838.23 9691.86 9691.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 0.000128 512 120 1536 149760 4.44493 3.76797 163.919 202.746 374.982 375.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000256 1024 185 1056 52416 6.24166 3.41197 80.2357 104.542 194.56 194.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000512 512 260 720 33696 1.1551 0.830528 17.0557 26.2669 45.4088 45.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 6.4e-05 1024 120 1200 188928 40.6499 13.3948 350.712 414.392 819.37 819.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 0.001024 4096 310 528 17568 2.72998 40.7572 104.706 148.238 148.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 6.4e-05 2048 400 1104 191232 72.1352 28.4542 648.876 834.598 1584.26 1584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 3.2e-05 512 100 384 603648 22.6255 13.3877 121.281 418.996 576.457 576.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 6.4e-05 2048 70 960 237312 54.9509 28.3187 480.53 834.764 1398.72 1398.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.000512 512 240 288 26496 1.68979 0.914528 4.6656 49.6867 57.0875 57.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 0.000128 4096 450 14208 140688 28.418 6091.16 837.826 6957.45 6957.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 0.000128 512 120 1536 149760 4.43661 3.76413 113.594 202.793 324.689 324.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000256 1024 185 1056 51840 6.1975 3.38944 55.2856 103.861 168.861 168.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000512 512 260 720 33408 1.15235 0.826592 11.8696 26.1203 40.0652 40.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 6.4e-05 1024 120 1200 184320 40.4194 13.2752 238.334 408.233 700.471 700.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 0.001024 4096 310 528 17424 2.7136 28.4208 104.317 135.494 135.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 6.4e-05 2048 400 1104 188928 71.6587 28.0746 444.174 828.781 1372.87 1373.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 3.2e-05 512 100 384 601344 22.6183 13.3689 102.136 417.822 556.111 556.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 6.4e-05 2048 70 960 235008 55.4438 28.3478 403.706 835.63 1323.29 1323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.000512 512 240 288 25920 1.71642 0.915456 3.90531 49.7564 56.4238 56.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000128 4096 450 14208 140616 28.4179 5163.66 838.511 6030.64 6030.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 0.000128 512 120 1536 148608 4.44685 3.76474 95.6344 202.53 306.477 306.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000256 1024 185 1056 51840 6.29869 3.41811 47.2911 104.812 161.946 162.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000512 512 260 720 32832 1.14598 0.811008 9.87536 25.8067 37.735 37.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 6.4e-05 1024 120 1200 179712 41.231 13.3077 197.102 408.735 660.588 660.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 0.001024 4096 310 528 17280 2.70122 23.6068 104.012 130.364 130.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 6.4e-05 2048 400 1104 186624 73.3842 28.5962 372.923 835.647 1310.73 1310.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 3.2e-05 512 100 384 599040 22.6076 13.3424 100.506 417.477 554.094 554.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 6.4e-05 2048 70 960 235008 54.6429 28.2186 404.538 828.862 1316.42 1316.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.000512 512 240 288 25344 1.66179 0.886784 3.604 47.9618 54.2463 54.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000128 4096 450 14208 140544 28.4116 5148.69 837.714 6014.86 6014.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 0.000128 512 120 1536 148608 4.4255 3.75603 94.5115 202.47 305.264 305.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000256 1024 185 1056 50688 6.14541 3.33789 46.3138 102.498 158.425 158.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000512 512 260 720 32256 1.15075 0.81408 9.79235 25.8268 37.6828 37.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 6.4e-05 1024 120 1200 165888 41.0782 13.161 183.189 396.003 633.641 633.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 0.001024 4096 310 528 17280 2.7095 24.3772 104.303 131.432 131.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 6.4e-05 2048 400 1104 184320 71.181 27.7378 369.738 816.683 1285.52 1285.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 3.2e-05 512 100 384 604160 22.602 13.3923 170.766 419.046 625.973 626.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 6.4e-05 2048 70 960 239360 54.888 28.3405 689.237 837.9 1610.53 1610.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.000512 512 240 288 26880 1.69853 0.92816 6.37552 49.8973 59.0293 59.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000128 4096 450 14208 140800 28.4385 8747.45 837.962 9613.9 9613.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.000128 512 120 1536 149760 4.43392 3.7609 160.823 202.78 371.904 372.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000256 1024 185 1056 51840 6.22445 3.38944 78.2032 104.101 192.044 192.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000512 512 260 720 33280 1.15229 0.825344 16.5838 26.1593 44.8196 44.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 6.4e-05 1024 120 1200 194560 40.5181 13.527 353.341 419.121 826.722 826.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 0.001024 4096 310 528 17520 2.71405 40.1842 104.473 147.415 147.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 6.4e-05 2048 400 1104 192000 72.1757 28.403 644.422 841.928 1587.12 1587.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 3.2e-05 512 100 384 604160 22.5682 13.3673 122.464 419.27 578.278 578.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 6.4e-05 2048 70 960 238080 54.9644 28.4368 492.388 838.126 1414.07 1414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.000512 512 240 288 26880 1.7055 0.92448 4.49488 49.9454 57.1992 57.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000128 4096 450 14208 140640 28.4369 6200.74 837.542 7066.77 7066.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 0.000128 512 120 1536 149120 4.41462 3.75453 113.96 202.396 324.627 324.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000256 1024 185 1056 51200 6.18077 3.36896 55.7666 103.354 168.799 168.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000512 512 260 720 32640 1.15098 0.8192 11.6463 25.9994 39.7143 39.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 6.4e-05 1024 120 1200 184320 40.9661 13.3192 243.467 412.374 710.337 710.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 0.001024 4096 310 528 17440 2.71565 29.0374 107.824 139.619 139.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 6.4e-05 2048 400 1104 189440 72.7287 28.2918 455.426 838.236 1394.87 1395.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 3.2e-05 512 100 384 599040 22.6507 13.353 101.356 421.54 559.064 559.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 6.4e-05 2048 70 960 238080 54.934 28.4224 406.415 843.085 1333.01 1333.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000512 512 240 288 26880 1.70803 0.92656 4.01798 51.2979 58.0767 58.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000128 4096 450 14208 140640 28.4145 5130.73 846.179 6005.37 6005.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.000128 512 120 1536 148800 4.43139 3.76272 95.1126 203.422 306.827 306.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000256 1024 185 1056 49920 6.24963 3.3768 45.4068 104.473 159.634 159.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000512 512 260 720 32640 1.15507 0.821824 9.71411 26.3066 38.0996 38.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 6.4e-05 1024 120 1200 184320 41.0466 13.3819 201.63 416.456 672.73 672.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 0.001024 4096 310 528 17280 2.7095 23.8935 105.059 131.704 131.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 6.4e-05 2048 400 1104 184320 72.3083 27.9429 366.142 832.746 1299.32 1299.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 3.2e-05 512 100 384 604160 22.6067 13.3753 95.6214 419.606 551.375 551.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 6.4e-05 2048 70 960 230400 55.0258 28.0474 368.418 825.591 1277.24 1277.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 0.000512 512 240 288 25600 1.76438 0.929824 3.73123 50.0825 56.6368 56.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000128 4096 450 14208 140480 28.4287 4727.97 838.312 5594.76 5594.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 0.000128 512 120 1536 148480 4.41293 3.74989 87.9638 201.115 297.345 297.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000256 1024 185 1056 51200 6.19626 3.37469 43.5907 103.663 156.952 157.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000512 512 260 720 32000 1.16128 0.825344 9.26739 26.1343 37.4885 37.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 6.4e-05 1024 120 1200 184320 41.0348 13.3263 187.515 412.898 654.985 655.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 0.001024 4096 310 528 17280 2.71629 22.3702 104.574 129.703 129.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 6.4e-05 2048 400 1104 184320 72.3196 28.0429 342.809 825.756 1269.11 1269.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 3.2e-05 512 100 350 605184 22.5442 13.3807 139.468 423.119 598.675 598.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 6.4e-05 2048 70 950 240640 54.6761 28.3989 956.84 846.005 1886.08 1886.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 990 0.000512 512 240 300 27136 1.71789 0.935936 9.99715 51.5076 64.2884 64.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 0.000128 4096 450 14250 140832 28.4078 7768.07 846.399 8642.93 8642.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 0.000128 512 120 1550 150272 4.42227 3.75808 142.997 204.767 356.045 356.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000256 1024 185 1050 51968 6.2697 3.4161 69.9628 105.921 185.696 185.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 0.000512 512 260 750 33536 1.15539 0.830784 15.3061 26.5135 43.9087 44.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 6.4e-05 1024 120 1200 192512 40.5291 13.5229 315.935 421.776 791.976 792.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 0.001024 4096 310 550 17536 2.72669 37.118 105.753 145.642 145.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 6.4e-05 2048 400 1150 193536 71.8415 28.3361 1026.24 846.014 1972.62 1972.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 3.2e-05 512 100 350 605184 22.5907 13.3715 91.2554 419.442 546.821 546.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 520 6.4e-05 2048 70 950 240640 54.7501 28.3423 923.872 838.658 1845.78 1845.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 990 0.000512 512 240 300 27136 1.72099 0.936256 9.99168 51.3068 64.0849 64.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 0.000128 4096 450 14250 140800 28.4017 4933.85 839.006 5801.31 5801.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1670 0.000128 512 120 1550 150272 4.43114 3.76323 92.0036 202.844 303.143 303.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000256 1024 185 1050 51712 6.26531 3.41155 44.8068 104.693 159.305 159.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 0.000512 512 260 750 33536 1.15962 0.830752 9.8727 26.3085 38.2729 38.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 6.4e-05 1024 120 1200 192512 40.5892 13.4819 203.109 418.175 675.567 675.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 0.001024 4096 310 550 17472 2.71734 24.0214 104.647 131.428 131.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 6.4e-05 2048 400 1150 192512 71.8553 28.234 999.464 835.933 1935.67 1935.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 3.2e-05 512 100 350 603648 22.5539 13.3595 75.306 418.777 530.155 530.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 6.4e-05 2048 70 950 239616 54.8952 28.3629 1089.23 837.376 2010.03 2010.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 990 0.000512 512 240 300 26112 1.71558 0.919584 9.68189 49.937 62.3911 62.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 0.000128 4096 450 14250 140736 28.4061 4043.99 838.834 4911.28 4911.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1670 0.000128 512 120 1550 149760 4.42861 3.75926 75.9452 202.704 286.934 287.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000256 1024 185 1050 51456 6.24445 3.40323 36.8786 105.951 152.607 152.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 0.000512 512 260 750 33408 1.16 0.830272 8.18339 26.2389 36.5145 36.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 6.4e-05 1024 120 1200 184320 40.9594 14.0775 160.181 412.714 628.146 628.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 0.001024 4096 310 550 17472 2.7193 19.8062 104.826 127.395 127.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 6.4e-05 2048 400 1150 190464 71.9251 28.1825 990.994 833.248 1924.54 1924.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 3.2e-05 512 100 350 605440 22.6364 13.4543 130.848 419.04 586.141 586.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 6.4e-05 2048 70 950 240640 54.855 28.4149 570.932 837.824 1492.18 1492.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 990 0.000512 512 240 300 26880 1.71955 0.93184 5.37603 50.0824 58.2381 58.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000128 4096 450 14250 140800 28.3393 7204.98 838.214 8071.58 8071.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.000128 512 120 1550 150240 4.4471 3.76698 133.15 202.734 344.2 344.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000256 1024 185 1050 51840 6.30262 3.42496 65.2228 104.913 179.995 180.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000512 512 260 750 33440 1.16029 0.8296 14.1284 26.2412 42.4583 42.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 6.4e-05 1024 120 1200 192000 41.013 13.5318 295.719 419.094 769.571 769.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 0.001024 4096 310 550 17520 2.72979 34.4427 104.679 141.893 141.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 6.4e-05 2048 400 1150 193280 72.0736 28.4713 555.931 837.834 1494.51 1494.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 3.2e-05 512 100 350 605440 22.5991 13.3922 84.6596 419.008 539.818 539.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 6.4e-05 2048 70 950 240640 54.702 28.3605 369.414 837.79 1290.42 1290.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 990 0.000512 512 240 300 26240 1.71286 0.92352 3.50941 49.8976 56.1775 56.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000128 4096 450 14250 140720 28.3795 4625.74 837.669 5491.84 5491.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 0.000128 512 120 1550 150080 4.43526 3.76832 86.1226 202.744 297.17 297.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000256 1024 185 1050 51200 6.25421 3.3921 41.8365 104.088 155.702 155.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000512 512 260 750 33280 1.15574 0.824768 9.20691 26.1633 37.4515 37.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 6.4e-05 1024 120 1200 189440 41.3404 13.5743 187.219 419.122 661.472 661.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 0.001024 4096 310 550 17440 2.71722 22.6176 104.457 129.833 129.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 6.4e-05 2048 400 1150 192000 72.1374 28.4268 355.825 837.81 1294.39 1294.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 3.2e-05 512 100 350 604800 22.6318 13.3886 71.0919 418.717 525.998 526.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 6.4e-05 2048 70 950 238080 55.21 28.3587 805.844 834.701 1724.28 1724.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 990 0.000512 512 240 300 25920 1.73094 0.927424 8.72387 49.9306 61.4458 61.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 0.000128 4096 450 14250 140640 28.363 3858 846.634 4733.05 4733.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 0.000128 512 120 1550 149760 4.44877 3.76342 72.0079 202.704 283.023 283.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000256 1024 185 1050 50880 6.32528 3.41312 34.9668 104.602 149.432 149.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 0.000512 512 260 750 33120 1.15853 0.832032 7.80288 26.2989 36.1962 36.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 6.4e-05 1024 120 1200 184320 41.1033 13.3511 153.394 425.162 633.228 633.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 0.001024 4096 310 550 17400 2.71674 18.9321 104.475 126.164 126.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 6.4e-05 2048 400 1150 192000 72.2544 28.3411 911.955 834.717 1847.47 1847.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 3.2e-05 512 100 350 604160 22.5942 13.3775 60.999 419.461 516.591 516.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 6.4e-05 2048 70 950 240640 54.7684 28.3904 776.991 838.834 1699.15 1699.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 990 0.000512 512 240 300 25600 1.72797 0.92688 8.5368 49.9754 61.2962 61.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 0.000128 4096 450 14250 140640 28.3934 3328.23 838.567 4195.24 4195.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1670 0.000128 512 120 1550 149120 4.42422 3.75264 62.0946 202.489 272.863 272.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000256 1024 185 1050 49920 6.22803 3.37187 29.8684 103.441 143.038 143.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 0.000512 512 260 750 32640 1.15389 0.8192 6.65158 26.0227 34.7526 34.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 6.4e-05 1024 120 1200 184320 40.9313 13.3167 131.942 412.654 599.056 599.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 0.001024 4096 310 550 17280 2.70944 16.3568 104.119 123.23 123.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 6.4e-05 2048 400 1150 189440 72.9907 28.3689 881.212 838.856 1821.62 1821.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 3.2e-05 512 100 350 605184 22.5573 13.3898 175.766 419.211 631.089 631.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 6.4e-05 2048 70 950 240384 54.6475 28.5839 777.08 837.143 1697.62 1697.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.000512 512 240 300 26880 1.71533 0.93584 7.61133 50.1521 60.5479 60.6576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000128 4096 450 14250 140784 28.3863 9760.45 838.662 10627.6 10627.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.000128 512 120 1550 150144 4.43312 3.76253 179.501 202.787 390.591 390.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000256 1024 185 1050 51840 6.27494 3.41264 89.6984 104.838 204.358 204.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000512 512 260 750 33600 1.15382 0.831328 19.1453 26.3337 47.5616 47.6505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 6.4e-05 1024 120 1200 190464 40.683 13.458 403.779 416.622 874.765 874.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 0.001024 4096 310 550 17520 2.7215 47.3149 104.815 154.896 154.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 6.4e-05 2048 400 1150 192000 72.0954 28.3546 752.635 837.165 1690.44 1690.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 3.2e-05 512 100 350 603648 22.5563 13.3546 112.732 418.372 567.18 567.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 6.4e-05 2048 70 950 239616 54.7295 28.5101 482.989 836.542 1402.92 1403.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 0.000512 512 240 300 26112 1.72109 0.923008 4.4383 49.906 57.1177 57.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000128 4096 450 14250 140736 28.3853 6070.12 837.915 6936.48 6936.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 0.000128 512 120 1550 149760 4.41958 3.75392 114.074 202.604 324.951 325.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000256 1024 185 1050 51456 6.24528 3.40048 55.2595 104.291 169.33 169.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000512 512 260 750 33408 1.15149 0.827296 12.1879 26.2117 40.4796 40.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 6.4e-05 1024 120 1200 184320 40.94 13.3181 241.393 412.207 708.068 708.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 0.001024 4096 310 550 17472 2.72586 29.6546 104.715 137.135 137.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 6.4e-05 2048 400 1150 190464 71.7455 28.2461 463.717 832.537 1396.43 1396.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 3.2e-05 512 100 350 603648 22.6528 13.3887 92.3904 418.812 547.409 547.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 6.4e-05 2048 70 950 239616 54.5685 28.3238 394.122 834.422 1311.6 1311.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 990 0.000512 512 240 300 25344 1.72608 0.917408 3.63581 49.6836 56.0903 56.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000128 4096 450 14250 140688 28.3839 4962.11 837.72 5828.27 5828.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 0.000128 512 120 1550 149760 4.43606 3.76691 93.2031 202.738 304.246 304.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000256 1024 185 1050 50688 6.25254 3.38358 44.5627 103.816 158.143 158.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000512 512 260 750 32832 1.15331 0.823296 10.0119 26.1096 38.1971 38.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 6.4e-05 1024 120 1200 184320 40.4097 13.26 197.601 408.055 659.535 659.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 0.001024 4096 310 550 17424 2.7216 24.159 104.687 131.61 131.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 6.4e-05 2048 400 1150 188928 71.6229 27.9888 376.777 828.26 1304.84 1304.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 3.2e-05 512 100 350 602112 22.6269 13.3632 78.5724 418.451 533.179 533.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 520 6.4e-05 2048 70 950 236544 54.8901 28.2684 1008.77 832.714 1924.81 1924.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 990 0.000512 512 240 300 26112 1.72717 0.926912 3.30445 49.9732 56.0696 56.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 0.000128 4096 450 14250 140544 28.373 4232.9 837.43 5098.75 5098.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1670 0.000128 512 120 1550 149760 4.42918 3.75664 80.3622 202.667 291.321 291.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000256 1024 185 1050 50688 6.21459 3.37306 38.1727 103.393 151.284 151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000512 512 260 750 33024 1.15395 0.82176 8.49994 26.0203 36.5992 36.7002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 6.4e-05 1024 120 1200 184320 41.0257 13.3898 169.446 412.41 636.493 636.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 0.001024 4096 310 550 17280 2.7177 20.5537 104.204 127.521 127.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 6.4e-05 2048 400 1150 184320 72.2534 28.0105 314.026 824.488 1238.97 1239.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 3.2e-05 512 100 350 604800 22.6368 13.4026 162.44 418.941 617.585 617.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 6.4e-05 2048 70 950 240128 54.9044 28.3525 717.616 836.453 1637.49 1637.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 0.000512 512 240 300 26880 1.73504 0.939968 7.10208 51.3197 61.2276 61.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000128 4096 450 14250 140784 28.3343 8970.91 838.083 9837.38 9837.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.000128 512 120 1550 150080 4.44381 3.76256 165.873 202.714 376.894 376.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000256 1024 185 1050 51968 6.28864 3.42221 82.9616 104.76 197.557 197.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000512 512 260 750 33600 1.15971 0.833344 18.0317 26.316 46.4386 46.5335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 6.4e-05 1024 120 1200 193536 40.6458 13.5228 379.226 422.646 856.258 856.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 0.001024 4096 310 550 17528 2.72931 42.8434 104.804 150.419 150.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 6.4e-05 2048 400 1150 191744 72.3316 28.3391 694.896 838.882 1634.64 1634.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 3.2e-05 512 100 350 603904 22.5975 13.3714 108.371 418.742 563.245 563.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 6.4e-05 2048 70 950 240128 54.7678 28.3525 459.363 837.331 1379.97 1380.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 0.000512 512 240 300 25984 1.72832 0.923808 4.58746 50.0281 57.3977 57.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000128 4096 450 14250 140672 28.3893 5706.18 838.373 6572.99 6573.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 0.000128 512 120 1550 149632 4.42982 3.75629 109.616 202.699 320.6 320.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000256 1024 185 1050 51968 6.26653 3.41139 53.12 104.919 167.84 167.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000512 512 260 750 33152 1.15149 0.819424 11.7782 26.0746 39.925 40.0167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 6.4e-05 1024 120 1200 186368 40.9177 13.3565 231.427 413.965 699.874 700.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 0.001024 4096 310 550 17472 2.72256 28.0003 104.892 135.659 135.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 6.4e-05 2048 400 1150 189952 72.6015 28.3617 437.652 840.691 1379.49 1379.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 3.2e-05 512 100 350 602112 22.6893 13.396 87.6848 418.425 542.364 542.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 6.4e-05 2048 70 950 239232 55.066 28.3668 374.943 836.768 1295.3 1295.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 0.000512 512 240 300 25536 1.6976 0.90112 3.74506 49.4454 55.9166 56.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000128 4096 450 14250 140616 28.3791 4673.55 837.69 5539.67 5539.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.000128 512 120 1550 149856 4.44477 3.76627 89.0932 202.644 300.051 300.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000256 1024 185 1050 51072 6.33402 3.42835 42.7023 104.906 157.501 157.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000512 512 260 750 32928 1.15347 0.817152 9.5505 25.9404 37.5617 37.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 6.4e-05 1024 120 1200 193536 40.6561 13.5255 195.436 418.606 668.433 668.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 0.001024 4096 310 550 17304 2.71027 22.4236 104.212 129.389 129.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 6.4e-05 2048 400 1150 188160 73.1937 28.3804 356.577 836.779 1295.12 1295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 3.2e-05 512 100 350 602112 22.6079 13.3625 78.6062 418.41 533.153 533.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 6.4e-05 2048 70 950 240128 54.6526 28.3257 338.636 836.967 1258.74 1258.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 990 0.000512 512 240 300 25088 1.71171 0.90256 3.35917 49.4764 55.5788 55.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000128 4096 450 14250 140448 28.3916 4208.4 836.983 5073.82 5073.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 0.000128 512 120 1550 149632 4.42266 3.7545 79.3679 202.801 290.445 290.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000256 1024 185 1050 50176 6.25798 3.38099 38.3251 103.764 151.856 151.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000512 512 260 750 33152 1.15526 0.823776 8.57648 26.1221 36.7786 36.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 6.4e-05 1024 120 1200 172032 41.5951 13.226 156.642 405.17 616.845 617.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 0.001024 4096 310 550 17248 2.7065 20.5705 104.19 127.508 127.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 6.4e-05 2048 400 1150 186368 72.0552 27.9409 317.542 827.223 1244.95 1245.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 3.2e-05 512 100 350 605184 22.5611 13.3742 165.825 419.12 621.044 621.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 6.4e-05 2048 70 950 240640 54.6503 28.4878 709.521 837.987 1630.81 1630.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 0.000512 512 240 300 27136 1.71962 0.938016 6.8335 51.286 60.9079 61.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000128 4096 450 14250 140800 28.3935 8619.7 838.251 9486.39 9486.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 0.000128 512 120 1550 150272 4.43677 3.76714 164.489 202.769 375.563 375.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000256 1024 185 1050 51712 6.26435 3.40992 80.4165 104.61 194.827 194.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000512 512 260 750 33536 1.15648 0.83024 17.7943 26.2852 46.1621 46.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 6.4e-05 1024 120 1200 192512 40.5714 13.4906 367.489 427.55 849.319 849.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 0.001024 4096 310 550 17472 2.72214 42.9276 104.566 150.259 150.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 6.4e-05 2048 400 1150 192512 71.6376 28.2645 687.392 838.927 1626.42 1626.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 3.2e-05 512 100 350 604160 22.594 13.3718 107.102 419.441 562.671 562.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 6.4e-05 2048 70 950 239616 54.6318 28.2769 461.768 835.988 1380.83 1380.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 0.000512 512 240 300 26624 1.74035 0.93584 4.60755 51.3466 58.7618 58.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000128 4096 450 14250 140672 28.3855 5625.21 838.482 6492.13 6492.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 0.000128 512 120 1550 149504 4.42387 3.7576 104.613 202.538 315.434 315.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000256 1024 185 1050 51200 6.28141 3.4073 52.1564 104.778 166.748 166.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000512 512 260 750 33280 1.15315 0.831488 11.5678 26.3452 39.9956 40.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 6.4e-05 1024 120 1200 188416 41.2958 13.5708 232.161 418.248 705.49 705.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 0.001024 4096 310 550 17408 2.72832 27.5661 104.633 134.97 135.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 6.4e-05 2048 400 1150 192512 71.6134 28.2516 444.973 837.687 1382.72 1382.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 3.2e-05 512 100 350 602112 22.629 13.3646 91.0172 418.345 545.523 545.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 6.4e-05 2048 70 950 236544 54.8389 28.1861 387.491 832.66 1303.33 1303.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 0.000512 512 240 300 26112 1.72659 0.925824 3.76218 49.9698 56.5139 56.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000128 4096 450 14250 140544 28.4013 4594.51 837.22 5460.18 5460.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 0.000128 512 120 1550 149760 4.43091 3.75914 87.8407 202.768 298.898 299.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000256 1024 185 1050 50688 6.20874 3.36912 43.8568 103.37 156.932 157.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000512 512 260 750 33024 1.15571 0.819424 9.70506 26.0229 37.8048 37.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 6.4e-05 1024 120 1200 184320 40.9987 13.3236 192.22 412.303 659.063 659.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 0.001024 4096 310 550 17280 2.71398 23.5827 104.179 130.519 130.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 6.4e-05 2048 400 1150 184320 72.2377 28.0044 363.74 824.3 1288.47 1288.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 3.2e-05 512 100 350 602112 22.5871 13.3445 80.6595 417.851 534.605 534.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 6.4e-05 2048 70 950 237568 54.9202 28.3084 345.146 835.762 1264.3 1264.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 0.000512 512 240 300 24576 1.67168 0.877376 3.62349 47.9431 54.2462 54.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000128 4096 450 14250 140544 28.3918 4016.56 837.898 4882.9 4882.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 0.000128 512 120 1550 149504 4.43008 3.76067 76.3931 202.549 287.232 287.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000256 1024 185 1050 51200 6.30022 3.41075 39.2503 104.867 153.959 154.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000512 512 260 750 31744 1.14518 0.810208 8.46819 25.7269 36.2502 36.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 6.4e-05 1024 120 1200 180224 42.6031 13.4958 165.799 418.082 640.198 640.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 0.001024 4096 310 550 17152 2.70131 20.3756 103.876 126.996 127.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 6.4e-05 2048 400 1150 188416 72.7861 28.3278 330.282 835.781 1267.36 1267.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 3.2e-05 512 100 350 604800 22.6334 13.3963 167.449 419.277 622.923 623.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 6.4e-05 2048 70 950 240768 54.8187 28.3968 724.989 838.338 1646.71 1646.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 0.000512 512 240 300 26496 1.72554 0.929568 6.99386 50.0465 59.8213 59.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000128 4096 450 14250 140760 28.4076 9175.93 838.754 10043.1 10043.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 0.000128 512 120 1550 150048 4.43802 3.75987 169.07 202.813 380.186 380.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000256 1024 185 1050 51264 6.29459 3.4097 81.9028 104.634 196.363 196.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000512 512 260 750 33408 1.15715 0.832032 18.4251 26.2893 46.8014 46.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 6.4e-05 1024 120 1200 188928 40.6932 13.3926 367.187 414.726 836.208 836.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 0.001024 4096 310 550 17496 2.72794 44.0341 104.818 151.623 151.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 6.4e-05 2048 400 1150 191232 72.1156 28.3712 696.145 835.284 1632.1 1632.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 3.2e-05 512 100 350 603648 22.6378 13.3755 118.734 419.322 574.234 574.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 6.4e-05 2048 70 950 239616 54.5813 28.3935 514.033 835.605 1432.77 1432.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 0.000512 512 240 300 25344 1.72438 0.912352 4.63805 49.7109 57.1164 57.2257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000128 4096 450 14250 140688 28.3914 6532.22 838.756 7399.41 7399.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 0.000128 512 120 1550 149760 4.43827 3.76224 119.71 202.852 330.866 330.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000256 1024 185 1050 50688 6.24995 3.38534 58.0083 103.946 171.719 171.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000512 512 260 750 32832 1.15328 0.8224 12.9481 26.1419 41.1638 41.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 6.4e-05 1024 120 1200 184320 40.4315 13.2589 257.117 408.552 719.575 719.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 0.001024 4096 310 550 17424 2.72355 31.6817 104.818 139.265 139.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 6.4e-05 2048 400 1150 188928 71.6734 28.0576 491.405 840.429 1431.75 1431.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 3.2e-05 512 100 350 601344 22.6825 13.3622 98.1993 417.43 551.837 551.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 6.4e-05 2048 70 950 238464 55.0056 28.3484 422.24 834.843 1340.6 1340.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 0.000512 512 240 300 25920 1.71398 0.915456 4.18176 49.7364 56.6788 56.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000128 4096 450 14250 140616 28.3985 5379.44 837.973 6245.86 6245.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 0.000128 512 120 1550 149472 4.44442 3.76384 99.5811 202.425 310.314 310.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000256 1024 185 1050 50112 6.3616 3.41507 47.6871 104.716 162.308 162.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000512 512 260 750 31968 1.14544 0.811008 10.4145 25.782 38.2508 38.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 6.4e-05 1024 120 1200 179712 41.2118 13.3396 208.125 408.267 671.15 671.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 0.001024 4096 310 550 17280 2.72122 25.5571 104.33 132.652 132.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 6.4e-05 2048 400 1150 186624 73.3982 28.3343 399.045 850.962 1351.92 1352.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 3.2e-05 512 100 350 599040 22.6249 13.3314 92.866 417.877 546.863 546.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 6.4e-05 2048 70 950 235008 54.6507 28.031 394.947 829.634 1307.43 1307.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 0.000512 512 240 300 23040 1.71811 0.888 3.65002 47.9862 54.3737 54.4859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000128 4096 450 14250 140544 28.378 5046.8 838.737 5913.97 5914.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 0.000128 512 120 1550 148608 4.42637 3.75427 92.9879 202.566 303.839 303.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000256 1024 185 1050 48384 6.24013 3.33514 43.356 102.595 155.658 155.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000512 512 260 750 32256 1.15568 0.8112 9.90822 25.8534 37.8302 37.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 6.4e-05 1024 120 1200 165888 41.0652 13.159 181.557 396.386 632.386 632.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 0.001024 4096 310 550 17280 2.72384 24.6948 104.815 132.275 132.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 6.4e-05 2048 400 1150 184320 71.1734 27.7955 375.287 830.776 1305.23 1305.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 3.2e-05 512 100 350 599040 22.7146 13.372 85.2489 417.918 539.416 539.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 6.4e-05 2048 70 950 236160 55.27 28.3765 363.202 836.112 1283.12 1283.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 0.000512 512 240 300 23040 1.75834 0.901984 3.60234 49.4671 55.859 55.9659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000128 4096 450 14250 140400 28.3642 4622.42 838.393 5489.22 5489.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 0.000128 512 120 1550 148320 4.45341 3.76989 85.8193 202.617 296.763 296.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000256 1024 185 1050 48960 6.43907 3.42675 41.2914 105.008 156.294 156.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000512 512 260 750 31680 1.14218 0.796672 9.03126 25.5176 36.5861 36.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 6.4e-05 1024 120 1200 161280 43.0071 13.2328 162.232 402.667 621.352 621.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 0.001024 4096 310 550 16920 2.6889 22.7095 103.274 128.714 128.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 6.4e-05 2048 400 1150 184320 73.8831 28.3176 344.247 836.033 1282.68 1282.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 3.2e-05 512 100 350 605440 22.5619 13.3843 160.789 419.367 616.268 616.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 6.4e-05 2048 70 950 240640 54.7062 28.3453 700.761 838.526 1622.5 1622.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.000512 512 240 300 26240 1.72054 0.927744 6.46746 49.9184 59.1616 59.2728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000128 4096 450 14250 140720 28.3837 8881.33 838.404 9748.16 9748.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.000128 512 120 1550 150080 4.43632 3.76605 166 202.849 377.153 377.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000256 1024 185 1050 51200 6.25373 3.39229 80.6945 104.18 194.65 194.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000512 512 260 750 33280 1.15706 0.82896 17.7567 26.1821 46.0252 46.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 6.4e-05 1024 120 1200 189440 41.3479 13.5171 361.669 419.65 836.4 836.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 0.001024 4096 310 550 17440 2.71933 42.7834 104.538 150.082 150.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 6.4e-05 2048 400 1150 192000 72.1711 28.3689 680.523 843.095 1624.35 1624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 3.2e-05 512 100 350 604160 22.5787 13.3714 112.095 419.112 567.323 567.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 6.4e-05 2048 70 950 240640 54.6253 28.3341 485.058 838.126 1406.3 1406.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 0.000512 512 240 300 25600 1.72989 0.92544 4.54592 49.9553 57.2844 57.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000128 4096 450 14250 140640 28.3842 6064.41 837.771 6930.61 6930.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 0.000128 512 120 1550 149120 4.41958 3.75808 111.832 202.393 322.504 322.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000256 1024 185 1050 49920 6.2321 3.37101 53.9661 103.353 167.051 167.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000512 512 260 750 32640 1.15226 0.818464 11.8185 26.0028 39.8906 39.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 6.4e-05 1024 120 1200 184320 40.9492 13.3284 240.489 412.312 707.294 707.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 0.001024 4096 310 550 17280 2.71238 29.6305 104.034 136.419 136.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 6.4e-05 2048 400 1150 189440 72.7559 28.3359 460.564 838.295 1400.14 1400.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 3.2e-05 512 100 350 602880 22.5006 13.3488 95.0315 417.441 548.486 548.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 6.4e-05 2048 70 950 238080 54.891 28.4185 406.148 834.88 1324.49 1324.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.000512 512 240 300 24960 1.75734 0.928832 4.21309 50.0058 57.0345 57.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000128 4096 450 14250 140400 28.3931 5261.82 836.902 6127.17 6127.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.000128 512 120 1550 148800 4.43411 3.76422 95.7335 202.442 306.473 306.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000256 1024 185 1050 49920 6.25347 3.3808 46.3169 103.456 159.532 159.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000512 512 260 750 32640 1.15542 0.820576 10.2155 26.0524 38.3447 38.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 6.4e-05 1024 120 1200 184320 41.0566 13.3591 205.667 415.527 675.824 675.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 0.001024 4096 310 550 17280 2.71379 25.133 104.459 132.347 132.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 6.4e-05 2048 400 1150 184320 72.2985 27.9203 381.459 824.695 1306.56 1306.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 3.2e-05 512 100 350 604160 22.6012 13.3733 87.7944 419.279 543.215 543.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 6.4e-05 2048 70 950 235520 54.1467 27.9593 372.248 824.946 1279.46 1279.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 0.000512 512 240 300 25600 1.76547 0.931488 3.89389 50.0574 56.7764 56.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000128 4096 450 14250 140480 28.3733 4772.71 837.9 5639.03 5639.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 0.000128 512 120 1550 148480 4.41802 3.74784 88.0888 201.03 297.383 297.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000256 1024 185 1050 48640 6.31408 3.37712 41.6527 103.584 155.057 155.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000512 512 260 750 32000 1.15962 0.824928 9.73859 26.11 37.9339 38.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 6.4e-05 1024 120 1200 184320 41.0517 13.9697 189.738 412.58 657.552 657.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 0.001024 4096 310 550 16960 2.68352 23.167 105.326 131.22 131.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 6.4e-05 2048 400 1150 184320 72.3376 27.8917 352.08 824.963 1277.46 1277.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 3.2e-05 512 100 350 601600 22.4578 13.3202 83.739 417.044 536.727 536.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 6.4e-05 2048 70 950 230400 55.0992 27.9658 348.163 825.722 1257.12 1257.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.000512 512 240 300 25600 1.76982 0.932064 3.86406 50.1323 56.8261 56.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000128 4096 450 14250 140400 28.3864 4615.41 838.485 5482.33 5482.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.000128 512 120 1550 148800 4.4321 3.75862 84.455 202.425 295.17 295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000256 1024 185 1050 48000 6.352 3.38198 40.3525 103.758 153.972 154.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000512 512 260 750 32000 1.16707 0.827392 9.08858 26.1824 37.3604 37.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 6.4e-05 1024 120 1200 179200 41.841 13.3422 177.11 413.06 645.57 645.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 0.001024 4096 310 550 16800 2.67597 21.7682 105.675 130.161 130.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 6.4e-05 2048 400 1150 179200 73.5452 27.9122 330.189 825.728 1257.56 1257.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 3.2e-05 512 100 360 601600 22.6657 13.3731 138.536 419.088 593.828 593.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 6.4e-05 2048 70 960 233984 55.6822 28.3428 872.345 837.907 1794.44 1794.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 990 0.000512 512 240 300 28160 1.68893 0.935776 8.7073 51.2617 62.7255 62.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 0.000128 4096 450 14220 140864 28.4024 7131.68 838.329 7998.46 7998.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 0.000128 512 120 1560 150016 4.42496 3.76003 132.457 205.412 346.155 346.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000256 1024 185 1080 52224 6.25958 3.41629 65.9395 104.921 180.664 180.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 0.000512 512 260 720 33920 1.14973 0.830304 13.5049 26.2622 41.8503 41.9396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 6.4e-05 1024 120 1200 190464 40.8732 13.5248 286.736 421.921 763.275 763.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 0.001024 4096 310 540 17600 2.72906 33.612 104.888 141.273 141.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 6.4e-05 2048 400 1140 185344 74.0767 42.1596 896.238 837.915 1853.01 1853.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 3.2e-05 512 100 360 601088 22.6824 13.38 91.7592 419.396 547.38 547.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 6.4e-05 2048 70 960 233472 55.8603 28.31 815.845 838.575 1738.75 1738.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 990 0.000512 512 240 300 28160 1.68787 0.935808 8.66307 51.3063 62.7215 62.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 0.000128 4096 450 14220 140800 28.3966 4647.75 838.667 5514.86 5514.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1670 0.000128 512 120 1560 150016 4.43248 3.78502 86.3604 202.829 297.506 297.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000256 1024 185 1080 51712 6.26883 3.40787 43.2762 104.686 157.768 157.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 0.000512 512 260 720 33792 1.15603 0.82944 8.99891 26.3025 37.3923 37.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 6.4e-05 1024 120 1200 188416 41.2985 13.484 186.38 418.152 659.531 659.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 0.001024 4096 310 540 17536 2.72794 22.4846 104.79 130.044 130.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 6.4e-05 2048 400 1140 184320 74.0204 28.2596 875.407 835.894 1813.78 1813.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 3.2e-05 512 100 360 600576 22.6836 13.364 75.8824 418.439 530.542 530.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 6.4e-05 2048 70 960 233472 55.8869 28.3102 992.928 836.716 1914.01 1914.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 990 0.000512 512 240 300 27648 1.67421 0.917504 8.56211 49.9153 61.2044 61.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 0.000128 4096 450 14220 140736 28.3935 3777.85 838.006 4644.3 4644.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1670 0.000128 512 120 1560 149760 4.42202 3.76246 71.9246 202.61 282.82 282.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000256 1024 185 1080 51456 6.24445 3.40262 35.3449 104.312 149.436 149.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 0.000512 512 260 720 33792 1.15088 0.827584 7.5216 26.2185 35.8174 35.9158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 6.4e-05 1024 120 1200 184320 40.9439 13.321 149.603 412.469 616.555 616.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 0.001024 4096 310 540 17472 2.71786 18.5172 104.549 125.827 125.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 6.4e-05 2048 400 1140 181248 74.4705 28.1907 861.493 832.614 1796.97 1797.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 3.2e-05 512 100 360 600064 22.9757 13.3749 224.67 419.096 680.28 680.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 520 6.4e-05 2048 70 960 231424 56.1451 28.2557 976.993 835.318 1896.87 1897.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 990 0.000512 512 240 300 27648 1.7129 0.935744 8.4943 51.3302 62.6034 62.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 0.000128 4096 450 14220 140672 28.3815 3270.2 837.772 4136.4 4136.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1670 0.000128 512 120 1560 149504 4.42678 3.75686 61.974 202.93 273.191 273.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000256 1024 185 1080 51200 6.28829 3.40803 30.6093 104.682 145.114 145.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 0.000512 512 260 720 33792 1.15776 0.832864 6.47165 26.3225 34.8883 34.9795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 6.4e-05 1024 120 1200 188416 41.3066 13.4839 132.161 417.771 604.933 605.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 0.001024 4096 310 540 17408 2.71558 15.5668 104.362 122.687 122.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 6.4e-05 2048 400 1140 184320 74.0613 28.246 892.546 835.336 1830.38 1830.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 3.2e-05 512 100 360 601600 22.7316 13.3965 187.133 419.083 642.517 642.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 6.4e-05 2048 70 960 233600 55.8597 28.3996 776.947 837.912 1699.28 1699.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 990 0.000512 512 240 300 27840 1.69178 0.935584 7.52074 50.0839 60.3599 60.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000128 4096 450 14220 140840 28.3971 9739.56 838.144 10606.1 10606.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.000128 512 120 1560 150080 4.44416 3.76698 180.26 202.747 391.32 391.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000256 1024 185 1080 52160 6.2927 3.42304 92.6682 104.922 207.435 207.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000512 512 260 720 33920 1.15219 0.82944 18.485 26.247 46.8165 46.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 6.4e-05 1024 120 1200 189440 41.3984 13.534 398.684 423.964 877.801 877.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 0.001024 4096 310 540 17560 2.71974 46.592 104.73 154.084 154.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 6.4e-05 2048 400 1140 184320 74.2443 28.3573 732.259 837.92 1672.97 1673.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 3.2e-05 512 100 360 601600 22.6937 13.3896 120.792 419.456 576.493 576.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 6.4e-05 2048 70 960 232960 55.887 28.389 481.602 838.697 1404.74 1404.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 990 0.000512 512 240 300 27520 1.67875 0.925696 4.69814 49.9216 57.3562 57.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000128 4096 450 14220 140800 28.4028 6062.11 838.837 6929.4 6929.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 0.000128 512 120 1560 150080 4.43539 3.76499 115.369 202.855 326.52 326.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000256 1024 185 1080 51200 6.2504 3.38858 56.2669 104.207 170.241 170.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000512 512 260 720 33600 1.15581 0.826336 11.9647 26.1858 40.2315 40.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 6.4e-05 1024 120 1200 189440 41.3263 13.5507 246.11 419.46 720.652 720.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 0.001024 4096 310 540 17520 2.72675 28.672 104.8 136.242 136.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 6.4e-05 2048 400 1140 184320 74.1347 28.3272 453.069 838.804 1394.52 1394.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 3.2e-05 512 100 360 600960 22.7505 13.3903 99.3297 418.582 554.219 554.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 520 6.4e-05 2048 70 960 232320 55.896 28.3307 1096.22 834.43 2015.04 2015.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 990 0.000512 512 240 300 26880 1.70253 0.92336 3.79174 49.9241 56.4736 56.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 0.000128 4096 450 14220 140760 28.4037 4965.06 837.911 5831.43 5831.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 0.000128 512 120 1560 149760 4.44774 3.76422 94.1026 202.664 305.074 305.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000256 1024 185 1080 51840 6.27821 3.41302 46.9855 104.576 161.379 161.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000512 512 260 720 33600 1.15936 0.83472 9.88083 26.2957 38.2679 38.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 6.4e-05 1024 120 1200 184320 41.1063 13.3687 197.043 412.237 663.968 664.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 0.001024 4096 310 540 17400 2.71974 24.1807 104.255 131.199 131.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 6.4e-05 2048 400 1140 180480 74.935 28.339 1101.27 834.449 2039.19 2039.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 3.2e-05 512 100 360 601600 22.6633 13.3665 84.4389 419.104 539.738 539.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 6.4e-05 2048 70 960 232960 55.9128 28.3446 999.254 838.107 1921.79 1921.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 990 0.000512 512 240 300 26880 1.69696 0.927296 11.6476 49.9483 64.3495 64.4589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 0.000128 4096 450 14220 140640 28.3773 4205.49 837.601 5071.52 5071.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 0.000128 512 120 1560 149120 4.4128 3.75232 80.6741 202.936 291.875 291.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000256 1024 185 1080 49920 6.23731 3.36691 38.7529 103.346 151.831 151.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 0.000512 512 260 720 33280 1.14528 0.819456 8.31261 26.0095 36.3925 36.4864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 6.4e-05 1024 120 1200 184320 40.9655 13.3213 167.5 412.357 634.361 634.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 0.001024 4096 310 540 17440 2.72413 20.4196 104.704 127.891 127.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 6.4e-05 2048 400 1140 184320 74.0877 28.4553 1147.14 838.123 2088.01 2088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 3.2e-05 512 100 360 601344 22.6893 13.3823 171.752 418.927 626.92 627.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 6.4e-05 2048 70 960 233472 55.6932 28.3421 710.921 836.573 1631.7 1631.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 0.000512 512 240 300 28032 1.68602 0.929792 6.97542 50.1315 59.8529 59.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000128 4096 450 14220 140832 28.4041 8969.44 838.167 9836.06 9836.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.000128 512 120 1560 149952 4.43178 3.76058 165.71 202.709 376.714 376.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000256 1024 185 1080 52224 6.26224 3.41411 84.8765 104.767 199.453 199.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000512 512 260 720 33984 1.15629 0.832768 17.0997 26.3181 45.5023 45.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 6.4e-05 1024 120 1200 187392 41.1816 13.454 363.431 416.399 834.689 834.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 0.001024 4096 310 540 17568 2.72627 42.5546 104.806 150.13 150.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 6.4e-05 2048 400 1140 184320 74.1266 28.373 671.124 836.597 1610.42 1610.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 3.2e-05 512 100 360 600576 22.6419 13.358 114.549 418.387 569.1 569.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 6.4e-05 2048 70 960 233472 55.6319 28.3514 448.538 836.578 1369.27 1369.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 0.000512 512 240 300 27648 1.67539 0.919904 4.61683 49.9106 57.2462 57.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000128 4096 450 14220 140736 28.3832 5619.91 837.776 6486.12 6486.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.000128 512 120 1560 149760 4.42061 3.75984 109.591 202.602 320.474 320.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000256 1024 185 1080 51456 6.24806 3.40438 52.6657 104.304 166.748 166.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000512 512 260 720 33792 1.15482 0.827456 11.3092 26.2123 39.6004 39.6926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 6.4e-05 1024 120 1200 184320 40.9484 13.3157 223.972 412.224 690.673 690.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 0.001024 4096 310 540 17472 2.71942 27.411 104.533 134.706 134.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 6.4e-05 2048 400 1140 181248 74.1795 28.2397 415.174 832.632 1350.41 1350.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 3.2e-05 512 100 360 601344 22.6968 13.3816 93.0098 419.328 548.579 548.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 6.4e-05 2048 70 960 232704 55.6718 28.2946 367.071 835.442 1286.64 1286.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 990 0.000512 512 240 300 26496 1.6905 0.909984 3.61094 49.7102 56.0503 56.1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000128 4096 450 14220 140688 28.3749 4633.78 838.581 5500.79 5500.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.000128 512 120 1560 149760 4.4361 3.76214 88.8613 202.856 300.018 300.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000256 1024 185 1080 50688 6.24499 3.38829 43.4083 103.943 157.113 157.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000512 512 260 720 33408 1.15475 0.824032 9.07536 26.1415 37.2948 37.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 6.4e-05 1024 120 1200 175104 41.8008 13.3509 175.513 408.702 639.575 639.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 0.001024 4096 310 540 17424 2.71792 22.9638 104.63 130.36 130.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 6.4e-05 2048 400 1140 179712 73.9412 28.076 339.197 829.275 1270.68 1270.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 3.2e-05 512 100 360 599040 22.7401 13.3586 82.7332 418.794 537.786 537.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 6.4e-05 2048 70 960 230400 55.8469 28.3013 327.351 833.402 1245.07 1245.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 990 0.000512 512 240 300 27648 1.68448 0.925344 3.5631 49.9976 56.3012 56.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000128 4096 450 14220 140544 28.3931 4165 837.976 5031.42 5031.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.000128 512 120 1560 149760 4.4319 3.75411 78.5924 202.746 289.624 289.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000256 1024 185 1080 50688 6.20957 3.37043 38.5744 103.48 151.766 151.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000512 512 260 720 33024 1.15146 0.819552 8.25277 26.0411 36.3624 36.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 6.4e-05 1024 120 1200 184320 41.0223 13.3176 165.009 413.941 633.509 633.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 0.001024 4096 310 540 17280 2.7073 19.5831 104.105 126.439 126.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 6.4e-05 2048 400 1140 178176 73.6545 27.9381 302.183 825.181 1229.15 1229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 3.2e-05 512 100 360 599040 22.6512 13.353 72.1875 417.445 525.804 525.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 520 6.4e-05 2048 70 960 230400 56.0874 28.3733 929.007 834.885 1848.52 1848.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 990 0.000512 512 240 300 26880 1.7071 0.9264 3.01734 49.9989 55.7837 55.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 0.000128 4096 450 14220 140640 28.3955 3627.04 838.029 4493.51 4493.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 0.000128 512 120 1560 148800 4.4344 3.76013 69.2125 202.435 279.942 280.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000256 1024 185 1080 49920 6.2503 3.37514 33.2817 103.46 146.494 146.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000512 512 260 720 32640 1.15459 0.821856 6.80048 26.0558 34.9292 35.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 6.4e-05 1024 120 1200 184320 41.0521 13.3351 144.994 412.471 612.065 612.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 0.001024 4096 310 540 17280 2.71286 17.4677 104.274 124.497 124.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 6.4e-05 2048 400 1140 176640 74.2916 27.9511 951.065 824.612 1878.12 1878.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 3.2e-05 512 100 360 601216 22.7475 13.4 169.91 418.94 625.167 625.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 6.4e-05 2048 70 960 232960 55.8923 28.3546 680.157 836.446 1601.01 1601.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 0.000512 512 240 300 28224 1.70099 0.941696 6.52154 51.3185 60.6092 60.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000128 4096 450 14220 140840 28.4019 8554.15 838.106 9420.71 9420.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.000128 512 120 1560 149856 4.44518 3.76982 161.517 205.695 375.53 375.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000256 1024 185 1080 51968 6.28934 3.41709 80.343 104.749 194.928 195.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000512 512 260 720 34048 1.15798 0.835456 16.812 26.3164 45.2196 45.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 6.4e-05 1024 120 1200 189952 41.2526 13.5255 348.677 418.429 822.103 822.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 0.001024 4096 310 540 17528 2.71952 40.8494 104.612 148.224 148.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 6.4e-05 2048 400 1140 184576 74.2424 28.3423 642.47 836.466 1581.71 1581.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 3.2e-05 512 100 360 600320 22.7119 13.3759 108.821 418.793 563.869 564.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 6.4e-05 2048 70 960 232960 55.7925 28.3318 435.333 837.41 1357.04 1357.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 0.000512 512 240 300 27776 1.68368 0.927744 4.30211 50.03 57.07 57.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000128 4096 450 14220 140784 28.4066 5422.94 838.912 6290.31 6290.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.000128 512 120 1560 149632 4.43178 3.75808 103.558 203.087 314.937 315.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000256 1024 185 1080 51968 6.27437 3.40867 51.1943 104.93 165.938 166.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000512 512 260 720 33600 1.14496 0.820032 10.7924 26.0791 38.942 39.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 6.4e-05 1024 120 1200 186368 40.9226 13.3593 217.118 414.011 685.627 685.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 0.001024 4096 310 540 17472 2.71613 25.98 104.712 133.45 133.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 6.4e-05 2048 400 1140 182784 74.5319 28.3013 404.965 837.49 1345.48 1345.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 3.2e-05 512 100 360 599424 22.7745 13.3878 92.138 418.43 546.899 547.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 6.4e-05 2048 70 960 231168 56.2801 28.3897 363.951 836.758 1285.54 1285.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 0.000512 512 240 300 26880 1.66077 0.900416 3.72326 49.4405 55.8578 55.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000128 4096 450 14220 140616 28.3911 4563.51 837.519 5429.47 5429.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.000128 512 120 1560 149184 4.44413 3.76493 87.527 202.648 298.486 298.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000256 1024 185 1080 51072 6.33792 3.4263 42.6027 104.905 157.396 157.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000512 512 260 720 32928 1.15789 0.818848 9.01734 25.9388 37.033 37.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 6.4e-05 1024 120 1200 182784 42.4107 13.5275 179.09 418.594 653.84 653.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 0.001024 4096 310 540 17304 2.70608 21.6868 104.014 128.45 128.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 6.4e-05 2048 400 1140 182784 74.6125 28.3443 341.407 836.783 1281.33 1281.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 3.2e-05 512 100 360 598528 22.7413 13.3548 80.0202 418.817 535.095 535.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 6.4e-05 2048 70 960 232960 55.7228 28.3228 321.885 837.602 1243.69 1243.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 0.000512 512 240 300 26880 1.66122 0.901824 3.14003 49.5001 55.3321 55.4439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000128 4096 450 14220 140672 28.4063 4011.12 838.811 4878.39 4878.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.000128 512 120 1560 149632 4.43142 3.75808 76.743 202.773 287.805 287.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000256 1024 185 1080 50176 6.25885 3.38013 37.2085 103.864 150.839 150.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000512 512 260 720 33152 1.15472 0.829312 8.13366 26.1468 36.3597 36.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 6.4e-05 1024 120 1200 172032 41.5977 13.237 149 404.659 608.702 608.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 0.001024 4096 310 540 17248 2.70605 19.8287 104.102 126.68 126.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 6.4e-05 2048 400 1140 179200 73.8414 27.9446 295.701 828.006 1225.68 1225.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 3.2e-05 512 100 360 595840 22.9041 13.3693 70.9811 418.248 525.663 525.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 6.4e-05 2048 70 960 228480 56.0956 28.1041 282.531 830.549 1197.44 1197.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 990 0.000512 512 240 300 26880 1.69984 0.92016 3.2184 49.8426 55.8109 55.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000128 4096 450 14220 140560 28.33 3549.29 838.527 4416.2 4416.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.000128 512 120 1560 148960 4.4519 3.76445 68.0014 202.658 278.988 279.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000256 1024 185 1080 49280 6.24301 3.35462 32.5079 102.742 144.978 145.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000512 512 260 720 32480 1.15293 0.813824 6.94726 25.8897 34.9032 34.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 6.4e-05 1024 120 1200 179200 41.4174 13.2874 137.758 409.376 602.053 602.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 0.001024 4096 310 540 17080 2.69162 17.8611 103.502 124.099 124.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 6.4e-05 2048 400 1140 170240 74.9761 27.775 251.813 819.709 1174.46 1174.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 3.2e-05 512 100 360 601088 22.6938 13.3788 163.808 419.017 619.063 619.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 6.4e-05 2048 70 960 233472 55.7138 28.3168 649.184 837.797 1571.18 1571.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 0.000512 512 240 300 28160 1.69498 0.937472 6.34707 51.286 60.3977 60.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000128 4096 450 14220 140800 28.3908 7779.28 837.878 8645.6 8645.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.000128 512 120 1560 150016 4.43366 3.75971 152.406 202.744 363.446 363.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000256 1024 185 1080 51712 6.26518 3.41216 76.3635 104.588 190.758 190.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000512 512 260 720 33792 1.15555 0.832928 16.0455 26.2803 44.4144 44.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 6.4e-05 1024 120 1200 188416 41.3052 13.4867 328.903 417.7 801.614 801.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 0.001024 4096 310 540 17536 2.72438 38.6013 104.699 146.068 146.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 6.4e-05 2048 400 1140 184320 73.7179 28.2458 611.947 835.062 1549.17 1549.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 3.2e-05 512 100 360 600064 22.7331 13.367 110.337 419.08 565.683 565.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 6.4e-05 2048 70 960 231424 55.8609 28.3155 443.18 835.28 1362.79 1362.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 0.000512 512 240 300 27648 1.71568 0.937376 4.35517 51.3269 58.4673 58.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000128 4096 450 14220 140672 28.3908 5195.65 837.594 6061.68 6061.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.000128 512 120 1560 149504 4.42685 3.75507 99.2751 202.894 310.449 310.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000256 1024 185 1080 51200 6.28925 3.40989 51.0973 104.683 165.609 165.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000512 512 260 720 33792 1.156 0.833536 10.7724 26.3226 39.1859 39.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 6.4e-05 1024 120 1200 188416 41.333 13.4904 220.986 417.753 693.778 693.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 0.001024 4096 310 540 17408 2.71552 25.7957 104.358 132.911 132.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 6.4e-05 2048 400 1140 184320 73.7534 28.3668 418.439 835.391 1356.13 1356.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 3.2e-05 512 100 360 599040 22.7398 13.3633 91.7365 418.732 546.731 546.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 6.4e-05 2048 70 960 230400 55.8259 28.184 365.415 833.28 1282.86 1282.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 0.000512 512 240 300 27648 1.68307 0.927456 3.94989 49.9918 56.6833 56.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000128 4096 450 14220 140544 28.3882 4290.73 837.849 5157.02 5157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.000128 512 120 1560 149760 4.42278 3.75821 82.2756 202.734 293.292 293.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000256 1024 185 1080 50688 6.21034 3.36886 42.204 103.467 155.38 155.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000512 512 260 720 33024 1.15168 0.819392 9.04989 26.0387 37.1583 37.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 6.4e-05 1024 120 1200 184320 41.006 13.3294 179.042 412.797 646.386 646.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 0.001024 4096 310 540 17280 2.70826 21.2972 104.09 128.138 128.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 6.4e-05 2048 400 1140 178176 73.6547 27.8796 335.044 826.51 1263.28 1263.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 3.2e-05 512 100 360 598016 22.7352 13.3443 84.996 417.864 539.103 539.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 6.4e-05 2048 70 960 229376 56.1965 28.2993 340.116 835.753 1260.53 1260.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 0.000512 512 240 300 24576 1.67629 0.882688 3.38563 47.9427 54.0174 54.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000128 4096 450 14220 140544 28.3872 3818.93 837.729 4685.1 4685.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 0.000128 512 120 1560 149504 4.42877 3.76099 73.3502 202.542 284.184 284.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000256 1024 185 1080 51200 6.29923 3.408 39.4866 104.878 154.2 154.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000512 512 260 720 32768 1.14 0.80896 8.02618 25.7275 35.8041 35.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 6.4e-05 1024 120 1200 180224 42.5906 13.5285 160.781 418.095 635.209 635.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 0.001024 4096 310 540 17152 2.69926 19.4121 103.69 125.845 125.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 6.4e-05 2048 400 1140 180224 74.6954 28.3013 314.64 835.766 1253.59 1253.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 3.2e-05 512 100 360 599040 22.8143 13.3673 77.8193 419.218 533.383 533.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 6.4e-05 2048 70 960 225280 55.9148 28.0781 303.247 824.831 1212.23 1212.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 0.000512 512 240 300 25600 1.7648 0.929792 3.22134 50.0566 56.1 56.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000128 4096 450 14220 140480 28.3913 3513.28 837.622 4379.34 4379.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 0.000128 512 120 1560 148480 4.41754 3.74771 67.327 201.011 276.604 276.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000256 1024 185 1080 48640 6.31594 3.37133 34.5403 103.566 147.92 148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000512 512 260 720 33280 1.16138 0.82528 7.62499 26.1063 35.8148 35.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 6.4e-05 1024 120 1200 184320 41.0445 13.3266 151.294 412.714 618.59 618.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 0.001024 4096 310 540 17280 2.72186 19.3085 104.709 126.782 126.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 6.4e-05 2048 400 1140 174080 74.7508 28.0389 275.278 824.841 1203.1 1203.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 3.2e-05 512 100 384 600064 22.7275 13.3725 145.861 419.094 601.221 601.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 6.4e-05 2048 70 960 235520 55.4596 28.3711 836.564 837.922 1758.48 1758.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 990 0.000512 512 240 320 27392 1.71037 0.936448 8.84803 51.264 62.8889 62.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 0.000128 4096 450 14208 140864 28.4552 7007.69 838.264 7874.46 7874.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 0.000128 512 120 1536 150144 4.42454 3.75546 130.282 202.766 341.33 341.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000256 1024 185 1024 51456 6.29421 3.41978 61.7969 104.913 176.553 176.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 0.000512 512 260 768 33664 1.15453 0.82944 14.2337 26.2716 42.5884 42.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 6.4e-05 1024 120 1216 188416 41.2564 13.4839 283.518 417.883 756.357 756.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 0.001024 4096 310 576 17472 2.73363 35.2993 104.883 142.96 143.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 6.4e-05 2048 400 1152 195584 71.4787 28.3136 907.993 837.929 1845.91 1846.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 3.2e-05 512 100 384 600064 22.741 13.3762 94.5476 418.935 549.771 549.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 520 6.4e-05 2048 70 960 235520 55.5852 28.4652 783.26 837.646 1705.12 1705.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 990 0.000512 512 240 320 27136 1.71677 0.936768 8.67315 51.2791 62.7376 62.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 0.000128 4096 450 14208 140800 28.4258 4493.87 837.675 5360.02 5360.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1670 0.000128 512 120 1536 150016 4.4336 3.76218 83.5188 202.746 294.559 294.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000256 1024 185 1024 51200 6.27677 3.70419 39.7789 104.567 154.454 154.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 0.000512 512 260 768 33536 1.1593 0.82944 9.22218 26.2778 37.5871 37.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 6.4e-05 1024 120 1216 188416 41.291 13.4899 182.54 417.704 655.241 655.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 0.001024 4096 310 576 17408 2.72301 22.6166 104.667 130.048 130.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 6.4e-05 2048 400 1152 194560 71.5637 28.2648 886.772 834.969 1821.77 1821.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 3.2e-05 512 100 384 599040 22.7171 13.37 79.1472 418.448 533.847 533.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 6.4e-05 2048 70 960 235008 55.7193 28.3505 940.64 836.716 1861.59 1861.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 990 0.000512 512 240 320 26880 1.70442 0.919488 8.66352 49.9142 61.3459 61.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 0.000128 4096 450 14208 140736 28.4195 3708.18 838.05 4574.7 4574.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1670 0.000128 512 120 1536 149760 4.41766 3.75645 70.0157 202.619 280.908 281.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000256 1024 185 1024 50688 6.27405 3.40102 32.9356 104.31 147.048 147.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 0.000512 512 260 768 33408 1.16016 0.82768 7.75862 26.223 36.0752 36.1762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 6.4e-05 1024 120 1216 184320 40.9495 13.3237 150.101 412.472 617.065 617.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 0.001024 4096 310 576 17376 2.72381 18.8027 104.708 126.278 126.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 6.4e-05 2048 400 1152 193536 71.3325 28.1331 881.834 832.611 1814.11 1814.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 3.2e-05 512 100 384 600064 22.7394 13.3767 68.3624 419.081 523.727 523.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 520 6.4e-05 2048 70 960 233472 55.7555 28.3361 928.177 835.281 1847.72 1847.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 990 0.000512 512 240 320 26624 1.73648 0.937984 8.57136 51.3252 62.7085 62.8209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 0.000128 4096 450 14208 140672 28.4238 3210.33 837.546 4076.34 4076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1670 0.000128 512 120 1536 149504 4.43098 3.76019 60.2183 202.463 270.976 271.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000256 1024 185 1024 51200 6.28979 3.40829 28.8826 104.691 143.399 143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 0.000512 512 260 768 33280 1.15798 0.831488 6.65632 26.3229 35.0672 35.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 6.4e-05 1024 120 1216 188416 41.3086 13.4871 131.812 417.927 604.75 604.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 0.001024 4096 310 576 17280 2.71802 16.2751 104.346 123.384 123.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 6.4e-05 2048 400 1152 192512 71.9704 28.2556 870.874 835.302 1806.6 1806.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 3.2e-05 512 100 384 600320 22.8001 13.404 191.552 419.019 646.946 647.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 6.4e-05 2048 70 960 235520 55.6083 28.4491 737.101 837.788 1659.11 1659.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 990 0.000512 512 240 320 27200 1.71338 0.936192 7.29731 50.0849 60.1635 60.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000128 4096 450 14208 140840 28.4201 9381.46 837.962 10247.9 10247.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.000128 512 120 1536 150080 4.4431 3.77226 172.442 202.739 383.499 383.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000256 1024 185 1024 51520 6.31462 3.42496 83.7096 104.909 198.487 198.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000512 512 260 768 33600 1.15568 0.828032 18.7564 26.2431 47.0886 47.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 6.4e-05 1024 120 1216 189440 41.3932 13.5302 386.436 419.007 860.578 860.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 0.001024 4096 310 576 17440 2.7241 47.2309 104.74 154.739 154.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 6.4e-05 2048 400 1152 195840 71.3749 28.3587 741.128 837.819 1678.87 1679.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 3.2e-05 512 100 384 600320 22.7603 13.3904 123.163 419.035 578.512 578.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 6.4e-05 2048 70 960 235520 55.4941 28.4345 449.827 838.077 1372 1372.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 990 0.000512 512 240 320 26880 1.69997 0.923648 4.58458 49.8974 57.2339 57.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000128 4096 450 14208 140800 28.4611 5698.61 837.917 6565.03 6565.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.000128 512 120 1536 150080 4.44 3.76426 110.301 202.757 321.366 321.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000256 1024 185 1024 50560 6.2816 3.39126 50.4276 104.099 164.327 164.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000512 512 260 768 33280 1.15824 0.827008 12.11 26.1578 40.3526 40.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 6.4e-05 1024 120 1216 189440 41.3416 13.5148 237.1 419.054 711.226 711.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 0.001024 4096 310 576 17360 2.71814 28.7743 104.514 136.049 136.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 6.4e-05 2048 400 1152 194560 71.6314 28.4546 449.157 851.404 1412.37 1412.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 3.2e-05 512 100 384 599040 22.833 13.3919 100.599 419.052 556.038 556.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 520 6.4e-05 2048 70 960 234240 55.6554 28.3525 1046.17 835.359 1965.7 1965.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 990 0.000512 512 240 320 26880 1.70714 0.925344 3.86118 49.9482 56.5749 56.6821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 0.000128 4096 450 14208 140760 28.434 4729.47 838.755 5596.7 5596.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 0.000128 512 120 1536 149760 4.45062 3.768 89.1157 202.781 300.216 300.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000256 1024 185 1024 50880 6.32176 3.41402 41.6788 104.687 156.229 156.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000512 512 260 768 33600 1.16259 0.82944 10.0438 26.3212 38.4525 38.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 6.4e-05 1024 120 1216 184320 41.1105 13.3437 190.257 412.713 657.642 657.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 0.001024 4096 310 576 17280 2.71424 24.7009 104.403 131.862 131.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 6.4e-05 2048 400 1152 192000 71.8988 28.3148 367.524 837.365 1305.3 1305.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 3.2e-05 512 100 384 599040 22.784 13.3696 87.0331 419.125 542.477 542.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 6.4e-05 2048 70 960 235520 55.4304 28.3075 979.249 838.116 1901.26 1901.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 990 0.000512 512 240 320 26880 1.70083 0.924608 11.9015 49.9519 64.6105 64.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 0.000128 4096 450 14208 140640 28.4234 4055.69 837.545 4921.71 4921.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 0.000128 512 120 1536 149120 4.42013 3.75795 77.7954 202.397 288.47 288.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000256 1024 185 1024 49920 6.23283 3.36752 35.7674 103.354 148.854 148.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 0.000512 512 260 768 32640 1.15331 0.820384 8.45178 26.0011 36.5234 36.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 6.4e-05 1024 120 1216 184320 40.9652 13.4992 164.942 416.23 635.852 636.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 0.001024 4096 310 576 17280 2.72122 21.1487 104.529 128.441 128.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 6.4e-05 2048 400 1152 194560 71.5211 28.3253 1151.04 838.147 2089.22 2089.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 3.2e-05 512 100 384 598400 23.1499 13.3924 78.7427 419.096 534.551 534.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 6.4e-05 2048 70 960 233600 55.6284 28.2767 1036.98 833.873 1954.92 1955.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 990 0.000512 512 240 320 25600 1.73728 0.926912 12.288 50.0017 65.0858 65.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 0.000128 4096 450 14208 140600 28.4138 3717.63 838.334 4584.43 4584.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1670 0.000128 512 120 1536 149600 4.4544 3.76832 70.0106 202.828 281.159 281.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000256 1024 185 1024 49600 6.27811 3.37306 32.6044 103.501 145.888 145.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 0.000512 512 260 768 32800 1.1584 0.819616 7.81619 26.0506 35.9489 36.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 6.4e-05 1024 120 1216 179200 41.8765 13.3471 146.411 412.756 614.601 614.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 0.001024 4096 310 576 17200 2.71757 19.3391 104.403 126.503 126.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 6.4e-05 2048 400 1152 185600 72.1754 27.9814 1181.92 825.299 2107.57 2107.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 3.2e-05 512 100 384 599808 22.7635 13.3939 175.896 419.265 631.48 631.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 6.4e-05 2048 70 960 235008 55.4477 28.3121 676.164 837.259 1597.34 1597.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.000512 512 240 320 27264 1.7081 0.930528 7.0257 50.1522 59.9477 60.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000128 4096 450 14208 140832 28.4199 8639.47 838.788 9506.73 9506.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.000128 512 120 1536 150144 4.42778 3.76448 159.62 202.802 370.716 370.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000256 1024 185 1024 51456 6.28368 3.41418 77.513 104.845 192.185 192.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000512 512 260 768 33600 1.15536 0.831488 17.4293 26.3372 45.8567 45.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 6.4e-05 1024 120 1216 187392 41.1802 13.5073 355.411 416.758 827.071 827.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 0.001024 4096 310 576 17424 2.7199 43.971 104.797 151.532 151.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 6.4e-05 2048 400 1152 195072 71.3327 28.3116 681.327 837.272 1618.43 1618.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 3.2e-05 512 100 384 599040 22.7164 13.3606 118.016 418.437 572.695 572.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 6.4e-05 2048 70 960 235008 55.409 28.3278 424.903 836.687 1345.48 1345.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 0.000512 512 240 320 26880 1.69923 0.91856 4.57014 49.9081 57.3043 57.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000128 4096 450 14208 140736 28.418 5415.27 837.841 6281.58 6281.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.000128 512 120 1536 149760 4.41958 3.75798 105.238 202.732 316.248 316.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000256 1024 185 1024 50688 6.27696 3.40157 48.2251 104.309 162.338 162.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000512 512 260 768 33408 1.15901 0.827936 11.504 26.2167 39.8099 39.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 6.4e-05 1024 120 1216 184320 40.9607 13.3227 220.021 412.282 686.8 686.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 0.001024 4096 310 576 17376 2.72589 27.0459 104.708 134.522 134.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 6.4e-05 2048 400 1152 193536 71.0451 28.2127 422.491 832.753 1354.69 1354.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 3.2e-05 512 100 384 599040 22.8061 13.386 94.6495 418.982 549.988 550.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 6.4e-05 2048 70 960 232704 55.678 28.2937 344.488 834.778 1263.39 1263.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 990 0.000512 512 240 320 26496 1.69466 0.912768 3.68342 49.6885 56.1091 56.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000128 4096 450 14208 140688 28.4181 4453.51 837.833 5319.81 5319.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.000128 512 120 1536 149760 4.43642 3.76422 84.8337 202.768 295.899 295.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000256 1024 185 1024 50688 6.25149 3.38294 39.7574 103.862 153.382 153.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000512 512 260 768 32832 1.15581 0.823264 9.31194 26.1225 37.5164 37.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 6.4e-05 1024 120 1216 175104 41.7722 13.2547 170.434 409.917 635.59 635.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 0.001024 4096 310 576 17280 2.7176 22.1327 104.447 129.34 129.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 6.4e-05 2048 400 1152 188928 71.6312 27.9941 339.858 828.603 1268.28 1268.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 3.2e-05 512 100 384 599040 22.741 13.3582 83.748 418.801 538.811 538.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 6.4e-05 2048 70 960 233472 55.3468 28.2463 308.939 833.409 1226.11 1226.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 990 0.000512 512 240 320 26112 1.72838 0.92592 2.99402 49.9964 55.7737 55.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000128 4096 450 14208 140544 28.4324 3934.12 837.888 4800.48 4800.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.000128 512 120 1536 149760 4.42966 3.75392 74.3512 202.75 285.386 285.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000256 1024 185 1024 49152 6.27152 3.37286 34.3834 103.483 147.64 147.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000512 512 260 768 33024 1.15062 0.821344 8.3671 26.0403 36.485 36.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 6.4e-05 1024 120 1216 184320 41.0222 13.3131 158.277 412.843 625.668 625.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 0.001024 4096 310 576 17280 2.72378 19.7693 104.783 127.319 127.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 6.4e-05 2048 400 1152 190464 70.7386 27.9042 304.936 825.188 1228.95 1229.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 3.2e-05 512 100 384 595200 22.8069 13.3558 73.5833 417.436 527.348 527.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 520 6.4e-05 2048 70 960 234240 55.5218 28.3239 902.323 834.881 1821.22 1821.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 990 0.000512 512 240 320 26880 1.71382 0.927968 3.09184 50.0035 55.8722 55.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 0.000128 4096 450 14208 140640 28.4315 3487.63 837.961 4354.07 4354.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 0.000128 512 120 1536 148800 4.4359 3.76698 66.09 202.444 276.842 276.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000256 1024 185 1024 49920 6.25846 3.3728 30.6088 103.456 143.827 143.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000512 512 260 768 32640 1.15686 0.822816 6.99568 26.0571 35.1305 35.2282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 6.4e-05 1024 120 1216 184320 41.0522 13.3612 141.622 412.622 608.876 609.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 0.001024 4096 310 576 17040 2.70336 17.9756 105.103 125.824 125.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 6.4e-05 2048 400 1152 184320 72.3557 27.9081 260.919 824.612 1185.98 1186.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 3.2e-05 512 100 384 600320 22.7867 13.404 172.29 419.025 627.667 627.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 6.4e-05 2048 70 960 234752 55.668 28.4099 635.928 836.781 1556.95 1557.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.000512 512 240 320 27328 1.72822 0.937312 6.41664 51.3226 60.5319 60.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000128 4096 450 14208 140840 28.4351 8119.09 838.209 8985.78 8985.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.000128 512 120 1536 150080 4.44006 3.76643 152.863 205.463 366.632 366.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000256 1024 185 1024 51072 6.32214 3.41811 71.9177 104.774 186.561 186.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000512 512 260 768 33600 1.15968 0.832608 16.7778 26.3267 45.1988 45.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 6.4e-05 1024 120 1216 189952 41.2509 13.5254 335.823 418.484 809.3 809.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 0.001024 4096 310 576 17416 2.72179 41.5255 104.719 149.007 149.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 6.4e-05 2048 400 1152 195328 71.4924 28.3261 639.97 836.631 1576.61 1576.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 3.2e-05 512 100 384 598528 22.7776 13.3714 110.966 418.741 566.018 566.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 6.4e-05 2048 70 960 234752 55.5357 28.402 409.059 837.331 1330.49 1330.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 0.000512 512 240 320 26880 1.71254 0.923648 4.23216 50.0264 57.0222 57.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000128 4096 450 14208 140784 28.4712 5177.25 838.756 6044.53 6044.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.000128 512 120 1536 149632 4.42266 3.76464 98.9426 202.711 309.943 310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000256 1024 185 1024 51072 6.3145 3.5231 46.3625 104.917 161.247 161.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000512 512 260 768 33152 1.15018 0.82096 10.912 26.0788 39.0652 39.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 6.4e-05 1024 120 1216 186368 40.9255 13.3628 210.035 426.92 691.455 691.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 0.001024 4096 310 576 17360 2.72384 26.3393 104.786 133.891 133.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 6.4e-05 2048 400 1152 193536 71.6674 28.3341 406.992 837.342 1344.53 1344.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 3.2e-05 512 100 384 599424 22.7757 13.3856 93.6922 418.786 548.805 548.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 6.4e-05 2048 70 960 233856 55.7972 28.3672 343.965 837.472 1265.76 1265.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.000512 512 240 320 25536 1.69613 0.90032 3.76141 49.4678 55.9508 56.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000128 4096 450 14208 140616 28.424 4367.7 838.153 5234.32 5234.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.000128 512 120 1536 149856 4.45075 4.20042 82.8836 202.744 294.378 294.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000256 1024 185 1024 51072 6.34634 3.55328 39.1211 104.996 154.141 154.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000512 512 260 768 32928 1.15645 0.816384 9.17622 25.962 37.2123 37.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 6.4e-05 1024 120 1216 182784 42.4145 14.3303 173.587 418.951 649.493 649.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 0.001024 4096 310 576 17304 2.72086 22.2463 104.782 129.791 129.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 6.4e-05 2048 400 1152 193536 71.8504 28.3858 344.67 837.497 1282.6 1282.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 3.2e-05 512 100 384 598528 22.7549 13.3576 82.0565 418.401 536.737 536.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 6.4e-05 2048 70 960 232960 55.7079 28.3452 302.067 836.961 1223.24 1223.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 0.000512 512 240 320 25088 1.70944 0.901312 3.21014 49.4777 55.4298 55.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000128 4096 450 14208 140672 28.4423 3833.1 837.925 4699.52 4699.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.000128 512 120 1536 149632 4.42739 3.76166 73.4861 202.676 284.452 284.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000256 1024 185 1024 50176 6.26944 3.38109 33.7518 103.774 147.304 147.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000512 512 260 768 33152 1.15888 0.825472 8.30685 26.1254 36.523 36.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 6.4e-05 1024 120 1216 172032 41.6053 13.2794 144.913 411.556 611.576 611.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 0.001024 4096 310 576 17248 2.72384 20.3168 104.675 127.759 127.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 6.4e-05 2048 400 1152 186368 72.0738 28.0033 292.461 827.19 1219.91 1220.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 3.2e-05 512 100 384 595840 22.8996 13.3782 72.7378 418.246 527.427 527.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 6.4e-05 2048 70 960 228480 56.0966 28.1253 267.361 830.556 1182.3 1182.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 990 0.000512 512 240 320 24640 1.75139 0.919552 3.02339 49.8444 55.6674 55.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000128 4096 450 14208 140560 28.416 3396.91 838.613 4263.99 4264.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.000128 512 120 1536 148960 4.44826 3.76643 64.7127 202.672 275.701 275.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000256 1024 185 1024 49280 6.24653 3.34742 29.6534 102.74 142.116 142.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000512 512 260 768 32480 1.15667 0.81616 7.11626 25.8871 35.0788 35.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 6.4e-05 1024 120 1216 179200 41.3964 13.2874 133.014 409.486 597.399 597.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 0.001024 4096 310 576 17080 2.70538 18.1613 104.178 125.088 125.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 6.4e-05 2048 400 1152 188160 70.6164 27.9046 264.236 818.535 1181.48 1181.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 3.2e-05 512 100 384 600064 22.7372 13.3721 172.318 419.404 627.999 628.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 6.4e-05 2048 70 960 235520 55.4224 28.3984 634.25 838.577 1556.81 1556.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.000512 512 240 320 27136 1.72122 0.940032 6.48854 51.3094 60.5877 60.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000128 4096 450 14208 140800 28.4199 7747.57 838.598 8614.64 8614.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.000128 512 120 1536 150016 4.43773 3.75946 148.519 205.578 362.399 362.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000256 1024 185 1024 51200 6.28022 3.40749 71.597 104.688 186.101 186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000512 512 260 768 33536 1.15507 0.829152 16.7196 26.3006 45.1047 45.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 6.4e-05 1024 120 1216 188416 41.3123 13.4941 330.201 418.079 803.302 803.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 0.001024 4096 310 576 17408 2.72384 39.9149 104.78 147.459 147.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 6.4e-05 2048 400 1152 194560 71.2049 28.2462 635.475 835.847 1570.96 1571.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 3.2e-05 512 100 384 600064 22.7334 13.3796 115.514 419.389 571.178 571.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 6.4e-05 2048 70 960 233472 55.4788 28.2747 427.154 835.89 1346.96 1347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.000512 512 240 320 26624 1.74234 0.940416 4.4817 51.3426 58.6329 58.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000128 4096 450 14208 140672 28.4324 5034.99 838.136 5901.61 5901.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.000128 512 120 1536 149504 4.42781 3.75798 96.0453 202.537 306.872 306.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000256 1024 185 1024 51200 6.28621 3.41389 47.8773 104.762 162.465 162.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000512 512 260 768 33280 1.15622 0.836288 11.0666 26.342 39.5054 39.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 6.4e-05 1024 120 1216 188416 41.3054 13.5028 219.097 419.554 693.676 693.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 0.001024 4096 310 576 17280 2.72451 26.7407 104.419 133.93 133.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 6.4e-05 2048 400 1152 192512 71.6571 28.3314 423.908 836.184 1360.27 1360.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 3.2e-05 512 100 384 599040 22.7719 13.3615 95.6141 418.496 550.409 550.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 6.4e-05 2048 70 960 233472 55.3264 28.2133 354.056 833.035 1270.79 1270.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.000512 512 240 320 26112 1.72323 0.927168 3.42221 49.9729 56.1759 56.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000128 4096 450 14208 140544 28.4226 4145.94 837.318 5011.73 5011.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.000128 512 120 1536 149760 4.43162 3.75808 79.1867 202.696 290.173 290.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000256 1024 185 1024 49152 6.27344 3.36582 38.5857 103.408 151.761 151.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000512 512 260 768 33024 1.15373 0.820448 9.39123 26.0239 37.4936 37.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 6.4e-05 1024 120 1216 184320 41.0039 13.3176 176.72 412.513 643.77 643.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 0.001024 4096 310 576 17280 2.71898 22.102 104.707 129.571 129.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 6.4e-05 2048 400 1152 190464 70.7593 27.9245 348.59 826.436 1273.9 1274.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 3.2e-05 512 100 384 598016 22.7157 13.3425 87.8378 417.799 541.859 541.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 6.4e-05 2048 70 960 233472 55.5063 28.3026 327.849 835.632 1247.45 1247.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.000512 512 240 320 24576 1.6801 0.878784 3.45942 47.938 54.0876 54.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000128 4096 450 14208 140544 28.426 3707.02 837.536 4573.02 4573.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 0.000128 512 120 1536 149504 4.42838 3.75622 70.6485 202.778 281.709 281.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000256 1024 185 1024 51200 6.30176 3.41142 36.7714 104.857 151.466 151.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000512 512 260 768 31744 1.14902 0.80896 7.99315 25.7228 35.7757 35.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 6.4e-05 1024 120 1216 180224 42.5664 13.5032 158.701 418.096 633.075 633.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 0.001024 4096 310 576 17152 2.712 20.1236 104.347 127.225 127.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 6.4e-05 2048 400 1152 188416 72.8148 28.3136 318.375 835.653 1255.34 1255.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 3.2e-05 512 100 384 599040 22.8086 13.3775 81.5088 419.56 537.425 537.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 6.4e-05 2048 70 960 230400 55.0437 27.9351 297.302 825.512 1205.95 1206.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 0.000512 512 240 320 25600 1.76211 0.932 3.35853 50.0772 56.2617 56.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000128 4096 450 14208 140480 28.426 3409.43 838.233 4276.15 4276.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 0.000128 512 120 1536 148480 4.41146 3.74989 64.5569 201.105 273.925 274.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000256 1024 185 1024 48640 6.31302 3.3769 32.0836 103.65 145.552 145.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000512 512 260 768 32000 1.16054 0.823296 7.61232 26.1267 35.8254 35.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 6.4e-05 1024 120 1216 184320 41.0339 13.3755 149.869 412.962 617.453 617.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 0.001024 4096 310 576 16960 2.69731 20.2424 103.747 126.731 126.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 6.4e-05 2048 400 1152 184320 72.3305 27.8982 285.931 825.568 1211.92 1212.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 3.2e-05 512 100 384 595968 22.6277 14.7258 77.0096 417.083 532.07 532.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 6.4e-05 2048 70 960 227328 55.5164 27.9368 281.083 825.758 1190.46 1190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 0.000512 512 240 320 24576 1.70448 0.885952 3.04381 49.1009 54.8669 54.9723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000128 4096 450 14208 140160 28.4422 3112.78 837.185 3978.46 3978.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.000128 512 120 1536 148992 4.42659 3.75603 59.5747 202.379 270.237 270.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000256 1024 185 1024 49152 6.28864 3.3751 31.5317 103.749 145.074 145.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000512 512 260 768 32256 1.16458 0.827392 7.41578 26.1797 35.6896 35.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 6.4e-05 1024 120 1216 172032 40.1461 13.1644 132.312 396.61 582.448 582.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 0.001024 4096 310 576 16896 2.69846 17.3381 104.36 124.439 124.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 6.4e-05 2048 400 1152 184320 72.3727 28.002 273.238 825.775 1199.58 1199.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1770 3.2e-05 512 100 384 595968 23.2115 13.3846 270.191 419.161 726.115 726.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 520 6.4e-05 2048 70 1024 220928 58.1103 28.3182 976.562 837.693 1900.85 1900.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 0.000512 512 240 384 24064 1.8024 0.937696 8.94 51.3403 63.154 63.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 0.000128 4096 450 14208 140880 28.4348 6962.27 838.205 7828.96 7829.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1670 0.000128 512 120 1536 149888 4.43901 3.77315 129.101 202.761 340.177 340.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000256 1024 185 1024 48000 6.46554 3.4145 62.1372 104.866 177.015 177.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 0.000512 512 260 768 33472 1.16058 0.82976 14.4427 26.3379 42.8695 42.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 6.4e-05 1024 120 1280 189440 41.3371 13.5309 300.525 419.036 774.641 774.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 0.001024 4096 310 640 17264 2.73526 38.6759 104.865 146.316 146.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 6.4e-05 2048 400 1152 179200 75.7182 28.3238 892.894 837.712 1834.84 1834.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 3.2e-05 512 100 384 595456 22.8984 13.3708 173.227 419.09 628.754 628.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 520 6.4e-05 2048 70 1024 220672 57.7676 28.3116 902.96 837.897 1827.1 1827.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 990 0.000512 512 240 384 23808 1.80118 0.938176 9.15146 51.2705 63.2952 63.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 0.000128 4096 450 14208 140864 28.4372 7771.27 838.185 8637.94 8637.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1670 0.000128 512 120 1536 149760 4.42954 3.76205 143.244 202.75 354.285 354.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000256 1024 185 1024 47872 6.46134 3.42016 65.6779 104.913 180.6 180.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 0.000512 512 260 768 33280 1.15638 0.82944 15.7831 26.2633 44.1371 44.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 6.4e-05 1024 120 1280 188416 41.2367 13.4844 342.062 417.741 814.738 814.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 0.001024 4096 310 640 17248 2.73059 43.1268 104.95 150.852 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 6.4e-05 2048 400 1152 179200 75.3321 28.332 902.727 837.907 1844.49 1844.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 3.2e-05 512 100 384 594944 22.9195 13.3775 117.965 419.437 573.865 573.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 520 6.4e-05 2048 70 1024 220160 57.9329 28.3534 840.935 838.764 1766.15 1766.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 990 0.000512 512 240 384 23552 1.81002 0.939744 8.95277 51.3089 63.1392 63.2503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 0.000128 4096 450 14208 140800 28.4257 5030.03 838.681 5897.19 5897.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1670 0.000128 512 120 1536 149760 4.43411 3.76163 96.6564 202.852 307.808 307.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000256 1024 185 1024 47616 6.45882 3.40656 42.9623 104.695 157.652 157.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 0.000512 512 260 768 33280 1.16074 0.829472 10.7951 26.3065 39.1964 39.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 6.4e-05 1024 120 1280 188416 41.2637 13.4832 222.449 418.061 695.475 695.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 0.001024 4096 310 640 17216 2.73408 27.9941 104.968 135.738 135.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 6.4e-05 2048 400 1152 178176 75.418 28.258 880.483 837.954 1822.31 1822.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 3.2e-05 512 100 384 594432 22.9164 13.3652 96.6448 418.441 551.533 551.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 520 6.4e-05 2048 70 1024 219648 57.8937 28.3046 821.307 836.702 1744.37 1744.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 990 0.000512 512 240 384 23040 1.78973 0.920352 8.85811 49.9092 61.6116 61.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 0.000128 4096 450 14208 140736 28.416 4112.59 837.835 4978.89 4978.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1670 0.000128 512 120 1536 149376 4.43171 3.75683 79.0398 202.615 289.948 290.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000256 1024 185 1024 46848 6.45907 3.40173 34.7732 104.31 149.075 149.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 0.000512 512 260 768 33024 1.15459 0.829664 9.05338 26.2189 37.3588 37.4498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 6.4e-05 1024 120 1280 184320 40.9651 13.3243 177.124 412.449 644.079 644.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 0.001024 4096 310 640 17184 2.7304 23.9905 104.881 131.646 131.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 6.4e-05 2048 400 1152 175104 75.5127 28.1967 861.928 832.595 1798.43 1798.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 3.2e-05 512 100 384 593920 22.9572 13.3656 86.0541 419.482 542.018 542.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 520 6.4e-05 2048 70 1024 219136 57.8893 28.2829 810.528 836.087 1732.95 1733.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 990 0.000512 512 240 384 23552 1.81366 0.93664 9.0272 51.348 63.2552 63.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 0.000128 4096 450 14208 140672 28.4258 3678.48 838.351 4545.31 4545.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1670 0.000128 512 120 1536 148992 4.42867 3.75379 70.1398 202.557 280.979 281.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.000256 1024 185 1024 47104 6.47482 3.40992 31.8874 104.781 146.681 146.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 0.000512 512 260 768 33280 1.16125 0.833536 7.8351 26.3522 36.2845 36.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 6.4e-05 1024 120 1280 188416 41.3084 13.7892 161.885 418.255 635.451 635.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 0.001024 4096 310 640 17152 2.72861 20.4104 104.968 128.149 128.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 6.4e-05 2048 400 1152 176128 75.8024 28.2631 863.564 836.107 1803.93 1804.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 3.2e-05 512 100 384 593920 22.936 13.3649 79.3244 419.506 535.295 535.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 520 6.4e-05 2048 70 1024 220160 57.9787 28.3406 999.765 838.907 1925.15 1925.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 990 0.000512 512 240 384 23040 1.79766 0.924928 8.95523 49.977 61.7885 61.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 0.000128 4096 450 14208 140640 28.4256 3363.3 838.339 4230.11 4230.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1670 0.000128 512 120 1536 149120 4.42272 3.75306 64.647 202.494 275.416 275.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000256 1024 185 1024 46080 6.41494 3.36336 28.4003 103.449 141.756 141.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 0.000512 512 260 768 32640 1.15312 0.8192 7.2384 26.0256 35.3338 35.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 6.4e-05 1024 120 1280 184320 40.9658 13.7175 146.591 412.762 614.246 614.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 0.001024 4096 310 640 17120 2.72778 18.7253 104.97 126.465 126.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 6.4e-05 2048 400 1152 179200 75.3479 28.3167 878.903 840.537 1823.29 1823.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 3.2e-05 512 100 384 592896 22.9805 13.3591 72.6735 418.833 528.016 528.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 520 6.4e-05 2048 70 1024 218112 57.9591 28.2214 985.361 833.479 1905.19 1905.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 990 0.000512 512 240 384 23040 1.79398 0.925696 8.96496 50.0042 61.8273 61.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 0.000128 4096 450 14208 140544 28.4353 3113.59 838.219 3980.3 3980.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1670 0.000128 512 120 1536 148992 4.42982 3.76013 59.3313 202.762 270.386 270.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.000256 1024 185 1024 46080 6.42218 3.368 26.743 103.497 140.157 140.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 0.000512 512 260 768 32256 1.15907 0.8192 6.63187 26.0429 34.7522 34.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 540 6.4e-05 1024 120 1280 184320 41.0262 13.3259 134.892 412.796 602.254 602.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 0.001024 4096 310 640 17088 2.72998 17.9865 104.969 125.728 125.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 6.4e-05 2048 400 1152 172032 75.2095 27.904 839.874 825.278 1768.46 1768.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 3.2e-05 512 100 384 591360 23.0013 13.3612 68.6211 418.46 523.61 523.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 520 6.4e-05 2048 70 1024 218624 58.188 28.325 989.636 836.919 1913.23 1913.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 990 0.000512 512 240 384 21504 1.79386 0.9008 8.42141 49.4815 60.7332 60.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 0.000128 4096 450 14208 140672 28.4506 2919.27 838.056 3785.82 3785.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1670 0.000128 512 120 1536 148736 4.43005 3.75808 55.8859 202.689 266.867 266.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.000256 1024 185 1024 46592 6.42429 3.37613 25.7416 103.781 139.453 139.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 0.000512 512 260 768 32256 1.15926 0.827072 6.53738 26.1267 34.7482 34.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 540 6.4e-05 1024 120 1280 172032 41.6107 13.2301 119.099 404.151 578.305 578.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 0.001024 4096 310 640 17024 2.72848 16.9492 104.698 124.42 124.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 6.4e-05 2048 400 1152 172032 75.6219 28.0548 842.862 828.758 1775.5 1775.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1770 3.2e-05 512 100 384 589824 23.2427 13.3482 257.594 417.766 712.125 712.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 520 6.4e-05 2048 70 1024 217088 58.34 28.4412 978.7 835.54 1901.19 1901.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 990 0.000512 512 240 384 20480 1.7743 0.878816 8.08134 47.9378 58.803 58.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 0.000128 4096 450 14208 140544 28.4252 2772.36 837.619 3638.45 3638.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1670 0.000128 512 120 1536 148480 4.43802 3.75603 53.2029 202.541 264.044 264.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.000256 1024 185 1024 47104 6.49328 3.41056 24.8666 104.848 139.748 139.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 0.000512 512 260 768 31744 1.1496 0.809472 5.93619 25.7216 33.7298 33.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 540 6.4e-05 1024 120 1280 180224 42.6132 13.5247 118.365 417.883 592.603 592.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 0.001024 4096 310 640 16896 2.71962 15.3916 104.172 122.327 122.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 6.4e-05 2048 400 1152 172032 77.0225 28.3249 862.815 835.568 1803.93 1804.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 3.2e-05 512 100 360 598528 22.9348 13.3607 236.201 418.746 691.41 691.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 520 6.4e-05 2048 70 960 232960 55.9521 28.3278 989.802 837.489 1911.74 1911.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 0.000512 512 240 300 26880 1.65552 0.903168 8.42003 49.5006 60.6092 60.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 0.000128 4096 450 14220 140672 28.4063 2705.7 838.852 3573.01 3573.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1670 0.000128 512 120 1560 149632 4.42579 3.76013 51.131 202.76 262.178 262.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000256 1024 185 1080 50176 6.25683 3.38131 32.7325 103.851 146.351 146.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 0.000512 512 260 720 33152 1.15661 0.827264 5.56547 26.1496 33.8 33.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 6.4e-05 1024 120 1200 172032 41.582 13.2341 100.808 404.532 560.37 560.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 0.001024 4096 310 540 17248 2.7097 13.7566 105.335 121.842 121.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 6.4e-05 2048 400 1140 179200 74.082 27.9609 886.027 827.873 1816.14 1816.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 3.2e-05 512 100 384 598528 23.0015 13.365 233.232 418.827 688.592 688.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 520 6.4e-05 2048 70 960 232960 55.977 28.3156 927.947 837.632 1850.03 1850.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.000512 512 240 320 25088 1.70179 0.902496 8.13946 49.505 60.3772 60.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 0.000128 4096 450 14208 140672 28.4324 2650.88 839.08 3518.44 3518.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1670 0.000128 512 120 1536 149632 4.42582 3.75798 50.1569 202.777 261.222 261.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 720 0.000256 1024 185 1024 50176 6.25814 3.38262 23.6525 103.866 137.284 137.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 0.000512 512 260 768 33152 1.15725 0.84048 5.82739 26.1528 34.0785 34.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 6.4e-05 1024 120 1216 172032 41.6255 13.2293 100.467 404.496 560.033 560.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 0.001024 4096 310 576 17248 2.72333 14.4407 104.781 121.986 122.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 6.4e-05 2048 400 1152 186368 72.3502 27.9101 882.461 828.09 1811 1811.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 3.2e-05 512 100 350 600320 22.9321 13.3793 221.579 417.908 675.971 676.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 520 6.4e-05 2048 70 950 237440 54.8085 28.1039 987.13 829.88 1900.09 1900.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 0.000512 512 240 300 24640 1.74557 0.921664 8.41901 49.8194 61.0342 61.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 0.000128 4096 450 14250 140560 28.3402 2733.99 838.088 3600.47 3600.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1670 0.000128 512 120 1550 148960 4.4544 3.76979 51.1987 202.573 262.099 262.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000256 1024 185 1050 49280 6.24794 3.35053 32.4974 102.66 144.888 145.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 0.000512 512 260 750 32480 1.15542 0.816096 5.74909 25.8681 33.69 33.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 6.4e-05 1024 120 1200 179200 41.4045 13.2881 106.889 409.166 570.966 571.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 0.001024 4096 310 550 17080 2.69571 13.1769 103.604 119.522 119.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 6.4e-05 2048 400 1150 179200 73.1869 27.7079 889.813 817.857 1808.76 1808.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 3.2e-05 512 100 384 600320 22.9224 13.3837 241.133 418.298 695.906 696.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 520 6.4e-05 2048 70 960 232960 55.5586 28.1188 986.639 830.649 1901.14 1901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 0.000512 512 240 288 24640 1.74675 0.919552 8.14669 49.8476 60.7894 60.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 0.000128 4096 450 14208 140560 28.4242 2704.58 838.65 3571.7 3571.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1670 0.000128 512 120 1536 148960 4.4545 3.76486 50.7485 202.682 261.753 261.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000256 1024 185 1056 49280 6.24061 3.35053 31.6828 102.755 144.159 144.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 0.000512 512 260 720 32480 1.15872 0.816352 5.4655 25.8917 33.4341 33.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 6.4e-05 1024 120 1200 179200 41.399 13.284 105.24 409.44 569.576 569.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 0.001024 4096 310 528 17360 2.72998 13.8275 104.785 121.382 121.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 6.4e-05 2048 400 1104 179200 73.1545 27.7563 869.053 818.639 1788.8 1788.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 3.2e-05 512 100 352 604160 22.8903 13.3637 221.668 419.025 677.117 677.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 6.4e-05 2048 70 928 237568 55.2713 28.2735 935.096 835.172 1853.97 1854.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.000512 512 240 288 28672 1.68205 0.93424 8.92074 51.3278 62.9932 63.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 0.000128 4096 450 14208 140672 28.4303 3133.79 837.562 3999.83 3999.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1670 0.000128 512 120 1536 149504 4.42938 3.75811 57.3888 202.459 268.133 268.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000256 1024 185 1024 52224 6.25334 3.40992 35.2029 104.668 149.661 149.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 0.000512 512 260 736 33792 1.16058 0.850208 6.21309 26.3221 34.643 34.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 6.4e-05 1024 120 1184 196608 40.0173 13.4922 129.021 417.692 600.434 600.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 0.001024 4096 310 544 17408 2.71597 14.9088 104.415 122.083 122.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 6.4e-05 2048 400 1120 196608 71.1054 28.2501 931.436 835.258 1866.24 1866.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 3.2e-05 512 100 352 599040 22.6533 13.337 293.804 417.551 747.507 747.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 6.4e-05 2048 70 928 230400 55.0244 28.098 1309.44 825.162 2217.89 2218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 990 0.000512 512 240 288 26880 1.73782 0.933888 11.8982 51.2139 65.9115 66.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 0.000128 4096 450 14208 140160 28.4242 4690.95 836.849 5556.27 5556.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1670 0.000128 512 120 1536 147840 4.43101 3.75962 85.7416 202.589 296.627 296.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 720 0.000256 1024 185 1024 49920 6.27405 3.37715 40.5317 103.766 154.078 154.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 0.000512 512 260 736 32640 1.15914 0.845824 9.0609 26.2099 37.3708 37.4533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 6.4e-05 1024 120 1184 184320 41.0592 13.4071 183.572 412.685 650.938 651.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 0.001024 4096 310 544 16800 2.68061 22.25 103.045 128.02 128.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1030 6.4e-05 2048 400 1120 184320 72.3822 27.8958 1251.8 825.172 2177.44 2177.59
