# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AHB.srcs/sources_1/new/AHB_addr_mux.v" \
"../../../../AHB.srcs/sources_1/new/AHB_arbiter.v" \
"../../../../AHB.srcs/sources_1/new/AHB_decoder.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master1_top.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master2_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master2_top.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master3_interface.v" \
"../../../../AHB.srcs/sources_1/new/AHB_master_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_read_data_mux.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave1_top.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave2_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave2_top.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave3_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave3_top.v" \
"../../../../AHB.srcs/sources_1/new/AHB_slave_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_top_module.v" \
"../../../../AHB.srcs/sources_1/new/AHB_write_data_mux.v" \
"../../../../AHB.srcs/sim_1/new/AHB_master_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
