#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar  7 20:08:59 2022
# Process ID: 9096
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11040 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab4\lab4_2_1_add_two_values_func\lab4_2_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func'
INFO: [Project 1-313] Project file moved from 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 826.332 ; gain = 137.734
file mkdir C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v w ]
add_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: add_two_values
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1243.539 ; gain = 167.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[0]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.969 ; gain = 236.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.969 ; gain = 236.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.969 ; gain = 236.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1440.586 ; gain = 364.820
6 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.586 ; gain = 573.734
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.727 ; gain = 16.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[0]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.090 ; gain = 56.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.090 ; gain = 56.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1497.090 ; gain = 56.504
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1497.090 ; gain = 56.504
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.648 ; gain = 13.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[0]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 36.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 36.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 36.930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1542.133 ; gain = 36.930
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: add_two_values
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port a[0]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[3]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[2]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[1]
WARNING: [Synth 8-3331] design add_two_values has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1542.133 ; gain = 0.000
5 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1542.133 ; gain = 0.000
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: add_two_values_func
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values_func' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values_func' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port a[3]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port a[2]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port a[1]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port a[0]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port b[3]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port b[2]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port b[1]
WARNING: [Synth 8-3331] design add_two_values_func has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.133 ; gain = 0.000
5 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.133 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_two_values_function_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_two_values_function_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xelab -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'bin' on this module [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_two_values_function_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_two_values_function_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_function_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xelab -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_two_values_func
Compiling module xil_defaultlib.add_two_values_function_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_two_values_function_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim/xsim.dir/add_two_values_function_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim/xsim.dir/add_two_values_function_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  7 20:19:31 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 109.004 ; gain = 23.852
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  7 20:19:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1542.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_two_values_function_tb_behav -key {Behavioral:sim_1:Functional:add_two_values_function_tb} -tclbatch {add_two_values_function_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_two_values_function_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ain=0110, bin=1010, sum=xxxxx at time=                   0
ain=0110, bin=1010, sum=xxxxx at time=                5000
ain=0111, bin=1011, sum=xxxxx at time=               10000
ain=1001, bin=1101, sum=xxxxx at time=               15000
ain=1100, bin=0000, sum=xxxxx at time=               20000
ain=0000, bin=0100, sum=xxxxx at time=               25000
Simulation Done
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_two_values_function_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1542.133 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: add_two_values_func
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add_two_values_func' [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_two_values_func' (1#1) [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.957 ; gain = 69.824
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.957 ; gain = 69.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1628.527 ; gain = 9.566
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_two_values_function_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_two_values_function_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.srcs/sources_1/new/add_two_values.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_two_values_function_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
"xelab -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b64110b8c55b40d18f4ad43914c19e3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_two_values_function_tb_behav xil_defaultlib.add_two_values_function_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_two_values_func
Compiling module xil_defaultlib.add_two_values_function_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_two_values_function_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_two_values_function_tb_behav -key {Behavioral:sim_1:Functional:add_two_values_function_tb} -tclbatch {add_two_values_function_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_two_values_function_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ain=0110, bin=1010, sum=xxxxx at time=                   0
ain=0110, bin=1010, sum=10000 at time=                5000
ain=0111, bin=1011, sum=10000 at time=               10000
ain=1001, bin=1101, sum=10010 at time=               15000
ain=1100, bin=0000, sum=10110 at time=               20000
ain=0000, bin=0100, sum=01100 at time=               25000
Simulation Done
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_two_values_function_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.527 ; gain = 0.000
save_wave_config {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb_behav.wcfg
set_property xsim.view C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/add_two_values_function_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/Basys3_Master.xdc
close_design
launch_runs synth_1 -jobs 4
[Mon Mar  7 20:27:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar  7 20:34:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  7 20:41:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B462B7A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2616.156 ; gain = 985.832
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/impl_1/add_two_values_func.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/impl_1/add_two_values_func.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_2_1_add_two_values_func/lab4_2_1.runs/impl_1/add_two_values_func.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 20:45:45 2022...
