<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='839' type='unsigned int llvm::AMDGPU::getNumFlatOffsetBits(const llvm::MCSubtargetInfo &amp; ST, bool Signed)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='834'>/// For FLAT segment the offset must be positive;
/// MSB is ignored and forced to zero.
///
/// \return The number of bits available for the offset field in flat
/// instructions.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1906' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectScratchSAddrEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3628' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser18validateFlatOffsetERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS7_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3635' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser18validateFlatOffsetERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS7_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7038' u='c' c='_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7047' u='c' c='_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1657' ll='1663' type='unsigned int llvm::AMDGPU::getNumFlatOffsetBits(const llvm::MCSubtargetInfo &amp; ST, bool Signed)'/>
