
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+70 (git sha1 572ad341b, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `verilog_defines -DNO_ICE40_DEFAULT_ASSIGNMENTS -DGITCLEAN=0 -DGITHASH=6b4fd75 -DBUILDDATE=20230830 -DFPGA_CONFIG=1 -DMODE_848x480 -DPMOD_DIGILENT_VGA -DEN_PF_B -DEN_AUDIO=4 -DICE40UP5K -DUPDUINO ; read_verilog -I. -sv upduino/xosera_upd.sv ./acia.sv ./acia_rx.sv ./acia_tx.sv ./audio_dac.sv ./audio_mem.sv ./audio_mixer_slim.sv ./blitter_slim.sv ./bus_interface.sv ./colormem.sv ./copper_slim.sv ./coppermem.sv ./pointermem.sv ./reg_interface.sv ./spi_target.sv ./tilemem.sv ./video_blend_2bit.sv ./video_blend_4bit.sv ./video_gen.sv ./video_playfield.sv ./video_timing.sv ./vram.sv ./vram_arb.sv ./xosera_main.sv ./xosera_pkg.sv ./xrmem_arb.sv  ; synth_ice40 -device u -no-rw-check -abc9 -dff -top xosera_upd -json upduino/xosera_upd_aud4_vga_848x480.json' --

1. Executing Verilog-2005 frontend: upduino/xosera_upd.sv
Parsing SystemVerilog input from `upduino/xosera_upd.sv' to AST representation.
Generating RTLIL representation for module `\xosera_upd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./acia.sv
Parsing SystemVerilog input from `./acia.sv' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./acia_rx.sv
Parsing SystemVerilog input from `./acia_rx.sv' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./acia_tx.sv
Parsing SystemVerilog input from `./acia_tx.sv' to AST representation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./audio_dac.sv
Parsing SystemVerilog input from `./audio_dac.sv' to AST representation.
Generating RTLIL representation for module `\audio_dac'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./audio_mem.sv
Parsing SystemVerilog input from `./audio_mem.sv' to AST representation.
Generating RTLIL representation for module `\audio_mem'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./audio_mixer_slim.sv
Parsing SystemVerilog input from `./audio_mixer_slim.sv' to AST representation.
Generating RTLIL representation for module `\audio_mixer_slim'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./blitter_slim.sv
Parsing SystemVerilog input from `./blitter_slim.sv' to AST representation.
Generating RTLIL representation for module `\blitter_slim'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./bus_interface.sv
Parsing SystemVerilog input from `./bus_interface.sv' to AST representation.
Generating RTLIL representation for module `\bus_interface'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./colormem.sv
Parsing SystemVerilog input from `./colormem.sv' to AST representation.
Generating RTLIL representation for module `\colormem'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./copper_slim.sv
Parsing SystemVerilog input from `./copper_slim.sv' to AST representation.
Generating RTLIL representation for module `\copper_slim'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./coppermem.sv
Parsing SystemVerilog input from `./coppermem.sv' to AST representation.
Generating RTLIL representation for module `\coppermem'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./pointermem.sv
Parsing SystemVerilog input from `./pointermem.sv' to AST representation.
Generating RTLIL representation for module `\pointermem'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./reg_interface.sv
Parsing SystemVerilog input from `./reg_interface.sv' to AST representation.
Generating RTLIL representation for module `\reg_interface'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./spi_target.sv
Parsing SystemVerilog input from `./spi_target.sv' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./tilemem.sv
Parsing SystemVerilog input from `./tilemem.sv' to AST representation.
Generating RTLIL representation for module `\tilemem'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./video_blend_2bit.sv
Parsing SystemVerilog input from `./video_blend_2bit.sv' to AST representation.
Generating RTLIL representation for module `\video_blend_2bit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./video_blend_4bit.sv
Parsing SystemVerilog input from `./video_blend_4bit.sv' to AST representation.
Generating RTLIL representation for module `\video_blend_4bit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ./video_gen.sv
Parsing SystemVerilog input from `./video_gen.sv' to AST representation.
Generating RTLIL representation for module `\video_gen'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ./video_playfield.sv
Parsing SystemVerilog input from `./video_playfield.sv' to AST representation.
Generating RTLIL representation for module `\video_playfield'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ./video_timing.sv
Parsing SystemVerilog input from `./video_timing.sv' to AST representation.
Generating RTLIL representation for module `\video_timing'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ./vram.sv
Parsing SystemVerilog input from `./vram.sv' to AST representation.
Generating RTLIL representation for module `\vram'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ./vram_arb.sv
Parsing SystemVerilog input from `./vram_arb.sv' to AST representation.
Generating RTLIL representation for module `\vram_arb'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ./xosera_main.sv
Parsing SystemVerilog input from `./xosera_main.sv' to AST representation.
Generating RTLIL representation for module `\xosera_main'.
   XOSERA xosera_info:    Xosera v0.39 20230830 >#06B4FD75 iCE40UP5K 128KB PF_B BLND COPP BLIT PIXA PNTR AUD4
   XOSERA configuration:  MODE_848x480@60 PF_B BLND COPP BLIT PIXA PNTR AUD4 
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ./xosera_pkg.sv
Parsing SystemVerilog input from `./xosera_pkg.sv' to AST representation.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ./xrmem_arb.sv
Parsing SystemVerilog input from `./xrmem_arb.sv' to AST representation.
Generating RTLIL representation for module `\xrmem_arb'.
Successfully finished Verilog frontend.

27. Executing SYNTH_ICE40 pass.

27.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

27.2. Executing HIERARCHY pass (managing design hierarchy).

27.2.1. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             \coppermem
Used module:             \tilemem
Used module:             \pointermem
Used module:             \colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \copper_slim
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 \audio_dac
Used module:                 \audio_mem
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8

27.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_dac'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \AWIDTH = 8

27.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_mem'.
Parameter \AWIDTH = 8
Generating RTLIL representation for module `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000'.
Reprocessing module audio_mixer_slim because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\audio_mixer_slim'.
Reprocessing module reg_interface because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\reg_interface'.
Reprocessing module video_blend_4bit because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\video_blend_4bit'.
Parameter \AWIDTH = 9
Parameter \ADDINFO = 8'01011001

27.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 9
Parameter \ADDINFO = 8'01011001
Generating RTLIL representation for module `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem'.
Parameter \AWIDTH = 10
Parameter \ADDINFO = 8'01001110

27.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 10
Parameter \ADDINFO = 8'01001110
Generating RTLIL representation for module `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem'.
Parameter \AWIDTH = 10

27.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 12

27.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 12
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010

27.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010
Generating RTLIL representation for module `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001

27.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001
Generating RTLIL representation for module `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem'.

27.2.10. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \copper_slim
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 \audio_dac
Used module:                 \audio_mem
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \AWIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000'.

27.2.11. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \copper_slim
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface

27.2.12. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \copper_slim
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Removing unused module `\video_blend_2bit'.
Removing unused module `\tilemem'.
Removing unused module `\coppermem'.
Removing unused module `\colormem'.
Removing unused module `\audio_mem'.
Removing unused module `\audio_dac'.
Removed 6 unused modules.

27.3. Executing PROC pass (convert processes to netlists).

27.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$6461'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$6461'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:0$1438'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$6447'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$6447'.
Found and cleaned up 1 empty switch in `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:0$6435'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:0$6435'.
Removing empty process `pointermem.$proc$./pointermem.sv:0$1123'.
Found and cleaned up 1 empty switch in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$6485'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$6485'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$6473'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$6473'.
Cleaned up 8 empty switches.

27.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$6449 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Marked 1 switch rules as full_case in process $proc$./audio_dac.sv:31$1891 in module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1746 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1737 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1734 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1731 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1728 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1725 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1712 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1703 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1700 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1697 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1694 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1691 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1488 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1483 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1478 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1468 in module xrmem_arb.
Marked 3 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1461 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1453 in module xrmem_arb.
Marked 1 switch rules as full_case in process $proc$./xosera_main.sv:478$1429 in module xosera_main.
Marked 3 switch rules as full_case in process $proc$./vram_arb.sv:0$1418 in module vram_arb.
Removed 1 dead cases from process $proc$./vram.sv:0$1417 in module vram.
Marked 1 switch rules as full_case in process $proc$./vram.sv:0$1417 in module vram.
Marked 1 switch rules as full_case in process $proc$./video_timing.sv:165$1411 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$1410 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$1404 in module video_timing.
Marked 2 switch rules as full_case in process $proc$./video_timing.sv:0$1397 in module video_timing.
Marked 10 switch rules as full_case in process $proc$./video_playfield.sv:326$1330 in module video_playfield.
Marked 16 switch rules as full_case in process $proc$./video_playfield.sv:0$1279 in module video_playfield.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:804$1268 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:754$1261 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:713$1245 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1236 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1235 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:412$1232 in module video_gen.
Marked 6 switch rules as full_case in process $proc$./video_gen.sv:0$1209 in module video_gen.
Removed 1 dead cases from process $proc$./reg_interface.sv:0$2910 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$2910 in module reg_interface.
Marked 13 switch rules as full_case in process $proc$./reg_interface.sv:300$2886 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$2885 in module reg_interface.
Marked 2 switch rules as full_case in process $proc$./reg_interface.sv:200$2878 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$6437 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:85$6425 in module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Marked 6 switch rules as full_case in process $proc$./audio_mixer_slim.sv:360$2851 in module audio_mixer_slim.
Marked 2 switch rules as full_case in process $proc$./audio_mixer_slim.sv:0$2850 in module audio_mixer_slim.
Marked 1 switch rules as full_case in process $proc$./audio_mixer_slim.sv:313$2849 in module audio_mixer_slim.
Marked 19 switch rules as full_case in process $proc$./audio_mixer_slim.sv:138$2690 in module audio_mixer_slim.
Marked 1 switch rules as full_case in process $proc$./pointermem.sv:37$1113 in module pointermem.
Marked 124 switch rules as full_case in process $proc$./coppermem.sv:0$3437 in module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:85$3176 in module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Marked 7 switch rules as full_case in process $proc$./copper_slim.sv:239$1084 in module copper_slim.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:223$1082 in module copper_slim.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:198$1077 in module copper_slim.
Marked 3 switch rules as full_case in process $proc$./video_blend_4bit.sv:74$2915 in module video_blend_4bit.
Marked 2 switch rules as full_case in process $proc$./bus_interface.sv:81$1058 in module bus_interface.
Marked 1 switch rules as full_case in process $proc$./bus_interface.sv:47$1057 in module bus_interface.
Removed 1 dead cases from process $proc$./blitter_slim.sv:0$1028 in module blitter_slim.
Marked 8 switch rules as full_case in process $proc$./blitter_slim.sv:0$1028 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:226$1025 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:65$993 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./audio_mem.sv:37$2150 in module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:40$6475 in module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:40$6463 in module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Marked 1 switch rules as full_case in process $proc$upduino/xosera_upd.sv:273$5 in module xosera_upd.
Removed a total of 5 dead cases.

27.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 74 redundant assignments.
Promoted 1217 assignments to connections.

27.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1754'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1750'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1745'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1741'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1736'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1733'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1730'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1727'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1720'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1716'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1711'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1707'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1702'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1699'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1696'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1693'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1688'.
  Set init value: \Q = 1'0

27.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1734'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1728'.
Found async reset \S in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717'.
Found async reset \R in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708'.
Found async reset \S in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1700'.
Found async reset \R in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1694'.

27.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~353 debug messages>

27.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6456'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6455
     2/3: $1$memwr$\bram$./tilemem.sv:74$6448_DATA[15:0]$6454
     3/3: $1$memwr$\bram$./tilemem.sv:74$6448_ADDR[11:0]$6453
Creating decoders for process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1891'.
     1/2: $0\pulse_o[0:0]
     2/2: $0\accumulator[8:0]
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1754'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1750'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1746'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1745'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1741'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1737'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1736'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1734'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1733'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1731'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1730'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1728'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1727'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1723'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1721'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1720'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1716'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1712'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1711'.
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1707'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1703'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1702'.
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1700'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1699'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1697'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1696'.
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1694'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1693'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1691'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1688'.
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1687'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1488'.
     1/4: $2\copp_addr_next[10:0]
     2/4: $2\copp_rd_ack_next[0:0]
     3/4: $1\copp_addr_next[10:0]
     4/4: $1\copp_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1483'.
     1/4: $2\tile_addr_next[12:0]
     2/4: $2\tile_rd_ack_next[0:0]
     3/4: $1\tile_addr_next[12:0]
     4/4: $1\tile_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
     1/6: $2\colorB_addr[7:0]
     2/6: $2\colorA_addr[7:0]
     3/6: $2\color_rd_ack_next[0:0]
     4/6: $1\colorB_addr[7:0]
     5/6: $1\colorA_addr[7:0]
     6/6: $1\color_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
     1/3: $2\xreg_wr_o[0:0]
     2/3: $1\xreg_rd_ack_next[0:0]
     3/3: $1\xreg_wr_o[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1461'.
     1/3: $3\xr_data_o[15:0]
     2/3: $2\xr_data_o[15:0]
     3/3: $1\xr_data_o[15:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
     1/8: $2\copp_wr_en[0:0]
     2/8: $2\tile_wr_en[0:0]
     3/8: $2\color_wr_en[0:0]
     4/8: $1\xr_wr_ack_next[0:0]
     5/8: $1\copp_wr_en[0:0]
     6/8: $1\tile_wr_en[0:0]
     7/8: $1\color_wr_en[0:0]
     8/8: $1\copp_wr_ack_next[0:0]
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:169$1437'.
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:478$1429'.
     1/2: $0\intr_status[6:0]
     2/2: $0\bus_intr_o[0:0]
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:88$1423'.
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
     1/17: $3\vram_data_in[15:0]
     2/17: $3\vram_wr_mask[3:0]
     3/17: $3\vram_addr[15:0]
     4/17: $3\vram_wr[0:0]
     5/17: $3\blit_ack_next[0:0]
     6/17: $2\vram_data_in[15:0]
     7/17: $2\vram_wr_mask[3:0]
     8/17: $2\vram_addr[15:0]
     9/17: $2\vram_wr[0:0]
    10/17: $2\regs_ack_next[0:0]
    11/17: $2\blit_ack_next[0:0]
    12/17: $1\vram_data_in[15:0]
    13/17: $1\vram_wr_mask[3:0]
    14/17: $1\vram_addr[15:0]
    15/17: $1\vram_wr[0:0]
    16/17: $1\blit_ack_next[0:0]
    17/17: $1\regs_ack_next[0:0]
Creating decoders for process `\vram.$proc$./vram.sv:0$1417'.
     1/1: $1\data_out[15:0]
Creating decoders for process `\vram.$proc$./vram.sv:88$1416'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:165$1411'.
     1/10: $0\dv_de[0:0]
     2/10: $0\vsync[0:0]
     3/10: $0\hsync[0:0]
     4/10: $0\end_of_visible[0:0]
     5/10: $0\end_of_frame[0:0]
     6/10: $0\end_of_line[0:0]
     7/10: $0\v_count[9:0]
     8/10: $0\h_count[10:0]
     9/10: $0\v_state[1:0]
    10/10: $0\h_state[1:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1410'.
     1/1: $1\v_count_match_value[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1405'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1404'.
     1/1: $1\h_count_match_value[10:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1400'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1397'.
     1/3: $2\v_count_next[9:0]
     2/3: $1\v_count_next[9:0]
     3/3: $1\h_count_next[10:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1393'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1390'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1387'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1383'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1379'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1375'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
     1/29: $0\pf_pixels[63:0] [63:56]
     2/29: $0\pf_pixels[63:0] [55:0]
     3/29: $0\pf_pixels_buf[63:0]
     4/29: $0\pf_pixels_buf_hrev[0:0]
     5/29: $0\pf_pixels_buf_full[0:0]
     6/29: $0\pf_data_word3[15:0]
     7/29: $0\pf_data_word2[15:0]
     8/29: $0\pf_data_word1[15:0]
     9/29: $0\pf_data_word0[15:0]
    10/29: $0\pf_attr_word[15:0]
    11/29: $0\pf_words_ready[0:0]
    12/29: $0\pf_initial_buf[0:0]
    13/29: $0\fetch_addr[15:0]
    14/29: $0\pf_addr[15:0]
    15/29: $0\pf_fetch[4:0]
    16/29: $0\pf_line_start[15:0]
    17/29: $0\pf_tile_y[3:0]
    18/29: $0\pf_tile_x[2:0]
    19/29: $0\pf_v_frac_count[2:0]
    20/29: $0\pf_h_frac_count[2:0]
    21/29: $0\pf_v_count[1:0]
    22/29: $0\pf_h_count[1:0]
    23/29: $0\scanout_end_hcount[10:0]
    24/29: $0\scanout_start_hcount[10:0]
    25/29: $0\scanout[0:0]
    26/29: $0\tilemem_addr_o[12:0]
    27/29: $0\tilemem_sel_o[0:0]
    28/29: $0\vram_addr_o[15:0]
    29/29: $0\vram_sel_o[0:0]
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
     1/57: $1\pf_data_word0_next[15:0] [15:8]
     2/57: $11\fetch_addr_next[15:0]
     3/57: $6\tilemem_sel_next[0:0]
     4/57: $11\vram_sel_next[0:0]
     5/57: $1\pf_attr_word_next[15:0] [10:0]
     6/57: $5\tilemem_sel_next[0:0]
     7/57: $10\vram_sel_next[0:0]
     8/57: $3\pf_data_word0_next[7:0]
     9/57: $8\pf_fetch_next[4:0]
    10/57: $2\pf_data_word0_next[7:0]
    11/57: $9\fetch_addr_next[15:0]
    12/57: $4\tilemem_sel_next[0:0]
    13/57: $9\vram_sel_next[0:0]
    14/57: $1\pf_data_word0_next[15:0] [7:0]
    15/57: $1\pf_attr_word_next[15:0] [15:11]
    16/57: $3\tilemem_sel_next[0:0]
    17/57: $8\vram_sel_next[0:0]
    18/57: $10\fetch_addr_next[15:0]
    19/57: $7\pf_addr_next[15:0]
    20/57: $7\fetch_addr_next[15:0]
    21/57: $2\tilemem_sel_next[0:0]
    22/57: $7\vram_sel_next[0:0]
    23/57: $8\fetch_addr_next[15:0]
    24/57: $6\fetch_addr_next[15:0]
    25/57: $6\vram_sel_next[0:0]
    26/57: $6\pf_addr_next[15:0]
    27/57: $7\pf_fetch_next[4:0]
    28/57: $6\pf_fetch_next[4:0]
    29/57: $5\fetch_addr_next[15:0]
    30/57: $5\vram_sel_next[0:0]
    31/57: $5\pf_fetch_next[4:0]
    32/57: $4\fetch_addr_next[15:0]
    33/57: $4\vram_sel_next[0:0]
    34/57: $4\pf_addr_next[15:0]
    35/57: $3\pf_addr_next[15:0]
    36/57: $3\fetch_addr_next[15:0]
    37/57: $3\vram_sel_next[0:0]
    38/57: $4\pf_fetch_next[4:0]
    39/57: $2\pf_addr_next[15:0]
    40/57: $2\fetch_addr_next[15:0]
    41/57: $2\vram_sel_next[0:0]
    42/57: $3\pf_fetch_next[4:0]
    43/57: $2\pf_fetch_next[4:0]
    44/57: $1\pf_fetch_next[4:0]
    45/57: $1\pf_data_word3_next[15:0]
    46/57: $1\pf_data_word2_next[15:0]
    47/57: $1\pf_data_word1_next[15:0]
    48/57: $9\pf_fetch_next[4:0]
    49/57: $5\pf_addr_next[15:0]
    50/57: $1\pf_words_ready_next[0:0]
    51/57: $1\pf_initial_buf_next[0:0]
    52/57: $1\fetch_addr_next[15:0]
    53/57: $1\tilemem_sel_next[0:0]
    54/57: $1\vram_sel_next[0:0]
    55/57: $1\pf_addr_next[15:0]
    56/57: $2\calc_tile_addr$func$./video_playfield.sv:171$1272.$result[15:0]$1289
    57/57: $1\calc_tile_addr$func$./video_playfield.sv:171$1272.$result[15:0]$1287
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1276'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1273'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:804$1268'.
     1/22: $0\audio_restart_nchan[3:0] [3]
     2/22: $0\audio_intr_o[3:0] [2]
     3/22: $0\audio_restart_nchan[3:0] [2]
     4/22: $0\audio_period_nchan[59:0] [44:30]
     5/22: $0\audio_vol_l_nchan[27:0] [20:14]
     6/22: $0\audio_vol_r_nchan[27:0] [20:14]
     7/22: $0\audio_intr_o[3:0] [1]
     8/22: $0\audio_restart_nchan[3:0] [1]
     9/22: $0\audio_period_nchan[59:0] [29:15]
    10/22: $0\audio_vol_l_nchan[27:0] [13:7]
    11/22: $0\audio_vol_r_nchan[27:0] [13:7]
    12/22: $0\audio_intr_o[3:0] [0]
    13/22: $0\audio_restart_nchan[3:0] [0]
    14/22: $0\audio_period_nchan[59:0] [14:0]
    15/22: $0\audio_vol_l_nchan[27:0] [6:0]
    16/22: $0\audio_vol_r_nchan[27:0] [6:0]
    17/22: $0\audio_intr_o[3:0] [3]
    18/22: $0\audio_reg_wr[0:0]
    19/22: $1$fordecl_block$1205.i[31:0]$1270
    20/22: $0\audio_period_nchan[59:0] [59:45]
    21/22: $0\audio_vol_r_nchan[27:0] [27:21]
    22/22: $0\audio_vol_l_nchan[27:0] [27:21]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:754$1261'.
     1/3: $0\mem_fetch[0:0]
     2/3: $0\colorB_index_o[7:0]
     3/3: $0\colorA_index_o[7:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1256'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1254'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1252'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:713$1245'.
     1/3: $0\pointer_word[15:0]
     2/3: $0\pointer_h_cnt[5:0]
     3/3: $0\pointer_v_cnt[5:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1236'.
     1/1: $1\rd_pf_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1235'.
     1/1: $1\rd_vid_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:638$1233'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:412$1232'.
     1/48: $0\copp_reg_wr_o[0:0]
     2/48: $0\pb_gfx_ctrl_set[0:0]
     3/48: $0\pb_line_start_set[0:0]
     4/48: $0\pa_gfx_ctrl_set[0:0]
     5/48: $0\pa_line_start_set[0:0]
     6/48: $0\video_intr_o[0:0]
     7/48: $0\audio_enable[0:0]
     8/48: $0\pb_fine_vscroll[5:0]
     9/48: $0\pb_fine_hscroll[4:0]
    10/48: $0\pb_v_frac_repeat[2:0]
    11/48: $0\pb_h_frac_repeat[2:0]
    12/48: $0\pb_v_repeat[1:0]
    13/48: $0\pb_h_repeat[1:0]
    14/48: $0\pb_tile_height[3:0]
    15/48: $0\pb_tile_in_vram[0:0]
    16/48: $0\pb_disp_in_tile[0:0]
    17/48: $0\pb_tile_bank[5:0]
    18/48: $0\pb_bitmap[0:0]
    19/48: $0\pb_bpp[1:0]
    20/48: $0\pb_colorbase[7:0]
    21/48: $0\pb_line_len[15:0]
    22/48: $0\pb_start_addr[15:0]
    23/48: $0\pb_blank[0:0]
    24/48: $0\pa_fine_vscroll[5:0]
    25/48: $0\pa_fine_hscroll[4:0]
    26/48: $0\pa_v_frac_repeat[2:0]
    27/48: $0\pa_h_frac_repeat[2:0]
    28/48: $0\pa_v_repeat[1:0]
    29/48: $0\pa_h_repeat[1:0]
    30/48: $0\pa_tile_height[3:0]
    31/48: $0\pa_tile_in_vram[0:0]
    32/48: $0\pa_disp_in_tile[0:0]
    33/48: $0\pa_tile_bank[5:0]
    34/48: $0\pa_bitmap[0:0]
    35/48: $0\pa_bpp[1:0]
    36/48: $0\pa_colorbase[7:0]
    37/48: $0\pa_line_len[15:0]
    38/48: $0\pa_start_addr[15:0]
    39/48: $0\pa_blank[0:0]
    40/48: $0\vid_pointer_col[3:0]
    41/48: $0\vid_pointer_v[9:0]
    42/48: $0\vid_pointer_h[10:0]
    43/48: $0\line_set_addr[15:0]
    44/48: $0\vid_right[9:0]
    45/48: $0\vid_left[9:0]
    46/48: $0\vid_colorswap[0:0]
    47/48: $0\border_color[7:0]
    48/48: $0\copp_reg_enable_o[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:346$1221'.
     1/4: $0\pb_tilemem_rd_data[15:0]
     2/4: $0\pb_tilemem_rd_save[0:0]
     3/4: $0\pb_vram_rd_data[15:0]
     4/4: $0\pb_vram_rd_save[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:289$1217'.
     1/1: $0\audio_dma_ack[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1209'.
     1/18: $3\tilemem_addr_o[12:0]
     2/18: $3\tilemem_sel_o[0:0]
     3/18: $6\audio_dma_cycle[0:0]
     4/18: $2\tilemem_addr_o[12:0]
     5/18: $2\tilemem_sel_o[0:0]
     6/18: $5\audio_dma_cycle[0:0]
     7/18: $1\tilemem_addr_o[12:0]
     8/18: $1\tilemem_sel_o[0:0]
     9/18: $4\audio_dma_cycle[0:0]
    10/18: $3\vram_addr_o[15:0]
    11/18: $3\vram_sel_o[0:0]
    12/18: $3\audio_dma_cycle[0:0]
    13/18: $2\vram_addr_o[15:0]
    14/18: $2\vram_sel_o[0:0]
    15/18: $2\audio_dma_cycle[0:0]
    16/18: $1\vram_addr_o[15:0]
    17/18: $1\vram_sel_o[0:0]
    18/18: $1\audio_dma_cycle[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2910'.
     1/1: $1\pixel_xm[3:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
     1/41: $0\reg_wr_addr[15:0] [15:8]
     2/41: $0\reg_pixel_y[15:0] [7:0]
     3/41: $0\reg_pixel_x[15:0] [7:0]
     4/41: $0\reg_pixel_y[15:0] [15:8]
     5/41: $0\reg_wr_incr[15:0] [7:0]
     6/41: $0\reg_rd_addr[15:0] [7:0]
     7/41: $0\reg_rd_incr[15:0] [7:0]
     8/41: $0\reg_wr_xaddr[15:0] [7:0]
     9/41: $0\reg_rd_xaddr[15:0] [7:0]
    10/41: $0\xrd_incr_flag[0:0]
    11/41: $0\wr_incr_flag[0:0]
    12/41: $0\rd_incr_flag[0:0]
    13/41: $0\pixel_strobe[0:0]
    14/41: $0\intr_clear_o[6:0]
    15/41: $0\pixel_bpp[1:0]
    16/41: $0\pixel_width[15:0]
    17/41: $0\pixel_base[15:0]
    18/41: $0\reg_pixel_x[15:0] [15:8]
    19/41: $0\reg_wr_addr[15:0] [7:0]
    20/41: $0\intr_mask[6:0]
    21/41: $0\reg_data_even[7:0]
    22/41: $0\reg_xdata_even[7:0]
    23/41: $0\timer_latch_val[7:0]
    24/41: $0\vram_rd[0:0]
    25/41: $0\xr_rd[0:0]
    26/41: $0\reg_timer_interval[7:0]
    27/41: $0\reg_wr_incr[15:0] [15:8]
    28/41: $0\reg_rd_addr[15:0] [15:8]
    29/41: $0\reg_data[15:0]
    30/41: $0\reg_rd_incr[15:0] [15:8]
    31/41: $0\reg_wr_xaddr[15:0] [15:8]
    32/41: $0\reg_xdata[15:0]
    33/41: $0\reg_rd_xaddr[15:0] [15:8]
    34/41: $0\xwr_incr_flag[0:0]
    35/41: $0\regs_data_o[15:0]
    36/41: $0\regs_addr_o[15:0]
    37/41: $0\regs_wrmask_o[3:0]
    38/41: $0\regs_wr_o[0:0]
    39/41: $0\regs_xr_sel_o[0:0]
    40/41: $0\regs_vram_sel_o[0:0]
    41/41: $0\reconfig_o[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2885'.
     1/1: $1\rd_temp_word[15:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2882'.
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:200$2878'.
     1/3: $0\reg_timer_frac[12:0]
     2/3: $0\reg_timer_countdown[7:0]
     3/3: $0\reg_timer[15:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6444'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6443
     2/3: $1$memwr$\bram$./tilemem.sv:74$6436_DATA[15:0]$6442
     3/3: $1$memwr$\bram$./tilemem.sv:74$6436_ADDR[9:0]$6441
Creating decoders for process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:91$6432'.
Creating decoders for process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
     1/3: $1$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6431
     2/3: $1$memwr$\bram$./coppermem.sv:87$6424_DATA[15:0]$6430
     3/3: $1$memwr$\bram$./coppermem.sv:87$6424_ADDR[9:0]$6429
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2869'.
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
     1/7: $0\mix_clr[0:0]
     2/7: $0\mix_chan[2:0]
     3/7: $0\vol_r_temp[7:0]
     4/7: $0\vol_l_temp[7:0]
     5/7: $0\value_temp[7:0]
     6/7: $0\output_r[7:0]
     7/7: $0\output_l[7:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
     1/8: $2\audio_mem_wr_data[15:0]
     2/8: $2\audio_mem_wr_addr[7:0]
     3/8: $2\audio_mem_wr_en[0:0]
     4/8: $2\audio_reg_wr_next[0:0]
     5/8: $1\audio_mem_wr_en[0:0]
     6/8: $1\audio_mem_wr_data[15:0]
     7/8: $1\audio_mem_wr_addr[7:0]
     8/8: $1\audio_reg_wr_next[0:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
     1/3: $0\audio_reg_wr[0:0]
     2/3: $0\audio_reg_data[15:0]
     3/3: $0\audio_reg_addr[3:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
     1/87: $15$lookahead\chan_buff_ok$2689[3:0]$2826
     2/87: $3$bitselwrite$data$./audio_mixer_slim.sv:299$2683[3:0]$2823
     3/87: $3$bitselwrite$mask$./audio_mixer_slim.sv:299$2682[3:0]$2822
     4/87: $3$bitselwrite$sel$./audio_mixer_slim.sv:299$2684[1:0]$2824
     5/87: $3$lookahead\chan_buff$2688[63:0]$2825
     6/87: $3$bitselwrite$data$./audio_mixer_slim.sv:298$2680[63:0]$2820
     7/87: $3$bitselwrite$mask$./audio_mixer_slim.sv:298$2679[63:0]$2819
     8/87: $3$bitselwrite$sel$./audio_mixer_slim.sv:298$2681[31:0]$2821
     9/87: $14$lookahead\chan_buff_ok$2689[3:0]$2780
    10/87: $2$lookahead\chan_buff$2688[63:0]$2779
    11/87: $2$lookahead\audio_reload_nchan_o$2687[3:0]$2778
    12/87: $6$lookahead\fetch_restart$2686[3:0]$2777
    13/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:299$2684[1:0]$2776
    14/87: $2$bitselwrite$data$./audio_mixer_slim.sv:299$2683[3:0]$2775
    15/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:299$2682[3:0]$2774
    16/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:298$2681[31:0]$2773
    17/87: $2$bitselwrite$data$./audio_mixer_slim.sv:298$2680[63:0]$2772
    18/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:298$2679[63:0]$2771
    19/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:276$2678[1:0]$2770
    20/87: $2$bitselwrite$data$./audio_mixer_slim.sv:276$2677[3:0]$2769
    21/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:276$2676[3:0]$2768
    22/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:259$2675[1:0]$2767
    23/87: $2$bitselwrite$data$./audio_mixer_slim.sv:259$2674[3:0]$2766
    24/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:259$2673[3:0]$2765
    25/87: $13$lookahead\chan_buff_ok$2689[3:3]$2764
    26/87: $0\chan_period[63:0] [62:49]
    27/87: $0\chan_period[63:0] [48]
    28/87: $0\chan_period[63:0] [63]
    29/87: $12$lookahead\chan_buff_ok$2689[3:3]$2760
    30/87: $11$lookahead\chan_buff_ok$2689[3:3]$2757
    31/87: $10$lookahead\chan_buff_ok$2689[2:2]$2754
    32/87: $0\chan_period[63:0] [46:33]
    33/87: $0\chan_period[63:0] [32]
    34/87: $0\chan_period[63:0] [47]
    35/87: $9$lookahead\chan_buff_ok$2689[2:2]$2750
    36/87: $8$lookahead\chan_buff_ok$2689[2:2]$2747
    37/87: $0\chan_val[31:0] [31:24]
    38/87: $0\chan_val[31:0] [23:16]
    39/87: $0\chan_buff_odd[3:0] [2]
    40/87: $0\chan_period[63:0] [30:17]
    41/87: $0\chan_period[63:0] [16]
    42/87: $0\chan_period[63:0] [31]
    43/87: $6$lookahead\chan_buff_ok$2689[1:1]$2740
    44/87: $5$lookahead\chan_buff_ok$2689[1:1]$2737
    45/87: $0\chan_buff_odd[3:0] [3]
    46/87: $0\chan_val[31:0] [15:8]
    47/87: $0\chan_buff_odd[3:0] [1]
    48/87: $0\chan_period[63:0] [14:1]
    49/87: $0\chan_period[63:0] [0]
    50/87: $0\chan_period[63:0] [15]
    51/87: $3$lookahead\chan_buff_ok$2689[0:0]$2730
    52/87: $2$lookahead\chan_buff_ok$2689[0:0]$2727
    53/87: $7$lookahead\chan_buff_ok$2689[1:1]$2744
    54/87: $0\chan_val[31:0] [7:0]
    55/87: $0\chan_buff_odd[3:0] [0]
    56/87: $4$lookahead\fetch_restart$2686[2:2]$2753
    57/87: $3$lookahead\fetch_restart$2686[1:1]$2743
    58/87: $2$lookahead\fetch_restart$2686[0:0]$2733
    59/87: $1$lookahead\chan_buff_ok$2689[3:0]$2724
    60/87: $1$lookahead\chan_buff$2688[63:0]$2723
    61/87: $1$lookahead\fetch_restart$2686[3:0]$2721
    62/87: $0\audio_wr_en[0:0]
    63/87: $1$lookahead\audio_reload_nchan_o$2687[3:0]$2722
    64/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:299$2684[1:0]$2720
    65/87: $1$bitselwrite$data$./audio_mixer_slim.sv:299$2683[3:0]$2719
    66/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:299$2682[3:0]$2718
    67/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:298$2681[31:0]$2717
    68/87: $1$bitselwrite$data$./audio_mixer_slim.sv:298$2680[63:0]$2716
    69/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:298$2679[63:0]$2715
    70/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:276$2678[1:0]$2714
    71/87: $1$bitselwrite$data$./audio_mixer_slim.sv:276$2677[3:0]$2713
    72/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:276$2676[3:0]$2712
    73/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:259$2675[1:0]$2711
    74/87: $1$bitselwrite$data$./audio_mixer_slim.sv:259$2674[3:0]$2710
    75/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:259$2673[3:0]$2709
    76/87: $1\chan_process.$fordecl_block$791.i[31:0]$2708
    77/87: $4$lookahead\chan_buff_ok$2689[0:0]$2734
    78/87: $5$lookahead\fetch_restart$2686[3:3]$2763
    79/87: $0\audio_mem_rd_addr[7:0]
    80/87: $0\audio_wr_data[15:0]
    81/87: $0\audio_wr_addr[7:0]
    82/87: $0\fetch_tile[0:0]
    83/87: $0\fetch_chan[1:0]
    84/87: $0\fetch_st[31:0]
    85/87: $0\audio_dma_addr_o[15:0]
    86/87: $0\audio_dma_tile_req_o[0:0]
    87/87: $0\audio_dma_vram_req_o[0:0]
Creating decoders for process `\pointermem.$proc$./pointermem.sv:43$1120'.
Creating decoders for process `\pointermem.$proc$./pointermem.sv:37$1113'.
     1/3: $1$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1119
     2/3: $1$memwr$\bram$./pointermem.sv:39$1112_DATA[15:0]$1118
     3/3: $1$memwr$\bram$./pointermem.sv:39$1112_ADDR[7:0]$1117
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
     1/372: $2$memwr$\bram$./coppermem.sv:57$3169_EN[15:0]$6410
     2/372: $2$memwr$\bram$./coppermem.sv:57$3169_DATA[15:0]$6409
     3/372: $2$memwr$\bram$./coppermem.sv:59$3170_EN[15:0]$6411
     4/372: $2$memwr$\bram$./coppermem.sv:57$3167_EN[15:0]$6392
     5/372: $2$memwr$\bram$./coppermem.sv:57$3167_DATA[15:0]$6391
     6/372: $2$memwr$\bram$./coppermem.sv:59$3168_EN[15:0]$6393
     7/372: $2$memwr$\bram$./coppermem.sv:57$3165_EN[15:0]$6374
     8/372: $2$memwr$\bram$./coppermem.sv:57$3165_DATA[15:0]$6373
     9/372: $2$memwr$\bram$./coppermem.sv:59$3166_EN[15:0]$6375
    10/372: $2$memwr$\bram$./coppermem.sv:57$3163_EN[15:0]$6356
    11/372: $2$memwr$\bram$./coppermem.sv:57$3163_DATA[15:0]$6355
    12/372: $2$memwr$\bram$./coppermem.sv:59$3164_EN[15:0]$6357
    13/372: $2$memwr$\bram$./coppermem.sv:57$3161_EN[15:0]$6338
    14/372: $2$memwr$\bram$./coppermem.sv:57$3161_DATA[15:0]$6337
    15/372: $2$memwr$\bram$./coppermem.sv:59$3162_EN[15:0]$6339
    16/372: $2$memwr$\bram$./coppermem.sv:57$3159_EN[15:0]$6320
    17/372: $2$memwr$\bram$./coppermem.sv:57$3159_DATA[15:0]$6319
    18/372: $2$memwr$\bram$./coppermem.sv:59$3160_EN[15:0]$6321
    19/372: $2$memwr$\bram$./coppermem.sv:57$3157_EN[15:0]$6302
    20/372: $2$memwr$\bram$./coppermem.sv:57$3157_DATA[15:0]$6301
    21/372: $2$memwr$\bram$./coppermem.sv:59$3158_EN[15:0]$6303
    22/372: $2$memwr$\bram$./coppermem.sv:57$3155_EN[15:0]$6284
    23/372: $2$memwr$\bram$./coppermem.sv:57$3155_DATA[15:0]$6283
    24/372: $2$memwr$\bram$./coppermem.sv:59$3156_EN[15:0]$6285
    25/372: $2$memwr$\bram$./coppermem.sv:57$3153_EN[15:0]$6266
    26/372: $2$memwr$\bram$./coppermem.sv:57$3153_DATA[15:0]$6265
    27/372: $2$memwr$\bram$./coppermem.sv:59$3154_EN[15:0]$6267
    28/372: $2$memwr$\bram$./coppermem.sv:57$3151_EN[15:0]$6248
    29/372: $2$memwr$\bram$./coppermem.sv:57$3151_DATA[15:0]$6247
    30/372: $2$memwr$\bram$./coppermem.sv:59$3152_EN[15:0]$6249
    31/372: $2$memwr$\bram$./coppermem.sv:57$3149_EN[15:0]$6230
    32/372: $2$memwr$\bram$./coppermem.sv:57$3149_DATA[15:0]$6229
    33/372: $2$memwr$\bram$./coppermem.sv:59$3150_EN[15:0]$6231
    34/372: $2$memwr$\bram$./coppermem.sv:57$3147_EN[15:0]$6212
    35/372: $2$memwr$\bram$./coppermem.sv:57$3147_DATA[15:0]$6211
    36/372: $2$memwr$\bram$./coppermem.sv:59$3148_EN[15:0]$6213
    37/372: $2$memwr$\bram$./coppermem.sv:57$3145_EN[15:0]$6194
    38/372: $2$memwr$\bram$./coppermem.sv:57$3145_DATA[15:0]$6193
    39/372: $2$memwr$\bram$./coppermem.sv:59$3146_EN[15:0]$6195
    40/372: $2$memwr$\bram$./coppermem.sv:57$3143_EN[15:0]$6176
    41/372: $2$memwr$\bram$./coppermem.sv:57$3143_DATA[15:0]$6175
    42/372: $2$memwr$\bram$./coppermem.sv:59$3144_EN[15:0]$6177
    43/372: $2$memwr$\bram$./coppermem.sv:57$3141_EN[15:0]$6158
    44/372: $2$memwr$\bram$./coppermem.sv:57$3141_DATA[15:0]$6157
    45/372: $2$memwr$\bram$./coppermem.sv:59$3142_EN[15:0]$6159
    46/372: $2$memwr$\bram$./coppermem.sv:57$3139_EN[15:0]$6140
    47/372: $2$memwr$\bram$./coppermem.sv:57$3139_DATA[15:0]$6139
    48/372: $2$memwr$\bram$./coppermem.sv:59$3140_EN[15:0]$6141
    49/372: $2$memwr$\bram$./coppermem.sv:57$3137_EN[15:0]$6122
    50/372: $2$memwr$\bram$./coppermem.sv:57$3137_DATA[15:0]$6121
    51/372: $2$memwr$\bram$./coppermem.sv:59$3138_EN[15:0]$6123
    52/372: $2$memwr$\bram$./coppermem.sv:57$3135_EN[15:0]$6104
    53/372: $2$memwr$\bram$./coppermem.sv:57$3135_DATA[15:0]$6103
    54/372: $2$memwr$\bram$./coppermem.sv:59$3136_EN[15:0]$6105
    55/372: $2$memwr$\bram$./coppermem.sv:57$3133_EN[15:0]$6086
    56/372: $2$memwr$\bram$./coppermem.sv:57$3133_DATA[15:0]$6085
    57/372: $2$memwr$\bram$./coppermem.sv:59$3134_EN[15:0]$6087
    58/372: $2$memwr$\bram$./coppermem.sv:57$3131_EN[15:0]$6068
    59/372: $2$memwr$\bram$./coppermem.sv:57$3131_DATA[15:0]$6067
    60/372: $2$memwr$\bram$./coppermem.sv:59$3132_EN[15:0]$6069
    61/372: $2$memwr$\bram$./coppermem.sv:57$3129_EN[15:0]$6050
    62/372: $2$memwr$\bram$./coppermem.sv:57$3129_DATA[15:0]$6049
    63/372: $2$memwr$\bram$./coppermem.sv:59$3130_EN[15:0]$6051
    64/372: $2$memwr$\bram$./coppermem.sv:57$3127_EN[15:0]$6032
    65/372: $2$memwr$\bram$./coppermem.sv:57$3127_DATA[15:0]$6031
    66/372: $2$memwr$\bram$./coppermem.sv:59$3128_EN[15:0]$6033
    67/372: $2$memwr$\bram$./coppermem.sv:57$3125_EN[15:0]$6014
    68/372: $2$memwr$\bram$./coppermem.sv:57$3125_DATA[15:0]$6013
    69/372: $2$memwr$\bram$./coppermem.sv:59$3126_EN[15:0]$6015
    70/372: $2$memwr$\bram$./coppermem.sv:57$3123_EN[15:0]$5996
    71/372: $2$memwr$\bram$./coppermem.sv:57$3123_DATA[15:0]$5995
    72/372: $2$memwr$\bram$./coppermem.sv:59$3124_EN[15:0]$5997
    73/372: $2$memwr$\bram$./coppermem.sv:57$3121_EN[15:0]$5978
    74/372: $2$memwr$\bram$./coppermem.sv:57$3121_DATA[15:0]$5977
    75/372: $2$memwr$\bram$./coppermem.sv:59$3122_EN[15:0]$5979
    76/372: $2$memwr$\bram$./coppermem.sv:57$3119_EN[15:0]$5960
    77/372: $2$memwr$\bram$./coppermem.sv:57$3119_DATA[15:0]$5959
    78/372: $2$memwr$\bram$./coppermem.sv:59$3120_EN[15:0]$5961
    79/372: $2$memwr$\bram$./coppermem.sv:57$3117_EN[15:0]$5942
    80/372: $2$memwr$\bram$./coppermem.sv:57$3117_DATA[15:0]$5941
    81/372: $2$memwr$\bram$./coppermem.sv:59$3118_EN[15:0]$5943
    82/372: $2$memwr$\bram$./coppermem.sv:57$3115_EN[15:0]$5924
    83/372: $2$memwr$\bram$./coppermem.sv:57$3115_DATA[15:0]$5923
    84/372: $2$memwr$\bram$./coppermem.sv:59$3116_EN[15:0]$5925
    85/372: $2$memwr$\bram$./coppermem.sv:57$3113_EN[15:0]$5906
    86/372: $2$memwr$\bram$./coppermem.sv:57$3113_DATA[15:0]$5905
    87/372: $2$memwr$\bram$./coppermem.sv:59$3114_EN[15:0]$5907
    88/372: $2$memwr$\bram$./coppermem.sv:57$3111_EN[15:0]$5888
    89/372: $2$memwr$\bram$./coppermem.sv:57$3111_DATA[15:0]$5887
    90/372: $2$memwr$\bram$./coppermem.sv:59$3112_EN[15:0]$5889
    91/372: $2$memwr$\bram$./coppermem.sv:57$3109_EN[15:0]$5870
    92/372: $2$memwr$\bram$./coppermem.sv:57$3109_DATA[15:0]$5869
    93/372: $2$memwr$\bram$./coppermem.sv:59$3110_EN[15:0]$5871
    94/372: $2$memwr$\bram$./coppermem.sv:57$3107_EN[15:0]$5852
    95/372: $2$memwr$\bram$./coppermem.sv:57$3107_DATA[15:0]$5851
    96/372: $2$memwr$\bram$./coppermem.sv:59$3108_EN[15:0]$5853
    97/372: $2$memwr$\bram$./coppermem.sv:57$3105_EN[15:0]$5834
    98/372: $2$memwr$\bram$./coppermem.sv:57$3105_DATA[15:0]$5833
    99/372: $2$memwr$\bram$./coppermem.sv:59$3106_EN[15:0]$5835
   100/372: $2$memwr$\bram$./coppermem.sv:57$3103_EN[15:0]$5816
   101/372: $2$memwr$\bram$./coppermem.sv:57$3103_DATA[15:0]$5815
   102/372: $2$memwr$\bram$./coppermem.sv:59$3104_EN[15:0]$5817
   103/372: $2$memwr$\bram$./coppermem.sv:57$3101_EN[15:0]$5798
   104/372: $2$memwr$\bram$./coppermem.sv:57$3101_DATA[15:0]$5797
   105/372: $2$memwr$\bram$./coppermem.sv:59$3102_EN[15:0]$5799
   106/372: $2$memwr$\bram$./coppermem.sv:57$3099_EN[15:0]$5780
   107/372: $2$memwr$\bram$./coppermem.sv:57$3099_DATA[15:0]$5779
   108/372: $2$memwr$\bram$./coppermem.sv:59$3100_EN[15:0]$5781
   109/372: $2$memwr$\bram$./coppermem.sv:57$3097_EN[15:0]$5762
   110/372: $2$memwr$\bram$./coppermem.sv:57$3097_DATA[15:0]$5761
   111/372: $2$memwr$\bram$./coppermem.sv:59$3098_EN[15:0]$5763
   112/372: $2$memwr$\bram$./coppermem.sv:57$3095_EN[15:0]$5744
   113/372: $2$memwr$\bram$./coppermem.sv:57$3095_DATA[15:0]$5743
   114/372: $2$memwr$\bram$./coppermem.sv:59$3096_EN[15:0]$5745
   115/372: $2$memwr$\bram$./coppermem.sv:57$3093_EN[15:0]$5726
   116/372: $2$memwr$\bram$./coppermem.sv:57$3093_DATA[15:0]$5725
   117/372: $2$memwr$\bram$./coppermem.sv:59$3094_EN[15:0]$5727
   118/372: $2$memwr$\bram$./coppermem.sv:57$3091_EN[15:0]$5708
   119/372: $2$memwr$\bram$./coppermem.sv:57$3091_DATA[15:0]$5707
   120/372: $2$memwr$\bram$./coppermem.sv:59$3092_EN[15:0]$5709
   121/372: $2$memwr$\bram$./coppermem.sv:57$3089_EN[15:0]$5690
   122/372: $2$memwr$\bram$./coppermem.sv:57$3089_DATA[15:0]$5689
   123/372: $2$memwr$\bram$./coppermem.sv:59$3090_EN[15:0]$5691
   124/372: $2$memwr$\bram$./coppermem.sv:57$3087_EN[15:0]$5672
   125/372: $2$memwr$\bram$./coppermem.sv:57$3087_DATA[15:0]$5671
   126/372: $2$memwr$\bram$./coppermem.sv:59$3088_EN[15:0]$5673
   127/372: $2$memwr$\bram$./coppermem.sv:57$3085_EN[15:0]$5654
   128/372: $2$memwr$\bram$./coppermem.sv:57$3085_DATA[15:0]$5653
   129/372: $2$memwr$\bram$./coppermem.sv:59$3086_EN[15:0]$5655
   130/372: $2$memwr$\bram$./coppermem.sv:57$3083_EN[15:0]$5636
   131/372: $2$memwr$\bram$./coppermem.sv:57$3083_DATA[15:0]$5635
   132/372: $2$memwr$\bram$./coppermem.sv:59$3084_EN[15:0]$5637
   133/372: $2$memwr$\bram$./coppermem.sv:57$3081_EN[15:0]$5618
   134/372: $2$memwr$\bram$./coppermem.sv:57$3081_DATA[15:0]$5617
   135/372: $2$memwr$\bram$./coppermem.sv:59$3082_EN[15:0]$5619
   136/372: $2$memwr$\bram$./coppermem.sv:57$3079_EN[15:0]$5600
   137/372: $2$memwr$\bram$./coppermem.sv:57$3079_DATA[15:0]$5599
   138/372: $2$memwr$\bram$./coppermem.sv:59$3080_EN[15:0]$5601
   139/372: $2$memwr$\bram$./coppermem.sv:57$3077_EN[15:0]$5582
   140/372: $2$memwr$\bram$./coppermem.sv:57$3077_DATA[15:0]$5581
   141/372: $2$memwr$\bram$./coppermem.sv:59$3078_EN[15:0]$5583
   142/372: $2$memwr$\bram$./coppermem.sv:57$3075_EN[15:0]$5564
   143/372: $2$memwr$\bram$./coppermem.sv:57$3075_DATA[15:0]$5563
   144/372: $2$memwr$\bram$./coppermem.sv:59$3076_EN[15:0]$5565
   145/372: $2$memwr$\bram$./coppermem.sv:57$3073_EN[15:0]$5546
   146/372: $2$memwr$\bram$./coppermem.sv:57$3073_DATA[15:0]$5545
   147/372: $2$memwr$\bram$./coppermem.sv:59$3074_EN[15:0]$5547
   148/372: $2$memwr$\bram$./coppermem.sv:57$3071_EN[15:0]$5528
   149/372: $2$memwr$\bram$./coppermem.sv:57$3071_DATA[15:0]$5527
   150/372: $2$memwr$\bram$./coppermem.sv:59$3072_EN[15:0]$5529
   151/372: $2$memwr$\bram$./coppermem.sv:57$3069_EN[15:0]$5510
   152/372: $2$memwr$\bram$./coppermem.sv:57$3069_DATA[15:0]$5509
   153/372: $2$memwr$\bram$./coppermem.sv:59$3070_EN[15:0]$5511
   154/372: $2$memwr$\bram$./coppermem.sv:57$3067_EN[15:0]$5492
   155/372: $2$memwr$\bram$./coppermem.sv:57$3067_DATA[15:0]$5491
   156/372: $2$memwr$\bram$./coppermem.sv:59$3068_EN[15:0]$5493
   157/372: $2$memwr$\bram$./coppermem.sv:57$3065_EN[15:0]$5474
   158/372: $2$memwr$\bram$./coppermem.sv:57$3065_DATA[15:0]$5473
   159/372: $2$memwr$\bram$./coppermem.sv:59$3066_EN[15:0]$5475
   160/372: $2$memwr$\bram$./coppermem.sv:57$3063_EN[15:0]$5456
   161/372: $2$memwr$\bram$./coppermem.sv:57$3063_DATA[15:0]$5455
   162/372: $2$memwr$\bram$./coppermem.sv:59$3064_EN[15:0]$5457
   163/372: $2$memwr$\bram$./coppermem.sv:57$3061_EN[15:0]$5438
   164/372: $2$memwr$\bram$./coppermem.sv:57$3061_DATA[15:0]$5437
   165/372: $2$memwr$\bram$./coppermem.sv:59$3062_EN[15:0]$5439
   166/372: $2$memwr$\bram$./coppermem.sv:57$3059_EN[15:0]$5420
   167/372: $2$memwr$\bram$./coppermem.sv:57$3059_DATA[15:0]$5419
   168/372: $2$memwr$\bram$./coppermem.sv:59$3060_EN[15:0]$5421
   169/372: $2$memwr$\bram$./coppermem.sv:57$3057_EN[15:0]$5402
   170/372: $2$memwr$\bram$./coppermem.sv:57$3057_DATA[15:0]$5401
   171/372: $2$memwr$\bram$./coppermem.sv:59$3058_EN[15:0]$5403
   172/372: $2$memwr$\bram$./coppermem.sv:57$3055_EN[15:0]$5384
   173/372: $2$memwr$\bram$./coppermem.sv:57$3055_DATA[15:0]$5383
   174/372: $2$memwr$\bram$./coppermem.sv:59$3056_EN[15:0]$5385
   175/372: $2$memwr$\bram$./coppermem.sv:57$3053_EN[15:0]$5366
   176/372: $2$memwr$\bram$./coppermem.sv:57$3053_DATA[15:0]$5365
   177/372: $2$memwr$\bram$./coppermem.sv:59$3054_EN[15:0]$5367
   178/372: $2$memwr$\bram$./coppermem.sv:57$3051_EN[15:0]$5348
   179/372: $2$memwr$\bram$./coppermem.sv:57$3051_DATA[15:0]$5347
   180/372: $2$memwr$\bram$./coppermem.sv:59$3052_EN[15:0]$5349
   181/372: $2$memwr$\bram$./coppermem.sv:57$3049_EN[15:0]$5330
   182/372: $2$memwr$\bram$./coppermem.sv:57$3049_DATA[15:0]$5329
   183/372: $2$memwr$\bram$./coppermem.sv:59$3050_EN[15:0]$5331
   184/372: $2$memwr$\bram$./coppermem.sv:57$3047_EN[15:0]$5312
   185/372: $2$memwr$\bram$./coppermem.sv:57$3047_DATA[15:0]$5311
   186/372: $2$memwr$\bram$./coppermem.sv:59$3048_EN[15:0]$5313
   187/372: $2$memwr$\bram$./coppermem.sv:57$3045_EN[15:0]$5294
   188/372: $2$memwr$\bram$./coppermem.sv:57$3045_DATA[15:0]$5293
   189/372: $2$memwr$\bram$./coppermem.sv:59$3046_EN[15:0]$5295
   190/372: $2$memwr$\bram$./coppermem.sv:57$3043_EN[15:0]$5276
   191/372: $2$memwr$\bram$./coppermem.sv:57$3043_DATA[15:0]$5275
   192/372: $2$memwr$\bram$./coppermem.sv:59$3044_EN[15:0]$5277
   193/372: $2$memwr$\bram$./coppermem.sv:57$3041_EN[15:0]$5258
   194/372: $2$memwr$\bram$./coppermem.sv:57$3041_DATA[15:0]$5257
   195/372: $2$memwr$\bram$./coppermem.sv:59$3042_EN[15:0]$5259
   196/372: $2$memwr$\bram$./coppermem.sv:57$3039_EN[15:0]$5240
   197/372: $2$memwr$\bram$./coppermem.sv:57$3039_DATA[15:0]$5239
   198/372: $2$memwr$\bram$./coppermem.sv:59$3040_EN[15:0]$5241
   199/372: $2$memwr$\bram$./coppermem.sv:57$3037_EN[15:0]$5222
   200/372: $2$memwr$\bram$./coppermem.sv:57$3037_DATA[15:0]$5221
   201/372: $2$memwr$\bram$./coppermem.sv:59$3038_EN[15:0]$5223
   202/372: $2$memwr$\bram$./coppermem.sv:57$3035_EN[15:0]$5204
   203/372: $2$memwr$\bram$./coppermem.sv:57$3035_DATA[15:0]$5203
   204/372: $2$memwr$\bram$./coppermem.sv:59$3036_EN[15:0]$5205
   205/372: $2$memwr$\bram$./coppermem.sv:57$3033_EN[15:0]$5186
   206/372: $2$memwr$\bram$./coppermem.sv:57$3033_DATA[15:0]$5185
   207/372: $2$memwr$\bram$./coppermem.sv:59$3034_EN[15:0]$5187
   208/372: $2$memwr$\bram$./coppermem.sv:57$3031_EN[15:0]$5168
   209/372: $2$memwr$\bram$./coppermem.sv:57$3031_DATA[15:0]$5167
   210/372: $2$memwr$\bram$./coppermem.sv:59$3032_EN[15:0]$5169
   211/372: $2$memwr$\bram$./coppermem.sv:57$3029_EN[15:0]$5150
   212/372: $2$memwr$\bram$./coppermem.sv:57$3029_DATA[15:0]$5149
   213/372: $2$memwr$\bram$./coppermem.sv:59$3030_EN[15:0]$5151
   214/372: $2$memwr$\bram$./coppermem.sv:57$3027_EN[15:0]$5132
   215/372: $2$memwr$\bram$./coppermem.sv:57$3027_DATA[15:0]$5131
   216/372: $2$memwr$\bram$./coppermem.sv:59$3028_EN[15:0]$5133
   217/372: $2$memwr$\bram$./coppermem.sv:57$3025_EN[15:0]$5114
   218/372: $2$memwr$\bram$./coppermem.sv:57$3025_DATA[15:0]$5113
   219/372: $2$memwr$\bram$./coppermem.sv:59$3026_EN[15:0]$5115
   220/372: $2$memwr$\bram$./coppermem.sv:57$3023_EN[15:0]$5096
   221/372: $2$memwr$\bram$./coppermem.sv:57$3023_DATA[15:0]$5095
   222/372: $2$memwr$\bram$./coppermem.sv:59$3024_EN[15:0]$5097
   223/372: $2$memwr$\bram$./coppermem.sv:57$3021_EN[15:0]$5078
   224/372: $2$memwr$\bram$./coppermem.sv:57$3021_DATA[15:0]$5077
   225/372: $2$memwr$\bram$./coppermem.sv:59$3022_EN[15:0]$5079
   226/372: $2$memwr$\bram$./coppermem.sv:57$3019_EN[15:0]$5060
   227/372: $2$memwr$\bram$./coppermem.sv:57$3019_DATA[15:0]$5059
   228/372: $2$memwr$\bram$./coppermem.sv:59$3020_EN[15:0]$5061
   229/372: $2$memwr$\bram$./coppermem.sv:57$3017_EN[15:0]$5042
   230/372: $2$memwr$\bram$./coppermem.sv:57$3017_DATA[15:0]$5041
   231/372: $2$memwr$\bram$./coppermem.sv:59$3018_EN[15:0]$5043
   232/372: $2$memwr$\bram$./coppermem.sv:57$3015_EN[15:0]$5024
   233/372: $2$memwr$\bram$./coppermem.sv:57$3015_DATA[15:0]$5023
   234/372: $2$memwr$\bram$./coppermem.sv:59$3016_EN[15:0]$5025
   235/372: $2$memwr$\bram$./coppermem.sv:57$3013_EN[15:0]$5006
   236/372: $2$memwr$\bram$./coppermem.sv:57$3013_DATA[15:0]$5005
   237/372: $2$memwr$\bram$./coppermem.sv:59$3014_EN[15:0]$5007
   238/372: $2$memwr$\bram$./coppermem.sv:57$3011_EN[15:0]$4988
   239/372: $2$memwr$\bram$./coppermem.sv:57$3011_DATA[15:0]$4987
   240/372: $2$memwr$\bram$./coppermem.sv:59$3012_EN[15:0]$4989
   241/372: $2$memwr$\bram$./coppermem.sv:57$3009_EN[15:0]$4970
   242/372: $2$memwr$\bram$./coppermem.sv:57$3009_DATA[15:0]$4969
   243/372: $2$memwr$\bram$./coppermem.sv:59$3010_EN[15:0]$4971
   244/372: $2$memwr$\bram$./coppermem.sv:57$3007_EN[15:0]$4952
   245/372: $2$memwr$\bram$./coppermem.sv:57$3007_DATA[15:0]$4951
   246/372: $2$memwr$\bram$./coppermem.sv:59$3008_EN[15:0]$4953
   247/372: $2$memwr$\bram$./coppermem.sv:57$3005_EN[15:0]$4934
   248/372: $2$memwr$\bram$./coppermem.sv:57$3005_DATA[15:0]$4933
   249/372: $2$memwr$\bram$./coppermem.sv:59$3006_EN[15:0]$4935
   250/372: $2$memwr$\bram$./coppermem.sv:57$3003_EN[15:0]$4916
   251/372: $2$memwr$\bram$./coppermem.sv:57$3003_DATA[15:0]$4915
   252/372: $2$memwr$\bram$./coppermem.sv:59$3004_EN[15:0]$4917
   253/372: $2$memwr$\bram$./coppermem.sv:57$3001_EN[15:0]$4898
   254/372: $2$memwr$\bram$./coppermem.sv:57$3001_DATA[15:0]$4897
   255/372: $2$memwr$\bram$./coppermem.sv:59$3002_EN[15:0]$4899
   256/372: $2$memwr$\bram$./coppermem.sv:57$2999_EN[15:0]$4880
   257/372: $2$memwr$\bram$./coppermem.sv:57$2999_DATA[15:0]$4879
   258/372: $2$memwr$\bram$./coppermem.sv:59$3000_EN[15:0]$4881
   259/372: $2$memwr$\bram$./coppermem.sv:57$2997_EN[15:0]$4862
   260/372: $2$memwr$\bram$./coppermem.sv:57$2997_DATA[15:0]$4861
   261/372: $2$memwr$\bram$./coppermem.sv:59$2998_EN[15:0]$4863
   262/372: $2$memwr$\bram$./coppermem.sv:57$2995_EN[15:0]$4844
   263/372: $2$memwr$\bram$./coppermem.sv:57$2995_DATA[15:0]$4843
   264/372: $2$memwr$\bram$./coppermem.sv:59$2996_EN[15:0]$4845
   265/372: $2$memwr$\bram$./coppermem.sv:57$2993_EN[15:0]$4826
   266/372: $2$memwr$\bram$./coppermem.sv:57$2993_DATA[15:0]$4825
   267/372: $2$memwr$\bram$./coppermem.sv:59$2994_EN[15:0]$4827
   268/372: $2$memwr$\bram$./coppermem.sv:57$2991_EN[15:0]$4808
   269/372: $2$memwr$\bram$./coppermem.sv:57$2991_DATA[15:0]$4807
   270/372: $2$memwr$\bram$./coppermem.sv:59$2992_EN[15:0]$4809
   271/372: $2$memwr$\bram$./coppermem.sv:57$2989_EN[15:0]$4790
   272/372: $2$memwr$\bram$./coppermem.sv:57$2989_DATA[15:0]$4789
   273/372: $2$memwr$\bram$./coppermem.sv:59$2990_EN[15:0]$4791
   274/372: $2$memwr$\bram$./coppermem.sv:57$2987_EN[15:0]$4772
   275/372: $2$memwr$\bram$./coppermem.sv:57$2987_DATA[15:0]$4771
   276/372: $2$memwr$\bram$./coppermem.sv:59$2988_EN[15:0]$4773
   277/372: $2$memwr$\bram$./coppermem.sv:57$2985_EN[15:0]$4754
   278/372: $2$memwr$\bram$./coppermem.sv:57$2985_DATA[15:0]$4753
   279/372: $2$memwr$\bram$./coppermem.sv:59$2986_EN[15:0]$4755
   280/372: $2$memwr$\bram$./coppermem.sv:57$2983_EN[15:0]$4736
   281/372: $2$memwr$\bram$./coppermem.sv:57$2983_DATA[15:0]$4735
   282/372: $2$memwr$\bram$./coppermem.sv:59$2984_EN[15:0]$4737
   283/372: $2$memwr$\bram$./coppermem.sv:57$2981_EN[15:0]$4718
   284/372: $2$memwr$\bram$./coppermem.sv:57$2981_DATA[15:0]$4717
   285/372: $2$memwr$\bram$./coppermem.sv:59$2982_EN[15:0]$4719
   286/372: $2$memwr$\bram$./coppermem.sv:57$2979_EN[15:0]$4700
   287/372: $2$memwr$\bram$./coppermem.sv:57$2979_DATA[15:0]$4699
   288/372: $2$memwr$\bram$./coppermem.sv:59$2980_EN[15:0]$4701
   289/372: $2$memwr$\bram$./coppermem.sv:57$2977_EN[15:0]$4682
   290/372: $2$memwr$\bram$./coppermem.sv:57$2977_DATA[15:0]$4681
   291/372: $2$memwr$\bram$./coppermem.sv:59$2978_EN[15:0]$4683
   292/372: $2$memwr$\bram$./coppermem.sv:57$2975_EN[15:0]$4664
   293/372: $2$memwr$\bram$./coppermem.sv:57$2975_DATA[15:0]$4663
   294/372: $2$memwr$\bram$./coppermem.sv:59$2976_EN[15:0]$4665
   295/372: $2$memwr$\bram$./coppermem.sv:57$2973_EN[15:0]$4646
   296/372: $2$memwr$\bram$./coppermem.sv:57$2973_DATA[15:0]$4645
   297/372: $2$memwr$\bram$./coppermem.sv:59$2974_EN[15:0]$4647
   298/372: $2$memwr$\bram$./coppermem.sv:57$2971_EN[15:0]$4628
   299/372: $2$memwr$\bram$./coppermem.sv:57$2971_DATA[15:0]$4627
   300/372: $2$memwr$\bram$./coppermem.sv:59$2972_EN[15:0]$4629
   301/372: $2$memwr$\bram$./coppermem.sv:57$2969_EN[15:0]$4610
   302/372: $2$memwr$\bram$./coppermem.sv:57$2969_DATA[15:0]$4609
   303/372: $2$memwr$\bram$./coppermem.sv:59$2970_EN[15:0]$4611
   304/372: $2$memwr$\bram$./coppermem.sv:57$2967_EN[15:0]$4592
   305/372: $2$memwr$\bram$./coppermem.sv:57$2967_DATA[15:0]$4591
   306/372: $2$memwr$\bram$./coppermem.sv:59$2968_EN[15:0]$4593
   307/372: $2$memwr$\bram$./coppermem.sv:57$2965_EN[15:0]$4574
   308/372: $2$memwr$\bram$./coppermem.sv:57$2965_DATA[15:0]$4573
   309/372: $2$memwr$\bram$./coppermem.sv:59$2966_EN[15:0]$4575
   310/372: $2$memwr$\bram$./coppermem.sv:57$2963_EN[15:0]$4556
   311/372: $2$memwr$\bram$./coppermem.sv:57$2963_DATA[15:0]$4555
   312/372: $2$memwr$\bram$./coppermem.sv:59$2964_EN[15:0]$4557
   313/372: $2$memwr$\bram$./coppermem.sv:57$2961_EN[15:0]$4538
   314/372: $2$memwr$\bram$./coppermem.sv:57$2961_DATA[15:0]$4537
   315/372: $2$memwr$\bram$./coppermem.sv:59$2962_EN[15:0]$4539
   316/372: $2$memwr$\bram$./coppermem.sv:57$2959_EN[15:0]$4520
   317/372: $2$memwr$\bram$./coppermem.sv:57$2959_DATA[15:0]$4519
   318/372: $2$memwr$\bram$./coppermem.sv:59$2960_EN[15:0]$4521
   319/372: $2$memwr$\bram$./coppermem.sv:57$2957_EN[15:0]$4502
   320/372: $2$memwr$\bram$./coppermem.sv:57$2957_DATA[15:0]$4501
   321/372: $2$memwr$\bram$./coppermem.sv:59$2958_EN[15:0]$4503
   322/372: $2$memwr$\bram$./coppermem.sv:57$2955_EN[15:0]$4484
   323/372: $2$memwr$\bram$./coppermem.sv:57$2955_DATA[15:0]$4483
   324/372: $2$memwr$\bram$./coppermem.sv:59$2956_EN[15:0]$4485
   325/372: $2$memwr$\bram$./coppermem.sv:57$2953_EN[15:0]$4466
   326/372: $2$memwr$\bram$./coppermem.sv:57$2953_DATA[15:0]$4465
   327/372: $2$memwr$\bram$./coppermem.sv:59$2954_EN[15:0]$4467
   328/372: $2$memwr$\bram$./coppermem.sv:57$2951_EN[15:0]$4448
   329/372: $2$memwr$\bram$./coppermem.sv:57$2951_DATA[15:0]$4447
   330/372: $2$memwr$\bram$./coppermem.sv:59$2952_EN[15:0]$4449
   331/372: $2$memwr$\bram$./coppermem.sv:57$2949_EN[15:0]$4430
   332/372: $2$memwr$\bram$./coppermem.sv:57$2949_DATA[15:0]$4429
   333/372: $2$memwr$\bram$./coppermem.sv:59$2950_EN[15:0]$4431
   334/372: $2$memwr$\bram$./coppermem.sv:57$2947_EN[15:0]$4412
   335/372: $2$memwr$\bram$./coppermem.sv:57$2947_DATA[15:0]$4411
   336/372: $2$memwr$\bram$./coppermem.sv:59$2948_EN[15:0]$4413
   337/372: $2$memwr$\bram$./coppermem.sv:57$2945_EN[15:0]$4394
   338/372: $2$memwr$\bram$./coppermem.sv:57$2945_DATA[15:0]$4393
   339/372: $2$memwr$\bram$./coppermem.sv:59$2946_EN[15:0]$4395
   340/372: $2$memwr$\bram$./coppermem.sv:57$2943_EN[15:0]$4376
   341/372: $2$memwr$\bram$./coppermem.sv:57$2943_DATA[15:0]$4375
   342/372: $2$memwr$\bram$./coppermem.sv:59$2944_EN[15:0]$4377
   343/372: $2$memwr$\bram$./coppermem.sv:57$2941_EN[15:0]$4358
   344/372: $2$memwr$\bram$./coppermem.sv:57$2941_DATA[15:0]$4357
   345/372: $2$memwr$\bram$./coppermem.sv:59$2942_EN[15:0]$4359
   346/372: $2$memwr$\bram$./coppermem.sv:57$2939_EN[15:0]$4340
   347/372: $2$memwr$\bram$./coppermem.sv:57$2939_DATA[15:0]$4339
   348/372: $2$memwr$\bram$./coppermem.sv:59$2940_EN[15:0]$4341
   349/372: $2$memwr$\bram$./coppermem.sv:57$2937_EN[15:0]$4322
   350/372: $2$memwr$\bram$./coppermem.sv:57$2937_DATA[15:0]$4321
   351/372: $2$memwr$\bram$./coppermem.sv:59$2938_EN[15:0]$4323
   352/372: $2$memwr$\bram$./coppermem.sv:57$2935_EN[15:0]$4304
   353/372: $2$memwr$\bram$./coppermem.sv:57$2935_DATA[15:0]$4303
   354/372: $2$memwr$\bram$./coppermem.sv:59$2936_EN[15:0]$4305
   355/372: $2$memwr$\bram$./coppermem.sv:57$2933_EN[15:0]$4286
   356/372: $2$memwr$\bram$./coppermem.sv:57$2933_DATA[15:0]$4285
   357/372: $2$memwr$\bram$./coppermem.sv:59$2934_EN[15:0]$4287
   358/372: $2$memwr$\bram$./coppermem.sv:57$2931_EN[15:0]$4268
   359/372: $2$memwr$\bram$./coppermem.sv:57$2931_DATA[15:0]$4267
   360/372: $2$memwr$\bram$./coppermem.sv:59$2932_EN[15:0]$4269
   361/372: $2$memwr$\bram$./coppermem.sv:57$2929_EN[15:0]$4250
   362/372: $2$memwr$\bram$./coppermem.sv:57$2929_DATA[15:0]$4249
   363/372: $2$memwr$\bram$./coppermem.sv:59$2930_EN[15:0]$4251
   364/372: $2$memwr$\bram$./coppermem.sv:57$2927_EN[15:0]$4232
   365/372: $2$memwr$\bram$./coppermem.sv:57$2927_DATA[15:0]$4231
   366/372: $2$memwr$\bram$./coppermem.sv:59$2928_EN[15:0]$4233
   367/372: $2$memwr$\bram$./coppermem.sv:57$2925_EN[15:0]$4214
   368/372: $2$memwr$\bram$./coppermem.sv:57$2925_DATA[15:0]$4213
   369/372: $2$memwr$\bram$./coppermem.sv:59$2926_EN[15:0]$4215
   370/372: $2$memwr$\bram$./coppermem.sv:57$2923_EN[15:0]$4196
   371/372: $2$memwr$\bram$./coppermem.sv:57$2923_DATA[15:0]$4195
   372/372: $2$memwr$\bram$./coppermem.sv:59$2924_EN[15:0]$4197
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:91$3183'.
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
     1/3: $1$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3182
     2/3: $1$memwr$\bram$./coppermem.sv:87$3175_DATA[15:0]$3181
     3/3: $1$memwr$\bram$./coppermem.sv:87$3175_ADDR[8:0]$3180
Creating decoders for process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
     1/13: $0\rd_pipeline[0:0]
     2/13: $0\reg_wr_en[0:0]
     3/13: $0\ram_rd_addr[10:0]
     4/13: $0\ram_rd_en[0:0]
     5/13: $0\cop_ex_state[1:0]
     6/13: $0\write_data[15:0]
     7/13: $0\write_addr[15:0]
     8/13: $0\xr_wr_en[0:0]
     9/13: $0\rd_reg_save[0:0]
    10/13: $0\wait_for_v[0:0]
    11/13: $0\wait_hv_flag[0:0]
    12/13: $0\cop_IR[15:0]
    13/13: $0\cop_PC[10:0]
Creating decoders for process `\copper_slim.$proc$./copper_slim.sv:223$1082'.
     1/1: $0\cop_RA[15:0]
Creating decoders for process `\copper_slim.$proc$./copper_slim.sv:198$1077'.
     1/3: $0\cop_reset[0:0]
     2/3: $0\cop_run[0:0]
     3/3: $0\cop_en[0:0]
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:61$2921'.
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
     1/3: $0\blend_rgb_o[11:0]
     2/3: $0\alphaB[7:0]
     3/3: $0\alphaA[7:0]
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2911'.
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
     1/5: $0\bytedata_o[7:0]
     2/5: $0\bytesel_o[0:0]
     3/5: $0\reg_num_o[3:0]
     4/5: $0\read_strobe_o[0:0]
     5/5: $0\write_strobe_o[0:0]
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
     1/12: $0\data[7:0]
     2/12: $0\data_ff0[7:0]
     3/12: $0\reg_num[3:0]
     4/12: $0\reg_num_ff0[3:0]
     5/12: $0\bytesel[0:0]
     6/12: $0\bytesel_ff0[0:0]
     7/12: $0\rd_nwr[0:0]
     8/12: $0\rd_nwr_ff0[0:0]
     9/12: $0\cs_n_last[0:0]
    10/12: $0\cs_n[0:0]
    11/12: $0\cs_n_ff1[0:0]
    12/12: $0\cs_n_ff0[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
     1/34: $7\blit_state_next[2:0]
     2/34: $6\blit_state_next[2:0]
     3/34: $2\blit_done_intr_next[0:0]
     4/34: $5\blit_state_next[2:0]
     5/34: $4\blit_addr_next[15:0]
     6/34: $4\blit_wr_next[0:0]
     7/34: $4\blit_vram_sel_next[0:0]
     8/34: $4\blit_state_next[2:0]
     9/34: $3\blit_wr_next[0:0]
    10/34: $3\blit_vram_sel_next[0:0]
    11/34: $3\blit_addr_next[15:0]
    12/34: $2\shifter$func$./blitter_slim.sv:353$991.$result[15:0]$1040
    13/34: $3\blit_state_next[2:0]
    14/34: $2\blit_addr_next[15:0]
    15/34: $2\blit_wr_next[0:0]
    16/34: $2\blit_vram_sel_next[0:0]
    17/34: $2\blit_state_next[2:0]
    18/34: $1\blit_state_next[2:0]
    19/34: $1\shifter$func$./blitter_slim.sv:353$991.prev_word[11:0]$1036
    20/34: $1\shifter$func$./blitter_slim.sv:353$991.data_word[15:0]$1035
    21/34: $1\shifter$func$./blitter_slim.sv:353$991.shift_amount[1:0]$1034
    22/34: $1\shifter$func$./blitter_slim.sv:353$991.$result[15:0]$1033
    23/34: $1\blit_done_intr_next[0:0]
    24/34: $1\blit_f_mask_next[3:0]
    25/34: $1\blit_count_next[16:0]
    26/34: $1\blit_lines_next[15:0]
    27/34: $1\last_S_next[11:0]
    28/34: $1\val_S_next[15:0]
    29/34: $1\blit_dst_D_next[15:0]
    30/34: $1\blit_src_S_next[15:0]
    31/34: $1\blit_addr_next[15:0]
    32/34: $1\blit_wr_next[0:0]
    33/34: $1\blit_vram_sel_next[0:0]
    34/34: $1\blit_setup[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
     1/24: $0\blit_state[2:0]
     2/24: $0\blit_addr[15:0]
     3/24: $0\blit_wr[0:0]
     4/24: $0\blit_vram_sel[0:0]
     5/24: $0\blit_done_intr[0:0]
     6/24: $0\blit_f_mask[3:0]
     7/24: $0\last_S[11:0]
     8/24: $0\val_S[15:0]
     9/24: $0\blit_count[16:0]
    10/24: $0\blit_words[15:0]
    11/24: $0\blit_lines[15:0]
    12/24: $0\blit_dst_D[15:0]
    13/24: $0\blit_src_S[15:0]
    14/24: $0\blit_val_CX[15:0]
    15/24: $0\blit_val_CA[15:0]
    16/24: $0\blit_mod_D[15:0]
    17/24: $0\blit_mod_S[15:0]
    18/24: $0\blit_shift_l_mask[3:0]
    19/24: $0\blit_shift_f_mask[3:0]
    20/24: $0\blit_shift_amount[1:0]
    21/24: $0\blit_ctrl_transp_T[7:0]
    22/24: $0\blit_ctrl_transp_8b[0:0]
    23/24: $0\blit_ctrl_transp[0:0]
    24/24: $0\blit_ctrl_S_const[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
     1/16: $0\xreg_blit_queued[0:0]
     2/16: $0\xreg_words[15:0]
     3/16: $0\xreg_lines[15:0]
     4/16: $0\xreg_dst_D[15:0]
     5/16: $0\xreg_mod_D[15:0]
     6/16: $0\xreg_val_CX[15:0]
     7/16: $0\xreg_val_CA[15:0]
     8/16: $0\xreg_src_S[15:0]
     9/16: $0\xreg_mod_S[15:0]
    10/16: $0\xreg_shift_l_mask[3:0]
    11/16: $0\xreg_shift_f_mask[3:0]
    12/16: $0\xreg_shift_amount[1:0]
    13/16: $0\xreg_ctrl_transp_T[7:0]
    14/16: $0\xreg_ctrl_transp_8b[0:0]
    15/16: $0\xreg_ctrl_transp[0:0]
    16/16: $0\xreg_ctrl_S_const[0:0]
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2157'.
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
     1/3: $1$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2156
     2/3: $1$memwr$\bram$./audio_mem.sv:39$2149_DATA[15:0]$2155
     3/3: $1$memwr$\bram$./audio_mem.sv:39$2149_ADDR[7:0]$2154
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6482'.
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
     1/3: $1$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6481
     2/3: $1$memwr$\bram$./colormem.sv:42$6474_DATA[15:0]$6480
     3/3: $1$memwr$\bram$./colormem.sv:42$6474_ADDR[7:0]$6479
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6470'.
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
     1/3: $1$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6469
     2/3: $1$memwr$\bram$./colormem.sv:42$6462_DATA[15:0]$6468
     3/3: $1$memwr$\bram$./colormem.sv:42$6462_ADDR[7:0]$6467
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
     1/1: $0\reset[0:0]
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.

27.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\xrmem_arb.\copp_addr_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1488'.
No latch inferred for signal `\xrmem_arb.\copp_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1488'.
No latch inferred for signal `\xrmem_arb.\tile_addr_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1483'.
No latch inferred for signal `\xrmem_arb.\tile_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1483'.
No latch inferred for signal `\xrmem_arb.\colorA_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
No latch inferred for signal `\xrmem_arb.\colorB_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
No latch inferred for signal `\xrmem_arb.\color_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
No latch inferred for signal `\xrmem_arb.\xreg_wr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
No latch inferred for signal `\xrmem_arb.\xreg_addr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
No latch inferred for signal `\xrmem_arb.\xreg_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
No latch inferred for signal `\xrmem_arb.\xreg_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
No latch inferred for signal `\xrmem_arb.\xr_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1461'.
No latch inferred for signal `\xrmem_arb.\color_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
No latch inferred for signal `\xrmem_arb.\tile_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
No latch inferred for signal `\xrmem_arb.\copp_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
No latch inferred for signal `\xrmem_arb.\copp_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
No latch inferred for signal `\xrmem_arb.\xr_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
No latch inferred for signal `\xosera_main.\unused_uart' from process `\xosera_main.$proc$./xosera_main.sv:169$1437'.
No latch inferred for signal `\vram_arb.\vram_wr' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram_arb.\vram_wr_mask' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram_arb.\vram_addr' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram_arb.\vram_data_in' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram_arb.\regs_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram_arb.\blit_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$1418'.
No latch inferred for signal `\vram.\data_out' from process `\vram.$proc$./vram.sv:0$1417'.
No latch inferred for signal `\video_timing.\v_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$1410'.
No latch inferred for signal `\video_timing.\v_state_next' from process `\video_timing.$proc$./video_timing.sv:0$1405'.
No latch inferred for signal `\video_timing.\h_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$1404'.
No latch inferred for signal `\video_timing.\h_state_next' from process `\video_timing.$proc$./video_timing.sv:0$1400'.
No latch inferred for signal `\video_timing.\h_count_next' from process `\video_timing.$proc$./video_timing.sv:0$1397'.
No latch inferred for signal `\video_timing.\v_count_next' from process `\video_timing.$proc$./video_timing.sv:0$1397'.
No latch inferred for signal `\video_timing.\dv_de_next' from process `\video_timing.$proc$./video_timing.sv:0$1393'.
No latch inferred for signal `\video_timing.\vsync_next' from process `\video_timing.$proc$./video_timing.sv:0$1390'.
No latch inferred for signal `\video_timing.\hsync_next' from process `\video_timing.$proc$./video_timing.sv:0$1387'.
No latch inferred for signal `\video_timing.\end_of_visible_next' from process `\video_timing.$proc$./video_timing.sv:0$1383'.
No latch inferred for signal `\video_timing.\end_of_frame_next' from process `\video_timing.$proc$./video_timing.sv:0$1379'.
No latch inferred for signal `\video_timing.\end_of_line_next' from process `\video_timing.$proc$./video_timing.sv:0$1375'.
No latch inferred for signal `\video_playfield.\pf_fetch_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_tile_addr' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\vram_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\tilemem_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\fetch_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_initial_buf_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_words_ready_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_attr_word_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_data_word0_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_data_word1_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_data_word2_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\pf_data_word3_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.$result' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.tile_char' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.tile_y' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.tilebank' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.bpp' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.tile_8x16' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1272.vrev' from process `\video_playfield.$proc$./video_playfield.sv:0$1279'.
No latch inferred for signal `\video_playfield.\scanout_end' from process `\video_playfield.$proc$./video_playfield.sv:0$1276'.
No latch inferred for signal `\video_playfield.\scanout_start' from process `\video_playfield.$proc$./video_playfield.sv:0$1273'.
No latch inferred for signal `\video_gen.\mem_fetch_next' from process `\video_gen.$proc$./video_gen.sv:0$1256'.
No latch inferred for signal `\video_gen.\mem_fetch_h_end' from process `\video_gen.$proc$./video_gen.sv:0$1254'.
No latch inferred for signal `\video_gen.\mem_fetch_h_start' from process `\video_gen.$proc$./video_gen.sv:0$1252'.
No latch inferred for signal `\video_gen.\rd_pf_regs' from process `\video_gen.$proc$./video_gen.sv:0$1236'.
No latch inferred for signal `\video_gen.\rd_vid_regs' from process `\video_gen.$proc$./video_gen.sv:0$1235'.
No latch inferred for signal `\video_gen.\vram_sel_o' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\video_gen.\vram_addr_o' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\video_gen.\tilemem_sel_o' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\video_gen.\tilemem_addr_o' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\video_gen.\pb_stall' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\video_gen.\audio_dma_cycle' from process `\video_gen.$proc$./video_gen.sv:0$1209'.
No latch inferred for signal `\reg_interface.\pixel_xm' from process `\reg_interface.$proc$./reg_interface.sv:0$2910'.
No latch inferred for signal `\reg_interface.\rd_temp_word' from process `\reg_interface.$proc$./reg_interface.sv:0$2885'.
No latch inferred for signal `\reg_interface.\bus_data_o' from process `\reg_interface.$proc$./reg_interface.sv:0$2882'.
No latch inferred for signal `\audio_mixer_slim.\unused_bits' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2869'.
No latch inferred for signal `\audio_mixer_slim.\audio_reg_wr_next' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_en' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_addr' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_data' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.\x' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$fordecl_block$1098.i' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2923_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2923_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2924_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2925_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2925_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2926_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2927_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2927_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2928_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2929_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2929_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2930_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2931_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2931_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2932_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2933_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2933_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2934_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2935_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2935_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2936_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2937_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2937_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2938_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2939_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2939_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2940_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2941_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2941_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2942_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2943_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2943_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2944_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2945_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2945_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2946_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2947_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2947_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2948_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2949_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2949_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2950_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2951_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2951_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2952_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2953_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2953_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2954_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2955_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2955_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2956_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2957_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2957_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2958_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2959_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2959_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2960_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2961_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2961_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2962_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2963_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2963_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2964_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2965_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2965_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2966_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2967_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2967_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2968_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2969_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2969_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2970_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2971_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2971_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2972_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2973_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2973_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2974_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2975_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2975_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2976_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2977_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2977_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2978_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2979_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2979_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2980_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2981_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2981_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2982_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2983_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2983_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2984_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2985_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2985_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2986_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2987_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2987_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2988_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2989_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2989_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2990_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2991_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2991_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2992_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2993_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2993_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2994_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2995_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2995_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2996_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2997_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2997_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2998_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2999_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2999_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3000_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3001_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3001_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3002_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3003_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3003_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3004_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3005_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3005_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3006_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3007_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3007_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3008_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3009_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3009_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3010_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3011_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3011_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3012_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3013_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3013_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3014_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3015_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3015_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3016_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3017_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3017_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3018_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3019_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3019_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3020_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3021_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3021_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3022_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3023_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3023_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3024_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3025_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3025_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3026_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3027_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3027_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3028_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3029_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3029_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3030_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3031_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3031_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3032_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3033_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3033_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3034_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3035_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3035_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3036_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3037_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3037_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3038_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3039_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3039_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3040_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3041_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3041_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3042_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3043_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3043_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3044_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3045_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3045_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3046_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3047_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3047_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3048_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3049_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3049_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3050_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3051_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3051_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3052_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3053_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3053_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3054_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3055_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3055_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3056_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3057_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3057_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3058_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3059_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3059_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3060_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3061_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3061_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3062_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3063_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3063_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3064_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3065_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3065_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3066_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3067_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3067_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3068_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3069_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3069_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3070_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3071_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3071_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3072_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3073_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3073_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3074_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3075_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3075_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3076_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3077_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3077_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3078_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3079_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3079_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3080_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3081_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3081_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3082_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3083_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3083_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3084_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3085_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3085_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3086_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3087_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3087_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3088_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3089_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3089_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3090_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3091_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3091_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3092_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3093_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3093_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3094_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3095_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3095_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3096_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3097_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3097_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3098_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3099_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3099_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3100_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3101_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3101_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3102_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3103_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3103_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3104_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3105_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3105_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3106_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3107_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3107_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3108_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3109_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3109_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3110_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3111_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3111_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3112_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3113_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3113_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3114_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3115_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3115_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3116_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3117_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3117_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3118_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3119_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3119_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3120_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3121_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3121_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3122_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3123_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3123_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3124_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3125_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3125_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3126_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3127_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3127_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3128_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3129_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3129_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3130_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3131_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3131_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3132_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3133_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3133_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3134_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3135_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3135_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3136_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3137_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3137_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3138_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3139_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3139_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3140_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3141_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3141_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3142_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3143_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3143_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3144_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3145_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3145_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3146_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3147_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3147_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3148_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3149_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3149_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3150_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3151_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3151_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3152_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3153_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3153_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3154_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3155_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3155_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3156_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3157_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3157_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3158_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3159_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3159_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3160_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3161_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3161_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3162_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3163_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3163_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3164_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3165_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3165_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3166_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3167_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3167_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3168_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3169_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3169_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3170_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:64$3171_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:65$3172_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:66$3173_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:67$3174_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
No latch inferred for signal `\video_blend_4bit.\unused_signals' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:61$2921'.
No latch inferred for signal `\video_blend_4bit.\result_r' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2911'.
No latch inferred for signal `\video_blend_4bit.\result_g' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2911'.
No latch inferred for signal `\video_blend_4bit.\result_b' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2911'.
No latch inferred for signal `\blitter_slim.\blit_setup' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_vram_sel_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_wr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_addr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_src_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_dst_D_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\val_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\last_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_lines_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_count_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_f_mask_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_done_intr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_state_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.$result' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.shift_amount' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.data_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.prev_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1893_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1894_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1895_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1896_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1897_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1898_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1899_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1900_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1901_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1902_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1903_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1904_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1905_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1906_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1907_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1908_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1909_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1910_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$fordecl_block$9.i' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1911_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1912_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1913_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1914_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1915_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1916_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1917_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1918_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1919_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1920_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1921_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1922_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1923_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1924_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1925_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1926_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1927_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1928_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1929_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1930_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1931_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1932_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1933_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1934_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1935_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1936_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1937_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1938_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1939_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1940_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1941_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1942_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1943_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1944_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1945_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1946_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1947_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1948_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1949_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1950_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1951_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1952_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1953_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1954_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1955_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1956_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1957_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1958_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1959_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1960_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1961_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1962_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1963_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1964_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1965_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1966_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1967_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1968_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1969_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1970_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1971_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1972_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1973_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1974_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1975_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1976_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1977_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1978_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1979_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1980_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1981_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1982_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1983_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1984_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1985_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1986_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1987_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1988_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1989_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1990_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1991_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1992_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1993_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1994_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1995_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1996_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1997_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1998_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1999_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2000_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2001_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2002_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2003_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2004_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2005_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2006_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2007_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2008_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2009_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2010_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2011_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2012_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2013_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2014_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2015_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2016_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2017_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2018_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2019_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2020_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2021_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2022_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2023_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2024_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2025_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2026_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2027_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2028_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2029_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2030_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2031_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2032_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2033_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2034_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2035_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2036_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2037_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2038_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2039_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2040_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2041_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2042_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2043_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2044_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2045_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2046_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2047_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2048_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2049_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2050_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2051_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2052_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2053_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2054_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2055_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2056_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2057_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2058_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2059_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2060_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2061_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2062_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2063_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2064_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2065_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2066_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2067_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2068_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2069_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2070_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2071_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2072_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2073_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2074_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2075_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2076_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2077_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2078_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2079_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2080_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2081_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2082_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2083_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2084_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2085_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2086_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2087_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2088_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2089_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2090_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2091_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2092_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2093_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2094_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2095_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2096_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2097_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2098_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2099_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2100_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2101_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2102_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2103_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2104_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2105_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2106_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2107_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2108_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2109_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2110_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2111_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2112_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2113_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2114_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2115_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2116_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2117_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2118_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2119_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2120_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2121_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2122_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2123_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2124_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2125_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2126_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2127_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2128_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2129_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2130_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2131_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2132_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2133_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2134_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2135_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2136_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2137_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2138_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2139_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2140_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2141_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2142_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2143_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2144_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2145_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2146_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2147_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2148_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.

27.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6456'.
  created $dff cell `$procdff$12615' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6448_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
  created $dff cell `$procdff$12616' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6448_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
  created $dff cell `$procdff$12617' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6448_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
  created $dff cell `$procdff$12618' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\pulse_o' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1891'.
  created $dff cell `$procdff$12619' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\accumulator' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1891'.
  created $dff cell `$procdff$12620' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751'.
  created $adff cell `$procdff$12621' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1746'.
  created $dff cell `$procdff$12622' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742'.
  created $adff cell `$procdff$12623' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1737'.
  created $dff cell `$procdff$12624' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1734'.
  created $adff cell `$procdff$12625' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1731'.
  created $dff cell `$procdff$12626' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1728'.
  created $adff cell `$procdff$12627' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1725'.
  created $dff cell `$procdff$12628' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1723'.
  created $dff cell `$procdff$12629' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1721'.
  created $dff cell `$procdff$12630' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717'.
  created $adff cell `$procdff$12631' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1712'.
  created $dff cell `$procdff$12632' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708'.
  created $adff cell `$procdff$12633' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1703'.
  created $dff cell `$procdff$12634' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1700'.
  created $adff cell `$procdff$12635' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1697'.
  created $dff cell `$procdff$12636' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1694'.
  created $adff cell `$procdff$12637' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1691'.
  created $dff cell `$procdff$12638' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1689'.
  created $dff cell `$procdff$12639' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1687'.
  created $dff cell `$procdff$12640' with positive edge clock.
Creating register for signal `\xrmem_arb.\xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
  created $dff cell `$procdff$12641' with positive edge clock.
Creating register for signal `\xrmem_arb.\copp_xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
  created $dff cell `$procdff$12642' with positive edge clock.
Creating register for signal `\xrmem_arb.\tile_addr' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
  created $dff cell `$procdff$12643' with positive edge clock.
Creating register for signal `\xrmem_arb.\copp_addr' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
  created $dff cell `$procdff$12644' with positive edge clock.
Creating register for signal `\xosera_main.\bus_intr_o' using process `\xosera_main.$proc$./xosera_main.sv:478$1429'.
  created $dff cell `$procdff$12645' with positive edge clock.
Creating register for signal `\xosera_main.\intr_status' using process `\xosera_main.$proc$./xosera_main.sv:478$1429'.
  created $dff cell `$procdff$12646' with positive edge clock.
Creating register for signal `\vram_arb.\regs_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$1423'.
  created $dff cell `$procdff$12647' with positive edge clock.
Creating register for signal `\vram_arb.\blit_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$1423'.
  created $dff cell `$procdff$12648' with positive edge clock.
Creating register for signal `\vram.\read_bank' using process `\vram.$proc$./vram.sv:88$1416'.
  created $dff cell `$procdff$12649' with positive edge clock.
Creating register for signal `\video_timing.\dv_de' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12650' with positive edge clock.
Creating register for signal `\video_timing.\end_of_line' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12651' with positive edge clock.
Creating register for signal `\video_timing.\end_of_frame' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12652' with positive edge clock.
Creating register for signal `\video_timing.\end_of_visible' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12653' with positive edge clock.
Creating register for signal `\video_timing.\h_count' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12654' with positive edge clock.
Creating register for signal `\video_timing.\v_count' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12655' with positive edge clock.
Creating register for signal `\video_timing.\hsync' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12656' with positive edge clock.
Creating register for signal `\video_timing.\vsync' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12657' with positive edge clock.
Creating register for signal `\video_timing.\h_state' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12658' with positive edge clock.
Creating register for signal `\video_timing.\v_state' using process `\video_timing.$proc$./video_timing.sv:165$1411'.
  created $dff cell `$procdff$12659' with positive edge clock.
Creating register for signal `\video_playfield.\vram_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12660' with positive edge clock.
Creating register for signal `\video_playfield.\vram_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12661' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12662' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12663' with positive edge clock.
Creating register for signal `\video_playfield.\scanout' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12664' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_start_hcount' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12665' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_end_hcount' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12666' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12667' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12668' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12669' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12670' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_x' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12671' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_y' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12672' with positive edge clock.
Creating register for signal `\video_playfield.\pf_line_start' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12673' with positive edge clock.
Creating register for signal `\video_playfield.\pf_fetch' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12674' with positive edge clock.
Creating register for signal `\video_playfield.\pf_addr' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12675' with positive edge clock.
Creating register for signal `\video_playfield.\fetch_addr' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12676' with positive edge clock.
Creating register for signal `\video_playfield.\pf_initial_buf' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12677' with positive edge clock.
Creating register for signal `\video_playfield.\pf_words_ready' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12678' with positive edge clock.
Creating register for signal `\video_playfield.\pf_attr_word' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12679' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word0' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12680' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word1' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12681' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word2' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12682' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word3' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12683' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_full' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12684' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_hrev' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12685' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12686' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels' using process `\video_playfield.$proc$./video_playfield.sv:326$1330'.
  created $dff cell `$procdff$12687' with positive edge clock.
Creating register for signal `\video_gen.\audio_reg_wr' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12688' with positive edge clock.
Creating register for signal `\video_gen.\audio_intr_o' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12689' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_l_nchan' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12690' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_r_nchan' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12691' with positive edge clock.
Creating register for signal `\video_gen.\audio_period_nchan' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12692' with positive edge clock.
Creating register for signal `\video_gen.\audio_restart_nchan' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12693' with positive edge clock.
Creating register for signal `\video_gen.$fordecl_block$1205.i' using process `\video_gen.$proc$./video_gen.sv:804$1268'.
  created $dff cell `$procdff$12694' with positive edge clock.
Creating register for signal `\video_gen.\colorA_index_o' using process `\video_gen.$proc$./video_gen.sv:754$1261'.
  created $dff cell `$procdff$12695' with positive edge clock.
Creating register for signal `\video_gen.\colorB_index_o' using process `\video_gen.$proc$./video_gen.sv:754$1261'.
  created $dff cell `$procdff$12696' with positive edge clock.
Creating register for signal `\video_gen.\mem_fetch' using process `\video_gen.$proc$./video_gen.sv:754$1261'.
  created $dff cell `$procdff$12697' with positive edge clock.
Creating register for signal `\video_gen.\pointer_word' using process `\video_gen.$proc$./video_gen.sv:713$1245'.
  created $dff cell `$procdff$12698' with positive edge clock.
Creating register for signal `\video_gen.\pointer_h_cnt' using process `\video_gen.$proc$./video_gen.sv:713$1245'.
  created $dff cell `$procdff$12699' with positive edge clock.
Creating register for signal `\video_gen.\pointer_v_cnt' using process `\video_gen.$proc$./video_gen.sv:713$1245'.
  created $dff cell `$procdff$12700' with positive edge clock.
Creating register for signal `\video_gen.\vgen_reg_data_o' using process `\video_gen.$proc$./video_gen.sv:638$1233'.
  created $dff cell `$procdff$12701' with positive edge clock.
Creating register for signal `\video_gen.\video_intr_o' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12702' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_wr_o' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12703' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_enable_o' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12704' with positive edge clock.
Creating register for signal `\video_gen.\border_color' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12705' with positive edge clock.
Creating register for signal `\video_gen.\vid_colorswap' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12706' with positive edge clock.
Creating register for signal `\video_gen.\vid_left' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12707' with positive edge clock.
Creating register for signal `\video_gen.\vid_right' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12708' with positive edge clock.
Creating register for signal `\video_gen.\line_set_addr' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12709' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_h' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12710' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_v' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12711' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_col' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12712' with positive edge clock.
Creating register for signal `\video_gen.\pa_blank' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12713' with positive edge clock.
Creating register for signal `\video_gen.\pa_start_addr' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12714' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_len' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12715' with positive edge clock.
Creating register for signal `\video_gen.\pa_colorbase' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12716' with positive edge clock.
Creating register for signal `\video_gen.\pa_bpp' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12717' with positive edge clock.
Creating register for signal `\video_gen.\pa_bitmap' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12718' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_bank' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12719' with positive edge clock.
Creating register for signal `\video_gen.\pa_disp_in_tile' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12720' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_in_vram' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12721' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_height' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12722' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12723' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12724' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12725' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12726' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_hscroll' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12727' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_vscroll' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12728' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_start_set' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12729' with positive edge clock.
Creating register for signal `\video_gen.\pa_gfx_ctrl_set' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12730' with positive edge clock.
Creating register for signal `\video_gen.\pb_blank' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12731' with positive edge clock.
Creating register for signal `\video_gen.\pb_start_addr' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12732' with positive edge clock.
Creating register for signal `\video_gen.\pb_line_len' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12733' with positive edge clock.
Creating register for signal `\video_gen.\pb_colorbase' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12734' with positive edge clock.
Creating register for signal `\video_gen.\pb_bpp' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12735' with positive edge clock.
Creating register for signal `\video_gen.\pb_bitmap' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12736' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_bank' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12737' with positive edge clock.
Creating register for signal `\video_gen.\pb_disp_in_tile' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12738' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_in_vram' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12739' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_height' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12740' with positive edge clock.
Creating register for signal `\video_gen.\pb_h_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12741' with positive edge clock.
Creating register for signal `\video_gen.\pb_v_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12742' with positive edge clock.
Creating register for signal `\video_gen.\pb_h_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12743' with positive edge clock.
Creating register for signal `\video_gen.\pb_v_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12744' with positive edge clock.
Creating register for signal `\video_gen.\pb_fine_hscroll' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12745' with positive edge clock.
Creating register for signal `\video_gen.\pb_fine_vscroll' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12746' with positive edge clock.
Creating register for signal `\video_gen.\pb_line_start_set' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12747' with positive edge clock.
Creating register for signal `\video_gen.\pb_gfx_ctrl_set' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12748' with positive edge clock.
Creating register for signal `\video_gen.\audio_enable' using process `\video_gen.$proc$./video_gen.sv:412$1232'.
  created $dff cell `$procdff$12749' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12750' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd_save' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12751' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd_data' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12752' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12753' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd_save' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12754' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd_data' using process `\video_gen.$proc$./video_gen.sv:346$1221'.
  created $dff cell `$procdff$12755' with positive edge clock.
Creating register for signal `\video_gen.\audio_dma_ack' using process `\video_gen.$proc$./video_gen.sv:289$1217'.
  created $dff cell `$procdff$12756' with positive edge clock.
Creating register for signal `\reg_interface.\reconfig_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12757' with positive edge clock.
Creating register for signal `\reg_interface.\regs_vram_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12758' with positive edge clock.
Creating register for signal `\reg_interface.\regs_xr_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12759' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wr_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12760' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wrmask_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12761' with positive edge clock.
Creating register for signal `\reg_interface.\regs_addr_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12762' with positive edge clock.
Creating register for signal `\reg_interface.\regs_data_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12763' with positive edge clock.
Creating register for signal `\reg_interface.\intr_clear_o' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12764' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12765' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12766' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12767' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_incr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12768' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_addr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12769' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12770' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_incr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12771' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_addr' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12772' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_interval' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12773' with positive edge clock.
Creating register for signal `\reg_interface.\xr_rd' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12774' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rd' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12775' with positive edge clock.
Creating register for signal `\reg_interface.\rd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12776' with positive edge clock.
Creating register for signal `\reg_interface.\wr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12777' with positive edge clock.
Creating register for signal `\reg_interface.\xrd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12778' with positive edge clock.
Creating register for signal `\reg_interface.\xwr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12779' with positive edge clock.
Creating register for signal `\reg_interface.\timer_latch_val' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12780' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata_even' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12781' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data_even' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12782' with positive edge clock.
Creating register for signal `\reg_interface.\intr_mask' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12783' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_strobe' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12784' with positive edge clock.
Creating register for signal `\reg_interface.\reg_pixel_x' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12785' with positive edge clock.
Creating register for signal `\reg_interface.\reg_pixel_y' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12786' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_base' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12787' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_width' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12788' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_bpp' using process `\reg_interface.$proc$./reg_interface.sv:300$2886'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer' using process `\reg_interface.$proc$./reg_interface.sv:200$2878'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_countdown' using process `\reg_interface.$proc$./reg_interface.sv:200$2878'.
  created $dff cell `$procdff$12791' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_frac' using process `\reg_interface.$proc$./reg_interface.sv:200$2878'.
  created $dff cell `$procdff$12792' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6444'.
  created $dff cell `$procdff$12793' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6436_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
  created $dff cell `$procdff$12794' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6436_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
  created $dff cell `$procdff$12795' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6436_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
  created $dff cell `$procdff$12796' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.\rd_data_o' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:91$6432'.
  created $dff cell `$procdff$12797' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:87$6424_ADDR' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
  created $dff cell `$procdff$12798' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:87$6424_DATA' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
  created $dff cell `$procdff$12799' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:87$6424_EN' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
  created $dff cell `$procdff$12800' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\output_l' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12801' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\output_r' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12802' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\mix_chan' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12803' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\mix_clr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12804' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\value_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12805' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\vol_l_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12806' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\vol_r_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
  created $dff cell `$procdff$12807' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_wr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
  created $dff cell `$procdff$12808' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
  created $dff cell `$procdff$12809' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_data' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
  created $dff cell `$procdff$12810' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reload_nchan_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12811' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_vram_req_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12812' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_tile_req_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12813' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_addr_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12814' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_st' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12815' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_chan' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12816' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_restart' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12817' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_tile' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12818' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_en' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12819' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12820' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_data' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12821' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_mem_rd_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12822' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12823' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff_odd' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12824' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff_ok' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12825' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_val' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12826' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_period' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12827' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_process.$fordecl_block$791.i' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12828' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:259$2673' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12829' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:259$2674' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12830' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:259$2675' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12831' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:276$2676' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12832' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:276$2677' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12833' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:276$2678' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12834' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:298$2679' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12835' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:298$2680' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12836' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:298$2681' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12837' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:299$2682' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12838' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:299$2683' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12839' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:299$2684' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12840' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\fetch_restart$2686' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12841' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\audio_reload_nchan_o$2687' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12842' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\chan_buff$2688' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12843' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\chan_buff_ok$2689' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
  created $dff cell `$procdff$12844' with positive edge clock.
Creating register for signal `\pointermem.\rd_data_o' using process `\pointermem.$proc$./pointermem.sv:43$1120'.
  created $dff cell `$procdff$12845' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_ADDR' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12846' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_DATA' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12847' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_EN' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12848' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.\rd_data_o' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:91$3183'.
  created $dff cell `$procdff$12849' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:87$3175_ADDR' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
  created $dff cell `$procdff$12850' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:87$3175_DATA' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
  created $dff cell `$procdff$12851' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:87$3175_EN' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
  created $dff cell `$procdff$12852' with positive edge clock.
Creating register for signal `\copper_slim.\cop_PC' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12853' with positive edge clock.
Creating register for signal `\copper_slim.\cop_IR' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12854' with positive edge clock.
Creating register for signal `\copper_slim.\wait_hv_flag' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12855' with positive edge clock.
Creating register for signal `\copper_slim.\wait_for_v' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12856' with positive edge clock.
Creating register for signal `\copper_slim.\ram_rd_en' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12857' with positive edge clock.
Creating register for signal `\copper_slim.\rd_reg_save' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12858' with positive edge clock.
Creating register for signal `\copper_slim.\ram_rd_addr' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12859' with positive edge clock.
Creating register for signal `\copper_slim.\reg_wr_en' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12860' with positive edge clock.
Creating register for signal `\copper_slim.\xr_wr_en' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12861' with positive edge clock.
Creating register for signal `\copper_slim.\write_addr' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12862' with positive edge clock.
Creating register for signal `\copper_slim.\write_data' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12863' with positive edge clock.
Creating register for signal `\copper_slim.\cop_ex_state' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12864' with positive edge clock.
Creating register for signal `\copper_slim.\rd_pipeline' using process `\copper_slim.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12865' with positive edge clock.
Creating register for signal `\copper_slim.\cop_RA' using process `\copper_slim.$proc$./copper_slim.sv:223$1082'.
  created $dff cell `$procdff$12866' with positive edge clock.
Creating register for signal `\copper_slim.\cop_en' using process `\copper_slim.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12867' with positive edge clock.
Creating register for signal `\copper_slim.\cop_reset' using process `\copper_slim.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12868' with positive edge clock.
Creating register for signal `\copper_slim.\cop_run' using process `\copper_slim.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12869' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12870' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12871' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12872' with positive edge clock.
Creating register for signal `\video_blend_4bit.\blend_rgb_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12877' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12878' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12879' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_r' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12880' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_g' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12881' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_b' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12882' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_r' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12883' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_g' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12884' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_b' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12885' with positive edge clock.
Creating register for signal `\video_blend_4bit.\alphaA' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12886' with positive edge clock.
Creating register for signal `\video_blend_4bit.\alphaB' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
  created $dff cell `$procdff$12887' with positive edge clock.
Creating register for signal `\bus_interface.\write_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12888' with positive edge clock.
Creating register for signal `\bus_interface.\read_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12889' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12890' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12891' with positive edge clock.
Creating register for signal `\bus_interface.\bytedata_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12892' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12893' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff1' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12894' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12895' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_last' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12896' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12897' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12898' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12899' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12900' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12901' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12902' with positive edge clock.
Creating register for signal `\bus_interface.\data_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12903' with positive edge clock.
Creating register for signal `\bus_interface.\data' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12904' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12905' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12906' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12907' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12908' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12909' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12910' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12911' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12912' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12913' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12914' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12915' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12916' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12917' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12918' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_words' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12919' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_count' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12920' with positive edge clock.
Creating register for signal `\blitter_slim.\val_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12921' with positive edge clock.
Creating register for signal `\blitter_slim.\last_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12922' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12923' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_done_intr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12924' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_vram_sel' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12925' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_wr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12926' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_addr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12927' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_state' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12928' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12929' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12930' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12931' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12932' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12933' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12934' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12935' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12936' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12937' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12938' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12939' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12940' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12941' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12942' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_words' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12943' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_blit_queued' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12944' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.\rd_data_o' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2157'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2149_ADDR' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2149_DATA' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
  created $dff cell `$procdff$12947' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2149_EN' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
  created $dff cell `$procdff$12948' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.\rd_data_o' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6482'.
  created $dff cell `$procdff$12949' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6474_ADDR' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
  created $dff cell `$procdff$12950' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6474_DATA' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
  created $dff cell `$procdff$12951' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6474_EN' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
  created $dff cell `$procdff$12952' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.\rd_data_o' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6470'.
  created $dff cell `$procdff$12953' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6462_ADDR' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
  created $dff cell `$procdff$12954' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6462_DATA' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
  created $dff cell `$procdff$12955' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6462_EN' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
  created $dff cell `$procdff$12956' with positive edge clock.
Creating register for signal `\xosera_upd.\reset' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
  created $dff cell `$procdff$12957' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_intr_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$12958' with positive edge clock.
Creating register for signal `\xosera_upd.\reconfig_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$12959' with positive edge clock.
Creating register for signal `\xosera_upd.\boot_select_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$12960' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_data_out_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$12961' with positive edge clock.

27.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6456'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6449'.
Found and cleaned up 1 empty switch in `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1891'.
Removing empty process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1891'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1754'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1751'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1750'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1746'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1746'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1745'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1742'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1741'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1737'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1737'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1736'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1734'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1733'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1731'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1731'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1730'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1728'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1727'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1725'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1725'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1723'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1723'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1721'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1720'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1717'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1716'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1712'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1712'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1711'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1708'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1707'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1703'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1703'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1702'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1700'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1699'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1697'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1697'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1696'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1694'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1693'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1691'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1691'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1689'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1689'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1688'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1687'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:288$1493'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1488'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1488'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1483'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1483'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1478'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1468'.
Found and cleaned up 3 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1461'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1461'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1453'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:169$1437'.
Found and cleaned up 2 empty switches in `\xosera_main.$proc$./xosera_main.sv:478$1429'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:478$1429'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:88$1423'.
Found and cleaned up 3 empty switches in `\vram_arb.$proc$./vram_arb.sv:0$1418'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:0$1418'.
Found and cleaned up 1 empty switch in `\vram.$proc$./vram.sv:0$1417'.
Removing empty process `vram.$proc$./vram.sv:0$1417'.
Removing empty process `vram.$proc$./vram.sv:88$1416'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:165$1411'.
Removing empty process `video_timing.$proc$./video_timing.sv:165$1411'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$1410'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1410'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1405'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$1404'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1404'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1400'.
Found and cleaned up 2 empty switches in `\video_timing.$proc$./video_timing.sv:0$1397'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1397'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1393'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1390'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1387'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1383'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1379'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1375'.
Found and cleaned up 20 empty switches in `\video_playfield.$proc$./video_playfield.sv:326$1330'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:326$1330'.
Found and cleaned up 16 empty switches in `\video_playfield.$proc$./video_playfield.sv:0$1279'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1279'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1276'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1273'.
Found and cleaned up 9 empty switches in `\video_gen.$proc$./video_gen.sv:804$1268'.
Removing empty process `video_gen.$proc$./video_gen.sv:804$1268'.
Found and cleaned up 2 empty switches in `\video_gen.$proc$./video_gen.sv:754$1261'.
Removing empty process `video_gen.$proc$./video_gen.sv:754$1261'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1256'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1254'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1252'.
Found and cleaned up 5 empty switches in `\video_gen.$proc$./video_gen.sv:713$1245'.
Removing empty process `video_gen.$proc$./video_gen.sv:713$1245'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$1236'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1236'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$1235'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1235'.
Removing empty process `video_gen.$proc$./video_gen.sv:638$1233'.
Found and cleaned up 3 empty switches in `\video_gen.$proc$./video_gen.sv:412$1232'.
Removing empty process `video_gen.$proc$./video_gen.sv:412$1232'.
Found and cleaned up 4 empty switches in `\video_gen.$proc$./video_gen.sv:346$1221'.
Removing empty process `video_gen.$proc$./video_gen.sv:346$1221'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:289$1217'.
Removing empty process `video_gen.$proc$./video_gen.sv:289$1217'.
Found and cleaned up 6 empty switches in `\video_gen.$proc$./video_gen.sv:0$1209'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1209'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$2910'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2910'.
Found and cleaned up 31 empty switches in `\reg_interface.$proc$./reg_interface.sv:300$2886'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:300$2886'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$2885'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2885'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2882'.
Found and cleaned up 2 empty switches in `\reg_interface.$proc$./reg_interface.sv:200$2878'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:200$2878'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6444'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6437'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:91$6432'.
Found and cleaned up 1 empty switch in `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:85$6425'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2869'.
Found and cleaned up 6 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2851'.
Found and cleaned up 2 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2850'.
Found and cleaned up 2 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2849'.
Found and cleaned up 21 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2690'.
Removing empty process `pointermem.$proc$./pointermem.sv:43$1120'.
Found and cleaned up 1 empty switch in `\pointermem.$proc$./pointermem.sv:37$1113'.
Removing empty process `pointermem.$proc$./pointermem.sv:37$1113'.
Found and cleaned up 124 empty switches in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3437'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:91$3183'.
Found and cleaned up 1 empty switch in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:85$3176'.
Found and cleaned up 14 empty switches in `\copper_slim.$proc$./copper_slim.sv:239$1084'.
Removing empty process `copper_slim.$proc$./copper_slim.sv:239$1084'.
Found and cleaned up 3 empty switches in `\copper_slim.$proc$./copper_slim.sv:223$1082'.
Removing empty process `copper_slim.$proc$./copper_slim.sv:223$1082'.
Found and cleaned up 4 empty switches in `\copper_slim.$proc$./copper_slim.sv:198$1077'.
Removing empty process `copper_slim.$proc$./copper_slim.sv:198$1077'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:61$2921'.
Found and cleaned up 3 empty switches in `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:74$2915'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:0$2911'.
Found and cleaned up 3 empty switches in `\bus_interface.$proc$./bus_interface.sv:81$1058'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:81$1058'.
Found and cleaned up 1 empty switch in `\bus_interface.$proc$./bus_interface.sv:47$1057'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:47$1057'.
Found and cleaned up 8 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:0$1028'.
Found and cleaned up 3 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:226$1025'.
Found and cleaned up 4 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:65$993'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2415'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2157'.
Found and cleaned up 1 empty switch in `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2150'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6482'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6475'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6470'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6463'.
Found and cleaned up 1 empty switch in `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
Cleaned up 353 empty switches.

27.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Optimizing module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Optimizing module xrmem_arb.
<suppressed ~7 debug messages>
Optimizing module xosera_main.
<suppressed ~1 debug messages>
Optimizing module vram_arb.
Optimizing module vram.
<suppressed ~2 debug messages>
Optimizing module video_timing.
<suppressed ~7 debug messages>
Optimizing module video_playfield.
<suppressed ~42 debug messages>
Optimizing module video_gen.
<suppressed ~13 debug messages>
Optimizing module reg_interface.
<suppressed ~53 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Optimizing module audio_mixer_slim.
<suppressed ~36 debug messages>
Optimizing module pointermem.
Optimizing module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
<suppressed ~1984 debug messages>
Optimizing module copper_slim.
<suppressed ~23 debug messages>
Optimizing module video_blend_4bit.
<suppressed ~1 debug messages>
Optimizing module bus_interface.
<suppressed ~5 debug messages>
Optimizing module blitter_slim.
<suppressed ~20 debug messages>
Optimizing module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Optimizing module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

27.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Deleting now unused module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module xrmem_arb.
Deleting now unused module xosera_main.
Deleting now unused module vram_arb.
Deleting now unused module vram.
Deleting now unused module video_timing.
Deleting now unused module video_playfield.
Deleting now unused module video_gen.
Deleting now unused module reg_interface.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Deleting now unused module audio_mixer_slim.
Deleting now unused module pointermem.
Deleting now unused module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Deleting now unused module copper_slim.
Deleting now unused module video_blend_4bit.
Deleting now unused module bus_interface.
Deleting now unused module blitter_slim.
Deleting now unused module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Deleting now unused module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
<suppressed ~24 debug messages>

27.5. Executing TRIBUF pass.

27.6. Executing DEMINOUT pass (demote inout ports to input or output).

27.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~31 debug messages>

27.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 176 unused cells and 6771 unused wires.
<suppressed ~192 debug messages>

27.9. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

27.10. Executing OPT pass (performing simple optimizations).

27.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~1476 debug messages>
Removed a total of 492 cells.

27.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:708$1244: \xosera_main.video_gen.pointer_v_cnt -> { 1'1 \xosera_main.video_gen.pointer_v_cnt [4:0] }
      Replacing known input bits on port A of cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9928: \xosera_main.video_gen.audio_mixer.audio_reg_wr -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12038.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12040.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12046.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12052.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$12060.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12062.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$12070.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12072.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$12080.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12082.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$12089.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12091.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12098.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12105.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12112.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12119.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12129.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12138.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12147.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12156.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12164.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$12175.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9021.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9024.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9030.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9033.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9039.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9042.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9048.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9054.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9060.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9075.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9078.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9084.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9087.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9093.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9096.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9102.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9108.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9114.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10000.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10003.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10036.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10042.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10050.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10060.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10186.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10189.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10195.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10231.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10234.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10240.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10291.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10294.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10300.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10354.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10357.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10363.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9913.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9919.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9925.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9931.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9964.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9967.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7104.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7112.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7120.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7140.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7142.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7152.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7154.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7164.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7166.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7175.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7184.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7193.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7202.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7211.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7239.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7249.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7259.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7261.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7275.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7289.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7303.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7317.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7327.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7344.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7361.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7378.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7392.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7409.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7428.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7430.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7449.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7451.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7469.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7505.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7523.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7542.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7580.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7600.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7620.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7640.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7660.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7682.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7684.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7705.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7746.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7765.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7767.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7836.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7104.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7112.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7120.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7140.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7142.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7152.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7154.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7164.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7166.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7175.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7184.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7193.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7202.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7211.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7239.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7249.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7259.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7261.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7275.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7289.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7303.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7317.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7327.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7344.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7361.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7378.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7392.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7409.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7428.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7430.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7449.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7451.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7469.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7505.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7523.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7542.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7580.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7600.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7620.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7640.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7660.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7682.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7684.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7705.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7746.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7765.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7767.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7836.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_timing.$procmux$6806.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6662.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6665.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6671.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6674.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6680.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6683.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6689.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6692.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6698.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6701.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6707.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6713.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6719.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6725.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6731.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6737.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6549.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6555.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6567.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6573.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6585.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6591.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6597.
Removed 188 multiplexer ports.
<suppressed ~444 debug messages>

27.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$7993: $auto$opt_reduce.cc:134:opt_pmux$12975
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8000: $auto$opt_reduce.cc:134:opt_pmux$12977
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8007: $auto$opt_reduce.cc:134:opt_pmux$12979
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8014: $auto$opt_reduce.cc:134:opt_pmux$12981
    New ctrl vector for $pmux cell $flatten\xosera_main.\blitter.$procmux$12256: { $auto$opt_reduce.cc:134:opt_pmux$12983 $flatten\xosera_main.\blitter.$procmux$12063_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8820: $auto$opt_reduce.cc:134:opt_pmux$12985
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10415: $auto$opt_reduce.cc:134:opt_pmux$12987
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513: { $auto$opt_reduce.cc:134:opt_pmux$12989 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10416_CMP }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$procmux$12586:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [15:1] = { $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2149_EN[15:0]$2153 [0] }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7777: $auto$opt_reduce.cc:134:opt_pmux$12991
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7788: $auto$opt_reduce.cc:134:opt_pmux$12993
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$11807: { $flatten\xosera_main.\copper.$procmux$11766_CMP $flatten\xosera_main.\copper.$procmux$11776_CMP $auto$opt_reduce.cc:134:opt_pmux$12995 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7777: $auto$opt_reduce.cc:134:opt_pmux$12997
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7788: $auto$opt_reduce.cc:134:opt_pmux$12999
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem_A.$procmux$12595:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6474_EN[15:0]$6478 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem_B.$procmux$12604:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6462_EN[15:0]$6466 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem.$procmux$9847:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:87$6424_EN[15:0]$6428 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem_2.$procmux$11741:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:87$3175_EN[15:0]$3179 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\pointermem.$procmux$10616:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [15:1] = { $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$6487:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6448_EN[15:0]$6452 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem_2.$procmux$9838:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6436_EN[15:0]$6440 [0] }
  Optimizing cells in module \xosera_upd.
Performed a total of 22 changes.

27.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

27.10.6. Executing OPT_DFF pass (perform DFF optimizations).

27.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 699 unused wires.
<suppressed ~1 debug messages>

27.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~448 debug messages>

27.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9290: $auto$opt_reduce.cc:134:opt_pmux$13001
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9724: $auto$opt_reduce.cc:134:opt_pmux$13003
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9747: $auto$opt_reduce.cc:134:opt_pmux$13005
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9769: $auto$opt_reduce.cc:134:opt_pmux$13007
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7792: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP $auto$opt_reduce.cc:134:opt_pmux$13009 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7714_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7240_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7096_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7105_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7824: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP $auto$opt_reduce.cc:134:opt_pmux$13011 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7792: { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP $auto$opt_reduce.cc:134:opt_pmux$13013 $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7714_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7240_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7096_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7105_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7824: { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP $auto$opt_reduce.cc:134:opt_pmux$13015 $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13002: { $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:566$2905_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:566$2904_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:560$2903_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13006: { $flatten\xosera_main.\reg_interface.$procmux$9203_CMP $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:566$2905_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:566$2904_Y }
  Optimizing cells in module \xosera_upd.
Performed a total of 10 changes.

27.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

27.10.13. Executing OPT_DFF pass (perform DFF optimizations).

27.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

27.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.16. Rerunning OPT passes. (Maybe there is more to do..)

27.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~448 debug messages>

27.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.10.20. Executing OPT_DFF pass (perform DFF optimizations).

27.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.23. Finished OPT passes. (There is nothing left to do.)

27.11. Executing FSM pass (extract and optimize FSM).

27.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking xosera_upd.xosera_main.blitter.blit_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.copper.cop_ex_state.
Not marking xosera_upd.xosera_main.video_gen.audio_mixer.fetch_chan as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.video_gen.audio_mixer.fetch_st.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_a.pf_fetch.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_b.pf_fetch.

27.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\xosera_main.copper.cop_ex_state' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\copper.$procdff$12864
  root of input selection tree: $flatten\xosera_main.\copper.$0\cop_ex_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \xosera_main.copper.cop_reset
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11756_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11784_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11767_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11800_CMP
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$12995
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11776_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$11766_CMP
  found state code: 2'10
  found ctrl input: \xosera_main.copper.rd_pipeline
  found state code: 2'01
  found ctrl output: $flatten\xosera_main.\copper.$procmux$11756_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$11767_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$11784_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$11800_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$12995 $flatten\xosera_main.\copper.$procmux$11776_CMP $flatten\xosera_main.\copper.$procmux$11766_CMP \xosera_main.copper.rd_pipeline \xosera_main.copper.cop_reset }
  ctrl outputs: { $flatten\xosera_main.\copper.$procmux$11800_CMP $flatten\xosera_main.\copper.$procmux$11784_CMP $flatten\xosera_main.\copper.$procmux$11767_CMP $flatten\xosera_main.\copper.$procmux$11756_CMP $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] }
  transition:       2'00 5'---00 ->       2'00 6'100000
  transition:       2'00 5'---10 ->       2'01 6'100001
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'----0 ->       2'11 6'010011
  transition:       2'10 5'----1 ->       2'00 6'010000
  transition:       2'01 5'000-0 ->       2'01 6'001001
  transition:       2'01 5'--100 ->       2'01 6'001001
  transition:       2'01 5'--110 ->       2'00 6'001000
  transition:       2'01 5'-1--0 ->       2'10 6'001010
  transition:       2'01 5'1---0 ->       2'00 6'001000
  transition:       2'01 5'----1 ->       2'00 6'001000
  transition:       2'11 5'----0 ->       2'00 6'000100
  transition:       2'11 5'----1 ->       2'00 6'000100
Extracting FSM `\xosera_main.video_gen.audio_mixer.fetch_st' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12815
  root of input selection tree: $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.audio_enable
  found state code: 0
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10001_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10416_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10048_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10481_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10058_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10486_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10498_CMP
  found ctrl input: \xosera_main.video_gen.audio_dma_ack
  found state code: 6
  found state code: 5
  found state code: 4
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2790_Y
  found state code: 3
  found state code: 2
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [0]
  found state code: 1
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [1]
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [2]
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [3]
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10498_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10486_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10481_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10416_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10058_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10048_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10001_CMP
  ctrl inputs: { \xosera_main.video_gen.audio_mixer.chan_buff_ok $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2790_Y \xosera_main.video_gen.audio_dma_ack \xosera_main.video_gen.audio_enable \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10001_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10048_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10058_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10416_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10481_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10486_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10498_CMP }
  transition:          0 8'------00 ->          0 39'000000000000000000000000000000000000001
  transition:          0 8'---0--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'--01--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'-011--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'0111--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'1111--10 ->          0 39'000000000000000000000000000000000000001
  transition:          0 8'-------1 ->          0 39'000000000000000000000000000000000000001
  transition:          4 8'------00 ->          0 39'000000000000000000000000000000000100000
  transition:          4 8'------10 ->          5 39'000000000000000000000000000001010100000
  transition:          4 8'-------1 ->          0 39'000000000000000000000000000000000100000
  transition:          2 8'------00 ->          0 39'000000000000000000000000000000000010000
  transition:          2 8'----0-10 ->          5 39'000000000000000000000000000001010010000
  transition:          2 8'----1-10 ->          3 39'000000000000000000000000000000110010000
  transition:          2 8'-------1 ->          0 39'000000000000000000000000000000000010000
  transition:          6 8'------00 ->          0 39'000000000000000000000000000000001000000
  transition:          6 8'-----010 ->          6 39'000000000000000000000000000001101000000
  transition:          6 8'-----110 ->          0 39'000000000000000000000000000000001000000
  transition:          6 8'-------1 ->          0 39'000000000000000000000000000000001000000
  transition:          1 8'------00 ->          0 39'000000000000000000000000000000000000010
  transition:          1 8'------10 ->          2 39'000000000000000000000000000000100000010
  transition:          1 8'-------1 ->          0 39'000000000000000000000000000000000000010
  transition:          5 8'------00 ->          0 39'000000000000000000000000000000000001000
  transition:          5 8'------10 ->          6 39'000000000000000000000000000001100001000
  transition:          5 8'-------1 ->          0 39'000000000000000000000000000000000001000
  transition:          3 8'------00 ->          0 39'000000000000000000000000000000000000100
  transition:          3 8'------10 ->          4 39'000000000000000000000000000001000000100
  transition:          3 8'-------1 ->          0 39'000000000000000000000000000000000000100
Extracting FSM `\xosera_main.video_gen.video_pf_a.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12674
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.video_timing.end_of_line
  found ctrl input: \xosera_main.video_gen.video_pf_a.scanout_end
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7710_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7105_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7096_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7240_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7714_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7130_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7716_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7276_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7718_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7719_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7601_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7685_CMP
  found state code: 5'00000
  found state code: 5'01011
  found state code: 5'10010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1306_Y
  found state code: 5'10001
  found state code: 5'01010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1303_Y
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found state code: 5'01101
  found state code: 5'01100
  found ctrl input: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
  found state code: 5'00100
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found ctrl input: \xosera_main.video_gen.video_pf_a.mem_fetch_i
  found ctrl input: \xosera_main.video_gen.pa_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7719_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7718_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7716_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7714_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7710_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7685_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7601_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7276_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7240_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7130_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7105_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7096_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_a.mem_fetch_i \xosera_main.video_gen.video_pf_a.scanout_end \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1303_Y $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1306_Y \xosera_main.video_gen.video_timing.end_of_line \xosera_main.video_gen.pa_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7096_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7105_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7130_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7240_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7276_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7601_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7685_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7710_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7714_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7716_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7718_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7719_CMP }
  transition:    5'00000 8'00---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'10---000 ->    5'01010 21'010100000000001000000
  transition:    5'00000 8'10---010 ->    5'00100 21'001000000000001000000
  transition:    5'00000 8'-1---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'-----1-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'-------1 ->    5'00000 21'000000000000001000000
  transition:    5'10000 8'-0--00-0 ->    5'10001 21'100010010000000000000
  transition:    5'10000 8'-0--10-0 ->    5'01010 21'010100010000000000000
  transition:    5'10000 8'-1---0-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 8'-----1-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 8'-------1 ->    5'00000 21'000000010000000000000
  transition:    5'01000 8'-0---0-0 ->    5'01001 21'010010000000000000001
  transition:    5'01000 8'-1---0-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 8'-----1-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 8'-------1 ->    5'00000 21'000000000000000000001
  transition:    5'00100 8'-00--0-0 ->    5'00101 21'001010000000010000000
  transition:    5'00100 8'-01--0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 8'-1---0-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 8'-----1-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 8'-------1 ->    5'00000 21'000000000000010000000
  transition:    5'01100 8'-0---0-0 ->    5'01101 21'011010001000000000000
  transition:    5'01100 8'-1---0-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 8'-----1-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 8'-------1 ->    5'00000 21'000000001000000000000
  transition:    5'10010 8'-0---0-0 ->    5'01011 21'010110000000000100000
  transition:    5'10010 8'-1---0-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 8'-----1-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 8'-------1 ->    5'00000 21'000000000000000100000
  transition:    5'01010 8'-00--0-0 ->    5'01011 21'010110000001000000000
  transition:    5'01010 8'-01--0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 8'-1---0-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 8'-----1-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 8'-------1 ->    5'00000 21'000000000001000000000
  transition:    5'00110 8'-0-0-0-0 ->    5'00111 21'001110100000000000000
  transition:    5'00110 8'-0-1-0-0 ->    5'00100 21'001000100000000000000
  transition:    5'00110 8'-1---0-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 8'-----1-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 8'-------1 ->    5'00000 21'000000100000000000000
  transition:    5'01110 8'-0---0-0 ->    5'01111 21'011110000010000000000
  transition:    5'01110 8'-1---0-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 8'-----1-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 8'-------1 ->    5'00000 21'000000000010000000000
  transition:    5'10001 8'-0---0-0 ->    5'10010 21'100100000000000010000
  transition:    5'10001 8'-1---0-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 8'-----1-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 8'-------1 ->    5'00000 21'000000000000000010000
  transition:    5'01001 8'-0---0-0 ->    5'00100 21'001000000000000000010
  transition:    5'01001 8'-1---0-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 8'-----1-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 8'-------1 ->    5'00000 21'000000000000000000010
  transition:    5'00101 8'-0---0-0 ->    5'00110 21'001100000000100000000
  transition:    5'00101 8'-1---0-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 8'-----1-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 8'-------1 ->    5'00000 21'000000000000100000000
  transition:    5'01101 8'-0---0-0 ->    5'01110 21'011100000000000001000
  transition:    5'01101 8'-1---0-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 8'-----1-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 8'-------1 ->    5'00000 21'000000000000000001000
  transition:    5'01011 8'-0---0-0 ->    5'01100 21'011000000000000000100
  transition:    5'01011 8'-1---0-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 8'-----1-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 8'-------1 ->    5'00000 21'000000000000000000100
  transition:    5'00111 8'-0--00-0 ->    5'01000 21'010000000100000000000
  transition:    5'00111 8'-0--10-0 ->    5'00100 21'001000000100000000000
  transition:    5'00111 8'-1---0-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 8'-----1-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 8'-------1 ->    5'00000 21'000000000100000000000
  transition:    5'01111 8'-0-0-0-0 ->    5'10000 21'100001000000000000000
  transition:    5'01111 8'-0-1-0-0 ->    5'01010 21'010101000000000000000
  transition:    5'01111 8'-1---0-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 8'-----1-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 8'-------1 ->    5'00000 21'000001000000000000000
Extracting FSM `\xosera_main.video_gen.video_pf_b.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12674
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.video_timing.end_of_line
  found ctrl input: \xosera_main.video_gen.video_pf_b.scanout_end
  found ctrl input: \xosera_main.video_gen.video_pf_b.stall_i
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7710_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7105_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7096_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7240_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7714_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7130_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7716_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7276_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7718_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7719_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7601_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7685_CMP
  found state code: 5'00000
  found state code: 5'01011
  found state code: 5'10010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1306_Y
  found state code: 5'10001
  found state code: 5'01010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1303_Y
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found state code: 5'01101
  found state code: 5'01100
  found ctrl input: \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full
  found state code: 5'00100
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found ctrl input: \xosera_main.video_gen.video_pf_b.mem_fetch_i
  found ctrl input: \xosera_main.video_gen.pb_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7719_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7718_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7716_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7714_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7710_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7685_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7601_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7276_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7240_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7130_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7105_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7096_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_b.stall_i \xosera_main.video_gen.video_pf_b.mem_fetch_i \xosera_main.video_gen.video_pf_b.scanout_end \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1303_Y $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1306_Y \xosera_main.video_gen.video_timing.end_of_line \xosera_main.video_gen.pb_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7096_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7105_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7130_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7240_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7276_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7601_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7685_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7710_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7714_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7716_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7718_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7719_CMP }
  transition:    5'00000 9'000---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'010---000 ->    5'01010 21'010100000000001000000
  transition:    5'00000 9'010---010 ->    5'00100 21'001000000000001000000
  transition:    5'00000 9'1-0---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'--1---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'------1-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'--------1 ->    5'00000 21'000000000000001000000
  transition:    5'10000 9'0-0--00-0 ->    5'10001 21'100010010000000000000
  transition:    5'10000 9'0-0--10-0 ->    5'01010 21'010100010000000000000
  transition:    5'10000 9'1-0---0-0 ->    5'10000 21'100000010000000000000
  transition:    5'10000 9'--1---0-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 9'------1-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 9'--------1 ->    5'00000 21'000000010000000000000
  transition:    5'01000 9'0-0---0-0 ->    5'01001 21'010010000000000000001
  transition:    5'01000 9'1-0---0-0 ->    5'01000 21'010000000000000000001
  transition:    5'01000 9'--1---0-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 9'------1-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 9'--------1 ->    5'00000 21'000000000000000000001
  transition:    5'00100 9'0-00--0-0 ->    5'00101 21'001010000000010000000
  transition:    5'00100 9'0-01--0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 9'1-0---0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 9'--1---0-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 9'------1-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 9'--------1 ->    5'00000 21'000000000000010000000
  transition:    5'01100 9'0-0---0-0 ->    5'01101 21'011010001000000000000
  transition:    5'01100 9'1-0---0-0 ->    5'01100 21'011000001000000000000
  transition:    5'01100 9'--1---0-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 9'------1-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 9'--------1 ->    5'00000 21'000000001000000000000
  transition:    5'10010 9'0-0---0-0 ->    5'01011 21'010110000000000100000
  transition:    5'10010 9'1-0---0-0 ->    5'10010 21'100100000000000100000
  transition:    5'10010 9'--1---0-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 9'------1-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 9'--------1 ->    5'00000 21'000000000000000100000
  transition:    5'01010 9'0-00--0-0 ->    5'01011 21'010110000001000000000
  transition:    5'01010 9'0-01--0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 9'1-0---0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 9'--1---0-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 9'------1-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 9'--------1 ->    5'00000 21'000000000001000000000
  transition:    5'00110 9'0-0-0-0-0 ->    5'00111 21'001110100000000000000
  transition:    5'00110 9'0-0-1-0-0 ->    5'00100 21'001000100000000000000
  transition:    5'00110 9'1-0---0-0 ->    5'00110 21'001100100000000000000
  transition:    5'00110 9'--1---0-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 9'------1-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 9'--------1 ->    5'00000 21'000000100000000000000
  transition:    5'01110 9'0-0---0-0 ->    5'01111 21'011110000010000000000
  transition:    5'01110 9'1-0---0-0 ->    5'01110 21'011100000010000000000
  transition:    5'01110 9'--1---0-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 9'------1-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 9'--------1 ->    5'00000 21'000000000010000000000
  transition:    5'10001 9'0-0---0-0 ->    5'10010 21'100100000000000010000
  transition:    5'10001 9'1-0---0-0 ->    5'10001 21'100010000000000010000
  transition:    5'10001 9'--1---0-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 9'------1-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 9'--------1 ->    5'00000 21'000000000000000010000
  transition:    5'01001 9'0-0---0-0 ->    5'00100 21'001000000000000000010
  transition:    5'01001 9'1-0---0-0 ->    5'01001 21'010010000000000000010
  transition:    5'01001 9'--1---0-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 9'------1-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 9'--------1 ->    5'00000 21'000000000000000000010
  transition:    5'00101 9'0-0---0-0 ->    5'00110 21'001100000000100000000
  transition:    5'00101 9'1-0---0-0 ->    5'00101 21'001010000000100000000
  transition:    5'00101 9'--1---0-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 9'------1-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 9'--------1 ->    5'00000 21'000000000000100000000
  transition:    5'01101 9'0-0---0-0 ->    5'01110 21'011100000000000001000
  transition:    5'01101 9'1-0---0-0 ->    5'01101 21'011010000000000001000
  transition:    5'01101 9'--1---0-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 9'------1-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 9'--------1 ->    5'00000 21'000000000000000001000
  transition:    5'01011 9'0-0---0-0 ->    5'01100 21'011000000000000000100
  transition:    5'01011 9'1-0---0-0 ->    5'01011 21'010110000000000000100
  transition:    5'01011 9'--1---0-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 9'------1-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 9'--------1 ->    5'00000 21'000000000000000000100
  transition:    5'00111 9'0-0--00-0 ->    5'01000 21'010000000100000000000
  transition:    5'00111 9'0-0--10-0 ->    5'00100 21'001000000100000000000
  transition:    5'00111 9'1-0---0-0 ->    5'00111 21'001110000100000000000
  transition:    5'00111 9'--1---0-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 9'------1-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 9'--------1 ->    5'00000 21'000000000100000000000
  transition:    5'01111 9'0-0-0-0-0 ->    5'10000 21'100001000000000000000
  transition:    5'01111 9'0-0-1-0-0 ->    5'01010 21'010101000000000000000
  transition:    5'01111 9'1-0---0-0 ->    5'01111 21'011111000000000000000
  transition:    5'01111 9'--1---0-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 9'------1-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 9'--------1 ->    5'00000 21'000001000000000000000

27.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$13016' from module `\xosera_upd'.
  Merging pattern 5'----0 and 5'----1 from group (3 0 6'000100).
  Merging pattern 5'----1 and 5'----0 from group (3 0 6'000100).

27.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 86 unused cells and 86 unused wires.
<suppressed ~89 debug messages>

27.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$13016' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [0].
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [1].
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [4].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [5].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [6].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [7].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [8].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [9].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [10].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [11].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [12].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [13].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [14].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [15].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [16].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [17].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [18].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [19].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [20].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [21].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [22].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [23].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [24].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [25].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [26].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [27].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [28].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [29].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [30].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [31].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7685_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [4].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7685_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [4].

27.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\xosera_main.copper.cop_ex_state$13016' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ------1
  00000000000000000000000000000100 -> -----1-
  00000000000000000000000000000010 -> ----1--
  00000000000000000000000000000110 -> ---1---
  00000000000000000000000000000001 -> --1----
  00000000000000000000000000000101 -> -1-----
  00000000000000000000000000000011 -> 1------
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ---------------1
  10000 -> --------------1-
  01000 -> -------------1--
  00100 -> ------------1---
  01100 -> -----------1----
  10010 -> ----------1-----
  01010 -> ---------1------
  00110 -> --------1-------
  01110 -> -------1--------
  10001 -> ------1---------
  01001 -> -----1----------
  00101 -> ----1-----------
  01101 -> ---1------------
  01011 -> --1-------------
  00111 -> -1--------------
  01111 -> 1---------------
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ---------------1
  10000 -> --------------1-
  01000 -> -------------1--
  00100 -> ------------1---
  01100 -> -----------1----
  10010 -> ----------1-----
  01010 -> ---------1------
  00110 -> --------1-------
  01110 -> -------1--------
  10001 -> ------1---------
  01001 -> -----1----------
  00101 -> ----1-----------
  01101 -> ---1------------
  01011 -> --1-------------
  00111 -> -1--------------
  01111 -> 1---------------

27.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\xosera_main.copper.cop_ex_state$13016' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.copper.cop_ex_state$13016 (\xosera_main.copper.cop_ex_state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \xosera_main.copper.cop_reset
    1: \xosera_main.copper.rd_pipeline
    2: $flatten\xosera_main.\copper.$procmux$11766_CMP
    3: $flatten\xosera_main.\copper.$procmux$11776_CMP
    4: $auto$opt_reduce.cc:134:opt_pmux$12995

  Output signals:
    0: $flatten\xosera_main.\copper.$procmux$11756_CMP
    1: $flatten\xosera_main.\copper.$procmux$11767_CMP
    2: $flatten\xosera_main.\copper.$procmux$11784_CMP
    3: $flatten\xosera_main.\copper.$procmux$11800_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'---10   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0100
      4:     1 5'----0   ->     3 4'0100
      5:     2 5'--110   ->     0 4'0010
      6:     2 5'1---0   ->     0 4'0010
      7:     2 5'----1   ->     0 4'0010
      8:     2 5'-1--0   ->     1 4'0010
      9:     2 5'--100   ->     2 4'0010
     10:     2 5'000-0   ->     2 4'0010
     11:     3 5'-----   ->     0 4'0001

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022 (\xosera_main.video_gen.audio_mixer.fetch_st):

  Number of input signals:    8
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.audio_enable
    2: \xosera_main.video_gen.audio_dma_ack
    3: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2790_Y
    4: \xosera_main.video_gen.audio_mixer.chan_buff_ok [0]
    5: \xosera_main.video_gen.audio_mixer.chan_buff_ok [1]
    6: \xosera_main.video_gen.audio_mixer.chan_buff_ok [2]
    7: \xosera_main.video_gen.audio_mixer.chan_buff_ok [3]

  Output signals:
    0: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10498_CMP
    1: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10486_CMP
    2: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10481_CMP
    3: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10416_CMP
    4: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10058_CMP
    5: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10048_CMP
    6: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10001_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'------00   ->     0 7'0000001
      1:     0 8'1111--10   ->     0 7'0000001
      2:     0 8'-------1   ->     0 7'0000001
      3:     0 8'---0--10   ->     4 7'0000001
      4:     0 8'--01--10   ->     4 7'0000001
      5:     0 8'-011--10   ->     4 7'0000001
      6:     0 8'0111--10   ->     4 7'0000001
      7:     1 8'------00   ->     0 7'0100000
      8:     1 8'-------1   ->     0 7'0100000
      9:     1 8'------10   ->     5 7'0100000
     10:     2 8'------00   ->     0 7'0010000
     11:     2 8'-------1   ->     0 7'0010000
     12:     2 8'----0-10   ->     5 7'0010000
     13:     2 8'----1-10   ->     6 7'0010000
     14:     3 8'------00   ->     0 7'1000000
     15:     3 8'-----110   ->     0 7'1000000
     16:     3 8'-------1   ->     0 7'1000000
     17:     3 8'-----010   ->     3 7'1000000
     18:     4 8'------00   ->     0 7'0000010
     19:     4 8'-------1   ->     0 7'0000010
     20:     4 8'------10   ->     2 7'0000010
     21:     5 8'------00   ->     0 7'0001000
     22:     5 8'-------1   ->     0 7'0001000
     23:     5 8'------10   ->     3 7'0001000
     24:     6 8'------00   ->     0 7'0000100
     25:     6 8'-------1   ->     0 7'0000100
     26:     6 8'------10   ->     1 7'0000100

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031 (\xosera_main.video_gen.video_pf_a.pf_fetch):

  Number of input signals:    8
  Number of output signals:  15
  Number of state bits:      16

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pa_bitmap
    2: \xosera_main.video_gen.video_timing.end_of_line
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1306_Y
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1303_Y
    5: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
    6: \xosera_main.video_gen.video_pf_a.scanout_end
    7: \xosera_main.video_gen.video_pf_a.mem_fetch_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7719_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7718_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7716_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7714_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7710_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7709_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7601_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7543_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7276_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7240_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7130_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7105_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7097_CMP
   14: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7096_CMP

  State encoding:
    0: 16'---------------1  <RESET STATE>
    1: 16'--------------1-
    2: 16'-------------1--
    3: 16'------------1---
    4: 16'-----------1----
    5: 16'----------1-----
    6: 16'---------1------
    7: 16'--------1-------
    8: 16'-------1--------
    9: 16'------1---------
   10: 16'-----1----------
   11: 16'----1-----------
   12: 16'---1------------
   13: 16'--1-------------
   14: 16'-1--------------
   15: 16'1---------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'00---0-0   ->     0 15'000000000000000
      1:     0 8'-1---0-0   ->     0 15'000000000000000
      2:     0 8'-----1-0   ->     0 15'000000000000000
      3:     0 8'-------1   ->     0 15'000000000000000
      4:     0 8'10---010   ->     3 15'000000000000000
      5:     0 8'10---000   ->     6 15'000000000000000
      6:     1 8'-1---0-0   ->     0 15'001000000000000
      7:     1 8'-----1-0   ->     0 15'001000000000000
      8:     1 8'-------1   ->     0 15'001000000000000
      9:     1 8'-0--10-0   ->     6 15'001000000000000
     10:     1 8'-0--00-0   ->     9 15'001000000000000
     11:     2 8'-1---0-0   ->     0 15'000000000000001
     12:     2 8'-----1-0   ->     0 15'000000000000001
     13:     2 8'-------1   ->     0 15'000000000000001
     14:     2 8'-0---0-0   ->    10 15'000000000000001
     15:     3 8'-1---0-0   ->     0 15'000000001000000
     16:     3 8'-----1-0   ->     0 15'000000001000000
     17:     3 8'-------1   ->     0 15'000000001000000
     18:     3 8'-01--0-0   ->     3 15'000000001000000
     19:     3 8'-00--0-0   ->    11 15'000000001000000
     20:     4 8'-1---0-0   ->     0 15'000100000000000
     21:     4 8'-----1-0   ->     0 15'000100000000000
     22:     4 8'-------1   ->     0 15'000100000000000
     23:     4 8'-0---0-0   ->    12 15'000100000000000
     24:     5 8'-1---0-0   ->     0 15'000000000100000
     25:     5 8'-----1-0   ->     0 15'000000000100000
     26:     5 8'-------1   ->     0 15'000000000100000
     27:     5 8'-0---0-0   ->    13 15'000000000100000
     28:     6 8'-1---0-0   ->     0 15'000000100000000
     29:     6 8'-----1-0   ->     0 15'000000100000000
     30:     6 8'-------1   ->     0 15'000000100000000
     31:     6 8'-01--0-0   ->     6 15'000000100000000
     32:     6 8'-00--0-0   ->    13 15'000000100000000
     33:     7 8'-1---0-0   ->     0 15'010000000000000
     34:     7 8'-----1-0   ->     0 15'010000000000000
     35:     7 8'-------1   ->     0 15'010000000000000
     36:     7 8'-0-1-0-0   ->     3 15'010000000000000
     37:     7 8'-0-0-0-0   ->    14 15'010000000000000
     38:     8 8'-1---0-0   ->     0 15'000001000000000
     39:     8 8'-----1-0   ->     0 15'000001000000000
     40:     8 8'-------1   ->     0 15'000001000000000
     41:     8 8'-0---0-0   ->    15 15'000001000000000
     42:     9 8'-1---0-0   ->     0 15'000000000010000
     43:     9 8'-----1-0   ->     0 15'000000000010000
     44:     9 8'-------1   ->     0 15'000000000010000
     45:     9 8'-0---0-0   ->     5 15'000000000010000
     46:    10 8'-1---0-0   ->     0 15'000000000000010
     47:    10 8'-----1-0   ->     0 15'000000000000010
     48:    10 8'-------1   ->     0 15'000000000000010
     49:    10 8'-0---0-0   ->     3 15'000000000000010
     50:    11 8'-1---0-0   ->     0 15'000000010000000
     51:    11 8'-----1-0   ->     0 15'000000010000000
     52:    11 8'-------1   ->     0 15'000000010000000
     53:    11 8'-0---0-0   ->     7 15'000000010000000
     54:    12 8'-1---0-0   ->     0 15'000000000001000
     55:    12 8'-----1-0   ->     0 15'000000000001000
     56:    12 8'-------1   ->     0 15'000000000001000
     57:    12 8'-0---0-0   ->     8 15'000000000001000
     58:    13 8'-1---0-0   ->     0 15'000000000000100
     59:    13 8'-----1-0   ->     0 15'000000000000100
     60:    13 8'-------1   ->     0 15'000000000000100
     61:    13 8'-0---0-0   ->     4 15'000000000000100
     62:    14 8'-1---0-0   ->     0 15'000010000000000
     63:    14 8'-----1-0   ->     0 15'000010000000000
     64:    14 8'-------1   ->     0 15'000010000000000
     65:    14 8'-0--00-0   ->     2 15'000010000000000
     66:    14 8'-0--10-0   ->     3 15'000010000000000
     67:    15 8'-1---0-0   ->     0 15'100000000000000
     68:    15 8'-----1-0   ->     0 15'100000000000000
     69:    15 8'-------1   ->     0 15'100000000000000
     70:    15 8'-0-0-0-0   ->     1 15'100000000000000
     71:    15 8'-0-1-0-0   ->     6 15'100000000000000

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049 (\xosera_main.video_gen.video_pf_b.pf_fetch):

  Number of input signals:    9
  Number of output signals:  15
  Number of state bits:      16

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pb_bitmap
    2: \xosera_main.video_gen.video_timing.end_of_line
    3: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1306_Y
    4: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1303_Y
    5: \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full
    6: \xosera_main.video_gen.video_pf_b.scanout_end
    7: \xosera_main.video_gen.video_pf_b.mem_fetch_i
    8: \xosera_main.video_gen.video_pf_b.stall_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7719_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7718_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7716_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7714_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7710_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7709_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7601_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7543_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7276_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7240_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7130_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7105_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7097_CMP
   14: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7096_CMP

  State encoding:
    0: 16'---------------1  <RESET STATE>
    1: 16'--------------1-
    2: 16'-------------1--
    3: 16'------------1---
    4: 16'-----------1----
    5: 16'----------1-----
    6: 16'---------1------
    7: 16'--------1-------
    8: 16'-------1--------
    9: 16'------1---------
   10: 16'-----1----------
   11: 16'----1-----------
   12: 16'---1------------
   13: 16'--1-------------
   14: 16'-1--------------
   15: 16'1---------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'000---0-0   ->     0 15'000000000000000
      1:     0 9'1-0---0-0   ->     0 15'000000000000000
      2:     0 9'--1---0-0   ->     0 15'000000000000000
      3:     0 9'------1-0   ->     0 15'000000000000000
      4:     0 9'--------1   ->     0 15'000000000000000
      5:     0 9'010---010   ->     3 15'000000000000000
      6:     0 9'010---000   ->     6 15'000000000000000
      7:     1 9'--1---0-0   ->     0 15'001000000000000
      8:     1 9'------1-0   ->     0 15'001000000000000
      9:     1 9'--------1   ->     0 15'001000000000000
     10:     1 9'1-0---0-0   ->     1 15'001000000000000
     11:     1 9'0-0--10-0   ->     6 15'001000000000000
     12:     1 9'0-0--00-0   ->     9 15'001000000000000
     13:     2 9'--1---0-0   ->     0 15'000000000000001
     14:     2 9'------1-0   ->     0 15'000000000000001
     15:     2 9'--------1   ->     0 15'000000000000001
     16:     2 9'1-0---0-0   ->     2 15'000000000000001
     17:     2 9'0-0---0-0   ->    10 15'000000000000001
     18:     3 9'--1---0-0   ->     0 15'000000001000000
     19:     3 9'------1-0   ->     0 15'000000001000000
     20:     3 9'--------1   ->     0 15'000000001000000
     21:     3 9'0-01--0-0   ->     3 15'000000001000000
     22:     3 9'1-0---0-0   ->     3 15'000000001000000
     23:     3 9'0-00--0-0   ->    11 15'000000001000000
     24:     4 9'--1---0-0   ->     0 15'000100000000000
     25:     4 9'------1-0   ->     0 15'000100000000000
     26:     4 9'--------1   ->     0 15'000100000000000
     27:     4 9'1-0---0-0   ->     4 15'000100000000000
     28:     4 9'0-0---0-0   ->    12 15'000100000000000
     29:     5 9'--1---0-0   ->     0 15'000000000100000
     30:     5 9'------1-0   ->     0 15'000000000100000
     31:     5 9'--------1   ->     0 15'000000000100000
     32:     5 9'1-0---0-0   ->     5 15'000000000100000
     33:     5 9'0-0---0-0   ->    13 15'000000000100000
     34:     6 9'--1---0-0   ->     0 15'000000100000000
     35:     6 9'------1-0   ->     0 15'000000100000000
     36:     6 9'--------1   ->     0 15'000000100000000
     37:     6 9'0-01--0-0   ->     6 15'000000100000000
     38:     6 9'1-0---0-0   ->     6 15'000000100000000
     39:     6 9'0-00--0-0   ->    13 15'000000100000000
     40:     7 9'--1---0-0   ->     0 15'010000000000000
     41:     7 9'------1-0   ->     0 15'010000000000000
     42:     7 9'--------1   ->     0 15'010000000000000
     43:     7 9'0-0-1-0-0   ->     3 15'010000000000000
     44:     7 9'1-0---0-0   ->     7 15'010000000000000
     45:     7 9'0-0-0-0-0   ->    14 15'010000000000000
     46:     8 9'--1---0-0   ->     0 15'000001000000000
     47:     8 9'------1-0   ->     0 15'000001000000000
     48:     8 9'--------1   ->     0 15'000001000000000
     49:     8 9'1-0---0-0   ->     8 15'000001000000000
     50:     8 9'0-0---0-0   ->    15 15'000001000000000
     51:     9 9'--1---0-0   ->     0 15'000000000010000
     52:     9 9'------1-0   ->     0 15'000000000010000
     53:     9 9'--------1   ->     0 15'000000000010000
     54:     9 9'0-0---0-0   ->     5 15'000000000010000
     55:     9 9'1-0---0-0   ->     9 15'000000000010000
     56:    10 9'--1---0-0   ->     0 15'000000000000010
     57:    10 9'------1-0   ->     0 15'000000000000010
     58:    10 9'--------1   ->     0 15'000000000000010
     59:    10 9'0-0---0-0   ->     3 15'000000000000010
     60:    10 9'1-0---0-0   ->    10 15'000000000000010
     61:    11 9'--1---0-0   ->     0 15'000000010000000
     62:    11 9'------1-0   ->     0 15'000000010000000
     63:    11 9'--------1   ->     0 15'000000010000000
     64:    11 9'0-0---0-0   ->     7 15'000000010000000
     65:    11 9'1-0---0-0   ->    11 15'000000010000000
     66:    12 9'--1---0-0   ->     0 15'000000000001000
     67:    12 9'------1-0   ->     0 15'000000000001000
     68:    12 9'--------1   ->     0 15'000000000001000
     69:    12 9'0-0---0-0   ->     8 15'000000000001000
     70:    12 9'1-0---0-0   ->    12 15'000000000001000
     71:    13 9'--1---0-0   ->     0 15'000000000000100
     72:    13 9'------1-0   ->     0 15'000000000000100
     73:    13 9'--------1   ->     0 15'000000000000100
     74:    13 9'0-0---0-0   ->     4 15'000000000000100
     75:    13 9'1-0---0-0   ->    13 15'000000000000100
     76:    14 9'--1---0-0   ->     0 15'000010000000000
     77:    14 9'------1-0   ->     0 15'000010000000000
     78:    14 9'--------1   ->     0 15'000010000000000
     79:    14 9'0-0--00-0   ->     2 15'000010000000000
     80:    14 9'0-0--10-0   ->     3 15'000010000000000
     81:    14 9'1-0---0-0   ->    14 15'000010000000000
     82:    15 9'--1---0-0   ->     0 15'100000000000000
     83:    15 9'------1-0   ->     0 15'100000000000000
     84:    15 9'--------1   ->     0 15'100000000000000
     85:    15 9'0-0-0-0-0   ->     1 15'100000000000000
     86:    15 9'0-0-1-0-0   ->     6 15'100000000000000
     87:    15 9'1-0---0-0   ->    15 15'100000000000000

-------------------------------------

27.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\xosera_main.copper.cop_ex_state$13016' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13022' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13031' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13049' from module `\xosera_upd'.

27.12. Executing OPT pass (performing simple optimizations).

27.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~40 debug messages>

27.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

27.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~444 debug messages>

27.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$12648 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$3\blit_ack_next[0:0], Q = \xosera_main.vram_arb.blit_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$12647 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$2\regs_ack_next[0:0], Q = \xosera_main.vram_arb.regs_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12659 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_state_next, Q = \xosera_main.video_gen.video_timing.v_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12658 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.h_state_next, Q = \xosera_main.video_gen.video_timing.h_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12657 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.vsync_next, Q = \xosera_main.video_gen.video_timing.vsync, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12656 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.hsync_next, Q = \xosera_main.video_gen.video_timing.hsync, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12655 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_count_next, Q = \xosera_main.video_gen.video_timing.v_count, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13475 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$2\v_count_next[9:0], Q = \xosera_main.video_gen.video_timing.v_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12654 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1398_Y, Q = \xosera_main.video_gen.video_timing.h_count, rval = 11'00000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12653 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible_next, Q = \xosera_main.video_gen.video_timing.end_of_visible, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12652 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_frame_next, Q = \xosera_main.video_gen.video_timing.end_of_frame, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12651 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_line_next, Q = \xosera_main.video_gen.video_timing.end_of_line, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12650 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.dv_de_next, Q = \xosera_main.video_gen.video_timing.dv_de, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12687 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6832_Y $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6851_Y }, Q = \xosera_main.video_gen.video_pf_b.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13484 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6832_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$13484 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6851_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12686 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6860_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13503 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6856_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12685 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6868_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13505 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6866_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12684 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6884_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12683 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6893_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13510 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12682 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6898_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13518 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12681 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6903_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13526 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12680 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6908_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13534 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12679 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6913_Y, Q = \xosera_main.video_gen.video_pf_b.pf_attr_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13542 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_attr_word_next [10:0], Q = \xosera_main.video_gen.video_pf_b.pf_attr_word [10:0]).
Adding EN signal on $auto$ff.cc:266:slice$13542 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_attr_word_next [15:11], Q = \xosera_main.video_gen.video_pf_b.pf_attr_word [15:11]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12678 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6918_Y, Q = \xosera_main.video_gen.video_pf_b.pf_words_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13557 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_words_ready_next, Q = \xosera_main.video_gen.video_pf_b.pf_words_ready).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12677 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6925_Y, Q = \xosera_main.video_gen.video_pf_b.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13559 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6925_Y, Q = \xosera_main.video_gen.video_pf_b.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12676 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6930_Y, Q = \xosera_main.video_gen.video_pf_b.fetch_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13567 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_b.fetch_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12675 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6941_Y, Q = \xosera_main.video_gen.video_pf_b.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13569 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6941_Y, Q = \xosera_main.video_gen.video_pf_b.pf_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12673 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6968_Y, Q = \xosera_main.video_gen.video_pf_b.pf_line_start, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12672 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6984_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_y, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13588 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6984_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_y).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12671 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6995_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_x, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13598 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1356_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_x).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12670 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7005_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13608 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7003_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12669 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7015_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13612 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7013_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12668 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7032_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_count, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12667 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7045_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13617 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7045_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12666 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7050_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_end_hcount, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$13625 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12665 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7057_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_start_hcount, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$13627 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7057_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12664 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7062_Y, Q = \xosera_main.video_gen.video_pf_b.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13631 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_b.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12663 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7071_Y, Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13635 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12662 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7076_Y, Q = \xosera_main.video_gen.video_pf_b.tilemem_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13637 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_b.tilemem_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12661 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7081_Y, Q = \xosera_main.video_gen.video_pf_b.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13639 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_b.vram_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12660 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7086_Y, Q = \xosera_main.video_gen.video_pf_b.vram_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13641 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.vram_sel_next, Q = \xosera_main.video_gen.video_pf_b.vram_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12687 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6832_Y $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6851_Y }, Q = \xosera_main.video_gen.video_pf_a.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13643 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6832_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$13643 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6851_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12686 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6860_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13662 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6856_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12685 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6868_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13664 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6866_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12684 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6884_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12683 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13669 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12682 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13673 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12681 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13677 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12680 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13681 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12679 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next, Q = \xosera_main.video_gen.video_pf_a.pf_attr_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13685 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [10:0], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [10:0]).
Adding EN signal on $auto$ff.cc:266:slice$13685 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [15:11], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [15:11]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12678 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$logic_not$./video_playfield.sv:202$1302_Y, Q = \xosera_main.video_gen.video_pf_a.pf_words_ready, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12677 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6925_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13697 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6925_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12675 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6941_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13701 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6941_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12673 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6968_Y, Q = \xosera_main.video_gen.video_pf_a.pf_line_start, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12672 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6984_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13718 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6984_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12671 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6995_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13728 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1356_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12670 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7005_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13738 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7003_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12669 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7015_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13742 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7013_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12668 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7032_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_count, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12667 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7045_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13747 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7045_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12666 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7050_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$13755 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12665 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7057_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$13757 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7057_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12664 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7062_Y, Q = \xosera_main.video_gen.video_pf_a.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13761 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_a.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12663 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12662 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12661 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_a.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13767 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_a.vram_addr_o [15:13]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12660 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.vram_sel_next, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$12620 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1892_Y, Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$12619 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$12620 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1892_Y, Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$12619 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12827 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10177_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10159_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10168_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10222_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10204_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10213_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10282_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10264_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10273_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10345_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10327_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10336_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_period, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12826 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10243_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10249_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10312_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10372_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_val, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13804 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2759_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$13804 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2749_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$13804 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2739_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$13804 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2729_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [7:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12825 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$14$lookahead\chan_buff_ok$2689[3:0]$2780, Q = \xosera_main.video_gen.audio_mixer.chan_buff_ok, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12824 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10303_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12824 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10255_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [2], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12824 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10318_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [1], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12824 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10378_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13819 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2728_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [0]).
Adding EN signal on $auto$ff.cc:266:slice$13816 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2738_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [1]).
Adding EN signal on $auto$ff.cc:266:slice$13813 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2748_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [2]).
Adding EN signal on $auto$ff.cc:266:slice$13810 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2758_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [3]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12823 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$2$lookahead\chan_buff$2688[63:0]$2779, Q = \xosera_main.video_gen.audio_mixer.chan_buff, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13826 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$or$./audio_mixer_slim.sv:0$2838_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12822 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y, Q = \xosera_main.video_gen.audio_mixer.audio_mem_rd_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13830 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y, Q = \xosera_main.video_gen.audio_mixer.audio_mem_rd_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12821 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10504_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13840 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10504_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12820 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13844 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12819 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10415_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12818 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10523_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13849 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10523_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12817 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$6$lookahead\fetch_restart$2686[3:0]$2777, Q = \xosera_main.video_gen.audio_mixer.fetch_restart, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12816 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10550_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13858 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10548_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12814 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10588_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13864 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o, Q = \xosera_main.video_gen.audio_mixer.audio_dma_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12813 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10597_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_tile_req_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13866 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10597_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_tile_req_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12812 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10608_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_vram_req_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13874 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10608_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_vram_req_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12811 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$or$./audio_mixer_slim.sv:0$2814_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12810 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9950_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13887 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_mixer.audio_reg_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12809 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9955_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_addr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13889 ($sdff) from module xosera_upd (D = \xosera_main.xrmem_arb.xr_addr [3:0], Q = \xosera_main.video_gen.audio_mixer.audio_reg_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12808 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9945_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13891 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9945_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_wr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12807 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9868_Y, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13895 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2865_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12806 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9874_Y, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13897 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2862_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12805 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9880_Y, Q = \xosera_main.video_gen.audio_mixer.value_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13899 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2868_Y, Q = \xosera_main.video_gen.audio_mixer.value_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12804 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9856_Y, Q = \xosera_main.video_gen.audio_mixer.mix_clr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12803 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2859_Y, Q = \xosera_main.video_gen.audio_mixer.mix_chan, rval = 3'000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12802 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9892_Y, Q = \xosera_main.video_gen.audio_mixer.output_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13905 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9890_Y, Q = \xosera_main.video_gen.audio_mixer.output_r).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$12801 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9904_Y, Q = \xosera_main.video_gen.audio_mixer.output_l, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13907 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9902_Y, Q = \xosera_main.video_gen.audio_mixer.output_l).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$12755 ($dff) from module xosera_upd (D = \xosera_main.video_gen.tilemem_data_i, Q = \xosera_main.video_gen.pb_tilemem_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12754 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$9005_Y, Q = \xosera_main.video_gen.pb_tilemem_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13910 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.pb_tilemem_rd_save).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$12752 ($dff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i, Q = \xosera_main.video_gen.pb_vram_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12751 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$9011_Y, Q = \xosera_main.video_gen.pb_vram_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13913 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.pb_vram_rd_save).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12749 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8234_Y, Q = \xosera_main.video_gen.audio_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13915 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.video_gen.audio_enable).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12748 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8151_Y, Q = \xosera_main.video_gen.pb_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12747 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8158_Y, Q = \xosera_main.video_gen.pb_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12746 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8242_Y, Q = \xosera_main.video_gen.pb_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$13929 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pb_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12745 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8250_Y, Q = \xosera_main.video_gen.pb_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$13933 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pb_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12744 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8259_Y, Q = \xosera_main.video_gen.pb_v_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13937 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.pb_v_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12743 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8268_Y, Q = \xosera_main.video_gen.pb_h_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13941 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6:4], Q = \xosera_main.video_gen.pb_h_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12742 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8281_Y, Q = \xosera_main.video_gen.pb_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13945 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pb_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12741 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8294_Y, Q = \xosera_main.video_gen.pb_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13949 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pb_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12740 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8306_Y, Q = \xosera_main.video_gen.pb_tile_height, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13953 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pb_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12739 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8318_Y, Q = \xosera_main.video_gen.pb_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13957 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pb_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12738 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8330_Y, Q = \xosera_main.video_gen.pb_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13961 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pb_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12737 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8342_Y, Q = \xosera_main.video_gen.pb_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$13965 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pb_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12736 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8355_Y, Q = \xosera_main.video_gen.pb_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13969 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pb_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12735 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8368_Y, Q = \xosera_main.video_gen.pb_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13973 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pb_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12734 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8381_Y, Q = \xosera_main.video_gen.pb_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13977 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pb_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12733 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8391_Y, Q = \xosera_main.video_gen.pb_line_len, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13981 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12732 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8402_Y, Q = \xosera_main.video_gen.pb_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13985 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12731 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8415_Y, Q = \xosera_main.video_gen.pb_blank, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13989 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pb_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12730 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8179_Y, Q = \xosera_main.video_gen.pa_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12729 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8194_Y, Q = \xosera_main.video_gen.pa_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12728 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8431_Y, Q = \xosera_main.video_gen.pa_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14003 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pa_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12727 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8447_Y, Q = \xosera_main.video_gen.pa_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14007 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pa_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12726 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8464_Y, Q = \xosera_main.video_gen.pa_v_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14011 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.pa_v_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12725 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8481_Y, Q = \xosera_main.video_gen.pa_h_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14015 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6:4], Q = \xosera_main.video_gen.pa_h_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12724 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8502_Y, Q = \xosera_main.video_gen.pa_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14019 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pa_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12723 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8523_Y, Q = \xosera_main.video_gen.pa_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14023 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pa_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12722 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8543_Y, Q = \xosera_main.video_gen.pa_tile_height, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14027 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pa_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12721 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8563_Y, Q = \xosera_main.video_gen.pa_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14031 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pa_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12720 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8583_Y, Q = \xosera_main.video_gen.pa_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14035 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pa_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12719 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8603_Y, Q = \xosera_main.video_gen.pa_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14039 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pa_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12718 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8624_Y, Q = \xosera_main.video_gen.pa_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14043 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pa_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12717 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8645_Y, Q = \xosera_main.video_gen.pa_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14047 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pa_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12716 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8666_Y, Q = \xosera_main.video_gen.pa_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14051 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pa_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12715 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8684_Y, Q = \xosera_main.video_gen.pa_line_len, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14055 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12714 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8703_Y, Q = \xosera_main.video_gen.pa_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14059 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12713 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8724_Y, Q = \xosera_main.video_gen.pa_blank, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14063 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pa_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12712 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8754_Y, Q = \xosera_main.video_gen.vid_pointer_col, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14067 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:12], Q = \xosera_main.video_gen.vid_pointer_col).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12711 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8784_Y, Q = \xosera_main.video_gen.vid_pointer_v, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14071 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_pointer_v).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12710 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8815_Y, Q = \xosera_main.video_gen.vid_pointer_h, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14075 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [10:0], Q = \xosera_main.video_gen.vid_pointer_h).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12709 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8823_Y, Q = \xosera_main.video_gen.line_set_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14079 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.line_set_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12708 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8855_Y, Q = \xosera_main.video_gen.vid_right, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14083 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_right).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12707 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8888_Y, Q = \xosera_main.video_gen.vid_left, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14087 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_left).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12706 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8925_Y, Q = \xosera_main.video_gen.vid_colorswap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14091 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.vid_colorswap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12705 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8962_Y, Q = \xosera_main.video_gen.border_color, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14095 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:0], Q = \xosera_main.video_gen.border_color).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12704 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8998_Y, Q = \xosera_main.video_gen.copp_reg_enable_o, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14099 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.copp_reg_enable_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12703 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8140_Y, Q = \xosera_main.video_gen.copp_reg_wr_o, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12702 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible, Q = \xosera_main.video_gen.video_intr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12700 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8081_Y, Q = \xosera_main.video_gen.pointer_v_cnt, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14105 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8079_Y [5], Q = \xosera_main.video_gen.pointer_v_cnt [5]).
Adding EN signal on $auto$ff.cc:266:slice$14105 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8079_Y [4:0], Q = \xosera_main.video_gen.pointer_v_cnt [4:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12699 ($dff) from module xosera_upd (D = \xosera_main.video_gen.vid_pointer_h_next, Q = \xosera_main.video_gen.pointer_h_cnt, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14112 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$add$./video_gen.sv:706$1241_Y, Q = \xosera_main.video_gen.pointer_h_cnt).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12698 ($dff) from module xosera_upd (D = \xosera_main.xrmem_arb.pointermem.rd_data_o [3:0], Q = \xosera_main.video_gen.pointer_word [3:0], rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12698 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8067_Y [15:4], Q = \xosera_main.video_gen.pointer_word [15:4], rval = 12'000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12697 ($dff) from module xosera_upd (D = \xosera_main.video_gen.mem_fetch_next, Q = \xosera_main.video_gen.mem_fetch, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12696 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:765$1265_Y, Q = \xosera_main.video_gen.colorB_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12695 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8062_Y, Q = \xosera_main.video_gen.colorA_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12693 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12693 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [2], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12693 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [1], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12693 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [0], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12692 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8031_Y $flatten\xosera_main.\video_gen.$procmux$7871_Y $flatten\xosera_main.\video_gen.$procmux$7916_Y $flatten\xosera_main.\video_gen.$procmux$7961_Y }, Q = \xosera_main.video_gen.audio_period_nchan, rval = 60'000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [59:45]).
Adding EN signal on $auto$ff.cc:266:slice$14155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [44:30]).
Adding EN signal on $auto$ff.cc:266:slice$14155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [29:15]).
Adding EN signal on $auto$ff.cc:266:slice$14155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [14:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12691 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8041_Y $flatten\xosera_main.\video_gen.$procmux$7891_Y $flatten\xosera_main.\video_gen.$procmux$7936_Y $flatten\xosera_main.\video_gen.$procmux$7981_Y }, Q = \xosera_main.video_gen.audio_vol_r_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14168 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$14168 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$14168 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$14168 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12690 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8051_Y $flatten\xosera_main.\video_gen.$procmux$7881_Y $flatten\xosera_main.\video_gen.$procmux$7926_Y $flatten\xosera_main.\video_gen.$procmux$7971_Y }, Q = \xosera_main.video_gen.audio_vol_l_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14181 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$14181 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$14181 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$14181 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12689 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$7988_Y $flatten\xosera_main.\video_gen.$procmux$7853_Y $flatten\xosera_main.\video_gen.$procmux$7898_Y $flatten\xosera_main.\video_gen.$procmux$7943_Y }, Q = \xosera_main.video_gen.audio_intr_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12688 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8019_Y, Q = \xosera_main.video_gen.audio_reg_wr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$12887 ($dff) from module xosera_upd (D = { \xosera_main.xrmem_arb.colormem_B.rd_data_o [15:12] \xosera_main.xrmem_arb.colormem_B.rd_data_o [15:12] }, Q = \xosera_main.video_blend.alphaB, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$12886 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_blend.$not$./video_blend_4bit.sv:88$2916_Y $flatten\xosera_main.\video_blend.$not$./video_blend_4bit.sv:88$2916_Y }, Q = \xosera_main.video_blend.alphaA, rval = 8'11111111).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$12873 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:115$2920_Y $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:116$2919_Y $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:117$2918_Y }, Q = \xosera_main.video_blend.blend_rgb_o, rval = 12'000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12904 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_ff0, Q = \xosera_main.reg_interface.bus.data, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12903 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bus_data_i, Q = \xosera_main.reg_interface.bus.data_ff0, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12902 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num_ff0, Q = \xosera_main.reg_interface.bus.reg_num, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12901 ($dff) from module xosera_upd (D = { \gpio_27 \gpio_26 \gpio_25 \gpio_23 }, Q = \xosera_main.reg_interface.bus.reg_num_ff0, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12900 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel_ff0, Q = \xosera_main.reg_interface.bus.bytesel, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12899 ($dff) from module xosera_upd (D = \led_blue, Q = \xosera_main.reg_interface.bus.bytesel_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12898 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.rd_nwr_ff0, Q = \xosera_main.reg_interface.bus.rd_nwr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12897 ($dff) from module xosera_upd (D = \led_green, Q = \xosera_main.reg_interface.bus.rd_nwr_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12896 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n, Q = \xosera_main.reg_interface.bus.cs_n_last, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12895 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff1, Q = \xosera_main.reg_interface.bus.cs_n, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12894 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff0, Q = \xosera_main.reg_interface.bus.cs_n_ff1, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12893 ($dff) from module xosera_upd (D = \led_red, Q = \xosera_main.reg_interface.bus.cs_n_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12892 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data, Q = \xosera_main.reg_interface.bus.bytedata_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12891 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel, Q = \xosera_main.reg_interface.bus.bytesel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12890 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num, Q = \xosera_main.reg_interface.bus.reg_num_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12889 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$11982_Y, Q = \xosera_main.reg_interface.bus.read_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12888 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$11990_Y, Q = \xosera_main.reg_interface.bus.write_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12792 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9820_Y, Q = \xosera_main.reg_interface.reg_timer_frac, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12791 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9826_Y, Q = \xosera_main.reg_interface.reg_timer_countdown, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14225 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer_next, Q = \xosera_main.reg_interface.reg_timer_countdown).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12790 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9832_Y, Q = \xosera_main.reg_interface.reg_timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14227 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:210$2880_Y, Q = \xosera_main.reg_interface.reg_timer).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12789 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9339_Y, Q = \xosera_main.reg_interface.pixel_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14229 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [1:0], Q = \xosera_main.reg_interface.pixel_bpp).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12788 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9361_Y, Q = \xosera_main.reg_interface.pixel_width, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14235 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_pixel_y, Q = \xosera_main.reg_interface.pixel_width).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12787 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9383_Y, Q = \xosera_main.reg_interface.pixel_base, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14241 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_pixel_x, Q = \xosera_main.reg_interface.pixel_base).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12786 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9173_Y $flatten\xosera_main.\reg_interface.$procmux$9152_Y }, Q = \xosera_main.reg_interface.reg_pixel_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14247 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_y [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14247 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_y [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12785 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9394_Y $flatten\xosera_main.\reg_interface.$procmux$9163_Y }, Q = \xosera_main.reg_interface.reg_pixel_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14256 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_x [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14256 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_x [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12784 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9288_Y, Q = \xosera_main.reg_interface.pixel_strobe, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12783 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9432_Y, Q = \xosera_main.reg_interface.intr_mask, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$14272 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_mask).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12782 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9444_Y, Q = \xosera_main.reg_interface.reg_data_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14278 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_data_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12781 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9461_Y, Q = \xosera_main.reg_interface.reg_xdata_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14284 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_xdata_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12780 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9466_Y, Q = \xosera_main.reg_interface.timer_latch_val, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14290 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer [7:0], Q = \xosera_main.reg_interface.timer_latch_val).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12779 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9273_Y, Q = \xosera_main.reg_interface.xwr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12778 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9266_Y, Q = \xosera_main.reg_interface.xrd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12777 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9273_Y, Q = \xosera_main.reg_interface.wr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12776 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9280_Y, Q = \xosera_main.reg_interface.rd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12775 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9487_Y, Q = \xosera_main.reg_interface.vram_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12774 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9512_Y, Q = \xosera_main.reg_interface.xr_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12773 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9529_Y, Q = \xosera_main.reg_interface.reg_timer_interval, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14314 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_timer_interval).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12772 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9142_Y $flatten\xosera_main.\reg_interface.$procmux$9411_Y }, Q = \xosera_main.reg_interface.reg_wr_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12771 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9543_Y $flatten\xosera_main.\reg_interface.$procmux$9187_Y }, Q = \xosera_main.reg_interface.reg_wr_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14319 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14319 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12770 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9567_Y, Q = \xosera_main.reg_interface.reg_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14328 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i, Q = \xosera_main.reg_interface.reg_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12769 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9560_Y $flatten\xosera_main.\reg_interface.$procmux$9204_Y }, Q = \xosera_main.reg_interface.reg_rd_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12768 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9583_Y $flatten\xosera_main.\reg_interface.$procmux$9220_Y }, Q = \xosera_main.reg_interface.reg_rd_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14333 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14333 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12767 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9610_Y, Q = \xosera_main.reg_interface.reg_xdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14342 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.xr_data_i, Q = \xosera_main.reg_interface.reg_xdata).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12766 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9603_Y $flatten\xosera_main.\reg_interface.$procmux$9240_Y }, Q = \xosera_main.reg_interface.reg_wr_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12765 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9631_Y $flatten\xosera_main.\reg_interface.$procmux$9261_Y }, Q = \xosera_main.reg_interface.reg_rd_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12764 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_clear_o, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12763 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9654_Y, Q = \xosera_main.reg_interface.regs_data_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14357 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9648_Y, Q = \xosera_main.reg_interface.regs_data_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12762 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9684_Y, Q = \xosera_main.reg_interface.regs_addr_o, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12761 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9710_Y, Q = \xosera_main.reg_interface.regs_wrmask_o, rval = 4'1111).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12760 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9730_Y, Q = \xosera_main.reg_interface.regs_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12759 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9757_Y, Q = \xosera_main.reg_interface.regs_xr_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12758 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9779_Y, Q = \xosera_main.reg_interface.regs_vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12757 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9800_Y, Q = \xosera_main.reg_interface.reconfig_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14372 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [7], Q = \xosera_main.reg_interface.reconfig_o).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12869 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11953_Y, Q = \xosera_main.copper.cop_run, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12868 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11943_Y, Q = \xosera_main.copper.cop_reset, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12867 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11958_Y, Q = \xosera_main.copper.cop_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14380 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.copp_reg_enable_o, Q = \xosera_main.copper.cop_en).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12866 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11937_Y, Q = \xosera_main.copper.cop_RA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14382 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11935_Y, Q = \xosera_main.copper.cop_RA).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12865 ($dff) from module xosera_upd (D = \xosera_main.copper.ram_rd_en, Q = \xosera_main.copper.rd_pipeline, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12863 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11822_Y, Q = \xosera_main.copper.write_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14385 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11822_Y, Q = \xosera_main.copper.write_data).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12862 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11833_Y, Q = \xosera_main.copper.write_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14393 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11833_Y, Q = \xosera_main.copper.write_addr).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12861 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11849_Y, Q = \xosera_main.copper.xr_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12860 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11755_Y, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12859 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11777_Y, Q = \xosera_main.copper.ram_rd_addr, rval = 11'00000000000).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12858 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11871_Y, Q = \xosera_main.copper.rd_reg_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14404 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.rd_reg_save).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12857 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11783_Y, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12856 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11881_Y, Q = \xosera_main.copper.wait_for_v, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14409 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.wait_for_v).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12855 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11898_Y, Q = \xosera_main.copper.wait_hv_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12854 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11904_Y, Q = \xosera_main.copper.cop_IR, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14414 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11904_Y, Q = \xosera_main.copper.cop_IR).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12853 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11913_Y, Q = \xosera_main.copper.cop_PC, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14422 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11913_Y, Q = \xosera_main.copper.cop_PC).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12944 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12399_Y, Q = \xosera_main.blitter.xreg_blit_queued, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12943 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12406_Y, Q = \xosera_main.blitter.xreg_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14439 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12942 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12414_Y, Q = \xosera_main.blitter.xreg_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14443 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12941 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12424_Y, Q = \xosera_main.blitter.xreg_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14447 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12940 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12435_Y, Q = \xosera_main.blitter.xreg_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14451 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12939 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12449_Y, Q = \xosera_main.blitter.xreg_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14455 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12938 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12464_Y, Q = \xosera_main.blitter.xreg_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14459 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12937 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12476_Y, Q = \xosera_main.blitter.xreg_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14463 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12936 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12489_Y, Q = \xosera_main.blitter.xreg_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14467 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12935 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12498_Y, Q = \xosera_main.blitter.xreg_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14471 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [11:8], Q = \xosera_main.blitter.xreg_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12934 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12507_Y, Q = \xosera_main.blitter.xreg_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14475 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:12], Q = \xosera_main.blitter.xreg_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12933 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12516_Y, Q = \xosera_main.blitter.xreg_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14479 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.blitter.xreg_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12932 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12532_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14483 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.blitter.xreg_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12931 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12548_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14487 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5], Q = \xosera_main.blitter.xreg_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12930 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12564_Y, Q = \xosera_main.blitter.xreg_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14491 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [4], Q = \xosera_main.blitter.xreg_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12929 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12580_Y, Q = \xosera_main.blitter.xreg_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14495 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.blitter.xreg_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12928 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12267_Y, Q = \xosera_main.blitter.blit_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14499 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_state_next, Q = \xosera_main.blitter.blit_state).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12927 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12272_Y, Q = \xosera_main.blitter.blit_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14501 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_addr_next, Q = \xosera_main.blitter.blit_addr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12926 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12277_Y, Q = \xosera_main.blitter.blit_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14507 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_wr_next, Q = \xosera_main.blitter.blit_wr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12925 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12282_Y, Q = \xosera_main.blitter.blit_vram_sel, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14509 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_vram_sel_next, Q = \xosera_main.blitter.blit_vram_sel).
Adding EN signal on $flatten\xosera_main.\blitter.$procdff$12924 ($dff) from module xosera_upd (D = \xosera_main.blitter.blit_done_intr_next, Q = \xosera_main.blitter.blit_done_intr).
Adding SRST signal on $auto$ff.cc:266:slice$14511 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\blitter.$2\blit_done_intr_next[0:0], Q = \xosera_main.blitter.blit_done_intr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12923 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12292_Y, Q = \xosera_main.blitter.blit_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14517 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_f_mask_next, Q = \xosera_main.blitter.blit_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12922 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12297_Y, Q = \xosera_main.blitter.last_S, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14523 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i [11:0], Q = \xosera_main.blitter.last_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12921 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12304_Y, Q = \xosera_main.blitter.val_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14527 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12304_Y, Q = \xosera_main.blitter.val_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12920 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12309_Y, Q = \xosera_main.blitter.blit_count, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14535 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_count_next, Q = \xosera_main.blitter.blit_count).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12919 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12314_Y, Q = \xosera_main.blitter.blit_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14541 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_words, Q = \xosera_main.blitter.blit_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12918 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12321_Y, Q = \xosera_main.blitter.blit_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14543 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12321_Y, Q = \xosera_main.blitter.blit_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12917 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12328_Y, Q = \xosera_main.blitter.blit_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14551 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12328_Y, Q = \xosera_main.blitter.blit_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12916 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12335_Y, Q = \xosera_main.blitter.blit_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14559 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12335_Y, Q = \xosera_main.blitter.blit_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12915 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12340_Y, Q = \xosera_main.blitter.blit_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14567 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CX, Q = \xosera_main.blitter.blit_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12914 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12345_Y, Q = \xosera_main.blitter.blit_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14569 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CA, Q = \xosera_main.blitter.blit_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12913 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12350_Y, Q = \xosera_main.blitter.blit_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14571 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_D, Q = \xosera_main.blitter.blit_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12912 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12355_Y, Q = \xosera_main.blitter.blit_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14573 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_S, Q = \xosera_main.blitter.blit_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12911 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12360_Y, Q = \xosera_main.blitter.blit_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14575 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_l_mask, Q = \xosera_main.blitter.blit_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12910 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12365_Y, Q = \xosera_main.blitter.blit_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14577 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_f_mask, Q = \xosera_main.blitter.blit_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12909 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12370_Y, Q = \xosera_main.blitter.blit_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14579 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_amount, Q = \xosera_main.blitter.blit_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12908 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12375_Y, Q = \xosera_main.blitter.blit_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14581 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_T, Q = \xosera_main.blitter.blit_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12907 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12380_Y, Q = \xosera_main.blitter.blit_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14583 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_8b, Q = \xosera_main.blitter.blit_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12906 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12385_Y, Q = \xosera_main.blitter.blit_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14585 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp, Q = \xosera_main.blitter.blit_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12905 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$12390_Y, Q = \xosera_main.blitter.blit_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14587 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_S_const, Q = \xosera_main.blitter.blit_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.$procdff$12646 ($dff) from module xosera_upd (D = $flatten\xosera_main.$and$./xosera_main.sv:489$1436_Y, Q = \xosera_main.intr_status, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.$procdff$12645 ($dff) from module xosera_upd (D = $flatten\xosera_main.$procmux$6653_Y, Q = \xosera_main.bus_intr_o, rval = 1'0).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$13898 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$13896 ($sdffe) from module xosera_upd.

27.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 637 unused cells and 701 unused wires.
<suppressed ~646 debug messages>

27.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~45 debug messages>

27.12.9. Rerunning OPT passes. (Maybe there is more to do..)

27.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

27.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~282 debug messages>
Removed a total of 94 cells.

27.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$13765 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:266:slice$13765 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:266:slice$13765 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [0]).
Adding EN signal on $auto$ff.cc:266:slice$13568 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_b.fetch_addr [15:13]).

27.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

27.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~4 debug messages>

27.12.16. Rerunning OPT passes. (Maybe there is more to do..)

27.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

27.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

27.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$13636 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:266:slice$13636 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:266:slice$13636 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [0]).

27.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

27.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

27.12.23. Rerunning OPT passes. (Maybe there is more to do..)

27.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

27.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

27.12.27. Executing OPT_DFF pass (perform DFF optimizations).

27.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

27.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.12.30. Rerunning OPT passes. (Maybe there is more to do..)

27.12.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

27.12.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.12.34. Executing OPT_DFF pass (perform DFF optimizations).

27.12.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.12.37. Finished OPT passes. (There is nothing left to do.)

27.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2159 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2160 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2161 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2162 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2163 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2164 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2165 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2166 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2167 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2168 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2169 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2170 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2171 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2172 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2173 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2174 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2175 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2176 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2177 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2178 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2179 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2180 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2181 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2182 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2183 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2184 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2185 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2186 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2187 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2188 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2189 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2190 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2191 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2192 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2193 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2194 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2195 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2196 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2197 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2198 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2199 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2200 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2201 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2202 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2203 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2204 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2205 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2206 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2207 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2208 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2209 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2210 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2211 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2212 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2213 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2214 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2215 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2216 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2217 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2218 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2219 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2220 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2221 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2222 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2223 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2224 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2225 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2226 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2227 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2228 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2229 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2230 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2231 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2232 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2233 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2234 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2235 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2236 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2237 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2238 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2239 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2240 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2241 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2242 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2243 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2244 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2245 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2246 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2247 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2248 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2249 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2250 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2251 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2252 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2253 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2254 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2255 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2256 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2257 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2258 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2259 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2260 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2261 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2262 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2263 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2264 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2265 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2266 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2267 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2268 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2269 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2270 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2271 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2272 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2273 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2274 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2275 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2276 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2277 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2278 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2279 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2280 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2281 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2282 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2283 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2284 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2285 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2286 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2287 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2288 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2289 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2290 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2291 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2292 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2293 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2294 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2295 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2296 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2297 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2298 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2299 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2300 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2301 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2302 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2303 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2304 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2305 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2306 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2307 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2308 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2309 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2310 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2311 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2312 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2313 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2314 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2315 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2316 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2317 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2318 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2319 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2320 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2321 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2322 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2323 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2324 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2325 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2326 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2327 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2328 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2329 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2330 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2331 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2332 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2333 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2334 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2335 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2336 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2337 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2338 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2339 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2340 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2341 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2342 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2343 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2344 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2345 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2346 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2347 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2348 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2349 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2350 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2351 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2352 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2353 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2354 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2355 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2356 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2357 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2358 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2359 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2360 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2361 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2362 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2363 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2364 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2365 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2366 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2367 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2368 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2369 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2370 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2371 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2372 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2373 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2374 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2375 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2376 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2377 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2378 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2379 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2380 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2381 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2382 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2383 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2384 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2385 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2386 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2387 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2388 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2389 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2390 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2391 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2392 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2393 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2394 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2395 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2396 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2397 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2398 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2399 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2400 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2401 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2402 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2403 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2404 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2405 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2406 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2407 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2408 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2409 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2410 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2411 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2412 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2413 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2414 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem_A.$meminit$\bram$./colormem.sv:0$6484 (xosera_main.xrmem_arb.colormem_A.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem_B.$meminit$\bram$./colormem.sv:0$6472 (xosera_main.xrmem_arb.colormem_B.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:0$6434 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3185 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3187 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3189 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3191 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3193 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3195 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3197 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3199 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3201 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3203 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3205 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3207 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3209 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3211 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3213 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3215 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3217 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3219 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3221 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3223 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3225 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3227 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3229 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3231 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3233 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3235 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3237 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3239 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3241 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3243 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3245 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3247 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3249 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3251 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3253 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3255 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3257 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3259 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3261 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3263 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3265 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3267 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3269 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3271 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3273 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3275 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3277 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3279 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3281 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3283 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3285 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3287 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3289 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3291 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3293 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3295 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3297 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3299 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3301 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3303 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3305 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3307 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3309 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3311 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3313 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3315 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3317 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3319 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3321 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3323 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3325 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3327 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3329 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3331 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3333 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3335 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3337 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3339 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3341 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3343 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3345 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3347 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3349 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3351 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3353 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3355 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3357 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3359 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3361 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3363 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3365 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3367 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3369 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3371 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3373 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3375 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3377 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3379 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3381 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3383 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3385 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3387 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3389 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3391 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3393 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3395 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3397 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3399 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3401 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3403 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3405 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3407 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3409 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3411 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3413 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3415 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3417 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3419 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3421 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3423 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3425 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3427 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3429 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3431 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3186 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3188 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3190 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3192 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3194 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3196 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3198 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3200 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3202 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3204 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3206 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3208 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3210 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3212 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3214 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3216 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3218 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3220 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3222 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3224 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3226 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3228 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3230 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3232 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3234 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3236 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3238 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3240 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3242 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3244 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3246 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3248 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3250 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3252 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3254 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3256 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3258 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3260 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3262 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3264 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3266 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3268 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3270 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3272 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3274 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3276 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3278 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3280 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3282 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3284 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3286 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3288 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3290 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3292 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3294 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3296 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3298 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3300 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3302 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3304 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3306 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3308 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3310 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3312 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3314 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3316 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3318 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3320 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3322 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3324 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3326 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3328 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3330 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3332 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3334 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3336 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3338 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3340 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3342 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3344 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3346 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3348 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3350 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3352 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3354 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3356 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3358 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3360 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3362 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3364 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3366 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3368 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3370 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3372 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3374 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3376 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3378 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3380 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3382 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3384 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3386 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3388 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3390 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3392 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3394 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3396 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3398 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3400 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3402 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3404 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3406 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3408 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3410 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3412 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3414 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3416 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3418 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3420 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3422 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3424 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3426 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3428 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3430 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3432 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:64$3433 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:65$3434 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:66$3435 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:67$3436 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\pointermem.$meminit$\bram$./pointermem.sv:0$1122 (xosera_main.xrmem_arb.pointermem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6458 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6459 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6460 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem_2.$meminit$\bram$./tilemem.sv:0$6446 (xosera_main.xrmem_arb.tilemem_2.bram).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13150 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13362 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13366 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13370 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13374 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13837 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13790 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13788 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13784 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13780 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13776 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13772 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14680 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13723 ($ne).
Removed top 4 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13710 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13706 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14684 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13133 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13593 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14109 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13146 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13871 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13142 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14688 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14692 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13580 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13578 ($ne).
Removed top 6 bits (of 7) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13576 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13574 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14694 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13582 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13319 ($eq).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2913 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2913 ($add).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2914 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2914 ($add).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:145$1444 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:153$1448 ($eq).
Removed top 3 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$ternary$./xrmem_arb.sv:160$1451 ($mux).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14548 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14564 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$procmux$6760_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$eq$./vram.sv:84$1413 ($eq).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038 ($sub).
Removed top 4 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:190$1043 ($or).
Removed top 8 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:191$1046 ($or).
Removed top 12 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:192$1049 ($or).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14532 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12127_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12130_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12139_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12173 ($mux).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12183_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12423_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12434_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12448_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12463_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12475_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12488_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$12497_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$11776_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13236 ($eq).
Removed top 26 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$lt$./video_gen.sv:697$1237 ($lt).
Removed top 3 bits (of 11) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.$eq$./video_gen.sv:749$1253 ($eq).
Removed top 1 bits (of 16) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2685 ($sub).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8105_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8106_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8107_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8139_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8152_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8159_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8180_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8195_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8233_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8241_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8258_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8305_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8390_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8401_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8430_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8463_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8542_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8683_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8702_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8753_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8814_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8854_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8887_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$6800_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$6795_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:108$1388 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:107$1385 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13232 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13228 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14362 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14364 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14390 ($ne).
Removed top 15 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7325 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14676 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7256 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7191 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14419 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14429 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7102 ($mux).
Removed top 3 bits (of 11) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1370 ($add).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369 ($add).
Removed top 3 bits (of 11) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359 ($add).
Removed top 6 bits (of 11) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1358 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1306 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$ne$./video_playfield.sv:213$1304 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:149$1297 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:146$1294 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:142$1291 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:140$1290 ($or).
Removed top 15 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7325 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7256 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7191 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7102 ($mux).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369 ($add).
Removed top 6 bits (of 11) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1358 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1306 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$ne$./video_playfield.sv:213$1304 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:149$1297 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:146$1294 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:142$1291 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:140$1290 ($or).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13159 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13154 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14435 ($ne).
Removed top 25 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2868 ($shiftx).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2860 ($mul).
Removed top 26 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2860 ($mul).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2857 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2856 ($lt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2854 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2853 ($lt).
Removed top 26 bits (of 33) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830 ($neg).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794 ($neg).
Removed top 19 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879 ($add).
Removed top 19 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879 ($add).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881 ($add).
Removed top 19 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881 ($add).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:560$2903 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9128_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9203_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9219_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9239_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9260_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9316_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9528_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14556 ($ne).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2912 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2912 ($add).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
Removed top 1 bits (of 17) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\blitter.$2\blit_state_next[2:0].
Removed top 19 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879_Y.
Removed top 19 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881_Y.
Removed top 26 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:0$2861_Y.
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$10\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$11\fetch_addr_next[15:0].
Removed top 15 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$8\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$9\fetch_addr_next[15:0].
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369_Y.
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$10\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$11\fetch_addr_next[15:0].
Removed top 15 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$8\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$9\fetch_addr_next[15:0].
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369_Y.

27.14. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2862, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2860
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2865, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2860

27.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

27.16. Executing SHARE pass (SAT-based resource sharing).

27.17. Executing TECHMAP pass (map to technology primitives).

27.17.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

27.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

27.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xosera_upd:
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053 ($sub).
  creating $macc model for $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076 ($add).
  creating $macc model for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:210$2880 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:416$2887 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:420$2888 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:424$2889 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:196$2876 ($sub).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2912 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2913 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2914 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:706$1241 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:708$1243 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2817 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2859 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2685 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2725 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2735 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2745 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2755 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1892 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1892 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1299 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1356 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1368 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1370 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1350 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1355 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1358 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1360 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1365 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1372 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1299 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1356 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1368 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1350 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1355 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1358 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1360 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1365 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1372 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1398 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1399 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1402 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1408 ($add).
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1408.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1402.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1399.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1398.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1372.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1365.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1360.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1358.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1355.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1350.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1368.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1356.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1299.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1372.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1365.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1360.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1358.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1355.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1350.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1370.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1368.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1356.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1299.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1892.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1892.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2755.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2745.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2735.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2725.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2685.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2859.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2817.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:708$1243.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:706$1241.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2914.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2913.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2912.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:196$2876.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:424$2889.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:420$2888.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:416$2887.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:210$2880.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879.
  creating $alu model for $macc $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075.
  creating $alu model for $macc $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050.
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:395$1096 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:399$1097 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.$lt$./video_gen.sv:697$1237 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2854 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2857 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2853 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2856 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:125$1277 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:531$1366 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_b.$ge$./video_playfield.sv:531$1366 ($ge): new $alu
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$ge$./video_playfield.sv:531$1366: $auto$alumacc.cc:485:replace_alu$14810
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:531$1366: $auto$alumacc.cc:485:replace_alu$14819
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:125$1277: $auto$alumacc.cc:485:replace_alu$14828
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2856: $auto$alumacc.cc:485:replace_alu$14841
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2853: $auto$alumacc.cc:485:replace_alu$14854
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2857: $auto$alumacc.cc:485:replace_alu$14867
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2854: $auto$alumacc.cc:485:replace_alu$14874
  creating $alu cell for $flatten\xosera_main.\video_gen.$lt$./video_gen.sv:697$1237: $auto$alumacc.cc:485:replace_alu$14881
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:399$1097: $auto$alumacc.cc:485:replace_alu$14892
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:395$1096: $auto$alumacc.cc:485:replace_alu$14905
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050: $auto$alumacc.cc:485:replace_alu$14918
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055: $auto$alumacc.cc:485:replace_alu$14921
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056: $auto$alumacc.cc:485:replace_alu$14924
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037: $auto$alumacc.cc:485:replace_alu$14927
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038: $auto$alumacc.cc:485:replace_alu$14930
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053: $auto$alumacc.cc:485:replace_alu$14933
  creating $alu cell for $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076: $auto$alumacc.cc:485:replace_alu$14936
  creating $alu cell for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075: $auto$alumacc.cc:485:replace_alu$14939
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:209$2879: $auto$alumacc.cc:485:replace_alu$14942
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:210$2880: $auto$alumacc.cc:485:replace_alu$14945
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:215$2881: $auto$alumacc.cc:485:replace_alu$14948
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:416$2887: $auto$alumacc.cc:485:replace_alu$14951
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:420$2888: $auto$alumacc.cc:485:replace_alu$14954
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:424$2889: $auto$alumacc.cc:485:replace_alu$14957
  creating $alu cell for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:196$2876: $auto$alumacc.cc:485:replace_alu$14960
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2912: $auto$alumacc.cc:485:replace_alu$14963
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2913: $auto$alumacc.cc:485:replace_alu$14966
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2914: $auto$alumacc.cc:485:replace_alu$14969
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:706$1241: $auto$alumacc.cc:485:replace_alu$14972
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:708$1243: $auto$alumacc.cc:485:replace_alu$14975
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2817: $auto$alumacc.cc:485:replace_alu$14978
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2859: $auto$alumacc.cc:485:replace_alu$14981
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2794: $auto$alumacc.cc:485:replace_alu$14984
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2830: $auto$alumacc.cc:485:replace_alu$14987
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2685: $auto$alumacc.cc:485:replace_alu$14990
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2725: $auto$alumacc.cc:485:replace_alu$14993
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2735: $auto$alumacc.cc:485:replace_alu$14996
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2745: $auto$alumacc.cc:485:replace_alu$14999
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2755: $auto$alumacc.cc:485:replace_alu$15002
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1892: $auto$alumacc.cc:485:replace_alu$15005
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1892: $auto$alumacc.cc:485:replace_alu$15008
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1299: $auto$alumacc.cc:485:replace_alu$15011
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1356: $auto$alumacc.cc:485:replace_alu$15014
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1359: $auto$alumacc.cc:485:replace_alu$15017
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1368: $auto$alumacc.cc:485:replace_alu$15020
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1369: $auto$alumacc.cc:485:replace_alu$15023
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1370: $auto$alumacc.cc:485:replace_alu$15026
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1350: $auto$alumacc.cc:485:replace_alu$15029
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1355: $auto$alumacc.cc:485:replace_alu$15032
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1358: $auto$alumacc.cc:485:replace_alu$15035
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1360: $auto$alumacc.cc:485:replace_alu$15038
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1365: $auto$alumacc.cc:485:replace_alu$15041
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1372: $auto$alumacc.cc:485:replace_alu$15044
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1299: $auto$alumacc.cc:485:replace_alu$15047
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1356: $auto$alumacc.cc:485:replace_alu$15050
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1368: $auto$alumacc.cc:485:replace_alu$15053
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1369: $auto$alumacc.cc:485:replace_alu$15056
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1350: $auto$alumacc.cc:485:replace_alu$15059
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1355: $auto$alumacc.cc:485:replace_alu$15062
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1358: $auto$alumacc.cc:485:replace_alu$15065
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1360: $auto$alumacc.cc:485:replace_alu$15068
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1365: $auto$alumacc.cc:485:replace_alu$15071
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1372: $auto$alumacc.cc:485:replace_alu$15074
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1398: $auto$alumacc.cc:485:replace_alu$15077
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1399: $auto$alumacc.cc:485:replace_alu$15080
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1402: $auto$alumacc.cc:485:replace_alu$15083
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1408: $auto$alumacc.cc:485:replace_alu$15086
  created 67 $alu and 0 $macc cells.

27.21. Executing OPT pass (performing simple optimizations).

27.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~5 debug messages>

27.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:697$1238.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:697$1238.
Removed 2 multiplexer ports.
<suppressed ~276 debug messages>

27.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.6. Executing OPT_DFF pass (perform DFF optimizations).

27.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 3 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

27.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.21.9. Rerunning OPT passes. (Maybe there is more to do..)

27.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

27.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.13. Executing OPT_DFF pass (perform DFF optimizations).

27.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.21.16. Finished OPT passes. (There is nothing left to do.)

27.22. Executing MEMORY pass.

27.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

27.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

27.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing xosera_upd.xosera_main.video_gen.audio_mixer.audio_mem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.colormem_A.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.colormem_B.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.coppermem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.coppermem_2.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.pointermem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.tilemem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.tilemem_2.bram write port 0.

27.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

27.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\xosera_main.video_gen.audio_mixer.audio_mem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.colormem_A.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.colormem_B.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.coppermem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.coppermem_2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.pointermem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem_2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.

27.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 8 unused cells and 136 unused wires.
<suppressed ~9 debug messages>

27.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

27.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

27.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

27.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory xosera_upd.xosera_main.video_gen.audio_mixer.audio_mem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.colormem_A.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.colormem_B.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.coppermem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.coppermem_2.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.pointermem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem_2.bram via $__ICE40_RAM4K_
<suppressed ~500 debug messages>

27.25. Executing TECHMAP pass (map to technology primitives).

27.25.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

27.25.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

27.25.3. Continuing TECHMAP pass.
Using template $paramod$64b287bf341a4b95b999ae4f679280786509630f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$dd9f7a419b36c11e7c388a13668e8593696fe7e8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d16029c9605ea7ff2b75264b9952a17be19a1435\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$0e36673839ca56eda6aee3b955647243ab67c0e9\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4bcbb70d36954e190022d98c9ae0f322704834d8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ac06bc3bddde41d5ac8259bb3e55c8a450db33c5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$791dc15bfeaf7974300077024f1db726ff910ae5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$cbde3854b0892c6e6657af5e33e7b6b2664f0e73\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7fae7ee18d02c97c2c90e74d3b8e104ab77dfed5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7823027dbf684d40c5eedeea82cc0a317c1ee338\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$385303267beae408c8105c97b6bc1d50a76abbc6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ac334883a942b3b1461157364f08e545ab8ada8b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2a5ad45e3f583b7e38bfb8aa427ba8fe14c1c5c6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$78639ea7bb7cf9b1e2744ac67782652998b7d575\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$99c2c9b2053bf0dfb8e5aadf184bfc6d69abd75c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f1518d4d7097025f6b78989e07d29bcfc4c3b688\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c39fbfa0acd51d8ff465eba5e831db741c69d5f4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a6e47bf11e8361fa83214af8536dd85baffb046b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2f94456ac00d7d4a23d5e5c55cb3f1c8d2035f16\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$07a1870ddd4397d3638e3752193caa2fc4d42c59\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$656f59cd86febefed3318f77c00c3eca499209f7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$49f1953c0fb5ac9ea64485c3ad3032864691ede4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5033c517a62dc56e1b4c07034a063f395bafa2ff\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$10cbee2adda453ce84ed3c4d48814dafb2dc27ef\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4690935475dbe4decab8fd9f154336a6b9b5381d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$14431aaf1b88526124a2ad82ae64048684afda24\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$fe2bb4f247de808b95b6162d3a69a78aa4e75ea5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$211c208b9ba178485375cc17868fa085bec5854c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$591e52a0616e92d5ba884cbc382930f629d7d04b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$67a1f1f711735bf68a07fc2f6d3d950b0cd08a01\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~672 debug messages>

27.26. Executing ICE40_BRAMINIT pass.

27.27. Executing OPT pass (performing simple optimizations).

27.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~396 debug messages>

27.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

27.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1625:generate_mux$15246 ($dffe) from module xosera_upd.
Adding EN signal on $auto$ff.cc:266:slice$14224 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9820_Y [0], Q = \xosera_main.reg_interface.reg_timer_frac [0]).

27.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 20 unused cells and 616 unused wires.
<suppressed ~21 debug messages>

27.27.5. Rerunning OPT passes. (Removed registers in this run.)

27.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

27.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.27.8. Executing OPT_DFF pass (perform DFF optimizations).

27.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

27.27.10. Finished fast OPT passes.

27.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

27.29. Executing OPT pass (performing simple optimizations).

27.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~218 debug messages>

27.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$13633: { $auto$rtlil.cc:2412:Not$14838 $auto$rtlil.cc:2415:ReduceAnd$14834 \xosera_main.video_gen.video_timing.end_of_line \reset }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\blitter.$procmux$12044:
      Old ports: A=3'010, B={ 2'00 \xosera_main.blitter.xreg_blit_queued }, Y=$flatten\xosera_main.\blitter.$6\blit_state_next[2:0]
      New ports: A=2'10, B={ 1'0 \xosera_main.blitter.xreg_blit_queued }, Y=$flatten\xosera_main.\blitter.$6\blit_state_next[2:0] [1:0]
      New connections: $flatten\xosera_main.\blitter.$6\blit_state_next[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\blitter.$procmux$12057:
      Old ports: A=3'011, B=3'100, Y=$flatten\xosera_main.\blitter.$3\blit_state_next[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [2] $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0] }
      New connections: $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [1] = $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0]
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$11913: \xosera_main.copper.cop_ex_state [2]
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\reg_interface.$procmux$9648:
      Old ports: A={ \xosera_main.reg_interface.reg_xdata_even \xosera_main.reg_interface.bus.bytedata_o }, B={ \xosera_main.reg_interface.reg_data_even \xosera_main.reg_interface.bus.bytedata_o }, Y=$flatten\xosera_main.\reg_interface.$procmux$9648_Y
      New ports: A=\xosera_main.reg_interface.reg_xdata_even, B=\xosera_main.reg_interface.reg_data_even, Y=$flatten\xosera_main.\reg_interface.$procmux$9648_Y [15:8]
      New connections: $flatten\xosera_main.\reg_interface.$procmux$9648_Y [7:0] = \xosera_main.reg_interface.bus.bytedata_o
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8102:
      Old ports: A=16'0000000000000000, B={ \xosera_main.video_gen.vid_colorswap 7'0000000 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 30'000000000000000000000000000000 \xosera_main.video_gen.audio_enable 6'000000 \xosera_main.video_gen.video_timing.v_count 6'000000 \xosera_main.video_gen.vid_left 6'000000 \xosera_main.video_gen.vid_right }, Y=\xosera_main.video_gen.rd_vid_regs
      New ports: A=11'00000000000, B={ \xosera_main.video_gen.vid_colorswap 2'00 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 20'00000000000000000000 \xosera_main.video_gen.audio_enable 1'0 \xosera_main.video_gen.video_timing.v_count 1'0 \xosera_main.video_gen.vid_left 1'0 \xosera_main.video_gen.vid_right }, Y={ \xosera_main.video_gen.rd_vid_regs [15] \xosera_main.video_gen.rd_vid_regs [9:0] }
      New connections: \xosera_main.video_gen.rd_vid_regs [14:10] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490:
      Old ports: A=8'10001010, B=8'10001110, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y [2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y [7:3] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y [1:0] } = 7'1000110
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513:
      Old ports: A={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'10 }, B={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'11 }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513_Y [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10513_Y [7:1] = { 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 1'1 }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10542:
      Old ports: A=2'10, B=2'11, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10542_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10542_Y [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10542_Y [1] = 1'1
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10597: \xosera_main.video_gen.audio_mixer.fetch_st [5]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10608: \xosera_main.video_gen.audio_mixer.fetch_st [5]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7792: { \xosera_main.video_gen.video_pf_a.pf_fetch [12] \xosera_main.video_gen.video_pf_a.pf_fetch [8] \xosera_main.video_gen.video_pf_a.pf_fetch [15] \xosera_main.video_gen.video_pf_a.pf_fetch [1] }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7824:
      Old ports: A=$flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0], B={ $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] }, Y=\xosera_main.video_gen.video_pf_a.pf_addr_next
      New connections: \xosera_main.video_gen.video_pf_a.pf_addr_next = $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7792: { \xosera_main.video_gen.video_pf_b.pf_fetch [12] \xosera_main.video_gen.video_pf_b.pf_fetch [8] \xosera_main.video_gen.video_pf_b.pf_fetch [15] \xosera_main.video_gen.video_pf_b.pf_fetch [1] }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7824:
      Old ports: A=$flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0], B={ $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] }, Y=\xosera_main.video_gen.video_pf_b.pf_addr_next
      New connections: \xosera_main.video_gen.video_pf_b.pf_addr_next = $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0]
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$6792:
      Old ports: A=10'0111011111, B=30'011110010101111011011000000100, Y=\xosera_main.video_gen.video_timing.v_count_match_value
      New ports: A=5'00111, B=15'010010110110000, Y={ \xosera_main.video_gen.video_timing.v_count_match_value [9] \xosera_main.video_gen.video_timing.v_count_match_value [5] \xosera_main.video_gen.video_timing.v_count_match_value [3] \xosera_main.video_gen.video_timing.v_count_match_value [1:0] }
      New connections: { \xosera_main.video_gen.video_timing.v_count_match_value [8:6] \xosera_main.video_gen.video_timing.v_count_match_value [4] \xosera_main.video_gen.video_timing.v_count_match_value [2] } = { \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [1] 1'1 }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$6797:
      Old ports: A=11'00000001111, B=33'000011111110001110111110000111111, Y=\xosera_main.video_gen.video_timing.h_count_match_value
      New ports: A=5'00000, B=15'001110111010011, Y={ \xosera_main.video_gen.video_timing.h_count_match_value [10] \xosera_main.video_gen.video_timing.h_count_match_value [7:4] }
      New connections: { \xosera_main.video_gen.video_timing.h_count_match_value [9:8] \xosera_main.video_gen.video_timing.h_count_match_value [3:0] } = 6'001111
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493:
      Old ports: A=8'10000110, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y
      New ports: A=2'01, B={ 1'1 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10490_Y [2] }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y [3:2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y [7:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y [1:0] } = 6'100010
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496:
      Old ports: A=8'10000010, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y
      New ports: A=2'00, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10493_Y [3:2], Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y [3:2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y [7:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y [1:0] } = 6'100010
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480:
      Old ports: A=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y, B={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 6'110000 \xosera_main.video_gen.audio_mixer.fetch_chan 6'100000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'11 }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y
      New ports: A={ 1'1 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10496_Y [3:2] 1'0 }, B={ 1'1 \xosera_main.video_gen.audio_mixer.fetch_chan 2'10 \xosera_main.video_gen.audio_mixer.fetch_chan 2'00 \xosera_main.video_gen.audio_mixer.fetch_chan 1'1 }, Y={ $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y [7] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y [3:2] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y [0] }
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y [6:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$10480_Y [1] } = 4'0001
  Optimizing cells in module \xosera_upd.
Performed a total of 21 changes.

27.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

27.29.6. Executing OPT_DFF pass (perform DFF optimizations).

27.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

27.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.9. Rerunning OPT passes. (Maybe there is more to do..)

27.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~219 debug messages>

27.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12701 ($dff) from module xosera_upd (D = \xosera_main.video_gen.rd_pf_regs [14:10], Q = \xosera_main.video_gen.vgen_reg_data_o [14:10], rval = 5'00000).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$13831 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$13831 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$13831 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$13845 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$13845 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$13845 ($sdffe) from module xosera_upd.

27.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.16. Rerunning OPT passes. (Maybe there is more to do..)

27.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

27.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9916:
      Old ports: A={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] 3'000 \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, B={ 4'0000 \xosera_main.video_gen.audio_mixer.audio_reg_addr }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0]
      New ports: A={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, B={ 1'0 \xosera_main.video_gen.audio_mixer.audio_reg_addr }, Y={ $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [7] $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [3:0] }
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [6:4] = 3'000
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$9940:
      Old ports: A=$flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0], B={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] 3'000 \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, Y=\xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i
      New ports: A={ $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [7] $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [3:0] }, B={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, Y={ \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [7] \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [3:0] }
      New connections: \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [6:4] = 3'000
  Optimizing cells in module \xosera_upd.
Performed a total of 2 changes.

27.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.20. Executing OPT_DFF pass (perform DFF optimizations).

27.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.23. Rerunning OPT passes. (Maybe there is more to do..)

27.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

27.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.27. Executing OPT_DFF pass (perform DFF optimizations).

27.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.30. Finished OPT passes. (There is nothing left to do.)

27.30. Executing ICE40_WRAPCARRY pass (wrap carries).

27.31. Executing TECHMAP pass (map to technology primitives).

27.31.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.31.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

27.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$5e422c97d4648c7864402691d7b06fc43e6ffb33\_80_ice40_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using template $paramod$fe63a09abdaed27e2703a4cb3106175703dda8e5\_90_pmux for cells of type $pmux.
Using template $paramod$8b65769bb48f093414f0cea8469f78898006d9b3\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$422534131b484b3ce454830efb0dcefa7a9dbc4a\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d3e499519851dde9078ab579ebdae65be5ccdc33\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$5404fad1a86b446f39b010a8ce9b5ebc058574c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_80_ice40_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:e3deff2387ba7d7a36ee2c4c0666f8450e7bbb0f$paramod$3d9cd99e1c696b573ab97c0d77b8ae375f4c173b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:39fc73aef2a56f69fd3fe0e4d49dc7e9d2071d1a$paramod$bb622f35c458cf57dcd3caf5eb42ec9fe2813e8b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a6407745a4b939fc01b3599f611fd1c90656484\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef274a4ad1e446c08416d1cf6cb5ab03146d407\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx'.

27.31.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$25447.
    dead port 2/2 on $mux $procmux$25441.
    dead port 2/2 on $mux $procmux$25435.
    dead port 2/2 on $mux $procmux$25429.
    dead port 2/2 on $mux $procmux$25423.
    dead port 2/2 on $mux $procmux$25417.
    dead port 2/2 on $mux $procmux$25411.
Removed 7 multiplexer ports.
<suppressed ~2854 debug messages>

27.31.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx.
<suppressed ~27 debug messages>
Removed 0 unused cells and 12 unused wires.
Using template $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx'.

27.31.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$25593.
    dead port 2/2 on $mux $procmux$25587.
    dead port 2/2 on $mux $procmux$25581.
Removed 3 multiplexer ports.
<suppressed ~235 debug messages>

27.31.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx.
<suppressed ~30 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ice40_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1638 debug messages>

27.32. Executing OPT pass (performing simple optimizations).

27.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~6697 debug messages>

27.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~3060 debug messages>
Removed a total of 1020 cells.

27.32.3. Executing OPT_DFF pass (perform DFF optimizations).

27.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 997 unused cells and 4233 unused wires.
<suppressed ~999 debug messages>

27.32.5. Finished fast OPT passes.

27.33. Executing ICE40_OPT pass (performing simple optimizations).

27.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14841.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14841.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14854.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14854.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14867.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14841.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14874.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14854.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14881.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14881.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14918.slice[0].carry: CO=\xosera_main.blitter.blit_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14927.slice[0].carry: CO=\xosera_main.blitter.blit_lines [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14930.slice[0].carry: CO=\xosera_main.blitter.blit_words [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14930.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$14930.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14933.slice[0].carry: CO=\xosera_main.blitter.blit_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14936.slice[0].carry: CO=\xosera_main.copper.cop_PC [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14939.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$14939.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14942.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14945.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14948.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14951.slice[0].carry: CO=\xosera_main.reg_interface.reg_wr_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14957.slice[0].carry: CO=\xosera_main.reg_interface.reg_rd_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14960.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_countdown [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14963.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14966.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14969.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14972.slice[0].carry: CO=\xosera_main.video_gen.pointer_h_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14975.slice[0].carry: CO=\xosera_main.video_gen.pointer_v_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14978.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14981.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.mix_chan [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$14987.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14990.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14990.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$14990.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14993.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14996.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14999.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15002.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15005.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15008.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15011.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15014.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15017.slice[0].carry: CO=\xosera_main.video_gen.vid_right [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15017.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15023.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15026.slice[0].carry: CO=\xosera_main.video_gen.vid_left [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15026.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15029.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_h_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15038.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_v_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15047.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15050.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15056.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15059.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_h_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15068.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_v_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15077.slice[0].carry: CO=\xosera_main.video_gen.video_timing.h_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15080.slice[0].carry: CO=\xosera_main.video_gen.video_timing.v_count [0]

27.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~58 debug messages>

27.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~426 debug messages>
Removed a total of 142 cells.

27.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$22277 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7812.Y_B, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22276 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7804.Y_B, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$20002 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11755.Y_B, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19990 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$11783.Y_B, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17545 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8088.Y_B [14], Q = \xosera_main.video_gen.vgen_reg_data_o [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17544 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8088.Y_B [13], Q = \xosera_main.video_gen.vgen_reg_data_o [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17543 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8088.Y_B [12], Q = \xosera_main.video_gen.vgen_reg_data_o [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17542 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8088.Y_B [11], Q = \xosera_main.video_gen.vgen_reg_data_o [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17541 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8088.Y_B [10], Q = \xosera_main.video_gen.vgen_reg_data_o [10], rval = 1'0).

27.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 14 unused cells and 83 unused wires.
<suppressed ~17 debug messages>

27.33.6. Rerunning OPT passes. (Removed registers in this run.)

27.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14984.BB [0]

27.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~78 debug messages>

27.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

27.33.10. Executing OPT_DFF pass (perform DFF optimizations).

27.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

27.33.12. Rerunning OPT passes. (Removed registers in this run.)

27.33.13. Running ICE40 specific optimizations.

27.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.33.16. Executing OPT_DFF pass (perform DFF optimizations).

27.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.33.18. Finished OPT passes. (There is nothing left to do.)

27.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

27.35. Executing TECHMAP pass (map to technology primitives).

27.35.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~2369 debug messages>

27.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14918.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14927.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14930.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14930.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14933.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14936.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14939.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14942.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14945.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14948.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14951.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14957.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14960.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14963.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14966.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14969.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14972.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14975.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14978.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14981.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14984.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14987.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14990.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14990.slice[15].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14993.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14996.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$14999.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15002.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15005.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15008.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15011.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15014.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15017.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15017.slice[9].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15023.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15026.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15026.slice[9].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15029.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15038.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15047.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15050.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15056.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15059.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15068.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15077.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15080.slice[0].carry ($lut).

27.38. Executing ICE40_OPT pass (performing simple optimizations).

27.38.1. Running ICE40 specific optimizations.

27.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~1401 debug messages>

27.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~6141 debug messages>
Removed a total of 2047 cells.

27.38.4. Executing OPT_DFF pass (perform DFF optimizations).

27.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 15416 unused wires.
<suppressed ~1 debug messages>

27.38.6. Rerunning OPT passes. (Removed registers in this run.)

27.38.7. Running ICE40 specific optimizations.

27.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~48 debug messages>

27.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

27.38.10. Executing OPT_DFF pass (perform DFF optimizations).

27.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.38.12. Rerunning OPT passes. (Removed registers in this run.)

27.38.13. Running ICE40 specific optimizations.

27.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.38.16. Executing OPT_DFF pass (perform DFF optimizations).

27.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.38.18. Finished OPT passes. (There is nothing left to do.)

27.39. Executing TECHMAP pass (map to technology primitives).

27.39.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

27.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

27.40. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

27.41. Executing ABC9 pass.

27.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module xosera_upd.
Found 0 SCCs.

27.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.5. Executing PROC pass (convert processes to netlists).

27.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

27.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

27.41.5.4. Executing PROC_INIT pass (extract init attributes).

27.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

27.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

27.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

27.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

27.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

27.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.41.5.12. Executing OPT_EXPR pass (perform const folding).

27.41.6. Executing TECHMAP pass (map to technology primitives).

27.41.6.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.41.6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~177 debug messages>

27.41.7. Executing OPT pass (performing simple optimizations).

27.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFE.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

27.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

27.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 19 unused wires.
<suppressed ~6 debug messages>

27.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.9. Rerunning OPT passes. (Maybe there is more to do..)

27.41.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFE.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

27.41.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.13. Executing OPT_DFF pass (perform DFF optimizations).

27.41.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

27.41.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.16. Finished OPT passes. (There is nothing left to do.)

27.41.8. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.9. Executing SUBMOD pass (moving cells to submodules as requested).

27.41.9.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

27.41.9.2. Continuing SUBMOD pass.
Creating submodule $abc9_flop (\SB_DFF_$abc9_flop) of module \SB_DFF.
  signal \D: input \D
  signal \Q: input \Q
  signal \C: input \C
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45820: output \n1
  cell $specify$1520 ($specify3)
  cell $specify$1519 ($specrule)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45821 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFE_$abc9_flop) of module \SB_DFFE.
  signal $0\Q[0:0]: internal
  signal \C: input \C
  signal \Q: input \Q
  signal \E: input \E
  signal \D: input \D
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45822: output \n1
  cell $specify$1523 ($specify3)
  cell $specify$1522 ($specrule)
  cell $specify$1521 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$45817 ($_MUX_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45823 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESR_$abc9_flop) of module \SB_DFFESR.
  signal $procmux$6533_Y: internal
  signal \C: input \C
  signal \D: input \D
  signal \E: input \E
  signal \Q: input \Q
  signal \R: input \R
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$1706_Y: internal
  signal $0\Q[0:0]: internal
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:646$1704_Y: internal
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$1705_Y: internal
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45824: output \n1
  cell $specify$1544 ($specify3)
  cell $specify$1543 ($specify3)
  cell $specify$1542 ($specrule)
  cell $specify$1541 ($specrule)
  cell $specify$1540 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$45812 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$45811 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$45815 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$45813 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$45814 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45825 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESS_$abc9_flop) of module \SB_DFFESS.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$1714_Y: internal
  signal \E: input \E
  signal \D: input \D
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:787$1713_Y: internal
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$1715_Y: internal
  signal $0\Q[0:0]: internal
  signal $procmux$6526_Y: internal
  signal \C: input \C
  signal \S: input \S
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45826: output \n1
  signal \Q: input \Q
  cell $specify$1554 ($specify3)
  cell $specify$1553 ($specify3)
  cell $specify$1552 ($specrule)
  cell $specify$1551 ($specrule)
  cell $specify$1550 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$45806 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$45805 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$45809 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$45807 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$45808 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45827 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSR_$abc9_flop) of module \SB_DFFSR.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:394$1692_Y: internal
  signal \C: input \C
  signal $0\Q[0:0]: internal
  signal \Q: input \Q
  signal \D: input \D
  signal \R: input \R
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45828: output \n1
  cell $specify$1527 ($specify3)
  cell $specify$1526 ($specify3)
  cell $specify$1525 ($specrule)
  cell $specify$1524 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$45802 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$45803 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45829 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSS_$abc9_flop) of module \SB_DFFSS.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:515$1698_Y: internal
  signal \C: input \C
  signal $auto$abc9_ops.cc:506:prep_dff_submod$45830: output \n1
  signal $0\Q[0:0]: internal
  signal \S: input \S
  signal \D: input \D
  signal \Q: input \Q
  cell $specify$1535 ($specify3)
  cell $specify$1534 ($specify3)
  cell $specify$1533 ($specrule)
  cell $specify$1532 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$45799 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$45800 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$45831 ($_MUX_)

27.41.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFSS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFSR_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESR_$abc9_flop..
Finding unused cells or wires in module \SB_DFFE_$abc9_flop..
Finding unused cells or wires in module \SB_DFF_$abc9_flop..
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 15 unused wires.
<suppressed ~5 debug messages>
Renaming cell SB_DFF_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFF.
Renaming cell SB_DFFE_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFE.
Renaming cell SB_DFFESR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESR.
Renaming cell SB_DFFESS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESS.
Renaming cell SB_DFFSR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSR.
Renaming cell SB_DFFSS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSS.

27.41.10. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.11. Executing TECHMAP pass (map to technology primitives).

27.41.11.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_x_'.
Successfully finished Verilog frontend.

27.41.11.2. Continuing TECHMAP pass.
Using template SB_DFF for cells of type SB_DFF.
Using template SB_DFFSR for cells of type SB_DFFSR.
Using template SB_DFFESR for cells of type SB_DFFESR.
Using template SB_DFFSS for cells of type SB_DFFSS.
Using template SB_DFFE for cells of type SB_DFFE.
Using template SB_DFFESS for cells of type SB_DFFESS.
No more expansions possible.
<suppressed ~2357 debug messages>

27.41.12. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

27.41.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1886 debug messages>

27.41.14. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~15 debug messages>

27.41.16. Executing TECHMAP pass (map to technology primitives).

27.41.16.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.41.16.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template SB_DFFE_$abc9_flop for cells of type SB_DFFE_$abc9_flop.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~198 debug messages>

27.41.17. Executing OPT pass (performing simple optimizations).

27.41.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~10 debug messages>

27.41.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~60 debug messages>
Removed a total of 25 cells.

27.41.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.41.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.41.17.6. Executing OPT_DFF pass (perform DFF optimizations).

27.41.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 71 unused wires.
<suppressed ~7 debug messages>

27.41.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.41.17.9. Rerunning OPT passes. (Maybe there is more to do..)

27.41.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.41.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.41.17.13. Executing OPT_DFF pass (perform DFF optimizations).

27.41.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.41.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.41.17.16. Finished OPT passes. (There is nothing left to do.)

27.41.18. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 14 cells with 92 new cells, skipped 29 cells.
  replaced 2 cell types:
       2 $_OR_
      12 $_MUX_
  not replaced 5 cell types:
       8 $specify2
      10 $specify3
       5 $specrule
       2 $_NOT_
       4 $_AND_

27.41.19. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 5086 cells with 30210 new cells, skipped 9451 cells.
  replaced 5 cell types:
    1783 $_OR_
     238 $_XOR_
       7 $_ANDNOT_
       2 $_ORNOT_
    3056 $_MUX_
  not replaced 56 cell types:
     532 $_NOT_
    1721 $_AND_
    2347 $_DFF_P_
       1 SB_PLL40_CORE
      24 SB_IO
       1 SB_WARMBOOT
       8 SB_MAC16
     552 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       4 SB_SPRAM256KA
     110 SB_DFF_$abc9_flop
    1779 SB_DFFESR_$abc9_flop
      32 SB_DFFE_$abc9_flop
       1 $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K
       1 $paramod$a54c9e514cf6f8b35480a339023deeabae0209e0\SB_RAM40_4K
       1 $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K
     480 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001000000101
       1 SB_DFFESS_$abc9_flop
     416 SB_DFFSR_$abc9_flop
       9 SB_DFFSS_$abc9_flop
       1 $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K
       1 $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K
       1 $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K
       1 $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K
       1 $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K
       1 $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K
       1 $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K
       1 $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K
       1 $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K
       1 $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K
       1 $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K
       1 $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K
       1 $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K
       1 $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K
       1 $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K
       1 $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K
       1 $paramod$af7149984bda8285253ffbf2d89f01840cf881fb\SB_RAM40_4K
       1 $paramod$dbe6754c785162a1eb7b79378eb741bf48a2e912\SB_RAM40_4K
       1 $paramod$f30257fc1b8e36060e17b204fee8214e16ce3821\SB_RAM40_4K
       1 $paramod$509582e86d6b2f53747795bc9a446c2136118c99\SB_RAM40_4K
       1 $paramod$10103af9992bcc76ceb9c15377c3f4efda09ba71\SB_RAM40_4K
       1 $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K
       1 $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K
       1 $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K
      56 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001100
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010001111
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100100001
      30 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011111100
     480 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100110001
     330 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110101000
      30 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010111001
      60 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000111110111
       1 $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K
       1 $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K
     330 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110000000
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110010100
       1 $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K

27.41.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.19.3. Executing XAIGER backend.
<suppressed ~5249 debug messages>
Extracted 13395 AND gates and 42227 wires from module `xosera_upd' to a netlist network with 361 inputs and 2106 outputs.

27.41.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

27.41.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2347(1)  and =   12733  lev =   20 (1.35)  mem = 0.58 MB  box = 2436  bb = 1884
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &scorr 
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2347(1)  and =   14776  lev =   13 (1.16)  mem = 0.60 MB  ch = 1740  box = 2435  bb = 1884
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   14776.  Ch =  1711.  Total mem =    5.90 MB. Peak cut mem =    0.11 MB.
ABC: P:  Del = 12513.00.  Ar =    4240.0.  Edge =    14851.  Cut =    74808.  T =     0.01 sec
ABC: P:  Del = 12513.00.  Ar =    4004.0.  Edge =    14498.  Cut =    72275.  T =     0.01 sec
ABC: P:  Del = 12459.00.  Ar =    3573.0.  Edge =    12422.  Cut =    77138.  T =     0.01 sec
ABC: F:  Del = 12235.00.  Ar =    3446.0.  Edge =    12191.  Cut =    70289.  T =     0.01 sec
ABC: A:  Del = 12235.00.  Ar =    3409.0.  Edge =    11587.  Cut =    67981.  T =     0.01 sec
ABC: A:  Del = 12235.00.  Ar =    3406.0.  Edge =    11581.  Cut =    68889.  T =     0.01 sec
ABC: Total time =     0.05 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2347(1)  and =   10414  lev =   14 (1.14)  mem = 0.55 MB  box = 2431  bb = 1884
ABC: Mapping (K=4)  :  lut =   3362  edge =   11263  lev =    6 (0.67)  levB =   20  mem = 0.22 MB
ABC: LUT = 3362 : 2=310 9.2 %  3=1565 46.5 %  4=1487 44.2 %  Ave = 3.35
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.14 seconds, total: 1.14 seconds

27.41.19.6. Executing AIGER frontend.
<suppressed ~4951 debug messages>
Removed 15294 unused cells and 43488 unused wires.

27.41.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3464
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      547
ABC RESULTS:   \SB_DFF_$abc9_flop cells:      110
ABC RESULTS:   \SB_DFFESR_$abc9_flop cells:     1779
ABC RESULTS:   \SB_DFFE_$abc9_flop cells:       32
ABC RESULTS:   \SB_DFFESS_$abc9_flop cells:        1
ABC RESULTS:   \SB_DFFSR_$abc9_flop cells:      416
ABC RESULTS:   \SB_DFFSS_$abc9_flop cells:        9
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:     1941
Removing temp directory.

27.41.20. Executing TECHMAP pass (map to technology primitives).

27.41.20.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

27.41.20.2. Continuing TECHMAP pass.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K for cells of type $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K.
Using template $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K for cells of type $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K.
Using template $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K for cells of type $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K.
Using template SB_DFFE_$abc9_flop for cells of type SB_DFFE_$abc9_flop.
Using template $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K for cells of type $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K for cells of type $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K.
Using template $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K for cells of type $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K.
Using template $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K for cells of type $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K.
Using template $paramod$10103af9992bcc76ceb9c15377c3f4efda09ba71\SB_RAM40_4K for cells of type $paramod$10103af9992bcc76ceb9c15377c3f4efda09ba71\SB_RAM40_4K.
Using template $paramod$509582e86d6b2f53747795bc9a446c2136118c99\SB_RAM40_4K for cells of type $paramod$509582e86d6b2f53747795bc9a446c2136118c99\SB_RAM40_4K.
Using template $paramod$f30257fc1b8e36060e17b204fee8214e16ce3821\SB_RAM40_4K for cells of type $paramod$f30257fc1b8e36060e17b204fee8214e16ce3821\SB_RAM40_4K.
Using template $paramod$a54c9e514cf6f8b35480a339023deeabae0209e0\SB_RAM40_4K for cells of type $paramod$a54c9e514cf6f8b35480a339023deeabae0209e0\SB_RAM40_4K.
Using template $paramod$dbe6754c785162a1eb7b79378eb741bf48a2e912\SB_RAM40_4K for cells of type $paramod$dbe6754c785162a1eb7b79378eb741bf48a2e912\SB_RAM40_4K.
Using template $paramod$af7149984bda8285253ffbf2d89f01840cf881fb\SB_RAM40_4K for cells of type $paramod$af7149984bda8285253ffbf2d89f01840cf881fb\SB_RAM40_4K.
Using template $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K for cells of type $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K.
Using template $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K for cells of type $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K.
Using template $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K for cells of type $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K.
Using template $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K for cells of type $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K.
Using template $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K for cells of type $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K.
Using template $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K for cells of type $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K.
Using template $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K for cells of type $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K.
Using template $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K for cells of type $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K.
Using template $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K for cells of type $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K.
Using template $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K for cells of type $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K.
Using template $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K for cells of type $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K.
Using template $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K for cells of type $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K.
Using template $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K for cells of type $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K.
Using template $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K for cells of type $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K.
Using template $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K for cells of type $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K.
Using template $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K for cells of type $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K.
Using template $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K for cells of type $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K.
No more expansions possible.
<suppressed ~2966 debug messages>

27.42. Executing ICE40_WRAPCARRY pass (wrap carries).

27.43. Executing TECHMAP pass (map to technology primitives).

27.43.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 922 unused cells and 73299 unused wires.

27.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3949
  1-LUT              102
  2-LUT              345
  3-LUT             2010
  4-LUT             1492
  with \SB_CARRY    (#0)  434
  with \SB_CARRY    (#1)  435

Eliminating LUTs.
Number of LUTs:     3949
  1-LUT              102
  2-LUT              345
  3-LUT             2010
  4-LUT             1492
  with \SB_CARRY    (#0)  434
  with \SB_CARRY    (#1)  435

Combining LUTs.
Number of LUTs:     3854
  1-LUT              102
  2-LUT              290
  3-LUT             1881
  4-LUT             1581
  with \SB_CARRY    (#0)  434
  with \SB_CARRY    (#1)  435

Eliminated 0 LUTs.
Combined 95 LUTs.
<suppressed ~22437 debug messages>

27.45. Executing TECHMAP pass (map to technology primitives).

27.45.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

27.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$09e47bac4a372b3f1872607fbb89d1f53789de83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f8841aaedaa1d40a5d4400eaa8d65bccac0b5c8a\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$78b4324556f6321a85bd440441a5392f271ea218\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$e7a90351bef2453943e3a44fd59d48e9e04bb087\$lut for cells of type $lut.
Using template $paramod$f6230b108a711c46d2958aaba00ff442c9575431\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$3357e04690749b6c89de0fcd28f53cd216bd2047\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$d4016dbc07d92f4737de285cbb22ec723fd89319\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$800ad51c173ef1531dc8c2197ac409be85e8cb0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$183ec76ed3429a430a8be24b57f3de734985f568\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod$00b8dd8b73561ad6988b03b6600fc178778f4822\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$570113695648a876f1d14b5b044ab59dd20373c0\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$aca0db839ec4764246faacf96081081e36b00652\$lut for cells of type $lut.
Using template $paramod$a99230f449197fc0d2529c8d0e23227a0a50e0e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$181733d3e31dcdcea8c52d0a4fc252b3aa453564\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$046677a75b0582b9c306f74453325906cb0a2362\$lut for cells of type $lut.
Using template $paramod$3118635c8a72b78800e35940baeda8d77794ae88\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$ea8e761894cb487307fb4437dc9ab7fd6aa798db\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$479dcfd7608e5ced82751b0b0cabb1928370abf8\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$3427de03640437352391c1e3a751e193e8ef5801\$lut for cells of type $lut.
Using template $paramod$3f637c02303336c739c6748a9995a6f66f7ecea8\$lut for cells of type $lut.
Using template $paramod$79364b9974cfc81fb54c164d10340bf9c7bccd7f\$lut for cells of type $lut.
Using template $paramod$eec195054a78d1ea75a9d59c16f66aed583c2317\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$8d4dca6bc36a65d2ee7494eb92ddcfe041bd1f13\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$2220b73b6ddcf12e26857a54add8fe4996179457\$lut for cells of type $lut.
Using template $paramod$e0769858e70b3c089cdb2e8f66354ce222496611\$lut for cells of type $lut.
Using template $paramod$ad95e8550c09d5c30841bd39e97bc03e1669e522\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$92f43dd964549707f4160146742cade1cdec4ac2\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$2fb6e808b2dbff272d8b6d88aebd8681977149c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$dac141b6a6f6beff5c4d7006b7c76beb7145f29b\$lut for cells of type $lut.
Using template $paramod$4bf75d94451e7dc616a4e4a05bc9676d25109fd1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$dbbe0ea5aadf61e5da6ebbf1f47442d5facdca4e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$7f7628783c4bce0004ad33a8b19eb7a98c9598af\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$34357bf1a654fb7b00746829d087510eed317ef9\$lut for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$949912d41b6703327b37a3cbe8a7a7bc923219b7\$lut for cells of type $lut.
Using template $paramod$6230360d3448cb863f2f259c28a1234ced7c698b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$4e09fb85ad5980549134c5674f63e37de31e60bc\$lut for cells of type $lut.
Using template $paramod$97ce7753e090302c27b209ff00f4bc120fc0d2df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$d017bb1379dfae5c49537b3fbd1cdc27d426859f\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$eff2fb650689ee612e284598807b6d9d9dbfb192\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$21f957a7073b1ba634cad0df400394ca323de2fc\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$7dd957bcb524f63e4c137fad04ce61b3c24911af\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$91a586f0de506e445d0fc9a3f77286c7a938487f\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$449d02d5b7b3745f7d49b45f23eba3c9f4eb52ba\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$dc8eb389b2fc3ec6a78d93ff9b548b7fd27b6950\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$18c516c6782c4e206d47edaaacaa5becd5ddee70\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$3c6116e3fb061a7786568952b74036721072aa31\$lut for cells of type $lut.
Using template $paramod$305d6d6038d5f5a4de21740144c1e420279136dd\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod$d50c45f171f91e8a1ab05cfc9389403110a01e5a\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod$719ca9428a13c6a38085928bd8eee2e28bfccc15\$lut for cells of type $lut.
Using template $paramod$580d0eb68959e8fd1f3cbc1040e302a5edaaccba\$lut for cells of type $lut.
Using template $paramod$80dbdecde229d6096e7253095284e3e6334b1313\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$d2e6b54c89dd4589dbda0c8ae00aff45c46acc75\$lut for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$ccbc3c58b8c38024626b0615927c31e9440fa0c9\$lut for cells of type $lut.
Using template $paramod$d9fcef4e38d5e6ab253dab27adecbf30236fff9e\$lut for cells of type $lut.
Using template $paramod$11f892f7697195a9ff54aea2fd70d79ff09abf39\$lut for cells of type $lut.
Using template $paramod$d6f5327dd423186f7485fbf8872a4d824506a4e9\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$f32f5870e077b282d01cea7008da51b9ce3bfb87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$3d98cbd933baee327b5d76a0c6e6cddc5563d2bd\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$fa874836ac64420bb7d9c67e99a0912e16a50ef2\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$b45bd408e022071431e9cdef9f4acc7dde296829\$lut for cells of type $lut.
Using template $paramod$504d627b7f107c5f6e5c95ac43c2135d313086e7\$lut for cells of type $lut.
Using template $paramod$9a79c3432028e5f1d7c480c0b9d7b4837eb2bc95\$lut for cells of type $lut.
Using template $paramod$e37124eeeb759d8af38524ec4a9a7231d98d8669\$lut for cells of type $lut.
Using template $paramod$4e2e554b788904ca3a8e493b0e6e671a88124fb6\$lut for cells of type $lut.
Using template $paramod$23da582b86241546eace0c8bedadb42614eea4c1\$lut for cells of type $lut.
Using template $paramod$1f3b67373a23476b64a6ed61bde9dbe9df1086de\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$480edbd0c91d544c7516241d791f74d3ca8d489a\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$648d5b3c4c08a2b5e6752f60f9134dd7da5b02b9\$lut for cells of type $lut.
Using template $paramod$9180657acf0913fe438a4942d663b388f6502b32\$lut for cells of type $lut.
Using template $paramod$e30ac252eb12bb6ed7e78744540f67bb5616de4d\$lut for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$150b198f7b6a79bb68022b4897e0b9e764b4ab9c\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod$085ac6daadd555b0f8cf8f603c7849f876be6cbc\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$06f89e40f6d85491e766ffb7091b68e6ea3574f8\$lut for cells of type $lut.
Using template $paramod$1b69a9c88a56fac46d0f29f32d46c63d65c16050\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$d3ef1e4c51780d0a5425e32110ea022c31c1404f\$lut for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$62eacf51cbe76df4ce1f7d62eab2298b9e351f6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$39d55568ad0170e8760c856fa76db371d212e657\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$b19c924e82e74e12bbbdaf9e71fc6291c87db11e\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$7bb8bcb6df1814f0f27b8e3b9d986798af16e5f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$4c8de682f2508054a5f7f13444038e3331866a9d\$lut for cells of type $lut.
Using template $paramod$8da769980acf217c1853bc70dc457359aaba97cd\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000010 for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$8cb3afb490aec3481fadf24474d4cdc53ec8fb65\$lut for cells of type $lut.
Using template $paramod$3309aa1f9903a48ab4cbd893c2ef51c30765ec75\$lut for cells of type $lut.
Using template $paramod$8895cd7184760b01c5b1e5cb707456aff215eb73\$lut for cells of type $lut.
Using template $paramod$15ab5c60c875d49b42e4fd905001d6b2b46ccfee\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$35462ab2376f8c4eec38224ec99c51ad755c2f33\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$d0f38a65bef8d9a879a1b1d9ea0674536118587c\$lut for cells of type $lut.
Using template $paramod$03c88305cc42e97f8bf6f7510c6bc3e8ab0f0172\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$e24593b43a0a20f236e69cf2d9f73945f1d9e8a1\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$8a133ea198422e25ce8b1e8cef76f813cd97d9fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100011 for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$ba1896d66a423e98734f1413876089b255b9a5bb\$lut for cells of type $lut.
Using template $paramod$598c5881b69a883f608db690b749d94c566b3e52\$lut for cells of type $lut.
Using template $paramod$5a8dec98fa0483f3fd99eb443e24ef5e9fd77eeb\$lut for cells of type $lut.
Using template $paramod$70a6f8b5e7c26d543ee5df54b2e21d28a007a4bc\$lut for cells of type $lut.
Using template $paramod$f921ab2c451d17e196d1dcad0b6d434881387fe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$614a178a037a245a2e87d31f8e3adb005e98f337\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$2de23df76a24087ecc0fa38a78ecc970cd3f2492\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$3f8de76d5901ddf9563eb3c7b60ca602ef842817\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$178bda39ffdcebd3e876f3983b329791c49ec5d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$af1ef731f566b3541481a4cd51a8a39a9c0807e9\$lut for cells of type $lut.
Using template $paramod$e5e0b3ddfad741c9efef28018ea9d09c68de87c3\$lut for cells of type $lut.
Using template $paramod$851af557e065840865b91eaecf2ad85c674f7599\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$882338e7dfae85e8db5f17cbc01d34e1c77b40b4\$lut for cells of type $lut.
Using template $paramod$71923fbcd4bfda101a495ad186409e3771ed0105\$lut for cells of type $lut.
Using template $paramod$c931cfb0e1b0bcb4c89f5701079577ff981c27b8\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$d608c5fb35831fd9c15aaaefa9fbb22cae5bd56b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011101 for cells of type $lut.
Using template $paramod$e1735d0804484e51215b022408880d9924ceca39\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$ca1d5f9a3a28bb78d841375fbbdefb2026b53df1\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100101 for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$93f74d366819d1f86e5e8b91d159aa6b1cd7e9fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100101 for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod$5a115ff4aafba58e20bd383535ae3eecaa99c6b2\$lut for cells of type $lut.
Using template $paramod$7d8f777c8d2c798f3ee11292b27ab17e9f75ffe4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~8784 debug messages>
Removed 0 unused cells and 8422 unused wires.

27.46. Executing AUTONAME pass.
Renamed 95318 objects in module xosera_upd (94 iterations).
<suppressed ~10483 debug messages>

27.47. Executing HIERARCHY pass (managing design hierarchy).

27.47.1. Analyzing design hierarchy..
Top module:  \xosera_upd

27.47.2. Analyzing design hierarchy..
Top module:  \xosera_upd
Removed 0 unused modules.

27.48. Printing statistics.

=== xosera_upd ===

   Number of wires:               4489
   Number of wire bits:          12763
   Number of public wires:        4489
   Number of public wire bits:   12763
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6779
     SB_CARRY                      510
     SB_DFF                        110
     SB_DFFE                        32
     SB_DFFESR                    1779
     SB_DFFESS                       1
     SB_DFFSR                      416
     SB_DFFSS                        9
     SB_IO                          24
     SB_LUT4                      3854
     SB_MAC16                        8
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    30
     SB_SPRAM256KA                   4
     SB_WARMBOOT                     1

27.49. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

27.50. Executing JSON backend.

End of script. Logfile hash: 9bd7b536f2, CPU: user 20.35s system 0.20s
Yosys 0.32+70 (git sha1 572ad341b, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 52% 11x techmap (11 sec), 8% 52x opt_expr (1 sec), ...
