Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 20 14:28:34 2022
| Host         : DESKTOP-G6JBKFV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             133 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           10 |
| Yes          | No                    | No                     |             245 |          105 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | pix_stb                    | display/h_count[9]_i_1_n_0 |                1 |              2 |         2.00 |
|  jabba/segment1/XLXI_47/CLK |                            |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG              |                            | jabba/sw_reg_n_0           |                1 |              4 |         4.00 |
|  display/animate            |                            |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              |                            | jabba/Vry[3]_i_1_n_0       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG              | pix_stb                    |                            |                2 |              7 |         3.50 |
|  p_1_in_BUFG                | direction_reg_n_0_[1]      |                            |                2 |              8 |         4.00 |
|  p_1_in_BUFG                | headx[9]_i_1_n_0           |                            |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG              | display/v_count[9]_i_2_n_0 | display/v_count[9]_i_1_n_0 |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG              | jabba/dig3[3]_i_2_n_0      | jabba/dig3                 |               10 |             14 |         1.40 |
|  p_1_in_BUFG                | headx11_reg[9]_i_1_n_1     |                            |                8 |             17 |         2.12 |
|  p_1_in_BUFG                | headx10_reg[9]_i_1_n_0     |                            |                8 |             17 |         2.12 |
|  p_1_in_BUFG                | headx12_reg[9]_i_1_n_0     |                            |                8 |             17 |         2.12 |
|  p_1_in_BUFG                | headx13_reg[9]_i_1_n_0     |                            |                6 |             17 |         2.83 |
|  p_1_in_BUFG                | headx3_reg[9]_i_1_n_1      |                            |                8 |             17 |         2.12 |
|  p_1_in_BUFG                | headx2_reg[9]_i_1_n_0      |                            |                7 |             17 |         2.43 |
|  p_1_in_BUFG                | headx4_reg[9]_i_1_n_0      |                            |                9 |             17 |         1.89 |
|  p_1_in_BUFG                | headx6_reg[9]_i_1_n_0      |                            |                7 |             17 |         2.43 |
|  p_1_in_BUFG                | headx5_reg[9]_i_1_n_0      |                            |                7 |             17 |         2.43 |
|  p_1_in_BUFG                | headx7_reg[9]_i_1_n_1      |                            |               10 |             17 |         1.70 |
|  p_1_in_BUFG                | headx8_reg[9]_i_1_n_0      |                            |                6 |             17 |         2.83 |
|  p_1_in_BUFG                | headx9_reg[9]_i_1_n_0      |                            |                8 |             17 |         2.12 |
|  p_1_in_BUFG                | len1                       |                            |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG              |                            | jabba/sw                   |                8 |             32 |         4.00 |
|  p_1_in_BUFG                |                            |                            |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG              |                            |                            |               29 |             77 |         2.66 |
+-----------------------------+----------------------------+----------------------------+------------------+----------------+--------------+


