/*
 *  TakeWhile.scala
 *  (FScape)
 *
 *  Copyright (c) 2001-2020 Hanns Holger Rutz. All rights reserved.
 *
 *  This software is published under the GNU Affero General Public License v3+
 *
 *
 *  For further information, please contact Hanns Holger Rutz at
 *  contact@sciss.de
 */

package de.sciss.fscape
package stream

import akka.stream.{Attributes, FanInShape2, Inlet, Outlet}
import de.sciss.fscape.stream.impl.{Handlers, NodeImpl, StageImpl}
import Handlers._

object TakeWhile {
  def apply[A, E <: BufElem[A]](in: Outlet[E], p: OutI)
                               (implicit b: Builder, tpe: StreamType[A, E]): Outlet[E] = {
    val stage0  = new Stage[A, E](b.layer)
    val stage   = b.add(stage0)
    b.connect(in, stage.in0)
    b.connect(p , stage.in1)
    stage.out
  }

  private final val name = "TakeWhile"

  private type Shp[E] = FanInShape2[E, BufI, E]

  private final class Stage[A, E <: BufElem[A]](layer: Layer)
                                               (implicit ctrl: Control, tpe: StreamType[A, E])
    extends StageImpl[Shp[E]](name) {

    val shape: Shape = new FanInShape2(
      in0 = Inlet [E](s"$name.in" ),
      in1 = InI      (s"$name.p"  ),
      out = Outlet[E](s"$name.out")
    )

    def createLogic(attr: Attributes): NodeImpl[Shape] = new Logic[A, E](shape, layer)
  }

  private final class Logic[A, E <: BufElem[A]](shape: Shp[E], layer: Layer)
                                               (implicit ctrl: Control, tpe: StreamType[A, E])
    extends Handlers(name, layer, shape) {

    private[this] val hIn   : InMain [A, E] = InMain [A, E](this, shape.in0)
    private[this] val hPred : InIAux        = InIAux       (this, shape.in1)()
    private[this] val hOut  : OutMain[A, E] = OutMain[A, E](this, shape.out)

    private[this] var gate = true

    protected def onDone(inlet: Inlet[_]): Unit = {
      assert (inlet == shape.in0)
      if (hOut.flush()) completeStage()
    }

    def process(): Unit = {
      logStream(s"process() $this")

      if (gate) {
        while (gate) {
          val remIn   = math.min(hIn.available, hPred.available)
          val remOut  = hOut.available
          if (remIn == 0 || remOut == 0) return
          var count   = 0
          var _gate   = true
          while (_gate && count < remIn && count < remOut) {
            _gate = hPred.next() > 0
            if (_gate) {
              count += 1
            }
          }
          if (count > 0) {
            hIn.copyTo(hOut, count)
          }
          if (hIn.isDone) _gate = false
          gate = _gate
        }
        if (hOut.flush()) completeStage()
      }

      // XXX TODO --- should we advance hIn and hPred ? Probably not...
    }
  }
}