Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: System_tl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System_tl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System_tl"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : System_tl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"FIFO_13_1_asynch" "FIFO_13_1_asynch/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/DIST/home/peters/nadja_cam_repo/VFBC_old/FIFO_13_1_asynch/edge_detector.vhd" in Library work.
Architecture behavioral of Entity edge_detector is up to date.
Compiling vhdl file "/DIST/home/peters/nadja_cam_repo/VFBC_old/FIFO_13_1_asynch/FIFO_CONST.vhd" in Library work.
Architecture fifo_const of Entity fifo_const is up to date.
Compiling vhdl file "/DIST/home/peters/nadja_cam_repo/VFBC_old/SM_vfbc_control.vhd" in Library work.
Architecture behavioral of Entity sm_vfbc_control is up to date.
Compiling vhdl file "/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/hdl/MB.vhd" in Library work.
Architecture structure of Entity mb is up to date.
Compiling vhdl file "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" in Library work.
Entity <system_tl> compiled.
Entity <system_tl> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <System_tl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SM_vfbc_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <System_tl> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 197: Unconnected output port 'edge_f' of component 'edge_detector'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 205: Unconnected output port 'edge_f' of component 'edge_detector'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 213: Unconnected output port 'edge_f' of component 'edge_detector'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 221: Unconnected output port 'edge_f' of component 'edge_detector'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 250: Unconnected output port 'DDR2_SDRAM_VFBC2_Cmd_Almost_Full_pin' of component 'MB'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 250: Unconnected output port 'DDR2_SDRAM_VFBC2_Rd_Data_pin' of component 'MB'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 250: Unconnected output port 'DDR2_SDRAM_VFBC2_Rd_Empty_pin' of component 'MB'.
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 250: Unconnected output port 'DDR2_SDRAM_VFBC2_Rd_Almost_Empty_pin' of component 'MB'.
WARNING:Xst:819 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 306: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fpga_0_rst_1_sys_rst_pin>
WARNING:Xst:819 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd" line 322: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fpga_0_rst_1_sys_rst_pin>
Entity <System_tl> analyzed. Unit <System_tl> generated.

Analyzing Entity <edge_detector> in library <work> (Architecture <behavioral>).
Entity <edge_detector> analyzed. Unit <edge_detector> generated.

Analyzing Entity <SM_vfbc_control> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/DIST/home/peters/nadja_cam_repo/VFBC_old/SM_vfbc_control.vhd" line 82: Unconnected output port 'edge_f' of component 'edge_detector'.
Entity <SM_vfbc_control> analyzed. Unit <SM_vfbc_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_detector>.
    Related source file is "/DIST/home/peters/nadja_cam_repo/VFBC_old/FIFO_13_1_asynch/edge_detector.vhd".
    Found 1-bit register for signal <edge_f>.
    Found 1-bit register for signal <edge_r>.
    Found 1-bit register for signal <signal_buffer>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <SM_vfbc_control>.
    Related source file is "/DIST/home/peters/nadja_cam_repo/VFBC_old/SM_vfbc_control.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 30                                             |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | rst_i                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wt_init                                        |
    | Power Up State     | wt_init                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SM_vfbc_control> synthesized.


Synthesizing Unit <System_tl>.
    Related source file is "/DIST/home/peters/nadja_cam_repo/VFBC_old/System_dma_tl.vhd".
WARNING:Xst:647 - Input <cam_vto> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <cam_sda> is never assigned.
WARNING:Xst:2565 - Inout <cam_scl> is never assigned.
WARNING:Xst:647 - Input <cam_fodd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <cam_exclk> is never assigned.
WARNING:Xst:1780 - Signal <stop_counting> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pos_leds> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_camera_I2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_camera_I1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_FIFO_rd_wr_en_O> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr_en_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr_data_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_read_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_rd_in_gpio<19:15>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:646 - Signal <fifo_rd_en_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_rd_data_count> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000.
WARNING:Xst:1780 - Signal <fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_data_out> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <fifo_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_almost_full> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <epc_data_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <epc_data_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counted> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cam_vsyn_edge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDR2_SDRAM_VFBC2_Wd_Flush_pin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDR2_SDRAM_VFBC2_Wd_End_Burst_pin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DDR2_SDRAM_VFBC2_Wd_Data_BE_pin> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <DDR2_SDRAM_VFBC2_Wd_Clk_pin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DDR2_SDRAM_VFBC2_Wd_Almost_Full_pin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DDR2_SDRAM_VFBC2_Cmd_End_pin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <DDR2_SDRAM_VFBC2_Cmd_Clk_pin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDR2_SDRAM_VFBC2_Cmd_Almost_Full_pin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <fifo_ready>.
    Found 32-bit up counter for signal <rd_cnt>.
    Found 32-bit register for signal <rd_cnt_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <System_tl> synthesized.

WARNING:Xst:524 - All outputs of the instance <Inst_edge_detector_VSync> of the block <edge_detector> are unconnected in block <System_tl>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 17
 1-bit register                                        : 16
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_SM_vfbc_control/current_state/FSM> on signal <current_state[1:16]> with one-hot encoding.
-------------------------------------------
 State                 | Encoding
-------------------------------------------
 wt_init               | 0000000000000001
 wt_reset_vfbc         | 0000000000000010
 wt_reset_second_cycle | 0000000000000100
 wt_wait1              | 0000000000001000
 wt_wait2              | 0000000000010000
 wt_wait3              | 0000000000100000
 wt_wait4              | 0000000001000000
 wt_wait5              | 0000000010000000
 wt_wait6              | 0000000100000000
 wt_write_word_1       | 0000001000000000
 wt_write_word_2       | 0000010000000000
 wt_write_word_3       | 0000100000000000
 wt_write_word_4       | 0001000000000000
 wt_wait_for_vsync     | 0010000000000000
 wt_write_enable       | 0100000000000000
 wt_write_disbale      | 1000000000000000
-------------------------------------------
Reading core <MB.ngc>.
Reading core <microblaze_0_wrapper.ngc>.
Reading core <mb_plb_wrapper.ngc>.
Reading core <ilmb_wrapper.ngc>.
Reading core <dlmb_wrapper.ngc>.
Reading core <dlmb_cntlr_wrapper.ngc>.
Reading core <ilmb_cntlr_wrapper.ngc>.
Reading core <lmb_bram_wrapper.ngc>.
Reading core <push_buttons_5bit_wrapper.ngc>.
Reading core <ddr2_sdram_wrapper.ngc>.
Reading core <xps_timer_0_wrapper.ngc>.
Reading core <xps_bram_if_cntlr_0_wrapper.ngc>.
Reading core <xps_bram_if_cntlr_0_block_wrapper.ngc>.
Reading core <clock_generator_0_wrapper.ngc>.
Reading core <mdm_0_wrapper.ngc>.
Reading core <proc_sys_reset_0_wrapper.ngc>.
Reading core <gpio_fifo_wrapper.ngc>.
Reading core <xps_intc_0_wrapper.ngc>.
Reading core <xps_fifo_cam_data_wrapper.ngc>.
Reading core <xps_central_dma_0_wrapper.ngc>.
Reading core <xps_epc_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <xps_bram_if_cntlr_0_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0>.
Loading core <xps_bram_if_cntlr_0_block_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0_block>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <gpio_fifo_wrapper> for timing and area information for instance <gpio_FIFO>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <xps_fifo_cam_data_wrapper> for timing and area information for instance <xps_FIFO_cam_data>.
Loading core <xps_central_dma_0_wrapper> for timing and area information for instance <xps_central_dma_0>.
Loading core <xps_epc_0_wrapper> for timing and area information for instance <xps_epc_0>.
Loading core <MB> for timing and area information for instance <Inst_MB>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Inst_edge_detector_HRef/edge_f> of sequential type is unconnected in block <System_tl>.
WARNING:Xst:2677 - Node <Inst_edge_detector_Button/edge_f> of sequential type is unconnected in block <System_tl>.
WARNING:Xst:2677 - Node <Inst_edge_detector/edge_f> of sequential type is unconnected in block <System_tl>.
WARNING:Xst:2677 - Node <Inst_SM_vfbc_control/Inst_edge_detector/edge_f> of sequential type is unconnected in block <System_tl>.
