<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>STMXCSR—Store MXCSR Register State</title>
</head>
<body>
<h1 id="stmxcsr-store-mxcsr-register-state">STMXCSR—Store MXCSR Register State</h1>
<table>
<tr>
	<td>Opcode*/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F AE /3STMXCSR m32</td>
	<td>M</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Store contents of MXCSR register to m32.</td>
</tr>
<tr>
	<td>VEX.LZ.0F.WIG AE /3VSTMXCSR m32</td>
	<td>M</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Store contents of MXCSR register to m32.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>M</td>
	<td>ModRM:r/m (w)</td>
	<td>NA</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.</p>
<p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode. VEX.L must be 0, otherwise instructions will #UD.</p>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>m32 ← MXCSR;
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>_mm_getcsr(void)</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 5; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L= 1, If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
