{
    "code": "```verilog\nmodule TopModule(\n    input logic a, // One-bit input, unsigned\n    input logic b, // One-bit input, unsigned\n    input logic c, // One-bit input, unsigned\n    input logic d, // One-bit input, unsigned\n    output logic q  // One-bit output, unsigned\n);\n\n    // Combinational logic for output q\n    assign q = (~a & (b | c)) | (a & c);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}