/*
 * Copyright (c) 2021-2022, Baikal Electronics, JSC. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef BM1000_DEF_H
#define BM1000_DEF_H

#include <lib/utils_def.h>

#define REGION_DRAM0_BASE			ULL(0x80000000)
#define REGION_DRAM0_SIZE			ULL(0x80000000)
#define REGION_DRAM1_BASE			ULL(0x880000000)
#define REGION_DRAM1_SIZE			ULL(0x780000000)
#define REGION_DRAM2_BASE			ULL(0x8800000000)
#define REGION_DRAM2_SIZE			ULL(0x7800000000)

/* I/O memory map */
#define DEVICE0_BASE				U(0x2000000)
#define DEVICE0_SIZE				U(0x12000000)

#define DEVICE1_BASE				U(0x20000000)
#define DEVICE1_SIZE				U(0x20100000)

#define MAILBOX_SRAM_BASE			U(0)
#define MAILBOX_SRAM_SIZE			U(0x10000)

#define MAILBOX_IRB_BASE			U(0x200000)
#define MAILBOX_IRB_SIZE			U(0x80000)
#define MAILBOX_IRB0_AP2SCP_STATUS		(MAILBOX_IRB_BASE)
#define MAILBOX_IRB0_AP2SCP_SET			(MAILBOX_IRB_BASE + 0x4)
#define MAILBOX_IRB0_AP2SCP_CLR			(MAILBOX_IRB_BASE + 0x8)
#define MAILBOX_IRB0_SCP2AP_STATUS		(MAILBOX_IRB_BASE + 0x8000)
#define MAILBOX_IRB0_SCP2AP_SET			(MAILBOX_IRB_BASE + 0x8004)
#define MAILBOX_IRB0_SCP2AP_CLR			(MAILBOX_IRB_BASE + 0x8008)

#define MMAVLSP_BASE				U(0x20000000)
#define MMAVLSP_CMU0_BASE			(MMAVLSP_BASE)
#define MMAVLSP_CMU0_CLKCHCTL_GPIO32		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMAVLSP_CMU0_CLKCHCTL_UART1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMAVLSP_CMU0_CLKCHCTL_UART2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMAVLSP_CMU0_CLKCHCTL_APB		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMAVLSP_CMU0_CLKCHCTL_SPI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMAVLSP_CMU0_CLKCHCTL_ESPI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMAVLSP_CMU0_CLKCHCTL_I2C1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMAVLSP_CMU0_CLKCHCTL_I2C2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER3		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMAVLSP_CMU0_CLKCHCTL_TIMER4		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMAVLSP_CMU0_CLKCHCTL_DMAC		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMAVLSP_CMU0_CLKCHCTL_SMBUS1		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMAVLSP_CMU0_CLKCHCTL_SMBUS2		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMAVLSP_CMU0_CLKCHCTL_HDA_SYS		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMAVLSP_CMU0_CLKCHCTL_HDA_48		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_AXI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(17))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_AHB		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(18))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_TX_X2	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(19))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_BCLK		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(20))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_TMCLK	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(21))
#define MMAVLSP_CMU0_CLKCHCTL_MSHC_CQETMCLK	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(22))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_CLU		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(23))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_CLU_HF	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(24))
#define MMAVLSP_CMU0_CLKCHCTL_HWA_AXI_MMU	(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(25))
#define MMAVLSP_CMU0_CLKCHCTL_VDU_AXI		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(26))
#define MMAVLSP_CMU0_CLKCHCTL_SMMU		(MMAVLSP_CMU0_BASE + CMU_CLKCHCTL_OFFSET(27))
#define MMAVLSP_CMU1_BASE			(MMAVLSP_BASE + 0x10000)
#define MMAVLSP_CMU1_CLKCHCTL_IPIXELCLK		(MMAVLSP_CMU1_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMAVLSP_GPR_BASE			(MMAVLSP_BASE + 0x50000)
#define MMAVLSP_SMMU_BASE			(MMAVLSP_BASE + 0x80000)
#define MMAVLSP_NIC_CFG_GPV_BASE		(MMAVLSP_BASE + 0x100000)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_GPIO32	(MMAVLSP_NIC_CFG_GPV_BASE + 0x08)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMBUS1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x0c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMBUS2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x10)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2S	(MMAVLSP_NIC_CFG_GPV_BASE + 0x14)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SMMU	(MMAVLSP_NIC_CFG_GPV_BASE + 0x18)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SPI	(MMAVLSP_NIC_CFG_GPV_BASE + 0x20)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2C1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x24)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_I2C2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x30)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_UART1	(MMAVLSP_NIC_CFG_GPV_BASE + 0x2c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_UART2	(MMAVLSP_NIC_CFG_GPV_BASE + 0x28)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_ESPI	(MMAVLSP_NIC_CFG_GPV_BASE + 0x34)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_HDA	(MMAVLSP_NIC_CFG_GPV_BASE + 0x38)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_SDC	(MMAVLSP_NIC_CFG_GPV_BASE + 0x3c)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_TIMERS	(MMAVLSP_NIC_CFG_GPV_BASE + 0x40)
#define MMAVLSP_NIC_CFG_GPV_REGIONSEC_VDU	(MMAVLSP_NIC_CFG_GPV_BASE + 0x44)
#define MMAVLSP_GPIO32_BASE			(MMAVLSP_BASE + 0x200000)
#define MMAVLSP_SPI_BASE			(MMAVLSP_BASE + 0x210000)
#define MMAVLSP_UART1_BASE			(MMAVLSP_BASE + 0x230000)
#define MMAVLSP_UART2_BASE			(MMAVLSP_BASE + 0x240000)
#define MMAVLSP_I2C1_BASE			(MMAVLSP_BASE + 0x250000)
#define MMAVLSP_I2C2_BASE			(MMAVLSP_BASE + 0x260000)
#define MMAVLSP_SMBUS1_BASE			(MMAVLSP_BASE + 0x270000)
#define MMAVLSP_SMBUS2_BASE			(MMAVLSP_BASE + 0x280000)
#define MMAVLSP_VDU_BASE			(MMAVLSP_BASE + 0x2d0000)

#define MMCA57_0_BASE				U(0x28000000)
#define MMCA57_0_CMU0_BASE			(MMCA57_0_BASE)
#define MMCA57_0_PVT_BASE			(MMCA57_0_BASE + 0x200000)
#define MMCA57_0_PVT_CLKCHCTL			(MMCA57_0_PVT_BASE + 0x40)

#define MMCA57_1_BASE				U(0xc000000)
#define MMCA57_1_CMU0_BASE			(MMCA57_1_BASE)
#define MMCA57_1_PVT_BASE			(MMCA57_1_BASE + 0x200000)
#define MMCA57_1_PVT_CLKCHCTL			(MMCA57_1_PVT_BASE + 0x40)

#define MMCA57_2_BASE				U(0xa000000)
#define MMCA57_2_CMU0_BASE			(MMCA57_2_BASE)
#define MMCA57_2_PVT_BASE			(MMCA57_2_BASE + 0x200000)
#define MMCA57_2_PVT_CLKCHCTL			(MMCA57_2_PVT_BASE + 0x40)

#define MMCA57_3_BASE				U(0x26000000)
#define MMCA57_3_CMU0_BASE			(MMCA57_3_BASE)
#define MMCA57_3_PVT_BASE			(MMCA57_3_BASE + 0x200000)
#define MMCA57_3_PVT_CLKCHCTL			(MMCA57_3_PVT_BASE + 0x40)

#define MMCA57GIC_BASE				U(0x10200000)
#define MMCA57GIC_GICC_BASE			(MMCA57GIC_BASE)
#define MMCA57GIC_GICH_BASE			(MMCA57GIC_BASE + 0x10000)
#define MMCA57GIC_GICV_BASE			(MMCA57GIC_BASE + 0x20000)

#define MMCCN_BASE				U(0x8000000)
#define MMCCN_CMU0_BASE				(MMCCN_BASE)
#define MMCCN_CFG_BASE				(MMCCN_BASE + 0x1000000)

#define MMCORESIGHT_BASE			U(0x4000000)
#define MMCORESIGHT_CMU0_BASE			(MMCORESIGHT_BASE)
#define MMCORESIGHT_SMMU_BASE			(MMCORESIGHT_BASE + 0x80000)
#define MMCORESIGHT_NIC_CFG_GPV_BASE		(MMCORESIGHT_BASE + 0x100000)
#define MMCORESIGHT_NIC_CFG_GPV_REGIONSEC_SMMU	(MMCORESIGHT_NIC_CFG_GPV_BASE + 0x0c)
#define MMCORESIGHT_NIC_CFG_GPV_REGIONSEC_APBIC	(MMCORESIGHT_NIC_CFG_GPV_BASE + 0x10)

#define MMDDR0_BASE				U(0xe000000)
#define MMDDR0_CMU0_BASE			(MMDDR0_BASE)
#define MMDDR0_CMU0_CLKCHCTL_ACLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMDDR0_CMU0_CLKCHCTL_CORE		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMDDR0_CMU0_CLKCHCTL_TZC_PCLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMDDR0_CMU0_CLKCHCTL_PCLK		(MMDDR0_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMDDR0_NIC_CFG_GPV_BASE			(MMDDR0_BASE + 0x100000)
#define MMDDR0_NIC_CFG_GPV_REGIONSEC_CTRLR	(MMDDR0_NIC_CFG_GPV_BASE + 0x08)
#define MMDDR0_NIC_CFG_GPV_REGIONSEC_PHY	(MMDDR0_NIC_CFG_GPV_BASE + 0x0c)
#define MMDDR0_CTRL_BASE			(MMDDR0_BASE + 0x200000)

#define MMDDR1_BASE				U(0x22000000)
#define MMDDR1_CMU0_BASE			(MMDDR1_BASE)
#define MMDDR1_CMU0_CLKCHCTL_ACLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMDDR1_CMU0_CLKCHCTL_CORE		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMDDR1_CMU0_CLKCHCTL_TZC_PCLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMDDR1_CMU0_CLKCHCTL_PCLK		(MMDDR1_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMDDR1_NIC_CFG_GPV_BASE			(MMDDR1_BASE + 0x100000)
#define MMDDR1_NIC_CFG_GPV_REGIONSEC_CTRLR	(MMDDR1_NIC_CFG_GPV_BASE + 0x08)
#define MMDDR1_NIC_CFG_GPV_REGIONSEC_PHY	(MMDDR1_NIC_CFG_GPV_BASE + 0x0c)
#define MMDDR1_CTRL_BASE			(MMDDR1_BASE + 0x200000)

#define MMMALI_BASE				U(0x2a000000)
#define MMMALI_CMU0_BASE			(MMMALI_BASE)
#define MMMALI_CMU0_CLKCHCTL_AXI		(MMMALI_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMMALI_GPR_BASE				(MMMALI_BASE + 0x50000)
#define MMMALI_PVT_BASE				(MMMALI_BASE + 0x60000)
#define MMMALI_PVT_CLKCHCTL			(MMMALI_PVT_BASE + 0x40)
#define MMMALI_SMMU_BASE			(MMMALI_BASE + 0x80000)
#define MMMALI_NIC_CFG_GPV_BASE			(MMMALI_BASE + 0x100000)
#define MMMALI_NIC_CFG_GPV_REGIONSEC_MALI	(MMMALI_NIC_CFG_GPV_BASE + 0x08)
#define MMMALI_NIC_CFG_GPV_REGIONSEC_SMMU	(MMMALI_NIC_CFG_GPV_BASE + 0x0c)

#define MMPCIE_BASE				U(0x2000000)
#define MMPCIE_CMU0_BASE			(MMPCIE_BASE)
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMPCIE_CMU0_CLKCHCTL_PCIE0_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMPCIE_CMU0_CLKCHCTL_PCIE1_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_MSTR		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_SLV		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMPCIE_CMU0_CLKCHCTL_PCIE2_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMPCIE_CMU0_CLKCHCTL_TCU_CFG		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMPCIE_CMU0_CLKCHCTL_TBU0		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMPCIE_CMU0_CLKCHCTL_TBU1		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMPCIE_CMU0_CLKCHCTL_TBU2		(MMPCIE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMPCIE_GPR_S_BASE			(MMPCIE_BASE + 0x40000)
#define MMPCIE_GPR_BASE				(MMPCIE_BASE + 0x50000)
#define MMPCIE_SMMU_BASE			(MMPCIE_BASE + 0x80000)
#define MMPCIE_NIC_CFG_GPV_BASE			(MMPCIE_BASE + 0x100000)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE0	(MMPCIE_NIC_CFG_GPV_BASE + 0x0c)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE1	(MMPCIE_NIC_CFG_GPV_BASE + 0x10)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_PCIE2	(MMPCIE_NIC_CFG_GPV_BASE + 0x14)
#define MMPCIE_NIC_CFG_GPV_REGIONSEC_SMMU	(MMPCIE_NIC_CFG_GPV_BASE + 0x18)
#define MMPCIE_NIC_GPV_BASE			U(0x40000000)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE0		(MMPCIE_NIC_GPV_BASE + 0x08)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE1		(MMPCIE_NIC_GPV_BASE + 0x0c)
#define MMPCIE_NIC_GPV_REGIONSEC_PCIE2		(MMPCIE_NIC_GPV_BASE + 0x10)

#define MMTZC0_TZC400_BASE			U(0x12200000)
#define MMTZC1_TZC400_BASE			U(0x32200000)

#define MMUSB_BASE				U(0x2c000000)
#define MMUSB_CMU0_BASE				(MMUSB_BASE)
#define MMUSB_CMU0_CLKCHCTL_SATA_REF		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMUSB_CMU0_CLKCHCTL_SATA0_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMUSB_CMU0_CLKCHCTL_SATA1_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMUSB_CMU0_CLKCHCTL_USB2_PHY0_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMUSB_CMU0_CLKCHCTL_USB2_PHY1_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMUSB_CMU0_CLKCHCTL_USB2_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMUSB_CMU0_CLKCHCTL_USB2_SOFITP		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY0_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY1_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY2_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMUSB_CMU0_CLKCHCTL_USB3_PHY3_REF	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMUSB_CMU0_CLKCHCTL_USB3_AXI		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMUSB_CMU0_CLKCHCTL_USB3_SOFITP		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMUSB_CMU0_CLKCHCTL_USB3_SUSPEND	(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMUSB_CMU0_CLKCHCTL_SMMU		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMUSB_CMU0_CLKCHCTL_DMAC		(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMUSB_CMU0_CLKCHCTL_GIC			(MMUSB_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMUSB_GPR_BASE				(MMUSB_BASE + 0x50000)
#define MMUSB_SMMU_BASE				(MMUSB_BASE + 0x80000)
#define MMUSB_NIC_CFG_GPV_BASE			(MMUSB_BASE + 0x100000)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_USB2	(MMUSB_NIC_CFG_GPV_BASE + 0x08)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_USB3	(MMUSB_NIC_CFG_GPV_BASE + 0x0c)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SATA0	(MMUSB_NIC_CFG_GPV_BASE + 0x10)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SATA1	(MMUSB_NIC_CFG_GPV_BASE + 0x14)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_SMMU	(MMUSB_NIC_CFG_GPV_BASE + 0x18)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_GIC		(MMUSB_NIC_CFG_GPV_BASE + 0x1c)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_DMACS	(MMUSB_NIC_CFG_GPV_BASE + 0x20)
#define MMUSB_NIC_CFG_GPV_REGIONSEC_DMACN	(MMUSB_NIC_CFG_GPV_BASE + 0x24)

#define MMUSB_USB2_BASE				(MMUSB_BASE + 0x400000)
#define MMUSB_USB3_BASE				(MMUSB_BASE + 0x500000)
#define MMUSB_SATA0_BASE			(MMUSB_BASE + 0x600000)
#define MMUSB_SATA1_BASE			(MMUSB_BASE + 0x610000)
#define MMUSB_GICD_BASE				(MMUSB_BASE + 0x1000000)
#define MMUSB_GICR_BASE				(MMUSB_BASE + 0x1100000)

#define MMVDEC_BASE				U(0x24000000)
#define MMVDEC_CMU0_BASE			(MMVDEC_BASE)
#define MMVDEC_CMU0_CLKCHCTL_SYS		(MMVDEC_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMVDEC_GPR_BASE				(MMVDEC_BASE + 0x50000)
#define MMVDEC_SMMU_BASE			(MMVDEC_BASE + 0x80000)
#define MMVDEC_NIC_CFG_GPV_BASE			(MMVDEC_BASE + 0x100000)
#define MMVDEC_NIC_CFG_GPV_REGIONSEC_VDEC	(MMVDEC_NIC_CFG_GPV_BASE + 0x08)
#define MMVDEC_NIC_CFG_GPV_REGIONSEC_SMMU	(MMVDEC_NIC_CFG_GPV_BASE + 0x24)

#define MMXGBE_BASE				U(0x30000000)
#define MMXGBE_CMU0_BASE			(MMXGBE_BASE)
#define MMXGBE_CMU0_CLKCHCTL_CSR0		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMXGBE_CMU0_CLKCHCTL_CSR1		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(1))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_REF		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(2))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(3))
#define MMXGBE_CMU0_CLKCHCTL_XGBE0_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(4))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_REF		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(5))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(6))
#define MMXGBE_CMU0_CLKCHCTL_XGBE1_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(7))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(8))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(9))
#define MMXGBE_CMU0_CLKCHCTL_GMAC0_TX2		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(10))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_AXI		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(11))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_PTP		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(12))
#define MMXGBE_CMU0_CLKCHCTL_GMAC1_TX2		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(13))
#define MMXGBE_CMU0_CLKCHCTL_SMMU		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(14))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_VDU_ACLK	(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(15))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_AUDIO_ACLK	(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(16))
#define MMXGBE_CMU0_CLKCHCTL_HDMI_SFR0		(MMXGBE_CMU0_BASE + CMU_CLKCHCTL_OFFSET(17))
#define MMXGBE_CMU1_BASE			(MMXGBE_BASE + 0x10000)
#define MMXGBE_CMU1_CLKCHCTL_HDMI_SFR1		(MMXGBE_CMU1_BASE + CMU_CLKCHCTL_OFFSET(0))
#define MMXGBE_GPR_BASE				(MMXGBE_BASE + 0x50000)
#define MMXGBE_SMMU_BASE			(MMXGBE_BASE + 0x80000)
#define MMXGBE_NIC_CFG_GPV_BASE			(MMXGBE_BASE + 0x100000)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_VDU	(MMXGBE_NIC_CFG_GPV_BASE + 0x08)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE0_CTRL	(MMXGBE_NIC_CFG_GPV_BASE + 0x0c)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE0_PHY	(MMXGBE_NIC_CFG_GPV_BASE + 0x10)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE1_CTRL	(MMXGBE_NIC_CFG_GPV_BASE + 0x14)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_XGBE1_PHY	(MMXGBE_NIC_CFG_GPV_BASE + 0x18)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_GMAC0	(MMXGBE_NIC_CFG_GPV_BASE + 0x1c)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_GMAC1	(MMXGBE_NIC_CFG_GPV_BASE + 0x20)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_SMMU	(MMXGBE_NIC_CFG_GPV_BASE + 0x24)
#define MMXGBE_NIC_CFG_GPV_REGIONSEC_HDMI	(MMXGBE_NIC_CFG_GPV_BASE + 0x28)
#define MMXGBE_VDU_BASE				(MMXGBE_BASE + 0x260000)
#define MMXGBE_HDMI_BASE			(MMXGBE_BASE + 0x280000)

#define CMU_CLKCHCTL_OFFSET(clkch)		(0x20 + (clkch) * 0x10)

/* NIC-400 GPV address region control */
#define NIC_GPV_REGIONSEC_SECURE		0
#define NIC_GPV_REGIONSEC_NONSECURE		1

/* Input 25 MHz, but recommended freq is 1.19 MHz => 21 is div */
#define PVT_CLKCH_DIV				21

#endif /* BM1000_DEF_H */
