$date
	Mon Oct 27 16:36:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_in_tb $end
$var wire 3 ! q [2:0] $end
$var parameter 32 " n $end
$var reg 3 # a [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module inst1 $end
$var wire 3 & a [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 3 ' q [2:0] $end
$var parameter 32 ( n $end
$scope begin bit_reg[0] $end
$var parameter 2 ) i $end
$scope module inst $end
$var wire 1 $ clk $end
$var wire 1 * d $end
$var wire 1 % rst $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$scope begin bit_reg[1] $end
$var parameter 2 , i $end
$scope module inst $end
$var wire 1 $ clk $end
$var wire 1 - d $end
$var wire 1 % rst $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$scope begin bit_reg[2] $end
$var parameter 3 / i $end
$scope module inst $end
$var wire 1 $ clk $end
$var wire 1 0 d $end
$var wire 1 % rst $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 /
b1 ,
b0 )
b11 (
b11 "
$end
#0
$dumpvars
01
10
0.
0-
0+
0*
b0 '
b100 &
1%
0$
b100 #
b0 !
$end
#5
1$
#10
1*
00
0$
b1 #
b1 &
0%
#15
b1 !
b1 '
1+
1$
#20
0$
#25
1$
#30
1-
0$
b11 #
b11 &
#35
b11 !
b11 '
1.
1$
#40
0-
10
0$
b101 #
b101 &
#45
11
b101 !
b101 '
0.
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0*
1-
00
0$
b10 #
b10 &
#75
0+
1.
b10 !
b10 '
01
1$
#80
1*
0-
0$
b1 #
b1 &
#85
0.
b1 !
b1 '
1+
1$
#90
10
0$
b101 #
b101 &
#95
b101 !
b101 '
11
1$
#100
0*
1-
0$
b110 #
b110 &
#105
1.
b110 !
b110 '
0+
1$
#110
1*
0-
0$
b101 #
b101 &
#115
1+
b101 !
b101 '
0.
1$
#120
0$
#125
1$
#130
0*
0$
b100 #
b100 &
#135
b100 !
b100 '
0+
1$
#140
1*
00
0$
b1 #
b1 &
#145
01
b1 !
b1 '
1+
1$
#150
0*
1-
10
0$
b110 #
b110 &
#155
0+
1.
b110 !
b110 '
11
1$
#160
1*
0-
0$
b101 #
b101 &
#165
0.
b101 !
b101 '
1+
1$
#170
0$
#175
1$
#176
