<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="MapVHDLSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>C:/Users/10352/vhdl-labs/breathingLED/impl1</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd(20): </Dynamic>
            <Dynamic>breath_led</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd</Navigation>
            <Navigation>20</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd(29): </Dynamic>
            <Dynamic>trans</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd</Navigation>
            <Navigation>29</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd(27): </Dynamic>
            <Dynamic>breath_led</Dynamic>
            <Dynamic>trans</Dynamic>
            <Navigation>c:/users/10352/vhdl-labs/breathingled/breathingled.vhd</Navigation>
            <Navigation>27</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>clk</Dynamic>
            <Dynamic>C1</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVHD">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>