// Seed: 4278032538
module module_0 #(
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd76
) (
    output wire id_0
    , _id_2
);
  _id_3 :
  assert property (@(posedge 1) id_3)
  else;
  wire [id_2  &  {  id_2  ,  id_3  ,  id_2  ,  id_3  } : 1] id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wire id_3#(.id_14(1)),
    output wire id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri1 id_12
);
  assign id_4 = 1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_3 = 0;
endmodule
