`timescale 1ns / 1ps

// ==========================================================
// Pipelined LIF ë‰´ëŸ° ëª¨ë“ˆ (Ver 2.0 - Timing Fix)
// - ê¸°ëŠ¥: 3-cycle FSMì„ ë„ì…í•˜ì—¬ WNS(íƒ€ì´ë°) ë¬¸ì œ í•´ê²°
// - ì œì–´: 'lif_start' í„ìŠ¤ë¥¼ ë°›ìœ¼ë©´ 'lif_done' í„ìŠ¤ë¥¼ ë°˜í™˜
// ==========================================================
module lif_neuron
#(
    parameter ACC_WIDTH = 32,
    parameter  [15:0] BETA_Q0_16 = 16'd62259, 
    parameter signed [15:0] THRESHOLD_Q5_11 = 16'h0400 
)
(
    input clk,
    input rst_n,
    
    // --- ì œì–´ ì‹ í˜¸ (ìˆ˜ì •) ---
    input lif_start, // ğŸ’¡ 'mac_done' ëŒ€ì‹  'lif_start' í„ìŠ¤
    output reg lif_done,   // ğŸ’¡ ì—°ì‚° ì™„ë£Œ í„ìŠ¤
    
    input signed [(ACC_WIDTH-1):0] cur_in, // MACì˜ 'cur_out' (Q22.9)
    input signed [(ACC_WIDTH):0] mem_in,   // ìƒìœ„ ëª¨ë“ˆ(BRAM)ì—ì„œ ì˜¤ëŠ” 'í˜„ì¬ ì „ìœ„' (Q23.9)
    output reg signed [(ACC_WIDTH):0] mem_out,  // BRAMì— ì €ì¥ë  'ë‹¤ìŒ ì „ìœ„' (Q23.9)
    output reg spk_out             // ìµœì¢… ìŠ¤íŒŒì´í¬ ì¶œë ¥ (1-bit)
);

    // --- ë‚´ë¶€ Q-Format ìƒìˆ˜ (ë™ì¼) ---
    localparam MEM_WIDTH = ACC_WIDTH + 1;
    localparam FRAC_BITS_IN = 9;
    localparam FRAC_BITS_BETA = 16;
    localparam FRAC_BITS_THRESH = 11;
    
    // --- THRESHOLD ì •ë ¬ (ë™ì¼) ---
    localparam signed [MEM_WIDTH-1:0] THRESHOLD_ALIGNED = {{(MEM_WIDTH-16){THRESHOLD_Q5_11[15]}}, (THRESHOLD_Q5_11 >> (FRAC_BITS_THRESH - FRAC_BITS_IN))};

    // --- FSM ìƒíƒœ ---
    localparam STATE_IDLE      = 2'd0;
    localparam STATE_LEAK      = 2'd1; // 1. Leak ( ê³±ì…ˆ )
    localparam STATE_INTEGRATE = 2'd2; // 2. Integrate ( ë§ì…ˆ/ì‰¬í”„íŠ¸ )
    localparam STATE_FIRE      = 2'd3; // 3. Fire ( ë¹„êµ/ê²°ì • )

    reg [1:0] state, next_state;

    // --- íŒŒì´í”„ë¼ì¸ ë ˆì§€ìŠ¤í„° ---
    // ğŸ’¡ ì…ë ¥/ì¤‘ê°„ê°’ì„ í´ëŸ­ë§ˆë‹¤ ë˜ì¹­(latch)í•˜ì—¬ íƒ€ì´ë° í™•ë³´
    reg signed [(MEM_WIDTH-1):0] cur_in_reg;
    reg signed [(MEM_WIDTH-1):0] mem_in_reg;
    reg signed [(MEM_WIDTH*2)-1:0] mem_decay_intermediate_reg; // 66ë¹„íŠ¸
    reg signed [MEM_WIDTH-1:0] mem_next_reg;

    // --- ì—°ì‚° Wire (ì¡°í•©ë…¼ë¦¬) ---
    wire signed [MEM_WIDTH-1:0] beta_extended = {{(MEM_WIDTH-16){1'b0}}, BETA_Q0_16};
    wire signed [(MEM_WIDTH*2)-1:0] round_const = (1 << (FRAC_BITS_BETA - 1));
    
    // ğŸ’¡ 1. Leak (ê³±ì…ˆ) : 1í´ëŸ­ ì†Œìš”
    wire signed [(MEM_WIDTH*2)-1:0] mem_decay_intermediate_wire = $signed(mem_in_reg) * $signed(beta_extended);
    
    // ğŸ’¡ 2. Shift (ëˆ„ìˆ˜) : 1í´ëŸ­ ì†Œìš”
    wire signed [MEM_WIDTH-1:0] mem_decay_wire = (mem_decay_intermediate_reg + round_const) >> FRAC_BITS_BETA;
    
    // ğŸ’¡ 3. Integrate (ë§ì…ˆ) : 1í´ëŸ­ ì†Œìš”
    wire signed [MEM_WIDTH-1:0] mem_next_wire = mem_decay_wire + cur_in_reg;

    // ==================
    // 1. ìˆœì°¨ ë¡œì§ (FSM + Pipeline Registers)
    // ==================
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= STATE_IDLE;
            cur_in_reg <= 0;
            mem_in_reg <= 0;
            mem_decay_intermediate_reg <= 0;
            mem_next_reg <= 0;
        end else begin
            state <= next_state;
            
            // FSM ìƒíƒœì— ë”°ë¼ íŒŒì´í”„ë¼ì¸ ë˜ì¹­
            if (state == STATE_IDLE && next_state == STATE_LEAK) begin
                // Latch inputs
                mem_in_reg <= mem_in;
                cur_in_reg <= {{1{cur_in[ACC_WIDTH-1]}}, cur_in}; // 33ë¹„íŠ¸ë¡œ í™•ì¥í•´ì„œ ë˜ì¹­
            end
            
            if (state == STATE_LEAK) begin
                // Latch multiplication result
                mem_decay_intermediate_reg <= mem_decay_intermediate_wire;
            end
            
            if (state == STATE_INTEGRATE) begin
                // Latch addition result
                mem_next_reg <= mem_next_wire;
            end
        end
    end

    // ==================
    // 2. ì¡°í•© ë¡œì§ (FSM)
    // ==================
    always @(*) begin
        // ê¸°ë³¸ê°’
        next_state = state;
        lif_done = 1'b0;
        spk_out = 1'b0;
        mem_out = mem_in_reg; // ğŸ’¡ ê¸°ë³¸ê°’ (ë°”ë€” ì˜ˆì •)

        case (state)
            STATE_IDLE: begin
                if (lif_start) begin
                    next_state = STATE_LEAK;
                end
            end
            
            STATE_LEAK: begin
                // (ê³±ì…ˆì´ mem_decay_intermediate_wireì—ì„œ ì§„í–‰ ì¤‘...)
                // (ë‹¤ìŒ í´ëŸ­ì— ë˜ì¹­ë  ê²ƒì„)
                next_state = STATE_INTEGRATE;
            end
            
            STATE_INTEGRATE: begin
                // (ë§ì…ˆ/ì‰¬í”„íŠ¸ê°€ mem_next_wireì—ì„œ ì§„í–‰ ì¤‘...)
                // (ë‹¤ìŒ í´ëŸ­ì— ë˜ì¹­ë  ê²ƒì„)
                next_state = STATE_FIRE;
            end
            
            STATE_FIRE: begin
                // (ì´ì œ mem_next_regì— ìµœì¢… ê°’ì´ ë“¤ì–´ìˆìŒ)
                
                // 3ë‹¨ê³„: ì„ê³„ê°’ ë¹„êµ
                if (mem_next_reg > THRESHOLD_ALIGNED) begin
                    spk_out = 1'b1;
                    mem_out = mem_next_reg - THRESHOLD_ALIGNED; // Reset-by-Subtraction
                end else begin
                    spk_out = 1'b0;
                    mem_out = mem_next_reg; // ì „ìœ„ ì—…ë°ì´íŠ¸
                end
                
                lif_done = 1'b1; // 1-cycle í„ìŠ¤
                next_state = STATE_IDLE;
            end
            
            default: begin
                next_state = STATE_IDLE;
            end
        endcase
    end
endmodule