// Seed: 1723168849
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1[-1];
endmodule
module module_1 #(
    parameter id_1 = 32'd69,
    parameter id_2 = 32'd89
) (
    output wor id_0,
    output wand _id_1,
    input wand _id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10
);
  parameter id_12 = 1;
  module_0 modCall_1 ();
  logic [id_1 : id_2  ==  id_1] id_13;
  ;
endmodule
