verilog work "stage_if_test1.v"
verilog work "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v"
