Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 54fd32acb7f4402b8596f6dc70eaa3a5 --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_10 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L emc_common_v3_0_5 -L axi_emc_v3_0_10 -L axi_uartlite_v2_0_14 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_12 -L secureip -L xpm --snapshot d_wrapper_behav xil_defaultlib.d_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.std_logic_signed
Compiling package axi_emc_v3_0_10.emc_pkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_7.mdm_funcs
Compiling package microblaze_v10_0_0.microblaze_types
Compiling package microblaze_v10_0_0.microblaze_isa
Compiling package ieee.std_logic_textio
Compiling package microblaze_v10_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_funcs
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7,1,4)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111110101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101011101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized0\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized10\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized11\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized12\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized13\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized14\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized1\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized2\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized3\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized4\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized5\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized6\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized7\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized8\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized9\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized19\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized23\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized28\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_axi_lite_ipif_v3_0_4_pselect_f__parameterized32\ [\d_axi_quad_spi_0_3_axi_lite_ipi...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_address_decoder [d_axi_quad_spi_0_3_address_decod...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111111110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111010111111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010111100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_slave_attachment [d_axi_quad_spi_0_3_slave_attachm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_axi_lite_ipif [d_axi_quad_spi_0_3_axi_lite_ipif...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011111111100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_cntrl_reg [d_axi_quad_spi_0_3_qspi_cntrl_re...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000000001000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110111")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_cross_clk_sync_fifo_1 [d_axi_quad_spi_0_3_cross_clk_syn...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_fifo_ifmodule [d_axi_quad_spi_0_3_qspi_fifo_ifm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_cdc_sync [d_axi_quad_spi_0_3_cdc_sync_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_counter_f [d_axi_quad_spi_0_3_counter_f_def...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_cdc_sync_0 [d_axi_quad_spi_0_3_cdc_sync_0_de...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized0_25\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized1_26\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized2_27\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized3_28\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111111110110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001001...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_clk_x_pntrs_10 [d_axi_quad_spi_0_3_clk_x_pntrs_1...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111000001100...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000011101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_fwft_22 [d_axi_quad_spi_0_3_rd_fwft_22_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_status_flags_as_23 [d_axi_quad_spi_0_3_rd_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_bin_cntr_24 [d_axi_quad_spi_0_3_rd_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_logic_11 [d_axi_quad_spi_0_3_rd_logic_11_d...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_status_flags_as_20 [d_axi_quad_spi_0_3_wr_status_fla...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_bin_cntr_21 [d_axi_quad_spi_0_3_wr_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_logic_12 [d_axi_quad_spi_0_3_wr_logic_12_d...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_dmem_19 [d_axi_quad_spi_0_3_dmem_19_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_memory_13 [d_axi_quad_spi_0_3_memory_13_def...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_15 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_16 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_17 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_18 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_reset_blk_ramfifo_14 [d_axi_quad_spi_0_3_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_ramfifo_9 [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_top_8 [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_v13_1_2_synth_7 [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_v13_1_2_6 [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_async_fifo_fg [d_axi_quad_spi_0_3_async_fifo_fg...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111011101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_counter_f_1 [d_axi_quad_spi_0_3_counter_f_1_d...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized0\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized1\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized2\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_3_synchronizer_ff__parameterized3\ [\d_axi_quad_spi_0_3_synchronizer...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_clk_x_pntrs [d_axi_quad_spi_0_3_clk_x_pntrs_d...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010101000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010001000101...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_fwft [d_axi_quad_spi_0_3_rd_fwft_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_status_flags_as [d_axi_quad_spi_0_3_rd_status_fla...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000100000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_bin_cntr [d_axi_quad_spi_0_3_rd_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rd_logic [d_axi_quad_spi_0_3_rd_logic_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_status_flags_as [d_axi_quad_spi_0_3_wr_status_fla...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010010000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_bin_cntr [d_axi_quad_spi_0_3_wr_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_wr_logic [d_axi_quad_spi_0_3_wr_logic_defa...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_dmem [d_axi_quad_spi_0_3_dmem_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_memory [d_axi_quad_spi_0_3_memory_defaul...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_3 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_4 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_synchronizer_ff_5 [d_axi_quad_spi_0_3_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_reset_blk_ramfifo [d_axi_quad_spi_0_3_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_ramfifo [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_top [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_v13_1_2_synth [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_fifo_generator_v13_1_2 [d_axi_quad_spi_0_3_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_async_fifo_fg_2 [d_axi_quad_spi_0_3_async_fifo_fg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111111100011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000100000001000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_interrupt_control [d_axi_quad_spi_0_3_interrupt_con...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_startup_block [d_axi_quad_spi_0_3_qspi_startup_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010011010111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000111111101111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001000000001010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_rom [d_axi_quad_spi_0_3_rom_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_dist_mem_gen_v8_0_11_synth [d_axi_quad_spi_0_3_dist_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_dist_mem_gen_v8_0_11 [d_axi_quad_spi_0_3_dist_mem_gen_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_look_up_logic [d_axi_quad_spi_0_3_qspi_look_up_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110010111101101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000011100000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111011100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000101000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010100010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110000011100000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_mode_control_logic [d_axi_quad_spi_0_3_qspi_mode_con...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_reset_sync_module [d_axi_quad_spi_0_3_reset_sync_mo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_soft_reset [d_axi_quad_spi_0_3_soft_reset_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_status_slave_sel_reg [d_axi_quad_spi_0_3_qspi_status_s...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_qspi_core_interface [d_axi_quad_spi_0_3_qspi_core_int...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_axi_quad_spi_top [d_axi_quad_spi_0_3_axi_quad_spi_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3_axi_quad_spi [d_axi_quad_spi_0_3_axi_quad_spi_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_3 [d_axi_quad_spi_0_3_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010001010...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized0\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized10\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized11\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized12\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized13\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized14\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized1\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized2\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized3\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized4\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized5\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized6\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized7\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized8\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized9\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized28\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized32\ [\d_axi_quad_spi_1_0_axi_lite_ipi...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000001010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101010101010...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_address_decoder [d_axi_quad_spi_1_0_address_decod...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011101010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100010110011001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101110111")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_slave_attachment [d_axi_quad_spi_1_0_slave_attachm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_axi_lite_ipif [d_axi_quad_spi_1_0_axi_lite_ipif...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_qspi_cntrl_reg [d_axi_quad_spi_1_0_qspi_cntrl_re...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011011110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_cross_clk_sync_fifo_1 [d_axi_quad_spi_1_0_cross_clk_syn...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_qspi_fifo_ifmodule [d_axi_quad_spi_1_0_qspi_fifo_ifm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_cdc_sync [d_axi_quad_spi_1_0_cdc_sync_defa...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_counter_f [d_axi_quad_spi_1_0_counter_f_def...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_cdc_sync_0 [d_axi_quad_spi_1_0_cdc_sync_0_de...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized0_25\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized1_26\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized2_27\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized3_28\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_clk_x_pntrs_10 [d_axi_quad_spi_1_0_clk_x_pntrs_1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_fwft_22 [d_axi_quad_spi_1_0_rd_fwft_22_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_status_flags_as_23 [d_axi_quad_spi_1_0_rd_status_fla...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110110...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_bin_cntr_24 [d_axi_quad_spi_1_0_rd_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_logic_11 [d_axi_quad_spi_1_0_rd_logic_11_d...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_status_flags_as_20 [d_axi_quad_spi_1_0_wr_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_bin_cntr_21 [d_axi_quad_spi_1_0_wr_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_logic_12 [d_axi_quad_spi_1_0_wr_logic_12_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_dmem_19 [d_axi_quad_spi_1_0_dmem_19_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_memory_13 [d_axi_quad_spi_1_0_memory_13_def...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_15 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_16 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_17 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_18 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_reset_blk_ramfifo_14 [d_axi_quad_spi_1_0_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_ramfifo_9 [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_top_8 [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_v13_1_2_synth_7 [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_v13_1_2_6 [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_async_fifo_fg [d_axi_quad_spi_1_0_async_fifo_fg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110101111101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101110111011...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_counter_f_1 [d_axi_quad_spi_1_0_counter_f_1_d...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized0\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized1\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized2\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_1_0_synchronizer_ff__parameterized3\ [\d_axi_quad_spi_1_0_synchronizer...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_clk_x_pntrs [d_axi_quad_spi_1_0_clk_x_pntrs_d...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010100010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_fwft [d_axi_quad_spi_1_0_rd_fwft_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_status_flags_as [d_axi_quad_spi_1_0_rd_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_bin_cntr [d_axi_quad_spi_1_0_rd_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_rd_logic [d_axi_quad_spi_1_0_rd_logic_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_status_flags_as [d_axi_quad_spi_1_0_wr_status_fla...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_bin_cntr [d_axi_quad_spi_1_0_wr_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_wr_logic [d_axi_quad_spi_1_0_wr_logic_defa...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_dmem [d_axi_quad_spi_1_0_dmem_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_memory [d_axi_quad_spi_1_0_memory_defaul...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_3 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_4 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_synchronizer_ff_5 [d_axi_quad_spi_1_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_reset_blk_ramfifo [d_axi_quad_spi_1_0_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_ramfifo [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_top [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_v13_1_2_synth [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_fifo_generator_v13_1_2 [d_axi_quad_spi_1_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_async_fifo_fg_2 [d_axi_quad_spi_1_0_async_fifo_fg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_interrupt_control [d_axi_quad_spi_1_0_interrupt_con...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010101010101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010011010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011111010100000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_qspi_mode_0_module [d_axi_quad_spi_1_0_qspi_mode_0_m...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_reset_sync_module [d_axi_quad_spi_1_0_reset_sync_mo...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_soft_reset [d_axi_quad_spi_1_0_soft_reset_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_qspi_status_slave_sel_reg [d_axi_quad_spi_1_0_qspi_status_s...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_qspi_core_interface [d_axi_quad_spi_1_0_qspi_core_int...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_axi_quad_spi_top [d_axi_quad_spi_1_0_axi_quad_spi_...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0_axi_quad_spi [d_axi_quad_spi_1_0_axi_quad_spi_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_1_0 [d_axi_quad_spi_1_0_default]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized0\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized10\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized11\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized12\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized13\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized14\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized1\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized2\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized3\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized4\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized5\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized6\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized7\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized8\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized9\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized28\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized32\ [\d_axi_quad_spi_0_0_axi_lite_ipi...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_address_decoder [d_axi_quad_spi_0_0_address_decod...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_slave_attachment [d_axi_quad_spi_0_0_slave_attachm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_axi_lite_ipif [d_axi_quad_spi_0_0_axi_lite_ipif...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_qspi_cntrl_reg [d_axi_quad_spi_0_0_qspi_cntrl_re...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_cross_clk_sync_fifo_1 [d_axi_quad_spi_0_0_cross_clk_syn...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_qspi_fifo_ifmodule [d_axi_quad_spi_0_0_qspi_fifo_ifm...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_cdc_sync [d_axi_quad_spi_0_0_cdc_sync_defa...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_counter_f [d_axi_quad_spi_0_0_counter_f_def...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_cdc_sync_0 [d_axi_quad_spi_0_0_cdc_sync_0_de...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized0_25\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized1_26\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized2_27\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized3_28\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_clk_x_pntrs_10 [d_axi_quad_spi_0_0_clk_x_pntrs_1...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_fwft_22 [d_axi_quad_spi_0_0_rd_fwft_22_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_status_flags_as_23 [d_axi_quad_spi_0_0_rd_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_bin_cntr_24 [d_axi_quad_spi_0_0_rd_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_logic_11 [d_axi_quad_spi_0_0_rd_logic_11_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_status_flags_as_20 [d_axi_quad_spi_0_0_wr_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_bin_cntr_21 [d_axi_quad_spi_0_0_wr_bin_cntr_2...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_logic_12 [d_axi_quad_spi_0_0_wr_logic_12_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_dmem_19 [d_axi_quad_spi_0_0_dmem_19_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_memory_13 [d_axi_quad_spi_0_0_memory_13_def...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_15 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_16 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_17 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_18 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_reset_blk_ramfifo_14 [d_axi_quad_spi_0_0_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_ramfifo_9 [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_top_8 [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_v13_1_2_synth_7 [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_v13_1_2_6 [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_async_fifo_fg [d_axi_quad_spi_0_0_async_fifo_fg...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_counter_f_1 [d_axi_quad_spi_0_0_counter_f_1_d...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized0\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized1\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized2\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.\d_axi_quad_spi_0_0_synchronizer_ff__parameterized3\ [\d_axi_quad_spi_0_0_synchronizer...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_clk_x_pntrs [d_axi_quad_spi_0_0_clk_x_pntrs_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_fwft [d_axi_quad_spi_0_0_rd_fwft_defau...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_status_flags_as [d_axi_quad_spi_0_0_rd_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_bin_cntr [d_axi_quad_spi_0_0_rd_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_rd_logic [d_axi_quad_spi_0_0_rd_logic_defa...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_status_flags_as [d_axi_quad_spi_0_0_wr_status_fla...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_bin_cntr [d_axi_quad_spi_0_0_wr_bin_cntr_d...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_wr_logic [d_axi_quad_spi_0_0_wr_logic_defa...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_dmem [d_axi_quad_spi_0_0_dmem_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_memory [d_axi_quad_spi_0_0_memory_defaul...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_3 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_4 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_synchronizer_ff_5 [d_axi_quad_spi_0_0_synchronizer_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_reset_blk_ramfifo [d_axi_quad_spi_0_0_reset_blk_ram...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_ramfifo [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_top [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_v13_1_2_synth [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_fifo_generator_v13_1_2 [d_axi_quad_spi_0_0_fifo_generato...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_async_fifo_fg_2 [d_axi_quad_spi_0_0_async_fifo_fg...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_interrupt_control [d_axi_quad_spi_0_0_interrupt_con...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_qspi_mode_0_module [d_axi_quad_spi_0_0_qspi_mode_0_m...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_reset_sync_module [d_axi_quad_spi_0_0_reset_sync_mo...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_soft_reset [d_axi_quad_spi_0_0_soft_reset_de...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_qspi_status_slave_sel_reg [d_axi_quad_spi_0_0_qspi_status_s...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_qspi_core_interface [d_axi_quad_spi_0_0_qspi_core_int...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_axi_quad_spi_top [d_axi_quad_spi_0_0_axi_quad_spi_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0_axi_quad_spi [d_axi_quad_spi_0_0_axi_quad_spi_...]
Compiling architecture structure of entity xil_defaultlib.d_axi_quad_spi_0_0 [d_axi_quad_spi_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_12.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_12.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture d_axi_gpio_1_0_arch of entity xil_defaultlib.d_axi_gpio_1_0 [d_axi_gpio_1_0_default]
Compiling architecture structure of entity xil_defaultlib.d_adc_io_0_0 [d_adc_io_0_0_default]
Compiling architecture imp of entity axi_emc_v3_0_10.axi_emc_addr_gen [axi_emc_addr_gen_default]
Compiling architecture imp of entity axi_emc_v3_0_10.axi_emc_address_decode [\axi_emc_address_decode(c_addr_d...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=9,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=256,c_dwidth...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity axi_emc_v3_0_10.counter_f [\counter_f(c_num_bits=8)(1,8)\]
Compiling architecture imp of entity axi_emc_v3_0_10.axi_emc_native_interface [\axi_emc_native_interface(c_fami...]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reset_value=(oth...]
Compiling architecture imp of entity emc_common_v3_0_5.ipic_if [\ipic_if(c_num_banks_mem=1,c_ipi...]
Compiling architecture imp of entity emc_common_v3_0_5.mem_state_machine [mem_state_machine_default]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=2,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.addr_counter_mux [\addr_counter_mux(c_addr_cntr_wi...]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=5,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=5,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=16,c_r...]
Compiling architecture imp of entity emc_common_v3_0_5.counters [counters_default]
Compiling architecture imp of entity emc_common_v3_0_5.select_param [\select_param(c_num_banks_mem=1,...]
Compiling architecture imp of entity emc_common_v3_0_5.mem_steer [\mem_steer(c_num_banks_mem=1,c_m...]
Compiling architecture imp of entity emc_common_v3_0_5.io_registers [\io_registers(c_include_negedge_...]
Compiling architecture imp of entity emc_common_v3_0_5.EMC [\EMC(c_mem0_baseaddr="0110000000...]
Compiling architecture imp of entity axi_emc_v3_0_10.axi_emc [\axi_emc(c_family="artix7",c_lfl...]
Compiling architecture d_axi_emc_0_0_arch of entity xil_defaultlib.d_axi_emc_0_0 [d_axi_emc_0_0_default]
Compiling architecture d_axi_gpio_0_0_arch of entity xil_defaultlib.d_axi_gpio_0_0 [d_axi_gpio_0_0_default]
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_176BSWC [m00_couplers_imp_176bswc_default]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1N8CZMU [s00_couplers_imp_1n8czmu_default]
Compiling architecture structure of entity xil_defaultlib.s01_couplers_imp_5TBQNA [s01_couplers_imp_5tbqna_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111011101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000011111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100110100010101000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_addr_arbiter [d_xbar_0_axi_crossbar_v2_1_11_ad...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010011010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101010101010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_addr_arbiter_0 [d_xbar_0_axi_crossbar_v2_1_11_ad...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111110010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101001111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111101100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011010111111111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110100001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001010000010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101110111010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010001000100011111...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_decerr_slave [d_xbar_0_axi_crossbar_v2_1_11_de...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111100000001111...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized17\ [\d_xbar_0_axi_data_fifo_v2_1_9_n...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000011100000...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_data_fifo_v2_1_9_axic_reg_srl_fifo__parameterized0\ [\d_xbar_0_axi_data_fifo_v2_1_9_a...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_wdata_mux [d_xbar_0_axi_crossbar_v2_1_11_wd...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_3\ [\d_xbar_0_axi_register_slice_v2_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000001010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111100100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011111110111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010001110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010000000000010...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_4\ [\d_xbar_0_axi_register_slice_v2_...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_register_slice_v2_1_10_axi_register_slice [d_xbar_0_axi_register_slice_v2_1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011101001101110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011101101110111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001111...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl [d_xbar_0_axi_data_fifo_v2_1_9_nd...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_data_fifo_v2_1_9_axic_reg_srl_fifo__parameterized1\ [\d_xbar_0_axi_data_fifo_v2_1_9_a...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_crossbar_v2_1_11_wdata_mux__parameterized0\ [\d_xbar_0_axi_crossbar_v2_1_11_w...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1\ [\d_xbar_0_axi_register_slice_v2_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101110000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101000000010...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2\ [\d_xbar_0_axi_register_slice_v2_...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_1 [d_xbar_0_axi_register_slice_v2_1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000100010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011010001100")(0...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_si_transactor [d_xbar_0_axi_crossbar_v2_1_11_si...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100110101010101010...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_crossbar_v2_1_11_si_transactor__parameterized0\ [\d_xbar_0_axi_crossbar_v2_1_11_s...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011100000")(0...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_splitter [d_xbar_0_axi_crossbar_v2_1_11_sp...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010001010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000101100001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011110000110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010001010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000101111111111100...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized8\ [\d_xbar_0_axi_data_fifo_v2_1_9_n...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000010100000...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_data_fifo_v2_1_9_axic_reg_srl_fifo [d_xbar_0_axi_data_fifo_v2_1_9_ax...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_wdata_router [d_xbar_0_axi_crossbar_v2_1_11_wd...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_0_axi_crossbar_v2_1_11_si_transactor__parameterized1\ [\d_xbar_0_axi_crossbar_v2_1_11_s...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_splitter_2 [d_xbar_0_axi_crossbar_v2_1_11_sp...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_crossbar [d_xbar_0_axi_crossbar_v2_1_11_cr...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0_axi_crossbar_v2_1_11_axi_crossbar [d_xbar_0_axi_crossbar_v2_1_11_ax...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_0 [d_xbar_0_default]
Compiling architecture structure of entity xil_defaultlib.d_axi_mem_intercon_0 [d_axi_mem_intercon_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_14.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_14.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_14.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_14.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_14.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_14.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_14.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture d_axi_uartlite_0_0_arch of entity xil_defaultlib.d_axi_uartlite_0_0 [d_axi_uartlite_0_0_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=62.5...]
Compiling architecture structure of entity xil_defaultlib.d_clk_wiz_0_0_d_clk_wiz_0_0_clk_wiz [d_clk_wiz_0_0_d_clk_wiz_0_0_clk_...]
Compiling architecture structure of entity xil_defaultlib.d_clk_wiz_0_0 [d_clk_wiz_0_0_default]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_7.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture imp of entity mdm_v3_2_7.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_7.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_7.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_7.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_7.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_7.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_7.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture imp of entity mdm_v3_2_7.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_7.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_7.MDM [\MDM(c_family="artix7",c_interco...]
Compiling architecture d_mdm_1_0_arch of entity xil_defaultlib.d_mdm_1_0 [d_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v10_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v10_0_0.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v10_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_0.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_0.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_0.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v10_0_0.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture imp of entity microblaze_v10_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_0.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture imp of entity microblaze_v10_0_0.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v10_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v10_0_0.Icache [\Icache(c_target=artix7,c_allow_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0110000111111111")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0110000000000000")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_0.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity microblaze_v10_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v10_0_0.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_0.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_0.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_0.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture d_microblaze_0_0_arch of entity xil_defaultlib.d_microblaze_0_0 [d_microblaze_0_0_default]
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_1G2HXWC [m00_couplers_imp_1g2hxwc_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_XW5ZQ4 [m01_couplers_imp_xw5zq4_default]
Compiling architecture structure of entity xil_defaultlib.m02_couplers_imp_1R75USD [m02_couplers_imp_1r75usd_default]
Compiling architecture structure of entity xil_defaultlib.m03_couplers_imp_9IJTGD [m03_couplers_imp_9ijtgd_default]
Compiling architecture structure of entity xil_defaultlib.m04_couplers_imp_3691ZY [m04_couplers_imp_3691zy_default]
Compiling architecture structure of entity xil_defaultlib.m05_couplers_imp_1KBO59A [m05_couplers_imp_1kbo59a_default]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1W231RQ [s00_couplers_imp_1w231rq_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111010000010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_crossbar_v2_1_11_addr_arbiter_sasd [d_xbar_1_axi_crossbar_v2_1_11_ad...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000001010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_crossbar_v2_1_11_decerr_slave [d_xbar_1_axi_crossbar_v2_1_11_de...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001100000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001100000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111011111111111...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_register_slice_v2_1_10_axic_register_slice [d_xbar_1_axi_register_slice_v2_1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111101000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000001111...]
Compiling architecture structure of entity xil_defaultlib.\d_xbar_1_axi_crossbar_v2_1_11_splitter__parameterized0\ [\d_xbar_1_axi_crossbar_v2_1_11_s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101000000010")(0...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_crossbar_v2_1_11_splitter [d_xbar_1_axi_crossbar_v2_1_11_sp...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_crossbar_v2_1_11_crossbar_sasd [d_xbar_1_axi_crossbar_v2_1_11_cr...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1_axi_crossbar_v2_1_11_axi_crossbar [d_xbar_1_axi_crossbar_v2_1_11_ax...]
Compiling architecture structure of entity xil_defaultlib.d_xbar_1 [d_xbar_1_default]
Compiling architecture structure of entity xil_defaultlib.d_microblaze_0_axi_periph_0 [d_microblaze_0_axi_periph_0_defa...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture d_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.d_dlmb_bram_if_cntlr_0 [d_dlmb_bram_if_cntlr_0_default]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture d_dlmb_v10_0_arch of entity xil_defaultlib.d_dlmb_v10_0 [d_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture d_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.d_ilmb_bram_if_cntlr_0 [d_ilmb_bram_if_cntlr_0_default]
Compiling architecture d_ilmb_v10_0_arch of entity xil_defaultlib.d_ilmb_v10_0 [d_ilmb_v10_0_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_prim_wrapper [d_lmb_bram_0_blk_mem_gen_prim_wr...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_prim_width [d_lmb_bram_0_blk_mem_gen_prim_wi...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized0\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized1\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized2\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized3\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized4\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized5\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.\d_lmb_bram_0_blk_mem_gen_prim_width__parameterized6\ [\d_lmb_bram_0_blk_mem_gen_prim_w...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_generic_cstr [d_lmb_bram_0_blk_mem_gen_generic...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_top [d_lmb_bram_0_blk_mem_gen_top_def...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_v8_3_4_synth [d_lmb_bram_0_blk_mem_gen_v8_3_4_...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0_blk_mem_gen_v8_3_4 [d_lmb_bram_0_blk_mem_gen_v8_3_4_...]
Compiling architecture structure of entity xil_defaultlib.d_lmb_bram_0 [d_lmb_bram_0_default]
Compiling architecture structure of entity xil_defaultlib.microblaze_0_local_memory_imp_CZ6G37 [microblaze_0_local_memory_imp_cz...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture d_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.d_rst_clk_wiz_0_100M_0 [d_rst_clk_wiz_0_100m_0_default]
Compiling architecture structure of entity xil_defaultlib.d [d_default]
Compiling architecture structure of entity xil_defaultlib.d_wrapper
Built simulation snapshot d_wrapper_behav
