Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_SRL_isim_beh.exe -prj Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_SRL_beh.prj work.test_SRL work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_2to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_4to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_8to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_16to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_32to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/SRL.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_SRL.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 624 ms
Compiling module mux_2to1(BUSSIZE=1)
Compiling module mux_4to1(BUSSIZE=1)
Compiling module mux_8to1(BUSSIZE=1)
Compiling module mux_16to1(BUSSIZE=1)
Compiling module mux_32to1(i=0)
Compiling module mux_32to1(i=1)
Compiling module mux_32to1_default
Compiling module mux_32to1(i=3)
Compiling module mux_32to1(i=4)
Compiling module mux_32to1(i=5)
Compiling module mux_32to1(i=6)
Compiling module mux_32to1(i=7)
Compiling module mux_32to1(i=8)
Compiling module mux_32to1(i=9)
Compiling module mux_32to1(i=10)
Compiling module mux_32to1(i=11)
Compiling module mux_32to1(i=12)
Compiling module mux_32to1(i=13)
Compiling module mux_32to1(i=14)
Compiling module mux_32to1(i=15)
Compiling module mux_32to1(i=16)
Compiling module mux_32to1(i=17)
Compiling module mux_32to1(i=18)
Compiling module mux_32to1(i=19)
Compiling module mux_32to1(i=20)
Compiling module mux_32to1(i=21)
Compiling module mux_32to1(i=22)
Compiling module mux_32to1(i=23)
Compiling module mux_32to1(i=24)
Compiling module mux_32to1(i=25)
Compiling module mux_32to1(i=26)
Compiling module mux_32to1(i=27)
Compiling module mux_32to1(i=28)
Compiling module mux_32to1(i=29)
Compiling module mux_32to1(i=30)
Compiling module mux_32to1(i=31)
Compiling module SRL
Compiling module test_SRL
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 39 Verilog Units
Built simulation executable Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_SRL_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 1593 ms
