<strong>verilog-auto-tieoff-ignore-regexp</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
  This variable is safe as a file local variable if its value<br/>
  satisfies the predicate `stringp'.<br/>
<br/>
Documentation:<br/>
If set, when creating AUTOTIEOFF list, ignore signals matching this regexp.<br/>
See the M-x verilog-faq for examples on using this.<br/>
<br/>
You can customize this variable.