Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov 26 18:58:06 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description        Violations  
---------  --------  -----------------  ----------  
TIMING-20  Warning   Non-clocked latch  136         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (227)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (227)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_1/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_1/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_2/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_2/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_3/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_3/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_4/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_4/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_5/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_5/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_6/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_6/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_7/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_7/U0/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.598        0.000                      0                 1634        0.056        0.000                      0                 1634        4.020        0.000                       0                   828  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.598        0.000                      0                 1630        0.056        0.000                      0                 1630        4.020        0.000                       0                   828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.269        0.000                      0                    4        0.487        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.325ns (39.245%)  route 3.599ns (60.755%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.819 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.645     8.778    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.332     9.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    12.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.247ns (38.409%)  route 3.603ns (61.591%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.819 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.649     8.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.330     9.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    12.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.192ns (38.450%)  route 3.509ns (61.550%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.819 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.554     8.592    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.295     8.887 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 2.307ns (40.546%)  route 3.383ns (59.454%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.819 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.819    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.142 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.428     8.570    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.306     8.876 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.123ns (37.081%)  route 3.602ns (62.919%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.929 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.648     8.576    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.335     8.911 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    12.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.024ns (36.460%)  route 3.527ns (63.540%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.901     7.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.286 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.864 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.573     8.436    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.301     8.737 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.737    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.872ns (35.963%)  route 3.333ns (64.037%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.683     6.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.260 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.725     6.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X32Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.537 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.555     8.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.300     8.391 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    12.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.145ns (24.519%)  route 3.525ns (75.481%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     3.664 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.842     4.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.295     4.801 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.529     5.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.882     6.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.459 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=24, routed)          0.691     7.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.581     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.429    12.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.052ns (22.733%)  route 3.576ns (77.267%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.699     2.993    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          1.463     4.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.150     5.062 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[2]_i_2__0/O
                         net (fo=15, routed)          0.736     5.798    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I0_O)        0.328     6.126 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=6, routed)           0.733     6.859    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.118     6.977 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.644     7.621    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]_1
    SLICE_X36Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.474    12.653    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.726    12.002    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.052ns (22.733%)  route 3.576ns (77.267%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.699     2.993    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          1.463     4.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X34Y90         LUT3 (Prop_lut3_I2_O)        0.150     5.062 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[2]_i_2__0/O
                         net (fo=15, routed)          0.736     5.798    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I0_O)        0.328     6.126 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=6, routed)           0.733     6.859    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.118     6.977 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           0.644     7.621    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]_1
    SLICE_X36Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.474    12.653    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.726    12.002    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  4.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.173     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.499%)  route 0.235ns (62.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.659     0.995    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.235     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.520%)  route 0.306ns (68.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.659     0.995    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.306     1.442    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.795%)  route 0.160ns (53.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.160     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.297%)  route 0.258ns (64.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.659     0.995    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.258     1.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.786%)  route 0.178ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.178     1.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[24]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.017     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.574     0.910    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.119     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y93    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.456ns (39.765%)  route 0.691ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.695     2.989    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.691     4.136    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.521    12.700    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.405    design_1_i/fsm_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.456ns (39.765%)  route 0.691ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.695     2.989    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.691     4.136    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.521    12.700    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.405    design_1_i/fsm_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.456ns (39.765%)  route 0.691ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.695     2.989    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.691     4.136    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.521    12.700    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.405    design_1_i/fsm_1/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.456ns (39.765%)  route 0.691ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.695     2.989    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.691     4.136    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.521    12.700    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X31Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.405    design_1_i/fsm_1/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  8.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.412%)  route 0.269ns (65.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.573     0.909    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.269     1.318    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.840     1.206    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/fsm_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.412%)  route 0.269ns (65.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.573     0.909    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.269     1.318    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.840     1.206    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/fsm_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.412%)  route 0.269ns (65.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.573     0.909    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.269     1.318    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.840     1.206    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/fsm_1/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.412%)  route 0.269ns (65.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.573     0.909    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.269     1.318    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X31Y87         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.840     1.206    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/C
                         clock pessimism             -0.282     0.924    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    design_1_i/fsm_1/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.487    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.124ns (5.313%)  route 2.210ns (94.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.538     1.538    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.662 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.672     2.334    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.045ns (5.079%)  route 0.841ns (94.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.548     0.548    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.593 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.293     0.886    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.912     1.278    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.232ns  (logic 0.797ns (35.702%)  route 1.435ns (64.298%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[1][0]/G
    SLICE_X30Y87         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[1][0]/Q
                         net (fo=5, routed)           1.435     2.232    design_1_i/fsm_2/U0/a_in[4]
    SLICE_X30Y84         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.952ns  (logic 0.797ns (40.823%)  route 1.155ns (59.177%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.155     1.952    design_1_i/fsm_2/U0/a_in[1]
    SLICE_X30Y84         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.942ns  (logic 0.559ns (28.777%)  route 1.383ns (71.223%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[0][1]/G
    SLICE_X29Y77         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_5/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.383     1.942    design_1_i/fsm_6/U0/a_in[1]
    SLICE_X33Y77         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/asout_array_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/asout_array_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.924ns  (logic 0.800ns (41.591%)  route 1.124ns (58.409%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/asout_array_reg[2][1]/G
    SLICE_X30Y84         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  design_1_i/fsm_2/U0/asout_array_reg[2][1]/Q
                         net (fo=5, routed)           1.124     1.924    design_1_i/fsm_3/U0/a_in[9]
    SLICE_X30Y81         LDCE                                         r  design_1_i/fsm_3/U0/asout_array_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/asout_array_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 0.731ns (39.847%)  route 1.104ns (60.153%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[1][3]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[1][3]/Q
                         net (fo=3, routed)           1.104     1.835    design_1_i/fsm_4/U0/a_in[7]
    SLICE_X31Y81         LDCE                                         r  design_1_i/fsm_4/U0/asout_array_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.778ns  (logic 0.797ns (44.821%)  route 0.981ns (55.179%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][0]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][0]/Q
                         net (fo=5, routed)           0.981     1.778    design_1_i/fsm_2/U0/a_in[0]
    SLICE_X31Y84         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/asout_array_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.797ns (44.991%)  route 0.974ns (55.009%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][3]/G
    SLICE_X30Y82         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_3/U0/asout_array_reg[2][3]/Q
                         net (fo=3, routed)           0.974     1.771    design_1_i/fsm_4/U0/a_in[11]
    SLICE_X26Y80         LDCE                                         r  design_1_i/fsm_4/U0/asout_array_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/asout_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.768ns  (logic 0.797ns (45.077%)  route 0.971ns (54.923%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[0][1]/G
    SLICE_X30Y81         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_3/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           0.971     1.768    design_1_i/fsm_4/U0/a_in[1]
    SLICE_X29Y80         LDCE                                         r  design_1_i/fsm_4/U0/asout_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.768ns  (logic 0.625ns (35.349%)  route 1.143ns (64.651%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[3][0]/G
    SLICE_X30Y79         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_4/U0/asout_array_reg[3][0]/Q
                         net (fo=3, routed)           1.143     1.768    design_1_i/fsm_5/U0/a_in[12]
    SLICE_X30Y78         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/asout_array_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.757ns  (logic 0.731ns (41.614%)  route 1.026ns (58.386%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           1.026     1.757    design_1_i/fsm_4/U0/a_in[8]
    SLICE_X30Y79         LDCE                                         r  design_1_i/fsm_4/U0/asout_array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.158ns (56.400%)  route 0.122ns (43.600%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[0][0]/G
    SLICE_X31Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_4/U0/asout_array_reg[0][0]/Q
                         net (fo=5, routed)           0.122     0.280    design_1_i/fsm_5/U0/a_in[0]
    SLICE_X31Y78         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.158ns (55.371%)  route 0.127ns (44.629%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[3][0]/G
    SLICE_X31Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_5/U0/asout_array_reg[3][0]/Q
                         net (fo=3, routed)           0.127     0.285    design_1_i/fsm_6/U0/a_in[12]
    SLICE_X31Y76         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.158ns (54.443%)  route 0.132ns (45.557%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[0][2]/G
    SLICE_X31Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_4/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           0.132     0.290    design_1_i/fsm_5/U0/a_in[2]
    SLICE_X31Y78         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[5][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.178ns (57.765%)  route 0.130ns (42.235%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[5][3]/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_5/U0/asout_array_reg[5][3]/Q
                         net (fo=3, routed)           0.130     0.308    design_1_i/fsm_6/U0/a_in[23]
    SLICE_X30Y76         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.158ns (47.179%)  route 0.177ns (52.821%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[2][1]/G
    SLICE_X29Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_5/U0/asout_array_reg[2][1]/Q
                         net (fo=5, routed)           0.177     0.335    design_1_i/fsm_6/U0/a_in[9]
    SLICE_X31Y76         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[3][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.178ns (53.123%)  route 0.157ns (46.877%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[3][1]/G
    SLICE_X30Y79         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_4/U0/asout_array_reg[3][1]/Q
                         net (fo=3, routed)           0.157     0.335    design_1_i/fsm_5/U0/a_in[13]
    SLICE_X30Y78         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/asout_array_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.212ns (63.057%)  route 0.124ns (36.943%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/asout_array_reg[0][2]/G
    SLICE_X31Y84         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  design_1_i/fsm_2/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           0.124     0.336    design_1_i/fsm_3/U0/a_in[2]
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_3/U0/asout_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.158ns (46.329%)  route 0.183ns (53.671%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[0][1]/G
    SLICE_X31Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_4/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           0.183     0.341    design_1_i/fsm_5/U0/a_in[1]
    SLICE_X31Y78         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/asout_array_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.212ns (61.962%)  route 0.130ns (38.038%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/asout_array_reg[2][2]/G
    SLICE_X31Y84         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  design_1_i/fsm_2/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           0.130     0.342    design_1_i/fsm_3/U0/a_in[10]
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_3/U0/asout_array_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/asout_array_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/asout_array_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.212ns (61.395%)  route 0.133ns (38.605%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/asout_array_reg[2][3]/G
    SLICE_X31Y84         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  design_1_i/fsm_2/U0/asout_array_reg[2][3]/Q
                         net (fo=3, routed)           0.133     0.345    design_1_i/fsm_3/U0/a_in[11]
    SLICE_X31Y83         LDCE                                         r  design_1_i/fsm_3/U0/asout_array_reg[3][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_4/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.642ns (25.736%)  route 1.853ns (74.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.644     2.938    design_1_i/fsm_4/U0/clk
    SLICE_X32Y83         FDRE                                         r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           1.284     4.740    design_1_i/fsm_4/U0/ce__0
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.864 r  design_1_i/fsm_4/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.568     5.433    design_1_i/fsm_4/U0/reset_control__0
    SLICE_X35Y82         LDCE                                         r  design_1_i/fsm_4/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_4/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.442ns  (logic 0.642ns (26.289%)  route 1.800ns (73.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.644     2.938    design_1_i/fsm_4/U0/clk
    SLICE_X32Y83         FDRE                                         r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           1.292     4.748    design_1_i/fsm_4/U0/ce__0
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.872 r  design_1_i/fsm_4/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.508     5.380    design_1_i/fsm_4/U0/acks_out
    SLICE_X33Y84         LDCE                                         r  design_1_i/fsm_4/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.280ns  (logic 0.580ns (25.441%)  route 1.700ns (74.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.677     2.971    design_1_i/fsm_6/U0/clk
    SLICE_X27Y76         FDRE                                         r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=33, routed)          1.105     4.532    design_1_i/fsm_6/U0/asout_array[6]_0
    SLICE_X26Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.656 r  design_1_i/fsm_6/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.595     5.251    design_1_i/fsm_6/U0/reset_control__0
    SLICE_X26Y76         LDCE                                         r  design_1_i/fsm_6/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.200ns  (logic 0.580ns (26.369%)  route 1.620ns (73.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.691     2.985    design_1_i/fsm_2/U0/clk
    SLICE_X29Y83         FDSE                                         r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDSE (Prop_fdse_C_Q)         0.456     3.441 r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.843     4.284    design_1_i/fsm_2/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.408 r  design_1_i/fsm_2/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.777     5.185    design_1_i/fsm_2/U0/acks_out
    SLICE_X28Y83         LDCE                                         r  design_1_i/fsm_2/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.187ns  (logic 0.773ns (35.350%)  route 1.414ns (64.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.694     2.988    design_1_i/fsm_1/U0/clk
    SLICE_X30Y86         FDSE                                         r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.478     3.466 r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.861     4.327    design_1_i/fsm_1/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X30Y86         LUT3 (Prop_lut3_I2_O)        0.295     4.622 r  design_1_i/fsm_1/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.553     5.175    design_1_i/fsm_1/U0/reset_control__0
    SLICE_X33Y86         LDCE                                         r  design_1_i/fsm_1/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_5/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.123ns  (logic 0.580ns (27.322%)  route 1.543ns (72.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.682     2.976    design_1_i/fsm_5/U0/clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           1.031     4.463    design_1_i/fsm_5/U0/Q[0]
    SLICE_X27Y77         LUT3 (Prop_lut3_I2_O)        0.124     4.587 r  design_1_i/fsm_5/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.512     5.099    design_1_i/fsm_5/U0/acks_out
    SLICE_X26Y74         LDCE                                         r  design_1_i/fsm_5/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.766ns (37.021%)  route 1.303ns (62.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.694     2.988    design_1_i/fsm_1/U0/clk
    SLICE_X30Y86         FDSE                                         r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDSE (Prop_fdse_C_Q)         0.478     3.466 r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.477     3.943    design_1_i/fsm_1/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X30Y86         LUT3 (Prop_lut3_I0_O)        0.288     4.231 r  design_1_i/fsm_1/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.826     5.057    design_1_i/fsm_1/U0/acks_out
    SLICE_X26Y86         LDCE                                         r  design_1_i/fsm_1/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.938ns  (logic 0.580ns (29.931%)  route 1.358ns (70.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.691     2.985    design_1_i/fsm_2/U0/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.877     4.318    design_1_i/fsm_2/U0/ce__0
    SLICE_X28Y84         LUT3 (Prop_lut3_I2_O)        0.124     4.442 r  design_1_i/fsm_2/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.481     4.923    design_1_i/fsm_2/U0/reset_control__0
    SLICE_X26Y84         LDCE                                         r  design_1_i/fsm_2/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.944ns  (logic 0.580ns (29.839%)  route 1.364ns (70.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.678     2.972    design_1_i/fsm_6/U0/clk
    SLICE_X27Y77         FDSE                                         r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDSE (Prop_fdse_C_Q)         0.456     3.428 r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.686     4.114    design_1_i/fsm_6/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X26Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.238 r  design_1_i/fsm_6/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.677     4.916    design_1_i/fsm_6/U0/acks_out
    SLICE_X30Y75         LDCE                                         r  design_1_i/fsm_6/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.456ns (23.958%)  route 1.447ns (76.042%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.679     2.973    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.456     3.429 r  design_1_i/fsm_6/U0/dut/count_reg_reg[1]/Q
                         net (fo=30, routed)          1.447     4.876    design_1_i/fsm_6/U0/u_i[1]
    SLICE_X33Y76         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/dut/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.925%)  route 0.145ns (53.075%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.572     0.908    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.128     1.036 r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.145     1.180    design_1_i/fsm_2/U0/u_i[3]
    SLICE_X30Y83         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.551     0.887    design_1_i/fsm_7/U0/clk
    SLICE_X32Y81         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.106     1.157    design_1_i/fsm_7/U0/Q[0]
    SLICE_X33Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.202 r  design_1_i/fsm_7/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.000     1.202    design_1_i/fsm_7/U0/acks_out
    SLICE_X33Y81         LDCE                                         r  design_1_i/fsm_7/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.845%)  route 0.167ns (54.155%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.561     0.897    design_1_i/fsm_6/U0/clk
    SLICE_X27Y76         FDRE                                         r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.167     1.204    design_1_i/fsm_6/U0/ce__0
    SLICE_X27Y75         LDCE                                         r  design_1_i/fsm_6/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/dut/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.521%)  route 0.180ns (58.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.563     0.899    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.128     1.027 r  design_1_i/fsm_6/U0/dut/count_reg_reg[3]/Q
                         net (fo=18, routed)          0.180     1.207    design_1_i/fsm_6/U0/u_i[3]
    SLICE_X31Y76         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.756%)  route 0.166ns (50.244%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.551     0.887    design_1_i/fsm_7/U0/clk
    SLICE_X32Y81         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.166     1.216    design_1_i/fsm_7/U0/Q[0]
    SLICE_X33Y79         LDCE                                         r  design_1_i/fsm_7/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_3/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.871%)  route 0.173ns (55.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.569     0.905    design_1_i/fsm_3/U0/clk
    SLICE_X28Y81         FDRE                                         r  design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.173     1.219    design_1_i/fsm_3/U0/ce__0
    SLICE_X26Y82         LDCE                                         r  design_1_i/fsm_3/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_6/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.086%)  route 0.194ns (57.914%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.561     0.897    design_1_i/fsm_6/U0/clk
    SLICE_X27Y76         FDRE                                         r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/fsm_6/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.194     1.232    design_1_i/fsm_6/U0/Q[0]
    SLICE_X26Y75         LDCE                                         r  design_1_i/fsm_6/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.573     0.909    design_1_i/fsm_1/U0/dut/clk
    SLICE_X31Y87         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/Q
                         net (fo=11, routed)          0.185     1.235    design_1_i/fsm_1/U0/u_i[2]
    SLICE_X30Y87         LDCE                                         r  design_1_i/fsm_1/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/dut/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.920%)  route 0.188ns (57.080%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.572     0.908    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.188     1.236    design_1_i/fsm_2/U0/u_i[2]
    SLICE_X31Y84         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_4/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.164ns (46.719%)  route 0.187ns (53.281%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.553     0.889    design_1_i/fsm_4/U0/clk
    SLICE_X32Y83         FDRE                                         r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.187     1.240    design_1_i/fsm_4/U0/Q[0]
    SLICE_X34Y82         LDCE                                         r  design_1_i/fsm_4/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.584ns (30.711%)  route 3.574ns (69.289%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.314     2.111    design_1_i/fsm_2/U0/dut/a_in[1]
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  design_1_i/fsm_2/U0/dut/count[3]_i_8/O
                         net (fo=1, routed)           0.923     3.159    design_1_i/fsm_2/U0/dut/count[3]_i_8_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.283 r  design_1_i/fsm_2/U0/dut/count[3]_i_5/O
                         net (fo=1, routed)           0.000     3.283    design_1_i/fsm_2/U0/dut/count[3]_i_5_n_0
    SLICE_X30Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     3.497 r  design_1_i/fsm_2/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.804     4.300    design_1_i/fsm_2/U0/logic/count_reg[0]_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.325     4.625 r  design_1_i/fsm_2/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.532     5.158    design_1_i/fsm_2/U0/logic/count
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.515     2.694    design_1_i/fsm_2/U0/logic/clk
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.584ns (30.711%)  route 3.574ns (69.289%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.314     2.111    design_1_i/fsm_2/U0/dut/a_in[1]
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  design_1_i/fsm_2/U0/dut/count[3]_i_8/O
                         net (fo=1, routed)           0.923     3.159    design_1_i/fsm_2/U0/dut/count[3]_i_8_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.283 r  design_1_i/fsm_2/U0/dut/count[3]_i_5/O
                         net (fo=1, routed)           0.000     3.283    design_1_i/fsm_2/U0/dut/count[3]_i_5_n_0
    SLICE_X30Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     3.497 r  design_1_i/fsm_2/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.804     4.300    design_1_i/fsm_2/U0/logic/count_reg[0]_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.325     4.625 r  design_1_i/fsm_2/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.532     5.158    design_1_i/fsm_2/U0/logic/count
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.515     2.694    design_1_i/fsm_2/U0/logic/clk
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.584ns (30.711%)  route 3.574ns (69.289%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.314     2.111    design_1_i/fsm_2/U0/dut/a_in[1]
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  design_1_i/fsm_2/U0/dut/count[3]_i_8/O
                         net (fo=1, routed)           0.923     3.159    design_1_i/fsm_2/U0/dut/count[3]_i_8_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.283 r  design_1_i/fsm_2/U0/dut/count[3]_i_5/O
                         net (fo=1, routed)           0.000     3.283    design_1_i/fsm_2/U0/dut/count[3]_i_5_n_0
    SLICE_X30Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     3.497 r  design_1_i/fsm_2/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.804     4.300    design_1_i/fsm_2/U0/logic/count_reg[0]_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.325     4.625 r  design_1_i/fsm_2/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.532     5.158    design_1_i/fsm_2/U0/logic/count
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.515     2.694    design_1_i/fsm_2/U0/logic/clk
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.584ns (30.711%)  route 3.574ns (69.289%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/G
    SLICE_X30Y85         LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/Q
                         net (fo=5, routed)           1.314     2.111    design_1_i/fsm_2/U0/dut/a_in[1]
    SLICE_X31Y85         LUT6 (Prop_lut6_I1_O)        0.124     2.235 r  design_1_i/fsm_2/U0/dut/count[3]_i_8/O
                         net (fo=1, routed)           0.923     3.159    design_1_i/fsm_2/U0/dut/count[3]_i_8_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I1_O)        0.124     3.283 r  design_1_i/fsm_2/U0/dut/count[3]_i_5/O
                         net (fo=1, routed)           0.000     3.283    design_1_i/fsm_2/U0/dut/count[3]_i_5_n_0
    SLICE_X30Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     3.497 r  design_1_i/fsm_2/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.804     4.300    design_1_i/fsm_2/U0/logic/count_reg[0]_0
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.325     4.625 r  design_1_i/fsm_2/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.532     5.158    design_1_i/fsm_2/U0/logic/count
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.515     2.694    design_1_i/fsm_2/U0/logic/clk
    SLICE_X27Y84         FDCE                                         r  design_1_i/fsm_2/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.524ns (32.012%)  route 3.237ns (67.988%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           1.090     1.821    design_1_i/fsm_4/U0/dut/a_in[8]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.945 r  design_1_i/fsm_4/U0/dut/count[3]_i_11/O
                         net (fo=1, routed)           0.728     2.673    design_1_i/fsm_4/U0/dut/count[3]_i_11_n_0
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     3.014 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.895     3.909    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.328     4.237 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.524     4.761    design_1_i/fsm_4/U0/logic/count
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.473     2.652    design_1_i/fsm_4/U0/logic/clk
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.524ns (32.012%)  route 3.237ns (67.988%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           1.090     1.821    design_1_i/fsm_4/U0/dut/a_in[8]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.945 r  design_1_i/fsm_4/U0/dut/count[3]_i_11/O
                         net (fo=1, routed)           0.728     2.673    design_1_i/fsm_4/U0/dut/count[3]_i_11_n_0
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     3.014 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.895     3.909    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.328     4.237 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.524     4.761    design_1_i/fsm_4/U0/logic/count
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.473     2.652    design_1_i/fsm_4/U0/logic/clk
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.524ns (32.012%)  route 3.237ns (67.988%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           1.090     1.821    design_1_i/fsm_4/U0/dut/a_in[8]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.945 r  design_1_i/fsm_4/U0/dut/count[3]_i_11/O
                         net (fo=1, routed)           0.728     2.673    design_1_i/fsm_4/U0/dut/count[3]_i_11_n_0
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     3.014 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.895     3.909    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.328     4.237 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.524     4.761    design_1_i/fsm_4/U0/logic/count
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.473     2.652    design_1_i/fsm_4/U0/logic/clk
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.524ns (32.012%)  route 3.237ns (67.988%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/G
    SLICE_X31Y82         LDCE (EnToQ_ldce_G_Q)        0.731     0.731 r  design_1_i/fsm_3/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           1.090     1.821    design_1_i/fsm_4/U0/dut/a_in[8]
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.124     1.945 r  design_1_i/fsm_4/U0/dut/count[3]_i_11/O
                         net (fo=1, routed)           0.728     2.673    design_1_i/fsm_4/U0/dut/count[3]_i_11_n_0
    SLICE_X31Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.797 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     3.014 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           0.895     3.909    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I1_O)        0.328     4.237 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.524     4.761    design_1_i/fsm_4/U0/logic/count
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.473     2.652    design_1_i/fsm_4/U0/logic/clk
    SLICE_X35Y83         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.531ns (32.839%)  route 3.131ns (67.161%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
    SLICE_X30Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/Q
                         net (fo=5, routed)           1.468     2.093    design_1_i/fsm_5/U0/dut/a_in[17]
    SLICE_X30Y80         LUT6 (Prop_lut6_I2_O)        0.124     2.217 r  design_1_i/fsm_5/U0/dut/count[3]_i_13/O
                         net (fo=1, routed)           0.733     2.949    design_1_i/fsm_5/U0/dut/count[3]_i_13_n_0
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.124     3.073 r  design_1_i/fsm_5/U0/dut/count[3]_i_9/O
                         net (fo=1, routed)           0.000     3.073    design_1_i/fsm_5/U0/dut/count[3]_i_9_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.238     3.311 r  design_1_i/fsm_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.311    design_1_i/fsm_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X29Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     3.415 r  design_1_i/fsm_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.449     3.864    design_1_i/fsm_5/U0/logic/count_reg[0]_1
    SLICE_X26Y79         LUT5 (Prop_lut5_I3_O)        0.316     4.180 r  design_1_i/fsm_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.482     4.662    design_1_i/fsm_5/U0/logic/count
    SLICE_X27Y79         FDCE                                         r  design_1_i/fsm_5/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.510     2.689    design_1_i/fsm_5/U0/logic/clk
    SLICE_X27Y79         FDCE                                         r  design_1_i/fsm_5/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.531ns (32.839%)  route 3.131ns (67.161%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
    SLICE_X30Y80         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/Q
                         net (fo=5, routed)           1.468     2.093    design_1_i/fsm_5/U0/dut/a_in[17]
    SLICE_X30Y80         LUT6 (Prop_lut6_I2_O)        0.124     2.217 r  design_1_i/fsm_5/U0/dut/count[3]_i_13/O
                         net (fo=1, routed)           0.733     2.949    design_1_i/fsm_5/U0/dut/count[3]_i_13_n_0
    SLICE_X29Y80         LUT4 (Prop_lut4_I1_O)        0.124     3.073 r  design_1_i/fsm_5/U0/dut/count[3]_i_9/O
                         net (fo=1, routed)           0.000     3.073    design_1_i/fsm_5/U0/dut/count[3]_i_9_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.238     3.311 r  design_1_i/fsm_5/U0/dut/count_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.311    design_1_i/fsm_5/U0/dut/count_reg[3]_i_7_n_0
    SLICE_X29Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     3.415 r  design_1_i/fsm_5/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.449     3.864    design_1_i/fsm_5/U0/logic/count_reg[0]_1
    SLICE_X26Y79         LUT5 (Prop_lut5_I3_O)        0.316     4.180 r  design_1_i/fsm_5/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.482     4.662    design_1_i/fsm_5/U0/logic/count
    SLICE_X27Y79         FDCE                                         r  design_1_i/fsm_5/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         1.510     2.689    design_1_i/fsm_5/U0/logic/clk
    SLICE_X27Y79         FDCE                                         r  design_1_i/fsm_5/U0/logic/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/dut/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.225ns (68.062%)  route 0.106ns (31.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/ce_reg/G
    SLICE_X28Y85         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/fsm_2/U0/ce_reg/Q
                         net (fo=4, routed)           0.106     0.331    design_1_i/fsm_2/U0/dut/E[0]
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/dut/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.225ns (68.062%)  route 0.106ns (31.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/ce_reg/G
    SLICE_X28Y85         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/fsm_2/U0/ce_reg/Q
                         net (fo=4, routed)           0.106     0.331    design_1_i/fsm_2/U0/dut/E[0]
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/dut/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.225ns (68.062%)  route 0.106ns (31.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/ce_reg/G
    SLICE_X28Y85         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/fsm_2/U0/ce_reg/Q
                         net (fo=4, routed)           0.106     0.331    design_1_i/fsm_2/U0/dut/E[0]
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_2/U0/dut/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.225ns (68.062%)  route 0.106ns (31.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/ce_reg/G
    SLICE_X28Y85         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/fsm_2/U0/ce_reg/Q
                         net (fo=4, routed)           0.106     0.331    design_1_i/fsm_2/U0/dut/E[0]
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.839     1.205    design_1_i/fsm_2/U0/dut/clk
    SLICE_X31Y85         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/dut/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.224ns (65.739%)  route 0.117ns (34.261%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/ce_reg/G
    SLICE_X27Y75         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  design_1_i/fsm_6/U0/ce_reg/Q
                         net (fo=4, routed)           0.117     0.341    design_1_i/fsm_6/U0/dut/E[0]
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.828     1.194    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/dut/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.224ns (65.739%)  route 0.117ns (34.261%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/ce_reg/G
    SLICE_X27Y75         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  design_1_i/fsm_6/U0/ce_reg/Q
                         net (fo=4, routed)           0.117     0.341    design_1_i/fsm_6/U0/dut/E[0]
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.828     1.194    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/dut/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.224ns (65.739%)  route 0.117ns (34.261%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/ce_reg/G
    SLICE_X27Y75         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  design_1_i/fsm_6/U0/ce_reg/Q
                         net (fo=4, routed)           0.117     0.341    design_1_i/fsm_6/U0/dut/E[0]
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.828     1.194    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/dut/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.224ns (65.739%)  route 0.117ns (34.261%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/ce_reg/G
    SLICE_X27Y75         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  design_1_i/fsm_6/U0/ce_reg/Q
                         net (fo=4, routed)           0.117     0.341    design_1_i/fsm_6/U0/dut/E[0]
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.828     1.194    design_1_i/fsm_6/U0/dut/clk
    SLICE_X28Y75         FDCE                                         r  design_1_i/fsm_6/U0/dut/count_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/dut/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.158ns (44.714%)  route 0.195ns (55.286%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/acks_out_reg/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/fsm_2/U0/acks_out_reg/Q
                         net (fo=5, routed)           0.195     0.353    design_1_i/fsm_3/U0/dut/ack_in
    SLICE_X29Y82         FDCE                                         f  design_1_i/fsm_3/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.836     1.202    design_1_i/fsm_3/U0/dut/clk
    SLICE_X29Y82         FDCE                                         r  design_1_i/fsm_3/U0/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/dut/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.158ns (44.714%)  route 0.195ns (55.286%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/acks_out_reg/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/fsm_2/U0/acks_out_reg/Q
                         net (fo=5, routed)           0.195     0.353    design_1_i/fsm_3/U0/dut/ack_in
    SLICE_X29Y82         FDCE                                         f  design_1_i/fsm_3/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=828, routed)         0.836     1.202    design_1_i/fsm_3/U0/dut/clk
    SLICE_X29Y82         FDCE                                         r  design_1_i/fsm_3/U0/dut/count_reg_reg[2]/C





