// Seed: 1488104705
module module_0;
  wire id_1, id_2;
  tri id_3;
  assign id_3 = 1;
  id_5(
      .id_0(id_3),
      .id_1(id_3),
      .id_2(1),
      .id_3(1),
      .id_4(1 - 1),
      .id_5(id_2),
      .id_6(1'b0),
      .id_7(1 - 1'b0)
  );
endmodule
module module_1 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
