{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743079538987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743079538987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 20:45:38 2025 " "Processing started: Thu Mar 27 20:45:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743079538987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079538987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079538987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743079539270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743079539270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer " "Found entity 1: layer" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_network " "Found entity 1: ff_network" {  } { { "ff_network.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manager " "Found entity 1: manager" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ff_network " "Elaborating entity \"ff_network\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743079548732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manager manager:manager_inst " "Elaborating entity \"manager\" for hierarchy \"manager:manager_inst\"" {  } { { "ff_network.sv" "manager_inst" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1280 360 manager.sv(286) " "Verilog HDL assignment warning at manager.sv(286): truncated value with size 1280 to match size of target (360)" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079548757 "|ff_network|manager:manager_inst"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 7 0 i_o manager.sv(294) " "Verilog HDL error at manager.sv(294): index 8 cannot fall outside the declared range \[7:0\] for vector \"i_o\"" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 294 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548758 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "manager:manager_inst " "Can't elaborate user hierarchy \"manager:manager_inst\"" {  } { { "ff_network.sv" "manager_inst" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 20:45:48 2025 " "Processing ended: Thu Mar 27 20:45:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743079538987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743079538987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 20:45:38 2025 " "Processing started: Thu Mar 27 20:45:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743079538987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079538987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectML -c projectML" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079538987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743079539270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743079539270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer " "Found entity 1: layer" {  } { { "layer.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/layer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_network " "Found entity 1: ff_network" {  } { { "ff_network.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manager " "Found entity 1: manager" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743079548700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ff_network " "Elaborating entity \"ff_network\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743079548732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manager manager:manager_inst " "Elaborating entity \"manager\" for hierarchy \"manager:manager_inst\"" {  } { { "ff_network.sv" "manager_inst" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1280 360 manager.sv(286) " "Verilog HDL assignment warning at manager.sv(286): truncated value with size 1280 to match size of target (360)" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743079548757 "|ff_network|manager:manager_inst"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "8 7 0 i_o manager.sv(294) " "Verilog HDL error at manager.sv(294): index 8 cannot fall outside the declared range \[7:0\] for vector \"i_o\"" {  } { { "manager.sv" "" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/manager.sv" 294 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548758 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "manager:manager_inst " "Can't elaborate user hierarchy \"manager:manager_inst\"" {  } { { "ff_network.sv" "manager_inst" { Text "D:/IntelFPGA/project/projectML/projectML/projectML/ff_network.sv" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743079548796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 20:45:48 2025 " "Processing ended: Thu Mar 27 20:45:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743079548879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743079548879 ""}
