<stg><name>correlateTop</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:17  %currentState_load = load i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name="currentState_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:20  br i1 %currentState_load, label %._crit_edge147, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge147:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge147:17  store i1 true, i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:19  %phaseClass_V_load = load i4* @phaseClass_V, align 1

]]></Node>
<StgValue><ssdm name="phaseClass_V_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge147:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="33">
<![CDATA[
._crit_edge147:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="33">
<![CDATA[
._crit_edge147:2  %o_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="o_data_last_V_tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge147:3  %p_Val2_4 = trunc i32 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge147:4  store i16 %p_Val2_4, i16* @unScalled_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
._crit_edge147:5  %p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_4, i5 0)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge147:6  store i21 %p_0, i21* @newVal_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="4">
<![CDATA[
._crit_edge147:7  call fastcc void @shiftPhaseClass(i21 %p_0, i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge147:12  %tmp_6 = add i4 1, %phaseClass_V_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge147:13  store i4 %tmp_6, i4* @phaseClass_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="35" st_id="9" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:0  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

]]></Node>
<StgValue><ssdm name="start_V_read"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %start_V_read, label %1, label %._crit_edge146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @loadCount_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 0, i4* @phaseClass_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="10" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="42" st_id="11" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="43" st_id="12" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge147:9  %loadCount_V_load = load i32* @loadCount_V, align 4

]]></Node>
<StgValue><ssdm name="loadCount_V_load"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge147:10  %tmp_4 = add i32 1, %loadCount_V_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge147:11  store i32 %tmp_4, i32* @loadCount_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge147:14  %tmp_7 = icmp sgt i32 %op_V_assign, 29696000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge147:15  %o_data_data_V_tmp = select i1 %tmp_7, i32 %tmp_4, i32 0

]]></Node>
<StgValue><ssdm name="o_data_data_V_tmp"/></StgValue>
</operation>

<operation id="49" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge147:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="50" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge146:0  br label %._crit_edge145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge147:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge147:18  br label %._crit_edge145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0">
<![CDATA[
._crit_edge145:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
