/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Base */
.set Base__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Base__0__MASK, 0x04
.set Base__0__PC, CYREG_PRT1_PC2
.set Base__0__PORT, 1
.set Base__0__SHIFT, 2
.set Base__AG, CYREG_PRT1_AG
.set Base__AMUX, CYREG_PRT1_AMUX
.set Base__BIE, CYREG_PRT1_BIE
.set Base__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Base__BYP, CYREG_PRT1_BYP
.set Base__CTL, CYREG_PRT1_CTL
.set Base__DM0, CYREG_PRT1_DM0
.set Base__DM1, CYREG_PRT1_DM1
.set Base__DM2, CYREG_PRT1_DM2
.set Base__DR, CYREG_PRT1_DR
.set Base__INP_DIS, CYREG_PRT1_INP_DIS
.set Base__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Base__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Base__LCD_EN, CYREG_PRT1_LCD_EN
.set Base__MASK, 0x04
.set Base__PORT, 1
.set Base__PRT, CYREG_PRT1_PRT
.set Base__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Base__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Base__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Base__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Base__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Base__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Base__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Base__PS, CYREG_PRT1_PS
.set Base__SHIFT, 2
.set Base__SLW, CYREG_PRT1_SLW
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set BaseAndJaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set BaseAndJaw_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set BaseAndJaw_PWMUDB_genblk8_stsreg__0__POS, 0
.set BaseAndJaw_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set BaseAndJaw_PWMUDB_genblk8_stsreg__1__POS, 1
.set BaseAndJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set BaseAndJaw_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set BaseAndJaw_PWMUDB_genblk8_stsreg__2__POS, 2
.set BaseAndJaw_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set BaseAndJaw_PWMUDB_genblk8_stsreg__3__POS, 3
.set BaseAndJaw_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set BaseAndJaw_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set BaseAndJaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set BaseAndJaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x05
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x20
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x20

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x06
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x40
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x40

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x02
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x04
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x04

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x04
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x10
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x10

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x07
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x80
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x80

/* Clock_7 */
.set Clock_7__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_7__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_7__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_7__CFG2_SRC_SEL_MASK, 0x07
.set Clock_7__INDEX, 0x01
.set Clock_7__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_7__PM_ACT_MSK, 0x02
.set Clock_7__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_7__PM_STBY_MSK, 0x02

/* Clock_8 */
.set Clock_8__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_8__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_8__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_8__CFG2_SRC_SEL_MASK, 0x07
.set Clock_8__INDEX, 0x03
.set Clock_8__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_8__PM_ACT_MSK, 0x08
.set Clock_8__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_8__PM_STBY_MSK, 0x08

/* Eyelid */
.set Eyelid_Open_Close__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Eyelid_Open_Close__0__MASK, 0x10
.set Eyelid_Open_Close__0__PC, CYREG_PRT1_PC4
.set Eyelid_Open_Close__0__PORT, 1
.set Eyelid_Open_Close__0__SHIFT, 4
.set Eyelid_Open_Close__AG, CYREG_PRT1_AG
.set Eyelid_Open_Close__AMUX, CYREG_PRT1_AMUX
.set Eyelid_Open_Close__BIE, CYREG_PRT1_BIE
.set Eyelid_Open_Close__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Eyelid_Open_Close__BYP, CYREG_PRT1_BYP
.set Eyelid_Open_Close__CTL, CYREG_PRT1_CTL
.set Eyelid_Open_Close__DM0, CYREG_PRT1_DM0
.set Eyelid_Open_Close__DM1, CYREG_PRT1_DM1
.set Eyelid_Open_Close__DM2, CYREG_PRT1_DM2
.set Eyelid_Open_Close__DR, CYREG_PRT1_DR
.set Eyelid_Open_Close__INP_DIS, CYREG_PRT1_INP_DIS
.set Eyelid_Open_Close__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Eyelid_Open_Close__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Eyelid_Open_Close__LCD_EN, CYREG_PRT1_LCD_EN
.set Eyelid_Open_Close__MASK, 0x10
.set Eyelid_Open_Close__PORT, 1
.set Eyelid_Open_Close__PRT, CYREG_PRT1_PRT
.set Eyelid_Open_Close__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Eyelid_Open_Close__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Eyelid_Open_Close__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Eyelid_Open_Close__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Eyelid_Open_Close__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Eyelid_Open_Close__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Eyelid_Open_Close__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Eyelid_Open_Close__PS, CYREG_PRT1_PS
.set Eyelid_Open_Close__SHIFT, 4
.set Eyelid_Open_Close__SLW, CYREG_PRT1_SLW
.set Eyelid_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Eyelid_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Eyelid_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelid_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Eyelid_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Eyelid_PWMUDB_genblk8_stsreg__0__POS, 0
.set Eyelid_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Eyelid_PWMUDB_genblk8_stsreg__1__POS, 1
.set Eyelid_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Eyelid_PWMUDB_genblk8_stsreg__2__POS, 2
.set Eyelid_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Eyelid_PWMUDB_genblk8_stsreg__3__POS, 3
.set Eyelid_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Eyelid_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Eyelid_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelid_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelid_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelid_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelid_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelid_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Eyelid_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Eyelid_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Eyelid_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Eyelid_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Eyelid_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelid_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Eyelid_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Eyelid_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelid_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set EyelidVertical__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set EyelidVertical__0__MASK, 0x01
.set EyelidVertical__0__PC, CYREG_PRT2_PC0
.set EyelidVertical__0__PORT, 2
.set EyelidVertical__0__SHIFT, 0
.set EyelidVertical__AG, CYREG_PRT2_AG
.set EyelidVertical__AMUX, CYREG_PRT2_AMUX
.set EyelidVertical__BIE, CYREG_PRT2_BIE
.set EyelidVertical__BIT_MASK, CYREG_PRT2_BIT_MASK
.set EyelidVertical__BYP, CYREG_PRT2_BYP
.set EyelidVertical__CTL, CYREG_PRT2_CTL
.set EyelidVertical__DM0, CYREG_PRT2_DM0
.set EyelidVertical__DM1, CYREG_PRT2_DM1
.set EyelidVertical__DM2, CYREG_PRT2_DM2
.set EyelidVertical__DR, CYREG_PRT2_DR
.set EyelidVertical__INP_DIS, CYREG_PRT2_INP_DIS
.set EyelidVertical__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set EyelidVertical__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set EyelidVertical__LCD_EN, CYREG_PRT2_LCD_EN
.set EyelidVertical__MASK, 0x01
.set EyelidVertical__PORT, 2
.set EyelidVertical__PRT, CYREG_PRT2_PRT
.set EyelidVertical__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set EyelidVertical__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set EyelidVertical__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set EyelidVertical__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set EyelidVertical__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set EyelidVertical__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set EyelidVertical__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set EyelidVertical__PS, CYREG_PRT2_PS
.set EyelidVertical__SHIFT, 0
.set EyelidVertical__SLW, CYREG_PRT2_SLW

/* Jaw */
.set Jaw__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Jaw__0__MASK, 0x20
.set Jaw__0__PC, CYREG_PRT1_PC5
.set Jaw__0__PORT, 1
.set Jaw__0__SHIFT, 5
.set Jaw__AG, CYREG_PRT1_AG
.set Jaw__AMUX, CYREG_PRT1_AMUX
.set Jaw__BIE, CYREG_PRT1_BIE
.set Jaw__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Jaw__BYP, CYREG_PRT1_BYP
.set Jaw__CTL, CYREG_PRT1_CTL
.set Jaw__DM0, CYREG_PRT1_DM0
.set Jaw__DM1, CYREG_PRT1_DM1
.set Jaw__DM2, CYREG_PRT1_DM2
.set Jaw__DR, CYREG_PRT1_DR
.set Jaw__INP_DIS, CYREG_PRT1_INP_DIS
.set Jaw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Jaw__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Jaw__LCD_EN, CYREG_PRT1_LCD_EN
.set Jaw__MASK, 0x20
.set Jaw__PORT, 1
.set Jaw__PRT, CYREG_PRT1_PRT
.set Jaw__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Jaw__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Jaw__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Jaw__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Jaw__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Jaw__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Jaw__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Jaw__PS, CYREG_PRT1_PS
.set Jaw__SHIFT, 5
.set Jaw__SLW, CYREG_PRT1_SLW

/* LeftEyeball_Horizontal */
.set LeftEyeball_Horizontal__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LeftEyeball_Horizontal__0__MASK, 0x20
.set LeftEyeball_Horizontal__0__PC, CYREG_PRT0_PC5
.set LeftEyeball_Horizontal__0__PORT, 0
.set LeftEyeball_Horizontal__0__SHIFT, 5
.set LeftEyeball_Horizontal__AG, CYREG_PRT0_AG
.set LeftEyeball_Horizontal__AMUX, CYREG_PRT0_AMUX
.set LeftEyeball_Horizontal__BIE, CYREG_PRT0_BIE
.set LeftEyeball_Horizontal__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LeftEyeball_Horizontal__BYP, CYREG_PRT0_BYP
.set LeftEyeball_Horizontal__CTL, CYREG_PRT0_CTL
.set LeftEyeball_Horizontal__DM0, CYREG_PRT0_DM0
.set LeftEyeball_Horizontal__DM1, CYREG_PRT0_DM1
.set LeftEyeball_Horizontal__DM2, CYREG_PRT0_DM2
.set LeftEyeball_Horizontal__DR, CYREG_PRT0_DR
.set LeftEyeball_Horizontal__INP_DIS, CYREG_PRT0_INP_DIS
.set LeftEyeball_Horizontal__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LeftEyeball_Horizontal__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LeftEyeball_Horizontal__LCD_EN, CYREG_PRT0_LCD_EN
.set LeftEyeball_Horizontal__MASK, 0x20
.set LeftEyeball_Horizontal__PORT, 0
.set LeftEyeball_Horizontal__PRT, CYREG_PRT0_PRT
.set LeftEyeball_Horizontal__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LeftEyeball_Horizontal__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LeftEyeball_Horizontal__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LeftEyeball_Horizontal__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LeftEyeball_Horizontal__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LeftEyeball_Horizontal__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LeftEyeball_Horizontal__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LeftEyeball_Horizontal__PS, CYREG_PRT0_PS
.set LeftEyeball_Horizontal__SHIFT, 5
.set LeftEyeball_Horizontal__SLW, CYREG_PRT0_SLW

/* LeftEyeball_Vertical */
.set LeftEyeball_Vertical__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LeftEyeball_Vertical__0__MASK, 0x80
.set LeftEyeball_Vertical__0__PC, CYREG_PRT0_PC7
.set LeftEyeball_Vertical__0__PORT, 0
.set LeftEyeball_Vertical__0__SHIFT, 7
.set LeftEyeball_Vertical__AG, CYREG_PRT0_AG
.set LeftEyeball_Vertical__AMUX, CYREG_PRT0_AMUX
.set LeftEyeball_Vertical__BIE, CYREG_PRT0_BIE
.set LeftEyeball_Vertical__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LeftEyeball_Vertical__BYP, CYREG_PRT0_BYP
.set LeftEyeball_Vertical__CTL, CYREG_PRT0_CTL
.set LeftEyeball_Vertical__DM0, CYREG_PRT0_DM0
.set LeftEyeball_Vertical__DM1, CYREG_PRT0_DM1
.set LeftEyeball_Vertical__DM2, CYREG_PRT0_DM2
.set LeftEyeball_Vertical__DR, CYREG_PRT0_DR
.set LeftEyeball_Vertical__INP_DIS, CYREG_PRT0_INP_DIS
.set LeftEyeball_Vertical__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LeftEyeball_Vertical__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LeftEyeball_Vertical__LCD_EN, CYREG_PRT0_LCD_EN
.set LeftEyeball_Vertical__MASK, 0x80
.set LeftEyeball_Vertical__PORT, 0
.set LeftEyeball_Vertical__PRT, CYREG_PRT0_PRT
.set LeftEyeball_Vertical__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LeftEyeball_Vertical__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LeftEyeball_Vertical__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LeftEyeball_Vertical__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LeftEyeball_Vertical__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LeftEyeball_Vertical__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LeftEyeball_Vertical__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LeftEyeball_Vertical__PS, CYREG_PRT0_PS
.set LeftEyeball_Vertical__SHIFT, 7
.set LeftEyeball_Vertical__SLW, CYREG_PRT0_SLW

/* LeftLip */
.set LeftLip__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LeftLip__0__MASK, 0x80
.set LeftLip__0__PC, CYREG_PRT1_PC7
.set LeftLip__0__PORT, 1
.set LeftLip__0__SHIFT, 7
.set LeftLip__AG, CYREG_PRT1_AG
.set LeftLip__AMUX, CYREG_PRT1_AMUX
.set LeftLip__BIE, CYREG_PRT1_BIE
.set LeftLip__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LeftLip__BYP, CYREG_PRT1_BYP
.set LeftLip__CTL, CYREG_PRT1_CTL
.set LeftLip__DM0, CYREG_PRT1_DM0
.set LeftLip__DM1, CYREG_PRT1_DM1
.set LeftLip__DM2, CYREG_PRT1_DM2
.set LeftLip__DR, CYREG_PRT1_DR
.set LeftLip__INP_DIS, CYREG_PRT1_INP_DIS
.set LeftLip__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LeftLip__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LeftLip__LCD_EN, CYREG_PRT1_LCD_EN
.set LeftLip__MASK, 0x80
.set LeftLip__PORT, 1
.set LeftLip__PRT, CYREG_PRT1_PRT
.set LeftLip__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LeftLip__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LeftLip__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LeftLip__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LeftLip__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LeftLip__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LeftLip__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LeftLip__PS, CYREG_PRT1_PS
.set LeftLip__SHIFT, 7
.set LeftLip__SLW, CYREG_PRT1_SLW

/* LeftNeck */
.set LeftNeck__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LeftNeck__0__MASK, 0x02
.set LeftNeck__0__PC, CYREG_PRT2_PC1
.set LeftNeck__0__PORT, 2
.set LeftNeck__0__SHIFT, 1
.set LeftNeck__AG, CYREG_PRT2_AG
.set LeftNeck__AMUX, CYREG_PRT2_AMUX
.set LeftNeck__BIE, CYREG_PRT2_BIE
.set LeftNeck__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LeftNeck__BYP, CYREG_PRT2_BYP
.set LeftNeck__CTL, CYREG_PRT2_CTL
.set LeftNeck__DM0, CYREG_PRT2_DM0
.set LeftNeck__DM1, CYREG_PRT2_DM1
.set LeftNeck__DM2, CYREG_PRT2_DM2
.set LeftNeck__DR, CYREG_PRT2_DR
.set LeftNeck__INP_DIS, CYREG_PRT2_INP_DIS
.set LeftNeck__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LeftNeck__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LeftNeck__LCD_EN, CYREG_PRT2_LCD_EN
.set LeftNeck__MASK, 0x02
.set LeftNeck__PORT, 2
.set LeftNeck__PRT, CYREG_PRT2_PRT
.set LeftNeck__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LeftNeck__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LeftNeck__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LeftNeck__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LeftNeck__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LeftNeck__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LeftNeck__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LeftNeck__PS, CYREG_PRT2_PS
.set LeftNeck__SHIFT, 1
.set LeftNeck__SLW, CYREG_PRT2_SLW

/* Left_Eyeball */
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Left_Eyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Left_Eyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set Left_Eyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Left_Eyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Left_Eyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Left_Eyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set Left_Eyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Left_Eyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Left_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Left_Eyebrow */
.set Left_Eyebrow_Inner__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Left_Eyebrow_Inner__0__MASK, 0x04
.set Left_Eyebrow_Inner__0__PC, CYREG_PRT0_PC2
.set Left_Eyebrow_Inner__0__PORT, 0
.set Left_Eyebrow_Inner__0__SHIFT, 2
.set Left_Eyebrow_Inner__AG, CYREG_PRT0_AG
.set Left_Eyebrow_Inner__AMUX, CYREG_PRT0_AMUX
.set Left_Eyebrow_Inner__BIE, CYREG_PRT0_BIE
.set Left_Eyebrow_Inner__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Left_Eyebrow_Inner__BYP, CYREG_PRT0_BYP
.set Left_Eyebrow_Inner__CTL, CYREG_PRT0_CTL
.set Left_Eyebrow_Inner__DM0, CYREG_PRT0_DM0
.set Left_Eyebrow_Inner__DM1, CYREG_PRT0_DM1
.set Left_Eyebrow_Inner__DM2, CYREG_PRT0_DM2
.set Left_Eyebrow_Inner__DR, CYREG_PRT0_DR
.set Left_Eyebrow_Inner__INP_DIS, CYREG_PRT0_INP_DIS
.set Left_Eyebrow_Inner__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Left_Eyebrow_Inner__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Left_Eyebrow_Inner__LCD_EN, CYREG_PRT0_LCD_EN
.set Left_Eyebrow_Inner__MASK, 0x04
.set Left_Eyebrow_Inner__PORT, 0
.set Left_Eyebrow_Inner__PRT, CYREG_PRT0_PRT
.set Left_Eyebrow_Inner__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Left_Eyebrow_Inner__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Left_Eyebrow_Inner__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Left_Eyebrow_Inner__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Left_Eyebrow_Inner__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Left_Eyebrow_Inner__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Left_Eyebrow_Inner__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Left_Eyebrow_Inner__PS, CYREG_PRT0_PS
.set Left_Eyebrow_Inner__SHIFT, 2
.set Left_Eyebrow_Inner__SLW, CYREG_PRT0_SLW
.set Left_Eyebrow_Outer__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Left_Eyebrow_Outer__0__MASK, 0x08
.set Left_Eyebrow_Outer__0__PC, CYREG_PRT0_PC3
.set Left_Eyebrow_Outer__0__PORT, 0
.set Left_Eyebrow_Outer__0__SHIFT, 3
.set Left_Eyebrow_Outer__AG, CYREG_PRT0_AG
.set Left_Eyebrow_Outer__AMUX, CYREG_PRT0_AMUX
.set Left_Eyebrow_Outer__BIE, CYREG_PRT0_BIE
.set Left_Eyebrow_Outer__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Left_Eyebrow_Outer__BYP, CYREG_PRT0_BYP
.set Left_Eyebrow_Outer__CTL, CYREG_PRT0_CTL
.set Left_Eyebrow_Outer__DM0, CYREG_PRT0_DM0
.set Left_Eyebrow_Outer__DM1, CYREG_PRT0_DM1
.set Left_Eyebrow_Outer__DM2, CYREG_PRT0_DM2
.set Left_Eyebrow_Outer__DR, CYREG_PRT0_DR
.set Left_Eyebrow_Outer__INP_DIS, CYREG_PRT0_INP_DIS
.set Left_Eyebrow_Outer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Left_Eyebrow_Outer__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Left_Eyebrow_Outer__LCD_EN, CYREG_PRT0_LCD_EN
.set Left_Eyebrow_Outer__MASK, 0x08
.set Left_Eyebrow_Outer__PORT, 0
.set Left_Eyebrow_Outer__PRT, CYREG_PRT0_PRT
.set Left_Eyebrow_Outer__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Left_Eyebrow_Outer__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Left_Eyebrow_Outer__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Left_Eyebrow_Outer__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Left_Eyebrow_Outer__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Left_Eyebrow_Outer__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Left_Eyebrow_Outer__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Left_Eyebrow_Outer__PS, CYREG_PRT0_PS
.set Left_Eyebrow_Outer__SHIFT, 3
.set Left_Eyebrow_Outer__SLW, CYREG_PRT0_SLW
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Lips */
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Lips_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Lips_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Lips_PWMUDB_genblk8_stsreg__0__POS, 0
.set Lips_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Lips_PWMUDB_genblk8_stsreg__1__POS, 1
.set Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Lips_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Lips_PWMUDB_genblk8_stsreg__2__POS, 2
.set Lips_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Lips_PWMUDB_genblk8_stsreg__3__POS, 3
.set Lips_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Lips_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Lips_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Lips_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Lips_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Lips_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Lips_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Lips_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Lips_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* Neck */
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Neck_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Neck_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Neck_PWMUDB_genblk8_stsreg__0__POS, 0
.set Neck_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Neck_PWMUDB_genblk8_stsreg__1__POS, 1
.set Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Neck_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Neck_PWMUDB_genblk8_stsreg__2__POS, 2
.set Neck_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Neck_PWMUDB_genblk8_stsreg__3__POS, 3
.set Neck_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Neck_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Neck_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Neck_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Neck_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Neck_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Neck_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Neck_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Neck_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* RightEyeball_Horizontal */
.set RightEyeball_Horizontal__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set RightEyeball_Horizontal__0__MASK, 0x10
.set RightEyeball_Horizontal__0__PC, CYREG_PRT0_PC4
.set RightEyeball_Horizontal__0__PORT, 0
.set RightEyeball_Horizontal__0__SHIFT, 4
.set RightEyeball_Horizontal__AG, CYREG_PRT0_AG
.set RightEyeball_Horizontal__AMUX, CYREG_PRT0_AMUX
.set RightEyeball_Horizontal__BIE, CYREG_PRT0_BIE
.set RightEyeball_Horizontal__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RightEyeball_Horizontal__BYP, CYREG_PRT0_BYP
.set RightEyeball_Horizontal__CTL, CYREG_PRT0_CTL
.set RightEyeball_Horizontal__DM0, CYREG_PRT0_DM0
.set RightEyeball_Horizontal__DM1, CYREG_PRT0_DM1
.set RightEyeball_Horizontal__DM2, CYREG_PRT0_DM2
.set RightEyeball_Horizontal__DR, CYREG_PRT0_DR
.set RightEyeball_Horizontal__INP_DIS, CYREG_PRT0_INP_DIS
.set RightEyeball_Horizontal__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RightEyeball_Horizontal__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RightEyeball_Horizontal__LCD_EN, CYREG_PRT0_LCD_EN
.set RightEyeball_Horizontal__MASK, 0x10
.set RightEyeball_Horizontal__PORT, 0
.set RightEyeball_Horizontal__PRT, CYREG_PRT0_PRT
.set RightEyeball_Horizontal__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RightEyeball_Horizontal__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RightEyeball_Horizontal__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RightEyeball_Horizontal__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RightEyeball_Horizontal__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RightEyeball_Horizontal__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RightEyeball_Horizontal__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RightEyeball_Horizontal__PS, CYREG_PRT0_PS
.set RightEyeball_Horizontal__SHIFT, 4
.set RightEyeball_Horizontal__SLW, CYREG_PRT0_SLW

/* RightEyeball_Vertical */
.set RightEyeball_Vertical__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set RightEyeball_Vertical__0__MASK, 0x40
.set RightEyeball_Vertical__0__PC, CYREG_PRT0_PC6
.set RightEyeball_Vertical__0__PORT, 0
.set RightEyeball_Vertical__0__SHIFT, 6
.set RightEyeball_Vertical__AG, CYREG_PRT0_AG
.set RightEyeball_Vertical__AMUX, CYREG_PRT0_AMUX
.set RightEyeball_Vertical__BIE, CYREG_PRT0_BIE
.set RightEyeball_Vertical__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RightEyeball_Vertical__BYP, CYREG_PRT0_BYP
.set RightEyeball_Vertical__CTL, CYREG_PRT0_CTL
.set RightEyeball_Vertical__DM0, CYREG_PRT0_DM0
.set RightEyeball_Vertical__DM1, CYREG_PRT0_DM1
.set RightEyeball_Vertical__DM2, CYREG_PRT0_DM2
.set RightEyeball_Vertical__DR, CYREG_PRT0_DR
.set RightEyeball_Vertical__INP_DIS, CYREG_PRT0_INP_DIS
.set RightEyeball_Vertical__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RightEyeball_Vertical__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RightEyeball_Vertical__LCD_EN, CYREG_PRT0_LCD_EN
.set RightEyeball_Vertical__MASK, 0x40
.set RightEyeball_Vertical__PORT, 0
.set RightEyeball_Vertical__PRT, CYREG_PRT0_PRT
.set RightEyeball_Vertical__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RightEyeball_Vertical__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RightEyeball_Vertical__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RightEyeball_Vertical__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RightEyeball_Vertical__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RightEyeball_Vertical__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RightEyeball_Vertical__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RightEyeball_Vertical__PS, CYREG_PRT0_PS
.set RightEyeball_Vertical__SHIFT, 6
.set RightEyeball_Vertical__SLW, CYREG_PRT0_SLW

/* RightLip */
.set RightLip__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set RightLip__0__MASK, 0x40
.set RightLip__0__PC, CYREG_PRT1_PC6
.set RightLip__0__PORT, 1
.set RightLip__0__SHIFT, 6
.set RightLip__AG, CYREG_PRT1_AG
.set RightLip__AMUX, CYREG_PRT1_AMUX
.set RightLip__BIE, CYREG_PRT1_BIE
.set RightLip__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RightLip__BYP, CYREG_PRT1_BYP
.set RightLip__CTL, CYREG_PRT1_CTL
.set RightLip__DM0, CYREG_PRT1_DM0
.set RightLip__DM1, CYREG_PRT1_DM1
.set RightLip__DM2, CYREG_PRT1_DM2
.set RightLip__DR, CYREG_PRT1_DR
.set RightLip__INP_DIS, CYREG_PRT1_INP_DIS
.set RightLip__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RightLip__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RightLip__LCD_EN, CYREG_PRT1_LCD_EN
.set RightLip__MASK, 0x40
.set RightLip__PORT, 1
.set RightLip__PRT, CYREG_PRT1_PRT
.set RightLip__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RightLip__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RightLip__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RightLip__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RightLip__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RightLip__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RightLip__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RightLip__PS, CYREG_PRT1_PS
.set RightLip__SHIFT, 6
.set RightLip__SLW, CYREG_PRT1_SLW

/* RightNeck */
.set RightNeck__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set RightNeck__0__MASK, 0x04
.set RightNeck__0__PC, CYREG_PRT2_PC2
.set RightNeck__0__PORT, 2
.set RightNeck__0__SHIFT, 2
.set RightNeck__AG, CYREG_PRT2_AG
.set RightNeck__AMUX, CYREG_PRT2_AMUX
.set RightNeck__BIE, CYREG_PRT2_BIE
.set RightNeck__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RightNeck__BYP, CYREG_PRT2_BYP
.set RightNeck__CTL, CYREG_PRT2_CTL
.set RightNeck__DM0, CYREG_PRT2_DM0
.set RightNeck__DM1, CYREG_PRT2_DM1
.set RightNeck__DM2, CYREG_PRT2_DM2
.set RightNeck__DR, CYREG_PRT2_DR
.set RightNeck__INP_DIS, CYREG_PRT2_INP_DIS
.set RightNeck__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RightNeck__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RightNeck__LCD_EN, CYREG_PRT2_LCD_EN
.set RightNeck__MASK, 0x04
.set RightNeck__PORT, 2
.set RightNeck__PRT, CYREG_PRT2_PRT
.set RightNeck__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RightNeck__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RightNeck__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RightNeck__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RightNeck__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RightNeck__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RightNeck__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RightNeck__PS, CYREG_PRT2_PS
.set RightNeck__SHIFT, 2
.set RightNeck__SLW, CYREG_PRT2_SLW

/* Right_Eyeball */
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Right_Eyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Right_Eyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set Right_Eyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Right_Eyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Right_Eyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Right_Eyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set Right_Eyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Right_Eyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Right_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Right_Eyebrow */
.set Right_Eyebrow_Inner__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Right_Eyebrow_Inner__0__MASK, 0x01
.set Right_Eyebrow_Inner__0__PC, CYREG_PRT0_PC0
.set Right_Eyebrow_Inner__0__PORT, 0
.set Right_Eyebrow_Inner__0__SHIFT, 0
.set Right_Eyebrow_Inner__AG, CYREG_PRT0_AG
.set Right_Eyebrow_Inner__AMUX, CYREG_PRT0_AMUX
.set Right_Eyebrow_Inner__BIE, CYREG_PRT0_BIE
.set Right_Eyebrow_Inner__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Right_Eyebrow_Inner__BYP, CYREG_PRT0_BYP
.set Right_Eyebrow_Inner__CTL, CYREG_PRT0_CTL
.set Right_Eyebrow_Inner__DM0, CYREG_PRT0_DM0
.set Right_Eyebrow_Inner__DM1, CYREG_PRT0_DM1
.set Right_Eyebrow_Inner__DM2, CYREG_PRT0_DM2
.set Right_Eyebrow_Inner__DR, CYREG_PRT0_DR
.set Right_Eyebrow_Inner__INP_DIS, CYREG_PRT0_INP_DIS
.set Right_Eyebrow_Inner__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Right_Eyebrow_Inner__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Right_Eyebrow_Inner__LCD_EN, CYREG_PRT0_LCD_EN
.set Right_Eyebrow_Inner__MASK, 0x01
.set Right_Eyebrow_Inner__PORT, 0
.set Right_Eyebrow_Inner__PRT, CYREG_PRT0_PRT
.set Right_Eyebrow_Inner__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Right_Eyebrow_Inner__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Right_Eyebrow_Inner__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Right_Eyebrow_Inner__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Right_Eyebrow_Inner__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Right_Eyebrow_Inner__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Right_Eyebrow_Inner__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Right_Eyebrow_Inner__PS, CYREG_PRT0_PS
.set Right_Eyebrow_Inner__SHIFT, 0
.set Right_Eyebrow_Inner__SLW, CYREG_PRT0_SLW
.set Right_Eyebrow_Outer__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Right_Eyebrow_Outer__0__MASK, 0x02
.set Right_Eyebrow_Outer__0__PC, CYREG_PRT0_PC1
.set Right_Eyebrow_Outer__0__PORT, 0
.set Right_Eyebrow_Outer__0__SHIFT, 1
.set Right_Eyebrow_Outer__AG, CYREG_PRT0_AG
.set Right_Eyebrow_Outer__AMUX, CYREG_PRT0_AMUX
.set Right_Eyebrow_Outer__BIE, CYREG_PRT0_BIE
.set Right_Eyebrow_Outer__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Right_Eyebrow_Outer__BYP, CYREG_PRT0_BYP
.set Right_Eyebrow_Outer__CTL, CYREG_PRT0_CTL
.set Right_Eyebrow_Outer__DM0, CYREG_PRT0_DM0
.set Right_Eyebrow_Outer__DM1, CYREG_PRT0_DM1
.set Right_Eyebrow_Outer__DM2, CYREG_PRT0_DM2
.set Right_Eyebrow_Outer__DR, CYREG_PRT0_DR
.set Right_Eyebrow_Outer__INP_DIS, CYREG_PRT0_INP_DIS
.set Right_Eyebrow_Outer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Right_Eyebrow_Outer__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Right_Eyebrow_Outer__LCD_EN, CYREG_PRT0_LCD_EN
.set Right_Eyebrow_Outer__MASK, 0x02
.set Right_Eyebrow_Outer__PORT, 0
.set Right_Eyebrow_Outer__PRT, CYREG_PRT0_PRT
.set Right_Eyebrow_Outer__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Right_Eyebrow_Outer__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Right_Eyebrow_Outer__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Right_Eyebrow_Outer__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Right_Eyebrow_Outer__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Right_Eyebrow_Outer__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Right_Eyebrow_Outer__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Right_Eyebrow_Outer__PS, CYREG_PRT0_PS
.set Right_Eyebrow_Outer__SHIFT, 1
.set Right_Eyebrow_Outer__SLW, CYREG_PRT0_SLW
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
