

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Fri Mar 11 16:04:16 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        md5core
* Solution:       solution1
* Product family: spartan3e
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.16|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33023|  33071|  33024|  33072|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_read   |     64|    112|   4 ~ 7  |          -|          -|    16|    no    |
        |- loop_448    |    300|    300|         1|          -|          -|   300|    no    |
        |- loop_zero   |    448|    448|         1|          -|          -|   448|    no    |
        |- loop_md5    |  32200|  32200|       322|          -|          -|   100|    no    |
        | + loop_main  |    320|    320|         5|          -|          -|    64|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|DSP              |        -|     -|     -|         -|
|Expression       |        -|     0|  1705|         -|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|     -|     -|         -|
|Memory           |        2|     -|     -|         -|
|Multiplexer      |        -|     -|  1120|         -|
|Register         |        -|  1236|     -|         -|
+-----------------+---------+------+------+----------+
|Total            |        2|  1236|  2825|         0|
+-----------------+---------+------+------+----------+
|Available        |       20|  9312|  9312|        20|
+-----------------+---------+------+------+----------+
|Utilization (%)  |       10|    13|    30|         0|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |BLA_U  |toplevel_BLA  |        2|  0|   0|   448|   32|     1|        14336|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |Total  |              |        2|  0|   0|   448|   32|     1|        14336|
    +-------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |addr_fu_1342_p2           |     +    |      0|  0|    9|           9|           9|
    |grp_fu_571_p2             |     +    |      0|  0|   32|          32|           1|
    |i_1_fu_626_p2             |     +    |      0|  0|    5|           5|           1|
    |i_V_fu_1097_p2            |     +    |      0|  0|    7|           7|           1|
    |r_V_16_fu_1433_p2         |     +    |      0|  0|   33|           1|          33|
    |r_V_17_fu_1444_p2         |     +    |      0|  0|   33|           2|          33|
    |r_V_18_fu_1463_p2         |     +    |      0|  0|   33|           2|          33|
    |r_V_1_fu_913_p2           |     +    |      0|  0|   33|           2|          33|
    |r_V_2_fu_927_p2           |     +    |      0|  0|   33|           2|          33|
    |r_V_3_fu_958_p2           |     +    |      0|  0|   33|           1|          33|
    |r_V_4_fu_969_p2           |     +    |      0|  0|   33|           2|          33|
    |r_V_5_fu_979_p2           |     +    |      0|  0|   33|           2|          33|
    |r_V_fu_857_p2             |     +    |      0|  0|   33|           1|          33|
    |t_V_1_fu_791_p2           |     +    |      0|  0|   32|           1|          32|
    |t_V_2_fu_716_p2           |     +    |      0|  0|   32|          32|          32|
    |t_V_3_fu_817_p2           |     +    |      0|  0|   32|          32|           1|
    |this_assign_1_fu_1510_p2  |     +    |      0|  0|   32|          32|          32|
    |tmp1_fu_1267_p2           |     +    |      0|  0|    6|           1|           6|
    |tmp4_fu_1499_p2           |     +    |      0|  0|   32|          32|          32|
    |tmp5_fu_1504_p2           |     +    |      0|  0|   32|          32|          32|
    |tmp_19_fu_941_p2          |     +    |      0|  0|   32|           3|          32|
    |tmp_1_fu_696_p2           |     +    |      0|  0|   32|           1|          32|
    |tmp_34_fu_1376_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_35_fu_1387_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_36_fu_1398_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_37_fu_1409_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_38_fu_1420_p2         |     +    |      0|  0|   32|          32|           7|
    |tmp_42_fu_1277_p2         |     +    |      0|  0|    8|           8|           8|
    |tmp_45_fu_1218_p2         |     +    |      0|  0|    8|           3|           8|
    |tmp_54_fu_1566_p2         |     +    |      0|  0|   32|          32|          32|
    |tmp_6_fu_722_p2           |     +    |      0|  0|   32|          32|          32|
    |r_V_30_fu_1520_p2         |     -    |      0|  0|    5|           1|           5|
    |tmp_44_fu_1212_p2         |     -    |      0|  0|    8|           8|           8|
    |tmp_46_fu_1175_p2         |     -    |      0|  0|    9|           9|           9|
    |tmp_9_fu_706_p2           |     -    |      0|  0|    6|           5|           6|
    |ap_sig_bdd_1220           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1222           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1224           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1229           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_1231           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_200            |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_225            |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_397            |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_84             |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_90             |    and   |      0|  0|    1|           1|           1|
    |r_V_24_fu_1293_p2         |    and   |      0|  0|   32|          32|          32|
    |r_V_25_fu_1305_p2         |    and   |      0|  0|   32|          32|          32|
    |r_V_26_fu_1229_p2         |    and   |      0|  0|   32|          32|          32|
    |r_V_27_fu_1235_p2         |    and   |      0|  0|   32|          32|          32|
    |exitcond1_fu_620_p2       |   icmp   |      0|  0|    4|           5|           6|
    |exitcond2_fu_801_p2       |   icmp   |      0|  0|    4|           6|           5|
    |exitcond_fu_1091_p2       |   icmp   |      0|  0|    5|           7|           8|
    |icmp1_fu_728_p2           |   icmp   |      0|  0|    5|           8|           1|
    |icmp2_fu_753_p2           |   icmp   |      0|  0|    5|           8|           1|
    |icmp3_fu_1113_p2          |   icmp   |      0|  0|    2|           3|           1|
    |icmp4_fu_1129_p2          |   icmp   |      0|  0|    1|           2|           1|
    |icmp_fu_646_p2            |   icmp   |      0|  0|    5|           8|           1|
    |tmp_10_fu_823_p2          |   icmp   |      0|  0|   17|          32|          32|
    |tmp_28_fu_989_p2          |   icmp   |      0|  0|   17|          32|          32|
    |tmp_29_fu_777_p2          |   icmp   |      0|  0|    5|           8|           1|
    |tmp_43_fu_1135_p2         |   icmp   |      0|  0|    5|           7|           6|
    |r_V_31_fu_1555_p2         |   lshr   |      0|  0|  162|          32|          32|
    |r_V_11_fu_1241_p2         |    or    |      0|  0|   32|          32|          32|
    |r_V_23_fu_1560_p2         |    or    |      0|  0|   32|          32|          32|
    |r_V_28_fu_1141_p2         |    or    |      0|  0|   32|          32|          32|
    |r_V_8_fu_1311_p2          |    or    |      0|  0|   32|          32|          32|
    |r_V_29_fu_1547_p2         |    shl   |      0|  0|  162|          32|          32|
    |grp_fu_596_p2             |    xor   |      0|  0|   32|          32|           2|
    |lhs_V_6_fu_1299_p2        |    xor   |      0|  0|   32|          32|           2|
    |r_V_12_fu_1188_p2         |    xor   |      0|  0|   32|          32|          32|
    |r_V_14_fu_1147_p2         |    xor   |      0|  0|   32|          32|          32|
    |tmp2_fu_1182_p2           |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1705|        1108|        1308|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |BLA_address0                     |   54|         13|    9|        117|
    |BLA_address1                     |   36|          9|    9|         81|
    |BLA_d0                           |  128|          9|   32|        288|
    |BLA_d1                           |   64|          5|   32|        160|
    |a_V                              |   32|          2|   32|         64|
    |ap_NS_fsm                        |   36|         24|    1|         24|
    |b_V                              |   32|          2|   32|         64|
    |c_V                              |   32|          2|   32|         64|
    |d_V                              |   32|          2|   32|         64|
    |f_V                              |   64|          4|   32|        128|
    |h0_V                             |   32|          2|   32|         64|
    |h1_V                             |   32|          2|   32|         64|
    |h2_V                             |   32|          2|   32|         64|
    |h3_V                             |   32|          2|   32|         64|
    |i_reg_409                        |    5|          2|    5|         10|
    |initial_length_V                 |   32|          2|   32|         64|
    |initial_length_V_load4_reg_444   |   32|          2|   32|         64|
    |initial_length_V_load5_reg_433   |   32|          2|   32|         64|
    |initial_length_V_load6_reg_422   |   32|          2|   32|         64|
    |initial_length_V_load_reg_395    |   32|          3|   32|         96|
    |lhs_V_1_reg_512                  |   32|          2|   32|         64|
    |lhs_V_2_reg_500                  |   32|          2|   32|         64|
    |lhs_V_3_reg_488                  |   32|          2|   32|         64|
    |lhs_V_4_reg_476                  |   32|          2|   32|         64|
    |output_V_V_din                   |   64|          5|   32|        160|
    |storemerge1179_in_reg_466        |   32|          2|   32|         64|
    |storemerge1182_in_phi_fu_550_p6  |   18|          4|    9|         36|
    |storemerge2_phi_fu_561_p4        |    4|          3|    4|         12|
    |storemerge_in_reg_456            |   32|          2|   32|         64|
    |storemerge_reg_523               |   32|          2|   32|         64|
    |t_V_6_reg_535                    |    7|          2|    7|         14|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1120|        121|  812|       2342|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |BLA_load_reg_1926               |  32|   0|   32|          0|
    |a_V                             |  32|   0|   32|          0|
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |b_V                             |  32|   0|   32|          0|
    |c_V                             |  32|   0|   32|          0|
    |d_V                             |  32|   0|   32|          0|
    |f_V                             |  32|   0|   32|          0|
    |h0_V                            |  32|   0|   32|          0|
    |h0_V_load_reg_1849              |  32|   0|   32|          0|
    |h1_V                            |  32|   0|   32|          0|
    |h1_V_load_reg_1854              |  32|   0|   32|          0|
    |h2_V                            |  32|   0|   32|          0|
    |h2_V_load_reg_1859              |  32|   0|   32|          0|
    |h3_V                            |  32|   0|   32|          0|
    |h3_V_load_reg_1864              |  32|   0|   32|          0|
    |i_1_reg_1728                    |   5|   0|    5|          0|
    |i_V_reg_1872                    |   7|   0|    7|          0|
    |i_reg_409                       |   5|   0|    5|          0|
    |initial_length_V                |  32|   0|   32|          0|
    |initial_length_V_load4_reg_444  |  32|   0|   32|          0|
    |initial_length_V_load5_reg_433  |  32|   0|   32|          0|
    |initial_length_V_load6_reg_422  |  32|   0|   32|          0|
    |initial_length_V_load_reg_395   |  32|   0|   32|          0|
    |lhs_V_14_cast_reg_1936          |  32|   0|   33|          1|
    |lhs_V_1_cast_reg_1814           |  32|   0|   33|          1|
    |lhs_V_1_reg_512                 |  32|   0|   32|          0|
    |lhs_V_2_cast_reg_1840           |  32|   0|   33|          1|
    |lhs_V_2_reg_500                 |  32|   0|   32|          0|
    |lhs_V_3_reg_488                 |  32|   0|   32|          0|
    |lhs_V_4_reg_476                 |  32|   0|   32|          0|
    |phitmp148_i_reg_1820            |   8|   0|    8|          0|
    |phitmp149_i_reg_1825            |   8|   0|    8|          0|
    |phitmp_reg_1780                 |   8|   0|    8|          0|
    |r_V_30_reg_1982                 |   5|   0|    5|          0|
    |storemerge1179_in_reg_466       |  32|   0|   32|          0|
    |storemerge_in_reg_456           |  32|   0|   32|          0|
    |storemerge_reg_523              |  32|   0|   32|          0|
    |t_V_2_reg_1755                  |  32|   0|   32|          0|
    |t_V_6_reg_535                   |   7|   0|    7|          0|
    |this_assign_1_reg_1971          |  32|   0|   32|          0|
    |tmp_11_reg_1741                 |   8|   0|    8|          0|
    |tmp_19_reg_1835                 |  32|   0|   32|          0|
    |tmp_30_reg_1830                 |   3|   0|    3|          0|
    |tmp_49_reg_1891                 |  32|   0|   32|          0|
    |tmp_65_reg_1931                 |   8|   0|    8|          0|
    |tmp_66_reg_1951                 |   8|   0|    8|          0|
    |tmp_67_reg_1956                 |   8|   0|    8|          0|
    |tmp_69_reg_1977                 |   5|   0|    5|          0|
    |tmp_6_reg_1764                  |  32|   0|   32|          0|
    |tmp_V_4_reg_1734                |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1236|   0| 1239|          3|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

