Protel Design System Design Rule Check
PCB File : C:\Users\gabriel\Documents\Phantom\vcu-hw\PHANTOM_VCU\VCU_LAYOUT.PcbDoc
Date     : 2020-06-27
Time     : 4:11:56 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net CAN_H1 Between Pad JP2-2(141.1mm,180.1mm) on Multi-Layer And Pad JP3-2(147.625mm,177.56mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CAN_L1 Between Track (138.725mm,173.625mm)(138.725mm,181.375mm) on Bottom Layer And Pad JP3-1(147.625mm,180.1mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad JP5-3(54.65mm,136.36mm) on Multi-Layer And Pad R9-1(61.9mm,136.125mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad R18-2(60.625mm,136.125mm) on Top Layer And Via (94mm,143.225mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net I2C_SDA Between Via (132.125mm,149.55mm) from Top Layer to Bottom Layer And Pad R37-1(160.058mm,127.056mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad R38-2(154.208mm,127.906mm) on Top Layer And Pad R37-2(160.058mm,127.906mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C_SCL Between Via (132.9mm,146.825mm) from Top Layer to Bottom Layer And Pad R38-1(154.208mm,127.056mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad X4-9(144.55mm,153.14mm) on Multi-Layer And Pad R38-2(154.208mm,127.906mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad X1-19(55.76mm,189.235mm) on Multi-Layer And Pad X1-9(58.3mm,189.235mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad X2-13(55.76mm,167.95mm) on Multi-Layer And Pad X1-19(55.76mm,189.235mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad X2-20(55.76mm,150.17mm) on Multi-Layer And Pad X2-14(55.76mm,165.41mm) on Multi-Layer 
Rule Violations :11

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=2mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C10-1(96.06mm,158.7mm) on Top Layer And Pad C10-2(96.94mm,158.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C1-1(131.8mm,199.74mm) on Top Layer And Pad C1-2(131.8mm,198.86mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C11-1(124.94mm,156.5mm) on Top Layer And Pad C11-2(124.06mm,156.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C12-1(103.25mm,142.36mm) on Top Layer And Pad C12-2(103.25mm,143.24mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C13-1(124.94mm,154.5mm) on Top Layer And Pad C13-2(124.06mm,154.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C14-1(112.2mm,171.77mm) on Top Layer And Pad C14-2(112.2mm,170.89mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C15-1(105.24mm,171.77mm) on Top Layer And Pad C15-2(105.24mm,170.89mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C16-1(118.2mm,142.26mm) on Top Layer And Pad C16-2(118.2mm,143.14mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C17-1(104.625mm,178.49mm) on Top Layer And Pad C17-2(104.625mm,177.61mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C18-1(67.2mm,138.56mm) on Top Layer And Pad C18-2(67.2mm,139.44mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C19-1(96.06mm,152.2mm) on Top Layer And Pad C19-2(96.94mm,152.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C20-1(124.94mm,149.45mm) on Top Layer And Pad C20-2(124.06mm,149.45mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C2-1(105.515mm,180.3mm) on Top Layer And Pad C2-2(104.635mm,180.3mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C21-1(96.06mm,153.5mm) on Top Layer And Pad C21-2(96.94mm,153.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C22-1(116.9mm,142.26mm) on Top Layer And Pad C22-2(116.9mm,143.14mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C23-1(103.74mm,171.77mm) on Top Layer And Pad C23-2(103.74mm,170.89mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C24-1(96.06mm,160.2mm) on Top Layer And Pad C24-2(96.94mm,160.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C25-1(124.94mm,165.4mm) on Top Layer And Pad C25-2(124.06mm,165.4mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C26-1(134.44mm,138.65mm) on Top Layer And Pad C26-2(133.56mm,138.65mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C27-1(68.6mm,139.44mm) on Top Layer And Pad C27-2(68.6mm,138.56mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C28-1(75.76mm,147.8mm) on Top Layer And Pad C28-2(76.64mm,147.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C29-1(76.64mm,145.7mm) on Top Layer And Pad C29-2(75.76mm,145.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C30-1(140.785mm,132.875mm) on Top Layer And Pad C30-2(141.665mm,132.875mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C3-1(80.75mm,145.885mm) on Top Layer And Pad C3-2(80.75mm,146.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C31-1(77.6mm,152.16mm) on Top Layer And Pad C31-2(77.6mm,153.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C32-1(123.6mm,179.24mm) on Top Layer And Pad C32-2(123.6mm,178.36mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C33-1(124.94mm,157.767mm) on Top Layer And Pad C33-2(124.06mm,157.767mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C34-1(124.94mm,162.833mm) on Top Layer And Pad C34-2(124.06mm,162.833mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C35-1(124.94mm,159.033mm) on Top Layer And Pad C35-2(124.06mm,159.033mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C36-1(124.94mm,164.1mm) on Top Layer And Pad C36-2(124.06mm,164.1mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C37-1(102mm,142.36mm) on Top Layer And Pad C37-2(102mm,143.24mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C38-1(65.975mm,152.235mm) on Top Layer And Pad C38-2(65.975mm,153.115mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C39-1(107.56mm,140.9mm) on Top Layer And Pad C39-2(108.44mm,140.9mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C40-1(113.94mm,140.9mm) on Top Layer And Pad C40-2(113.06mm,140.9mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C4-1(79.35mm,145.885mm) on Top Layer And Pad C4-2(79.35mm,146.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C41-1(124.94mm,160.3mm) on Top Layer And Pad C41-2(124.06mm,160.3mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C42-1(124.94mm,161.567mm) on Top Layer And Pad C42-2(124.06mm,161.567mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C43-1(95.3mm,218.1mm) on Top Layer And Pad C43-2(96.9mm,218.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C44-1(95.3mm,220.5mm) on Top Layer And Pad C44-2(96.9mm,220.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C45-1(90.46mm,213.8mm) on Top Layer And Pad C45-2(91.34mm,213.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C46-1(95.3mm,208.1mm) on Top Layer And Pad C46-2(96.9mm,208.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C47-1(95.3mm,210.5mm) on Top Layer And Pad C47-2(96.9mm,210.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C48-1(90.46mm,215mm) on Top Layer And Pad C48-2(91.34mm,215mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C49-1(91.4mm,211.56mm) on Top Layer And Pad C49-2(91.4mm,212.44mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C50-1(90.2mm,216.26mm) on Top Layer And Pad C50-2(90.2mm,217.14mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C5-1(124.94mm,153.3mm) on Top Layer And Pad C5-2(124.06mm,153.3mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C51-1(74.2mm,218.1mm) on Top Layer And Pad C51-2(75.8mm,218.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C52-1(74.2mm,220.5mm) on Top Layer And Pad C52-2(75.8mm,220.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C53-1(69.36mm,213.3mm) on Top Layer And Pad C53-2(70.24mm,213.3mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C54-1(74.2mm,208.1mm) on Top Layer And Pad C54-2(75.8mm,208.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C55-1(74.2mm,210.5mm) on Top Layer And Pad C55-2(75.8mm,210.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C56-1(69.36mm,214.5mm) on Top Layer And Pad C56-2(70.24mm,214.5mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C57-1(70.3mm,211.06mm) on Top Layer And Pad C57-2(70.3mm,211.94mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C58-1(69.1mm,215.86mm) on Top Layer And Pad C58-2(69.1mm,216.74mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C6-1(96.06mm,150.9mm) on Top Layer And Pad C6-2(96.94mm,150.9mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C7-1(96.06mm,148.7mm) on Top Layer And Pad C7-2(96.94mm,148.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C8-1(96.06mm,163.2mm) on Top Layer And Pad C8-2(96.94mm,163.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C9-1(124.965mm,150.625mm) on Top Layer And Pad C9-2(124.085mm,150.625mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D14-1(116.375mm,184.475mm) on Top Layer And Pad D14-2(116.375mm,185.375mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D14-3(117.975mm,185.375mm) on Top Layer And Pad D14-4(117.975mm,184.475mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R10-1(124.9mm,178.375mm) on Top Layer And Pad R10-2(124.9mm,179.225mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R1-1(126.875mm,209.2mm) on Top Layer And Pad R1-2(126.875mm,210.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R11-1(129.575mm,182.5mm) on Top Layer And Pad R11-2(130.425mm,182.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R12-1(136.4mm,173.675mm) on Top Layer And Pad R12-2(136.4mm,174.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R13-1(141.1mm,173.675mm) on Top Layer And Pad R13-2(141.1mm,174.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R14-1(129.575mm,175mm) on Top Layer And Pad R14-2(130.425mm,175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R15-1(119.5mm,143.125mm) on Top Layer And Pad R15-2(119.5mm,142.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R16-1(124.075mm,152.1mm) on Top Layer And Pad R16-2(124.925mm,152.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R17-1(96.925mm,161.7mm) on Top Layer And Pad R17-2(96.075mm,161.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R18-1(60.625mm,135.275mm) on Top Layer And Pad R18-2(60.625mm,136.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R19-1(92mm,196.825mm) on Top Layer And Pad R19-2(92mm,195.975mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R20-1(73.7mm,139.45mm) on Top Layer And Pad R20-2(74.55mm,139.45mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R2-1(121.375mm,209.2mm) on Top Layer And Pad R2-2(121.375mm,210.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R21-1(68.475mm,147.825mm) on Top Layer And Pad R21-2(69.325mm,147.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R22-1(68.475mm,145.7mm) on Top Layer And Pad R22-2(69.325mm,145.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R23-1(113.925mm,126.15mm) on Top Layer And Pad R23-2(114.775mm,126.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R24-1(69.535mm,192.26mm) on Top Layer And Pad R24-2(68.685mm,192.26mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R25-1(69.535mm,180.06mm) on Top Layer And Pad R25-2(68.685mm,180.06mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R26-1(69.535mm,168.36mm) on Top Layer And Pad R26-2(68.685mm,168.36mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R27-1(90.7mm,196.825mm) on Top Layer And Pad R27-2(90.7mm,195.975mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R28-1(90.7mm,184.125mm) on Top Layer And Pad R28-2(90.7mm,183.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R29-1(90.7mm,172.825mm) on Top Layer And Pad R29-2(90.7mm,171.975mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R30-1(117.075mm,183.15mm) on Top Layer And Pad R30-2(117.925mm,183.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R3-1(115.375mm,209.2mm) on Top Layer And Pad R3-2(115.375mm,210.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R31-1(95.675mm,222.3mm) on Top Layer And Pad R31-2(96.525mm,222.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R32-1(89mm,216.275mm) on Top Layer And Pad R32-2(89mm,217.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R33-1(91.4mm,217.125mm) on Top Layer And Pad R33-2(91.4mm,216.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R34-1(74.575mm,222.4mm) on Top Layer And Pad R34-2(75.425mm,222.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R35-1(67.9mm,215.875mm) on Top Layer And Pad R35-2(67.9mm,216.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R36-1(70.3mm,216.725mm) on Top Layer And Pad R36-2(70.3mm,215.875mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R37-1(160.058mm,127.056mm) on Top Layer And Pad R37-2(160.058mm,127.906mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R38-1(154.208mm,127.056mm) on Top Layer And Pad R38-2(154.208mm,127.906mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R39-1(92.1mm,184.125mm) on Top Layer And Pad R39-2(92.1mm,183.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R40-1(114.875mm,183.15mm) on Top Layer And Pad R40-2(115.725mm,183.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R4-1(128mm,192.625mm) on Top Layer And Pad R4-2(127.15mm,192.625mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R41-1(119.175mm,183.15mm) on Top Layer And Pad R41-2(120.025mm,183.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R42-1(78.8mm,153.05mm) on Top Layer And Pad R42-2(78.8mm,152.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R43-1(92.1mm,172.825mm) on Top Layer And Pad R43-2(92.1mm,171.975mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R44-1(67.225mm,152.275mm) on Top Layer And Pad R44-2(67.225mm,153.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R45-1(77.65mm,136.35mm) on Top Layer And Pad R45-2(78.5mm,136.35mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R46-1(77.65mm,134.075mm) on Top Layer And Pad R46-2(78.5mm,134.075mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R47-1(84.35mm,140.6mm) on Top Layer And Pad R47-2(84.35mm,141.45mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R48-1(77.6mm,155.25mm) on Top Layer And Pad R48-2(77.6mm,154.4mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R49-1(69.45mm,155.7mm) on Top Layer And Pad R49-2(69.45mm,154.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R50-1(68.225mm,154.85mm) on Top Layer And Pad R50-2(68.225mm,155.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R51-1(126.9mm,137.9mm) on Top Layer And Pad R51-2(126.9mm,137.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R52-1(61.975mm,146.8mm) on Top Layer And Pad R52-2(61.975mm,145.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R6-1(131.625mm,189.6mm) on Top Layer And Pad R6-2(132.475mm,189.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad R6-1(131.625mm,189.6mm) on Top Layer And Via (131.625mm,190.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R7-1(130.4mm,189.6mm) on Top Layer And Pad R7-2(129.55mm,189.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad R7-1(130.4mm,189.6mm) on Top Layer And Via (130.4mm,190.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R8-1(88.3mm,127mm) on Top Layer And Pad R8-2(88.3mm,127.85mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R9-1(61.9mm,136.125mm) on Top Layer And Pad R9-2(61.9mm,135.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-1(131.25mm,137.025mm) on Top Layer And Pad U10-2(131.25mm,137.975mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-2(131.25mm,137.975mm) on Top Layer And Pad U10-3(131.25mm,138.925mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-3(128.9mm,194.375mm) on Top Layer And Via (129.4mm,193.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-5(129.9mm,194.375mm) on Top Layer And Via (129.4mm,193.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-1(93.575mm,215.3mm) on Top Layer And Pad U2-2(93.575mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-10(96.825mm,215.3mm) on Top Layer And Pad U2-9(96.825mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-2(93.575mm,214.8mm) on Top Layer And Pad U2-3(93.575mm,214.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-3(93.575mm,214.3mm) on Top Layer And Pad U2-4(93.575mm,213.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-4(93.575mm,213.8mm) on Top Layer And Pad U2-5(93.575mm,213.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-6(96.825mm,213.3mm) on Top Layer And Pad U2-7(96.825mm,213.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-7(96.825mm,213.8mm) on Top Layer And Pad U2-8(96.825mm,214.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-8(96.825mm,214.3mm) on Top Layer And Pad U2-9(96.825mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-1(72.475mm,215.3mm) on Top Layer And Pad U3-2(72.475mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-10(75.725mm,215.3mm) on Top Layer And Pad U3-9(75.725mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-2(72.475mm,214.8mm) on Top Layer And Pad U3-3(72.475mm,214.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-3(72.475mm,214.3mm) on Top Layer And Pad U3-4(72.475mm,213.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-4(72.475mm,213.8mm) on Top Layer And Pad U3-5(72.475mm,213.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-6(75.725mm,213.3mm) on Top Layer And Pad U3-7(75.725mm,213.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-7(75.725mm,213.8mm) on Top Layer And Pad U3-8(75.725mm,214.3mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-8(75.725mm,214.3mm) on Top Layer And Pad U3-9(75.725mm,214.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-1(102.55mm,180.25mm) on Top Layer And Pad U4-2(101.6mm,180.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-2(101.6mm,180.25mm) on Top Layer And Pad U4-3(100.65mm,180.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-1(71.1mm,147.575mm) on Top Layer And Pad U6-2(71.1mm,146.925mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-1(71.1mm,147.575mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-2(71.1mm,146.925mm) on Top Layer And Pad U6-3(71.1mm,146.275mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-2(71.1mm,146.925mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-3(71.1mm,146.275mm) on Top Layer And Pad U6-4(71.1mm,145.625mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-3(71.1mm,146.275mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-4(71.1mm,145.625mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-5(73.9mm,145.625mm) on Top Layer And Pad U6-6(73.9mm,146.275mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-5(73.9mm,145.625mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-6(73.9mm,146.275mm) on Top Layer And Pad U6-7(73.9mm,146.925mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-6(73.9mm,146.275mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-7(73.9mm,146.925mm) on Top Layer And Pad U6-8(73.9mm,147.575mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-7(73.9mm,146.925mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U6-8(73.9mm,147.575mm) on Top Layer And Pad U6-9(72.5mm,146.6mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad U9-1(70.6mm,135.675mm) on Top Layer And Pad U9-16(71.525mm,136.6mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-1(70.6mm,135.675mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-1(70.6mm,135.675mm) on Top Layer And Pad U9-2(70.6mm,135.025mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-10(74.4mm,134.375mm) on Top Layer And Pad U9-11(74.4mm,135.025mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-10(74.4mm,134.375mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-10(74.4mm,134.375mm) on Top Layer And Pad U9-9(74.4mm,133.725mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-11(74.4mm,135.025mm) on Top Layer And Pad U9-12(74.4mm,135.675mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-11(74.4mm,135.025mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad U9-12(74.4mm,135.675mm) on Top Layer And Pad U9-13(73.475mm,136.6mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-12(74.4mm,135.675mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-13(73.475mm,136.6mm) on Top Layer And Pad U9-14(72.825mm,136.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-13(73.475mm,136.6mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-14(72.825mm,136.6mm) on Top Layer And Pad U9-15(72.175mm,136.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-14(72.825mm,136.6mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-15(72.175mm,136.6mm) on Top Layer And Pad U9-16(71.525mm,136.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-15(72.175mm,136.6mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-16(71.525mm,136.6mm) on Top Layer And Pad U9-17(72.5mm,134.7mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-2(70.6mm,135.025mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-3(70.6mm,134.375mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-4(70.6mm,133.725mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-5(71.525mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-6(72.175mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-7(72.825mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-8(73.475mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U9-17(72.5mm,134.7mm) on Top Layer And Pad U9-9(74.4mm,133.725mm) on Top Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-2(70.6mm,135.025mm) on Top Layer And Pad U9-3(70.6mm,134.375mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-3(70.6mm,134.375mm) on Top Layer And Pad U9-4(70.6mm,133.725mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad U9-4(70.6mm,133.725mm) on Top Layer And Pad U9-5(71.525mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-5(71.525mm,132.8mm) on Top Layer And Pad U9-6(72.175mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-6(72.175mm,132.8mm) on Top Layer And Pad U9-7(72.825mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U9-7(72.825mm,132.8mm) on Top Layer And Pad U9-8(73.475mm,132.8mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad U9-8(73.475mm,132.8mm) on Top Layer And Pad U9-9(74.4mm,133.725mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-1(68.4mm,129.375mm) on Top Layer And Pad X7-2(69.05mm,129.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-2(69.05mm,129.375mm) on Top Layer And Pad X7-3(69.7mm,129.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-3(69.7mm,129.375mm) on Top Layer And Pad X7-4(70.35mm,129.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X7-4(70.35mm,129.375mm) on Top Layer And Pad X7-5(71mm,129.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
Rule Violations :185

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C10-1(96.06mm,158.7mm) on Top Layer And Track (95.5mm,158.2mm)(95.5mm,159.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C10-1(96.06mm,158.7mm) on Top Layer And Track (95.5mm,158.2mm)(97.5mm,158.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C10-1(96.06mm,158.7mm) on Top Layer And Track (95.5mm,159.2mm)(97.5mm,159.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C10-2(96.94mm,158.7mm) on Top Layer And Track (95.5mm,158.2mm)(97.5mm,158.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C10-2(96.94mm,158.7mm) on Top Layer And Track (95.5mm,159.2mm)(97.5mm,159.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C10-2(96.94mm,158.7mm) on Top Layer And Track (97.5mm,158.2mm)(97.5mm,159.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C1-1(131.8mm,199.74mm) on Top Layer And Track (131.3mm,198.3mm)(131.3mm,200.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C1-1(131.8mm,199.74mm) on Top Layer And Track (131.3mm,200.3mm)(132.3mm,200.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C1-1(131.8mm,199.74mm) on Top Layer And Track (132.3mm,198.3mm)(132.3mm,200.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-1(124.94mm,156.5mm) on Top Layer And Track (123.5mm,156mm)(125.5mm,156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-1(124.94mm,156.5mm) on Top Layer And Track (123.5mm,157mm)(125.5mm,157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C11-1(124.94mm,156.5mm) on Top Layer And Track (125.5mm,156mm)(125.5mm,157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C11-2(124.06mm,156.5mm) on Top Layer And Track (123.5mm,156mm)(123.5mm,157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-2(124.06mm,156.5mm) on Top Layer And Track (123.5mm,156mm)(125.5mm,156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-2(124.06mm,156.5mm) on Top Layer And Track (123.5mm,157mm)(125.5mm,157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C1-2(131.8mm,198.86mm) on Top Layer And Track (131.3mm,198.3mm)(131.3mm,200.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C1-2(131.8mm,198.86mm) on Top Layer And Track (131.3mm,198.3mm)(132.3mm,198.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C1-2(131.8mm,198.86mm) on Top Layer And Track (132.3mm,198.3mm)(132.3mm,200.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-1(103.25mm,142.36mm) on Top Layer And Track (102.75mm,141.8mm)(102.75mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C12-1(103.25mm,142.36mm) on Top Layer And Track (102.75mm,141.8mm)(103.75mm,141.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-1(103.25mm,142.36mm) on Top Layer And Track (103.75mm,141.8mm)(103.75mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-2(103.25mm,143.24mm) on Top Layer And Track (102.75mm,141.8mm)(102.75mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C12-2(103.25mm,143.24mm) on Top Layer And Track (102.75mm,143.8mm)(103.75mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-2(103.25mm,143.24mm) on Top Layer And Track (103.75mm,141.8mm)(103.75mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C13-1(124.94mm,154.5mm) on Top Layer And Track (123.5mm,154mm)(125.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C13-1(124.94mm,154.5mm) on Top Layer And Track (123.5mm,155mm)(125.5mm,155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C13-1(124.94mm,154.5mm) on Top Layer And Track (125.5mm,154mm)(125.5mm,155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C13-2(124.06mm,154.5mm) on Top Layer And Track (123.5mm,154mm)(123.5mm,155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C13-2(124.06mm,154.5mm) on Top Layer And Track (123.5mm,154mm)(125.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C13-2(124.06mm,154.5mm) on Top Layer And Track (123.5mm,155mm)(125.5mm,155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C14-1(112.2mm,171.77mm) on Top Layer And Track (111.7mm,170.33mm)(111.7mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C14-1(112.2mm,171.77mm) on Top Layer And Track (111.7mm,172.33mm)(112.7mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C14-1(112.2mm,171.77mm) on Top Layer And Track (112.7mm,170.33mm)(112.7mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C14-2(112.2mm,170.89mm) on Top Layer And Track (111.7mm,170.33mm)(111.7mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C14-2(112.2mm,170.89mm) on Top Layer And Track (111.7mm,170.33mm)(112.7mm,170.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C14-2(112.2mm,170.89mm) on Top Layer And Track (112.7mm,170.33mm)(112.7mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C15-1(105.24mm,171.77mm) on Top Layer And Track (104.74mm,170.33mm)(104.74mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C15-1(105.24mm,171.77mm) on Top Layer And Track (104.74mm,172.33mm)(105.74mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C15-1(105.24mm,171.77mm) on Top Layer And Track (105.74mm,170.33mm)(105.74mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C15-2(105.24mm,170.89mm) on Top Layer And Track (104.74mm,170.33mm)(104.74mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C15-2(105.24mm,170.89mm) on Top Layer And Track (104.74mm,170.33mm)(105.74mm,170.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C15-2(105.24mm,170.89mm) on Top Layer And Track (105.74mm,170.33mm)(105.74mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C16-1(118.2mm,142.26mm) on Top Layer And Track (117.7mm,141.7mm)(117.7mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C16-1(118.2mm,142.26mm) on Top Layer And Track (117.7mm,141.7mm)(118.7mm,141.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C16-1(118.2mm,142.26mm) on Top Layer And Track (118.7mm,141.7mm)(118.7mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C16-2(118.2mm,143.14mm) on Top Layer And Track (117.7mm,141.7mm)(117.7mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C16-2(118.2mm,143.14mm) on Top Layer And Track (117.7mm,143.7mm)(118.7mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C16-2(118.2mm,143.14mm) on Top Layer And Track (118.7mm,141.7mm)(118.7mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C17-1(104.625mm,178.49mm) on Top Layer And Track (104.125mm,177.05mm)(104.125mm,179.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C17-1(104.625mm,178.49mm) on Top Layer And Track (104.125mm,179.05mm)(105.125mm,179.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C17-1(104.625mm,178.49mm) on Top Layer And Track (105.125mm,177.05mm)(105.125mm,179.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C17-2(104.625mm,177.61mm) on Top Layer And Track (104.125mm,177.05mm)(104.125mm,179.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C17-2(104.625mm,177.61mm) on Top Layer And Track (104.125mm,177.05mm)(105.125mm,177.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C17-2(104.625mm,177.61mm) on Top Layer And Track (105.125mm,177.05mm)(105.125mm,179.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C18-1(67.2mm,138.56mm) on Top Layer And Track (66.7mm,138mm)(66.7mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C18-1(67.2mm,138.56mm) on Top Layer And Track (66.7mm,138mm)(67.7mm,138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C18-1(67.2mm,138.56mm) on Top Layer And Track (67.7mm,138mm)(67.7mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C18-2(67.2mm,139.44mm) on Top Layer And Track (66.7mm,138mm)(66.7mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C18-2(67.2mm,139.44mm) on Top Layer And Track (66.7mm,140mm)(67.7mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C18-2(67.2mm,139.44mm) on Top Layer And Track (67.7mm,138mm)(67.7mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C19-1(96.06mm,152.2mm) on Top Layer And Track (95.5mm,151.7mm)(95.5mm,152.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C19-1(96.06mm,152.2mm) on Top Layer And Track (95.5mm,151.7mm)(97.5mm,151.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C19-1(96.06mm,152.2mm) on Top Layer And Track (95.5mm,152.7mm)(97.5mm,152.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C19-2(96.94mm,152.2mm) on Top Layer And Track (95.5mm,151.7mm)(97.5mm,151.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C19-2(96.94mm,152.2mm) on Top Layer And Track (95.5mm,152.7mm)(97.5mm,152.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C19-2(96.94mm,152.2mm) on Top Layer And Track (97.5mm,151.7mm)(97.5mm,152.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C20-1(124.94mm,149.45mm) on Top Layer And Track (123.5mm,148.95mm)(125.5mm,148.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C20-1(124.94mm,149.45mm) on Top Layer And Track (123.5mm,149.95mm)(125.5mm,149.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C20-1(124.94mm,149.45mm) on Top Layer And Track (125.5mm,148.95mm)(125.5mm,149.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C20-2(124.06mm,149.45mm) on Top Layer And Track (123.5mm,148.95mm)(123.5mm,149.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C20-2(124.06mm,149.45mm) on Top Layer And Track (123.5mm,148.95mm)(125.5mm,148.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C20-2(124.06mm,149.45mm) on Top Layer And Track (123.5mm,149.95mm)(125.5mm,149.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-1(105.515mm,180.3mm) on Top Layer And Track (104.075mm,179.8mm)(106.075mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-1(105.515mm,180.3mm) on Top Layer And Track (104.075mm,180.8mm)(106.075mm,180.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C2-1(105.515mm,180.3mm) on Top Layer And Track (106.075mm,179.8mm)(106.075mm,180.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C21-1(96.06mm,153.5mm) on Top Layer And Track (95.5mm,153mm)(95.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C21-1(96.06mm,153.5mm) on Top Layer And Track (95.5mm,153mm)(97.5mm,153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C21-1(96.06mm,153.5mm) on Top Layer And Track (95.5mm,154mm)(97.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C21-2(96.94mm,153.5mm) on Top Layer And Track (95.5mm,153mm)(97.5mm,153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C21-2(96.94mm,153.5mm) on Top Layer And Track (95.5mm,154mm)(97.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C21-2(96.94mm,153.5mm) on Top Layer And Track (97.5mm,153mm)(97.5mm,154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C2-2(104.635mm,180.3mm) on Top Layer And Track (104.075mm,179.8mm)(104.075mm,180.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-2(104.635mm,180.3mm) on Top Layer And Track (104.075mm,179.8mm)(106.075mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-2(104.635mm,180.3mm) on Top Layer And Track (104.075mm,180.8mm)(106.075mm,180.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C22-1(116.9mm,142.26mm) on Top Layer And Track (116.4mm,141.7mm)(116.4mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C22-1(116.9mm,142.26mm) on Top Layer And Track (116.4mm,141.7mm)(117.4mm,141.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C22-1(116.9mm,142.26mm) on Top Layer And Track (117.4mm,141.7mm)(117.4mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C22-2(116.9mm,143.14mm) on Top Layer And Track (116.4mm,141.7mm)(116.4mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C22-2(116.9mm,143.14mm) on Top Layer And Track (116.4mm,143.7mm)(117.4mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C22-2(116.9mm,143.14mm) on Top Layer And Track (117.4mm,141.7mm)(117.4mm,143.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C23-1(103.74mm,171.77mm) on Top Layer And Track (103.24mm,170.33mm)(103.24mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C23-1(103.74mm,171.77mm) on Top Layer And Track (103.24mm,172.33mm)(104.24mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C23-1(103.74mm,171.77mm) on Top Layer And Track (104.24mm,170.33mm)(104.24mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C23-2(103.74mm,170.89mm) on Top Layer And Track (103.24mm,170.33mm)(103.24mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C23-2(103.74mm,170.89mm) on Top Layer And Track (103.24mm,170.33mm)(104.24mm,170.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C23-2(103.74mm,170.89mm) on Top Layer And Track (104.24mm,170.33mm)(104.24mm,172.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C24-1(96.06mm,160.2mm) on Top Layer And Track (95.5mm,159.7mm)(95.5mm,160.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C24-1(96.06mm,160.2mm) on Top Layer And Track (95.5mm,159.7mm)(97.5mm,159.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C24-1(96.06mm,160.2mm) on Top Layer And Track (95.5mm,160.7mm)(97.5mm,160.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C24-2(96.94mm,160.2mm) on Top Layer And Track (95.5mm,159.7mm)(97.5mm,159.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C24-2(96.94mm,160.2mm) on Top Layer And Track (95.5mm,160.7mm)(97.5mm,160.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C24-2(96.94mm,160.2mm) on Top Layer And Track (97.5mm,159.7mm)(97.5mm,160.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C25-1(124.94mm,165.4mm) on Top Layer And Track (123.5mm,164.9mm)(125.5mm,164.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C25-1(124.94mm,165.4mm) on Top Layer And Track (123.5mm,165.9mm)(125.5mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C25-1(124.94mm,165.4mm) on Top Layer And Track (125.5mm,164.9mm)(125.5mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C25-2(124.06mm,165.4mm) on Top Layer And Track (123.5mm,164.9mm)(123.5mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C25-2(124.06mm,165.4mm) on Top Layer And Track (123.5mm,164.9mm)(125.5mm,164.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C25-2(124.06mm,165.4mm) on Top Layer And Track (123.5mm,165.9mm)(125.5mm,165.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C26-1(134.44mm,138.65mm) on Top Layer And Track (133mm,138.15mm)(135mm,138.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C26-1(134.44mm,138.65mm) on Top Layer And Track (133mm,139.15mm)(135mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C26-1(134.44mm,138.65mm) on Top Layer And Track (135mm,138.15mm)(135mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C26-2(133.56mm,138.65mm) on Top Layer And Track (133mm,138.15mm)(133mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C26-2(133.56mm,138.65mm) on Top Layer And Track (133mm,138.15mm)(135mm,138.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C26-2(133.56mm,138.65mm) on Top Layer And Track (133mm,139.15mm)(135mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C27-1(68.6mm,139.44mm) on Top Layer And Track (68.1mm,138mm)(68.1mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C27-1(68.6mm,139.44mm) on Top Layer And Track (68.1mm,140mm)(69.1mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C27-1(68.6mm,139.44mm) on Top Layer And Track (69.1mm,138mm)(69.1mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C27-2(68.6mm,138.56mm) on Top Layer And Track (68.1mm,138mm)(68.1mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C27-2(68.6mm,138.56mm) on Top Layer And Track (68.1mm,138mm)(69.1mm,138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C27-2(68.6mm,138.56mm) on Top Layer And Track (69.1mm,138mm)(69.1mm,140mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C28-1(75.76mm,147.8mm) on Top Layer And Track (75.2mm,147.3mm)(75.2mm,148.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C28-1(75.76mm,147.8mm) on Top Layer And Track (75.2mm,147.3mm)(77.2mm,147.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C28-1(75.76mm,147.8mm) on Top Layer And Track (75.2mm,148.3mm)(77.2mm,148.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C28-2(76.64mm,147.8mm) on Top Layer And Track (75.2mm,147.3mm)(77.2mm,147.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C28-2(76.64mm,147.8mm) on Top Layer And Track (75.2mm,148.3mm)(77.2mm,148.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C28-2(76.64mm,147.8mm) on Top Layer And Track (77.2mm,147.3mm)(77.2mm,148.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C29-1(76.64mm,145.7mm) on Top Layer And Track (75.2mm,145.2mm)(77.2mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C29-1(76.64mm,145.7mm) on Top Layer And Track (75.2mm,146.2mm)(77.2mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C29-1(76.64mm,145.7mm) on Top Layer And Track (77.2mm,145.2mm)(77.2mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C29-2(75.76mm,145.7mm) on Top Layer And Track (75.2mm,145.2mm)(75.2mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C29-2(75.76mm,145.7mm) on Top Layer And Track (75.2mm,145.2mm)(77.2mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C29-2(75.76mm,145.7mm) on Top Layer And Track (75.2mm,146.2mm)(77.2mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C30-1(140.785mm,132.875mm) on Top Layer And Track (140.225mm,132.375mm)(140.225mm,133.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C30-1(140.785mm,132.875mm) on Top Layer And Track (140.225mm,132.375mm)(142.225mm,132.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C30-1(140.785mm,132.875mm) on Top Layer And Track (140.225mm,133.375mm)(142.225mm,133.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C30-2(141.665mm,132.875mm) on Top Layer And Track (140.225mm,132.375mm)(142.225mm,132.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C30-2(141.665mm,132.875mm) on Top Layer And Track (140.225mm,133.375mm)(142.225mm,133.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C30-2(141.665mm,132.875mm) on Top Layer And Track (142.225mm,132.375mm)(142.225mm,133.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C3-1(80.75mm,145.885mm) on Top Layer And Track (80.25mm,145.325mm)(80.25mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C3-1(80.75mm,145.885mm) on Top Layer And Track (80.25mm,145.325mm)(81.25mm,145.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C3-1(80.75mm,145.885mm) on Top Layer And Track (81.25mm,145.325mm)(81.25mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C31-1(77.6mm,152.16mm) on Top Layer And Track (77.1mm,151.6mm)(77.1mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C31-1(77.6mm,152.16mm) on Top Layer And Track (77.1mm,151.6mm)(78.1mm,151.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C31-1(77.6mm,152.16mm) on Top Layer And Track (78.1mm,151.6mm)(78.1mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C31-2(77.6mm,153.04mm) on Top Layer And Track (77.1mm,151.6mm)(77.1mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C31-2(77.6mm,153.04mm) on Top Layer And Track (77.1mm,153.6mm)(78.1mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C31-2(77.6mm,153.04mm) on Top Layer And Track (78.1mm,151.6mm)(78.1mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C3-2(80.75mm,146.765mm) on Top Layer And Track (80.25mm,145.325mm)(80.25mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C3-2(80.75mm,146.765mm) on Top Layer And Track (80.25mm,147.325mm)(81.25mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C3-2(80.75mm,146.765mm) on Top Layer And Track (81.25mm,145.325mm)(81.25mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C32-1(123.6mm,179.24mm) on Top Layer And Track (123.1mm,177.8mm)(123.1mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C32-1(123.6mm,179.24mm) on Top Layer And Track (123.1mm,179.8mm)(124.1mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C32-1(123.6mm,179.24mm) on Top Layer And Track (124.1mm,177.8mm)(124.1mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C32-2(123.6mm,178.36mm) on Top Layer And Track (123.1mm,177.8mm)(123.1mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C32-2(123.6mm,178.36mm) on Top Layer And Track (123.1mm,177.8mm)(124.1mm,177.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C32-2(123.6mm,178.36mm) on Top Layer And Track (124.1mm,177.8mm)(124.1mm,179.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C33-1(124.94mm,157.767mm) on Top Layer And Track (123.5mm,157.267mm)(125.5mm,157.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C33-1(124.94mm,157.767mm) on Top Layer And Track (123.5mm,158.267mm)(125.5mm,158.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C33-1(124.94mm,157.767mm) on Top Layer And Track (125.5mm,157.267mm)(125.5mm,158.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C33-2(124.06mm,157.767mm) on Top Layer And Track (123.5mm,157.267mm)(123.5mm,158.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C33-2(124.06mm,157.767mm) on Top Layer And Track (123.5mm,157.267mm)(125.5mm,157.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C33-2(124.06mm,157.767mm) on Top Layer And Track (123.5mm,158.267mm)(125.5mm,158.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C34-1(124.94mm,162.833mm) on Top Layer And Track (123.5mm,162.333mm)(125.5mm,162.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C34-1(124.94mm,162.833mm) on Top Layer And Track (123.5mm,163.333mm)(125.5mm,163.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C34-1(124.94mm,162.833mm) on Top Layer And Track (125.5mm,162.333mm)(125.5mm,163.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C34-2(124.06mm,162.833mm) on Top Layer And Track (123.5mm,162.333mm)(123.5mm,163.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C34-2(124.06mm,162.833mm) on Top Layer And Track (123.5mm,162.333mm)(125.5mm,162.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C34-2(124.06mm,162.833mm) on Top Layer And Track (123.5mm,163.333mm)(125.5mm,163.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C35-1(124.94mm,159.033mm) on Top Layer And Track (123.5mm,158.533mm)(125.5mm,158.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C35-1(124.94mm,159.033mm) on Top Layer And Track (123.5mm,159.533mm)(125.5mm,159.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C35-1(124.94mm,159.033mm) on Top Layer And Track (125.5mm,158.533mm)(125.5mm,159.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C35-2(124.06mm,159.033mm) on Top Layer And Track (123.5mm,158.533mm)(123.5mm,159.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C35-2(124.06mm,159.033mm) on Top Layer And Track (123.5mm,158.533mm)(125.5mm,158.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C35-2(124.06mm,159.033mm) on Top Layer And Track (123.5mm,159.533mm)(125.5mm,159.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C36-1(124.94mm,164.1mm) on Top Layer And Track (123.5mm,163.6mm)(125.5mm,163.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C36-1(124.94mm,164.1mm) on Top Layer And Track (123.5mm,164.6mm)(125.5mm,164.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C36-1(124.94mm,164.1mm) on Top Layer And Track (125.5mm,163.6mm)(125.5mm,164.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C36-2(124.06mm,164.1mm) on Top Layer And Track (123.5mm,163.6mm)(123.5mm,164.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C36-2(124.06mm,164.1mm) on Top Layer And Track (123.5mm,163.6mm)(125.5mm,163.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C36-2(124.06mm,164.1mm) on Top Layer And Track (123.5mm,164.6mm)(125.5mm,164.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C37-1(102mm,142.36mm) on Top Layer And Track (101.5mm,141.8mm)(101.5mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C37-1(102mm,142.36mm) on Top Layer And Track (101.5mm,141.8mm)(102.5mm,141.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C37-1(102mm,142.36mm) on Top Layer And Track (102.5mm,141.8mm)(102.5mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C37-2(102mm,143.24mm) on Top Layer And Track (101.5mm,141.8mm)(101.5mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C37-2(102mm,143.24mm) on Top Layer And Track (101.5mm,143.8mm)(102.5mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C37-2(102mm,143.24mm) on Top Layer And Track (102.5mm,141.8mm)(102.5mm,143.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C38-1(65.975mm,152.235mm) on Top Layer And Track (65.475mm,151.675mm)(65.475mm,153.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C38-1(65.975mm,152.235mm) on Top Layer And Track (65.475mm,151.675mm)(66.475mm,151.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C38-1(65.975mm,152.235mm) on Top Layer And Track (66.475mm,151.675mm)(66.475mm,153.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C38-2(65.975mm,153.115mm) on Top Layer And Track (65.475mm,151.675mm)(65.475mm,153.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C38-2(65.975mm,153.115mm) on Top Layer And Track (65.475mm,153.675mm)(66.475mm,153.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C38-2(65.975mm,153.115mm) on Top Layer And Track (66.475mm,151.675mm)(66.475mm,153.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C39-1(107.56mm,140.9mm) on Top Layer And Track (107mm,140.4mm)(107mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C39-1(107.56mm,140.9mm) on Top Layer And Track (107mm,140.4mm)(109mm,140.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C39-1(107.56mm,140.9mm) on Top Layer And Track (107mm,141.4mm)(109mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C39-2(108.44mm,140.9mm) on Top Layer And Track (107mm,140.4mm)(109mm,140.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C39-2(108.44mm,140.9mm) on Top Layer And Track (107mm,141.4mm)(109mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C39-2(108.44mm,140.9mm) on Top Layer And Track (109mm,140.4mm)(109mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C40-1(113.94mm,140.9mm) on Top Layer And Track (112.5mm,140.4mm)(114.5mm,140.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C40-1(113.94mm,140.9mm) on Top Layer And Track (112.5mm,141.4mm)(114.5mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C40-1(113.94mm,140.9mm) on Top Layer And Track (114.5mm,140.4mm)(114.5mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C40-2(113.06mm,140.9mm) on Top Layer And Track (112.5mm,140.4mm)(112.5mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C40-2(113.06mm,140.9mm) on Top Layer And Track (112.5mm,140.4mm)(114.5mm,140.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C40-2(113.06mm,140.9mm) on Top Layer And Track (112.5mm,141.4mm)(114.5mm,141.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C4-1(79.35mm,145.885mm) on Top Layer And Track (78.85mm,145.325mm)(78.85mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C4-1(79.35mm,145.885mm) on Top Layer And Track (78.85mm,145.325mm)(79.85mm,145.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C4-1(79.35mm,145.885mm) on Top Layer And Track (79.85mm,145.325mm)(79.85mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C41-1(124.94mm,160.3mm) on Top Layer And Track (123.5mm,159.8mm)(125.5mm,159.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C41-1(124.94mm,160.3mm) on Top Layer And Track (123.5mm,160.8mm)(125.5mm,160.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C41-1(124.94mm,160.3mm) on Top Layer And Track (125.5mm,159.8mm)(125.5mm,160.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C41-2(124.06mm,160.3mm) on Top Layer And Track (123.5mm,159.8mm)(123.5mm,160.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C41-2(124.06mm,160.3mm) on Top Layer And Track (123.5mm,159.8mm)(125.5mm,159.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C41-2(124.06mm,160.3mm) on Top Layer And Track (123.5mm,160.8mm)(125.5mm,160.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C4-2(79.35mm,146.765mm) on Top Layer And Track (78.85mm,145.325mm)(78.85mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C4-2(79.35mm,146.765mm) on Top Layer And Track (78.85mm,147.325mm)(79.85mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C4-2(79.35mm,146.765mm) on Top Layer And Track (79.85mm,145.325mm)(79.85mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C42-1(124.94mm,161.567mm) on Top Layer And Track (123.5mm,161.067mm)(125.5mm,161.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C42-1(124.94mm,161.567mm) on Top Layer And Track (123.5mm,162.067mm)(125.5mm,162.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C42-1(124.94mm,161.567mm) on Top Layer And Track (125.5mm,161.067mm)(125.5mm,162.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C42-2(124.06mm,161.567mm) on Top Layer And Track (123.5mm,161.067mm)(123.5mm,162.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C42-2(124.06mm,161.567mm) on Top Layer And Track (123.5mm,161.067mm)(125.5mm,161.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C42-2(124.06mm,161.567mm) on Top Layer And Track (123.5mm,162.067mm)(125.5mm,162.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(95.3mm,218.1mm) on Top Layer And Track (94.4mm,217.1mm)(94.4mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C43-1(95.3mm,218.1mm) on Top Layer And Track (94.4mm,217.1mm)(97.8mm,217.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C43-1(95.3mm,218.1mm) on Top Layer And Track (94.4mm,219.1mm)(97.8mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C43-2(96.9mm,218.1mm) on Top Layer And Track (94.4mm,217.1mm)(97.8mm,217.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C43-2(96.9mm,218.1mm) on Top Layer And Track (94.4mm,219.1mm)(97.8mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-2(96.9mm,218.1mm) on Top Layer And Track (97.8mm,217.1mm)(97.8mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(95.3mm,220.5mm) on Top Layer And Track (94.4mm,219.5mm)(94.4mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C44-1(95.3mm,220.5mm) on Top Layer And Track (94.4mm,219.5mm)(97.8mm,219.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C44-1(95.3mm,220.5mm) on Top Layer And Track (94.4mm,221.5mm)(97.8mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C44-2(96.9mm,220.5mm) on Top Layer And Track (94.4mm,219.5mm)(97.8mm,219.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C44-2(96.9mm,220.5mm) on Top Layer And Track (94.4mm,221.5mm)(97.8mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-2(96.9mm,220.5mm) on Top Layer And Track (97.8mm,219.5mm)(97.8mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C45-1(90.46mm,213.8mm) on Top Layer And Track (89.9mm,213.3mm)(89.9mm,214.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C45-1(90.46mm,213.8mm) on Top Layer And Track (89.9mm,213.3mm)(91.9mm,213.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C45-1(90.46mm,213.8mm) on Top Layer And Track (89.9mm,214.3mm)(91.9mm,214.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C45-2(91.34mm,213.8mm) on Top Layer And Track (89.9mm,213.3mm)(91.9mm,213.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C45-2(91.34mm,213.8mm) on Top Layer And Track (89.9mm,214.3mm)(91.9mm,214.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C45-2(91.34mm,213.8mm) on Top Layer And Track (91.9mm,213.3mm)(91.9mm,214.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(95.3mm,208.1mm) on Top Layer And Track (94.4mm,207.1mm)(94.4mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C46-1(95.3mm,208.1mm) on Top Layer And Track (94.4mm,207.1mm)(97.8mm,207.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C46-1(95.3mm,208.1mm) on Top Layer And Track (94.4mm,209.1mm)(97.8mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C46-2(96.9mm,208.1mm) on Top Layer And Track (94.4mm,207.1mm)(97.8mm,207.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C46-2(96.9mm,208.1mm) on Top Layer And Track (94.4mm,209.1mm)(97.8mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-2(96.9mm,208.1mm) on Top Layer And Track (97.8mm,207.1mm)(97.8mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(95.3mm,210.5mm) on Top Layer And Track (94.4mm,209.5mm)(94.4mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C47-1(95.3mm,210.5mm) on Top Layer And Track (94.4mm,209.5mm)(97.8mm,209.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C47-1(95.3mm,210.5mm) on Top Layer And Track (94.4mm,211.5mm)(97.8mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C47-2(96.9mm,210.5mm) on Top Layer And Track (94.4mm,209.5mm)(97.8mm,209.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C47-2(96.9mm,210.5mm) on Top Layer And Track (94.4mm,211.5mm)(97.8mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-2(96.9mm,210.5mm) on Top Layer And Track (97.8mm,209.5mm)(97.8mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C48-1(90.46mm,215mm) on Top Layer And Track (89.9mm,214.5mm)(89.9mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C48-1(90.46mm,215mm) on Top Layer And Track (89.9mm,214.5mm)(91.9mm,214.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C48-1(90.46mm,215mm) on Top Layer And Track (89.9mm,215.5mm)(91.9mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C48-2(91.34mm,215mm) on Top Layer And Track (89.9mm,214.5mm)(91.9mm,214.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C48-2(91.34mm,215mm) on Top Layer And Track (89.9mm,215.5mm)(91.9mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C48-2(91.34mm,215mm) on Top Layer And Track (91.9mm,214.5mm)(91.9mm,215.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C49-1(91.4mm,211.56mm) on Top Layer And Track (90.9mm,211mm)(90.9mm,213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C49-1(91.4mm,211.56mm) on Top Layer And Track (90.9mm,211mm)(91.9mm,211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C49-1(91.4mm,211.56mm) on Top Layer And Track (91.9mm,211mm)(91.9mm,213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C49-2(91.4mm,212.44mm) on Top Layer And Track (90.9mm,211mm)(90.9mm,213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C49-2(91.4mm,212.44mm) on Top Layer And Track (90.9mm,213mm)(91.9mm,213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C49-2(91.4mm,212.44mm) on Top Layer And Track (91.9mm,211mm)(91.9mm,213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C50-1(90.2mm,216.26mm) on Top Layer And Track (89.7mm,215.7mm)(89.7mm,217.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C50-1(90.2mm,216.26mm) on Top Layer And Track (89.7mm,215.7mm)(90.7mm,215.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C50-1(90.2mm,216.26mm) on Top Layer And Track (90.7mm,215.7mm)(90.7mm,217.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C50-2(90.2mm,217.14mm) on Top Layer And Track (89.7mm,215.7mm)(89.7mm,217.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C50-2(90.2mm,217.14mm) on Top Layer And Track (89.7mm,217.7mm)(90.7mm,217.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C50-2(90.2mm,217.14mm) on Top Layer And Track (90.7mm,215.7mm)(90.7mm,217.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C5-1(124.94mm,153.3mm) on Top Layer And Track (123.5mm,152.8mm)(125.5mm,152.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C5-1(124.94mm,153.3mm) on Top Layer And Track (123.5mm,153.8mm)(125.5mm,153.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C5-1(124.94mm,153.3mm) on Top Layer And Track (125.5mm,152.8mm)(125.5mm,153.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-1(74.2mm,218.1mm) on Top Layer And Track (73.3mm,217.1mm)(73.3mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C51-1(74.2mm,218.1mm) on Top Layer And Track (73.3mm,217.1mm)(76.7mm,217.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C51-1(74.2mm,218.1mm) on Top Layer And Track (73.3mm,219.1mm)(76.7mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C51-2(75.8mm,218.1mm) on Top Layer And Track (73.3mm,217.1mm)(76.7mm,217.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C51-2(75.8mm,218.1mm) on Top Layer And Track (73.3mm,219.1mm)(76.7mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-2(75.8mm,218.1mm) on Top Layer And Track (76.7mm,217.1mm)(76.7mm,219.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C5-2(124.06mm,153.3mm) on Top Layer And Track (123.5mm,152.8mm)(123.5mm,153.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C5-2(124.06mm,153.3mm) on Top Layer And Track (123.5mm,152.8mm)(125.5mm,152.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C5-2(124.06mm,153.3mm) on Top Layer And Track (123.5mm,153.8mm)(125.5mm,153.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-1(74.2mm,220.5mm) on Top Layer And Track (73.3mm,219.5mm)(73.3mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C52-1(74.2mm,220.5mm) on Top Layer And Track (73.3mm,219.5mm)(76.7mm,219.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C52-1(74.2mm,220.5mm) on Top Layer And Track (73.3mm,221.5mm)(76.7mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C52-2(75.8mm,220.5mm) on Top Layer And Track (73.3mm,219.5mm)(76.7mm,219.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C52-2(75.8mm,220.5mm) on Top Layer And Track (73.3mm,221.5mm)(76.7mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-2(75.8mm,220.5mm) on Top Layer And Track (76.7mm,219.5mm)(76.7mm,221.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C53-1(69.36mm,213.3mm) on Top Layer And Track (68.8mm,212.8mm)(68.8mm,213.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C53-1(69.36mm,213.3mm) on Top Layer And Track (68.8mm,212.8mm)(70.8mm,212.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C53-1(69.36mm,213.3mm) on Top Layer And Track (68.8mm,213.8mm)(70.8mm,213.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C53-2(70.24mm,213.3mm) on Top Layer And Track (68.8mm,212.8mm)(70.8mm,212.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C53-2(70.24mm,213.3mm) on Top Layer And Track (68.8mm,213.8mm)(70.8mm,213.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C53-2(70.24mm,213.3mm) on Top Layer And Track (70.8mm,212.8mm)(70.8mm,213.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C54-1(74.2mm,208.1mm) on Top Layer And Track (73.3mm,207.1mm)(73.3mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C54-1(74.2mm,208.1mm) on Top Layer And Track (73.3mm,207.1mm)(76.7mm,207.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C54-1(74.2mm,208.1mm) on Top Layer And Track (73.3mm,209.1mm)(76.7mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C54-2(75.8mm,208.1mm) on Top Layer And Track (73.3mm,207.1mm)(76.7mm,207.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C54-2(75.8mm,208.1mm) on Top Layer And Track (73.3mm,209.1mm)(76.7mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C54-2(75.8mm,208.1mm) on Top Layer And Track (76.7mm,207.1mm)(76.7mm,209.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(74.2mm,210.5mm) on Top Layer And Track (73.3mm,209.5mm)(73.3mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C55-1(74.2mm,210.5mm) on Top Layer And Track (73.3mm,209.5mm)(76.7mm,209.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C55-1(74.2mm,210.5mm) on Top Layer And Track (73.3mm,211.5mm)(76.7mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C55-2(75.8mm,210.5mm) on Top Layer And Track (73.3mm,209.5mm)(76.7mm,209.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad C55-2(75.8mm,210.5mm) on Top Layer And Track (73.3mm,211.5mm)(76.7mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-2(75.8mm,210.5mm) on Top Layer And Track (76.7mm,209.5mm)(76.7mm,211.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C56-1(69.36mm,214.5mm) on Top Layer And Track (68.8mm,214mm)(68.8mm,215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C56-1(69.36mm,214.5mm) on Top Layer And Track (68.8mm,214mm)(70.8mm,214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C56-1(69.36mm,214.5mm) on Top Layer And Track (68.8mm,215mm)(70.8mm,215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C56-2(70.24mm,214.5mm) on Top Layer And Track (68.8mm,214mm)(70.8mm,214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C56-2(70.24mm,214.5mm) on Top Layer And Track (68.8mm,215mm)(70.8mm,215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C56-2(70.24mm,214.5mm) on Top Layer And Track (70.8mm,214mm)(70.8mm,215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C57-1(70.3mm,211.06mm) on Top Layer And Track (69.8mm,210.5mm)(69.8mm,212.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C57-1(70.3mm,211.06mm) on Top Layer And Track (69.8mm,210.5mm)(70.8mm,210.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C57-1(70.3mm,211.06mm) on Top Layer And Track (70.8mm,210.5mm)(70.8mm,212.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C57-2(70.3mm,211.94mm) on Top Layer And Track (69.8mm,210.5mm)(69.8mm,212.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C57-2(70.3mm,211.94mm) on Top Layer And Track (69.8mm,212.5mm)(70.8mm,212.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C57-2(70.3mm,211.94mm) on Top Layer And Track (70.8mm,210.5mm)(70.8mm,212.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C58-1(69.1mm,215.86mm) on Top Layer And Track (68.6mm,215.3mm)(68.6mm,217.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C58-1(69.1mm,215.86mm) on Top Layer And Track (68.6mm,215.3mm)(69.6mm,215.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C58-1(69.1mm,215.86mm) on Top Layer And Track (69.6mm,215.3mm)(69.6mm,217.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C58-2(69.1mm,216.74mm) on Top Layer And Track (68.6mm,215.3mm)(68.6mm,217.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C58-2(69.1mm,216.74mm) on Top Layer And Track (68.6mm,217.3mm)(69.6mm,217.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C58-2(69.1mm,216.74mm) on Top Layer And Track (69.6mm,215.3mm)(69.6mm,217.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C60-1(77.475mm,129.7mm) on Top Layer And Track (76.475mm,128.85mm)(76.475mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C60-1(77.475mm,129.7mm) on Top Layer And Track (78.475mm,128.85mm)(78.475mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C60-2(77.475mm,131.6mm) on Top Layer And Track (76.475mm,128.85mm)(76.475mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C60-2(77.475mm,131.6mm) on Top Layer And Track (78.475mm,128.85mm)(78.475mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C6-1(96.06mm,150.9mm) on Top Layer And Track (95.5mm,150.4mm)(95.5mm,151.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C6-1(96.06mm,150.9mm) on Top Layer And Track (95.5mm,150.4mm)(97.5mm,150.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C6-1(96.06mm,150.9mm) on Top Layer And Track (95.5mm,151.4mm)(97.5mm,151.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C61-1(80.2mm,129.7mm) on Top Layer And Track (79.2mm,128.85mm)(79.2mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C61-1(80.2mm,129.7mm) on Top Layer And Track (81.2mm,128.85mm)(81.2mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C61-2(80.2mm,131.6mm) on Top Layer And Track (79.2mm,128.85mm)(79.2mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C61-2(80.2mm,131.6mm) on Top Layer And Track (81.2mm,128.85mm)(81.2mm,132.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C6-2(96.94mm,150.9mm) on Top Layer And Track (95.5mm,150.4mm)(97.5mm,150.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C6-2(96.94mm,150.9mm) on Top Layer And Track (95.5mm,151.4mm)(97.5mm,151.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C6-2(96.94mm,150.9mm) on Top Layer And Track (97.5mm,150.4mm)(97.5mm,151.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C7-1(96.06mm,148.7mm) on Top Layer And Track (95.5mm,148.2mm)(95.5mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-1(96.06mm,148.7mm) on Top Layer And Track (95.5mm,148.2mm)(97.5mm,148.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-1(96.06mm,148.7mm) on Top Layer And Track (95.5mm,149.2mm)(97.5mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-2(96.94mm,148.7mm) on Top Layer And Track (95.5mm,148.2mm)(97.5mm,148.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-2(96.94mm,148.7mm) on Top Layer And Track (95.5mm,149.2mm)(97.5mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C7-2(96.94mm,148.7mm) on Top Layer And Track (97.5mm,148.2mm)(97.5mm,149.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C8-1(96.06mm,163.2mm) on Top Layer And Track (95.5mm,162.7mm)(95.5mm,163.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-1(96.06mm,163.2mm) on Top Layer And Track (95.5mm,162.7mm)(97.5mm,162.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-1(96.06mm,163.2mm) on Top Layer And Track (95.5mm,163.7mm)(97.5mm,163.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-2(96.94mm,163.2mm) on Top Layer And Track (95.5mm,162.7mm)(97.5mm,162.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-2(96.94mm,163.2mm) on Top Layer And Track (95.5mm,163.7mm)(97.5mm,163.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C8-2(96.94mm,163.2mm) on Top Layer And Track (97.5mm,162.7mm)(97.5mm,163.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C9-1(124.965mm,150.625mm) on Top Layer And Track (123.525mm,150.125mm)(125.525mm,150.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C9-1(124.965mm,150.625mm) on Top Layer And Track (123.525mm,151.125mm)(125.525mm,151.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C9-1(124.965mm,150.625mm) on Top Layer And Track (125.525mm,150.125mm)(125.525mm,151.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad C9-2(124.085mm,150.625mm) on Top Layer And Track (123.525mm,150.125mm)(123.525mm,151.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C9-2(124.085mm,150.625mm) on Top Layer And Track (123.525mm,150.125mm)(125.525mm,150.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C9-2(124.085mm,150.625mm) on Top Layer And Track (123.525mm,151.125mm)(125.525mm,151.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-1(125.175mm,209.175mm) on Top Layer And Track (124.375mm,208.425mm)(125.875mm,208.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(125.175mm,209.175mm) on Top Layer And Track (125.875mm,208.425mm)(125.875mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D11-1(92mm,198.85mm) on Top Layer And Track (91.2mm,198.1mm)(92.7mm,198.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-1(92mm,198.85mm) on Top Layer And Track (92.7mm,198.1mm)(92.7mm,201.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D11-2(92mm,200.35mm) on Top Layer And Track (91.2mm,201.1mm)(92.7mm,201.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D11-2(92mm,200.35mm) on Top Layer And Track (92.7mm,198.1mm)(92.7mm,201.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(125.175mm,210.675mm) on Top Layer And Track (124.375mm,211.425mm)(125.875mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-2(125.175mm,210.675mm) on Top Layer And Track (125.875mm,208.425mm)(125.875mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D12-1(92.1mm,185.75mm) on Top Layer And Track (91.3mm,185mm)(92.8mm,185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D12-1(92.1mm,185.75mm) on Top Layer And Track (92.8mm,185mm)(92.8mm,188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D12-2(92.1mm,187.25mm) on Top Layer And Track (91.3mm,188mm)(92.8mm,188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D12-2(92.1mm,187.25mm) on Top Layer And Track (92.8mm,185mm)(92.8mm,188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D16-1(92.1mm,174.75mm) on Top Layer And Track (91.3mm,174mm)(92.8mm,174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D16-1(92.1mm,174.75mm) on Top Layer And Track (92.8mm,174mm)(92.8mm,177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D16-2(92.1mm,176.25mm) on Top Layer And Track (91.3mm,177mm)(92.8mm,177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D16-2(92.1mm,176.25mm) on Top Layer And Track (92.8mm,174mm)(92.8mm,177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D18-1(83.2mm,136.35mm) on Top Layer And Track (80.95mm,137.05mm)(83.95mm,137.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D18-1(83.2mm,136.35mm) on Top Layer And Track (83.95mm,135.55mm)(83.95mm,137.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D18-2(81.7mm,136.35mm) on Top Layer And Track (80.95mm,135.55mm)(80.95mm,137.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D18-2(81.7mm,136.35mm) on Top Layer And Track (80.95mm,137.05mm)(83.95mm,137.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D19-1(83.175mm,134.075mm) on Top Layer And Track (80.925mm,134.775mm)(83.925mm,134.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D19-1(83.175mm,134.075mm) on Top Layer And Track (83.925mm,133.275mm)(83.925mm,134.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D19-2(81.675mm,134.075mm) on Top Layer And Track (80.925mm,133.275mm)(80.925mm,134.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D19-2(81.675mm,134.075mm) on Top Layer And Track (80.925mm,134.775mm)(83.925mm,134.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-1(119.575mm,209.175mm) on Top Layer And Track (118.775mm,208.425mm)(120.275mm,208.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(119.575mm,209.175mm) on Top Layer And Track (120.275mm,208.425mm)(120.275mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(119.575mm,210.675mm) on Top Layer And Track (118.775mm,211.425mm)(120.275mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(119.575mm,210.675mm) on Top Layer And Track (120.275mm,208.425mm)(120.275mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-1(113.475mm,209.175mm) on Top Layer And Track (112.675mm,208.425mm)(114.175mm,208.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(113.475mm,209.175mm) on Top Layer And Track (114.175mm,208.425mm)(114.175mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-2(113.475mm,210.675mm) on Top Layer And Track (112.675mm,211.425mm)(114.175mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(113.475mm,210.675mm) on Top Layer And Track (114.175mm,208.425mm)(114.175mm,211.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-1(118.8mm,126.175mm) on Top Layer And Track (116.55mm,126.875mm)(119.55mm,126.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-1(118.8mm,126.175mm) on Top Layer And Track (119.55mm,125.375mm)(119.55mm,126.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-2(117.3mm,126.175mm) on Top Layer And Track (116.55mm,125.375mm)(116.55mm,126.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(117.3mm,126.175mm) on Top Layer And Track (116.55mm,126.875mm)(119.55mm,126.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-1(72.56mm,192.26mm) on Top Layer And Track (71.81mm,191.56mm)(71.81mm,193.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-1(72.56mm,192.26mm) on Top Layer And Track (71.81mm,191.56mm)(74.81mm,191.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D5-2(74.06mm,192.26mm) on Top Layer And Track (71.81mm,191.56mm)(74.81mm,191.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-2(74.06mm,192.26mm) on Top Layer And Track (74.81mm,191.56mm)(74.81mm,193.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D7-1(72.56mm,180.06mm) on Top Layer And Track (71.81mm,179.36mm)(71.81mm,180.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D7-1(72.56mm,180.06mm) on Top Layer And Track (71.81mm,179.36mm)(74.81mm,179.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D7-2(74.06mm,180.06mm) on Top Layer And Track (71.81mm,179.36mm)(74.81mm,179.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D7-2(74.06mm,180.06mm) on Top Layer And Track (74.81mm,179.36mm)(74.81mm,180.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-1(72.56mm,168.36mm) on Top Layer And Track (71.81mm,167.66mm)(71.81mm,169.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-1(72.56mm,168.36mm) on Top Layer And Track (71.81mm,167.66mm)(74.81mm,167.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D9-2(74.06mm,168.36mm) on Top Layer And Track (71.81mm,167.66mm)(74.81mm,167.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D9-2(74.06mm,168.36mm) on Top Layer And Track (74.81mm,167.66mm)(74.81mm,169.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad Free-(57.2mm,129.6mm) on Multi-Layer And Text "R18" (61.05mm,131.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-1(102.4mm,214.05mm) on Top Layer And Track (105.55mm,208.55mm)(105.55mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-1(102.4mm,214.05mm) on Top Layer And Track (99.25mm,208.55mm)(99.25mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-2(102.4mm,209.35mm) on Top Layer And Track (105.55mm,208.55mm)(105.55mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L1-2(102.4mm,209.35mm) on Top Layer And Track (99.25mm,208.55mm)(99.25mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(81.2mm,214.05mm) on Top Layer And Track (78.05mm,208.55mm)(78.05mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(81.2mm,214.05mm) on Top Layer And Track (84.35mm,208.55mm)(84.35mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(81.2mm,209.35mm) on Top Layer And Track (78.05mm,208.55mm)(78.05mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(81.2mm,209.35mm) on Top Layer And Track (84.35mm,208.55mm)(84.35mm,214.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(124.9mm,178.375mm) on Top Layer And Track (124.4mm,177.9mm)(124.4mm,179.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(124.9mm,178.375mm) on Top Layer And Track (124.4mm,177.9mm)(125.4mm,177.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(124.9mm,178.375mm) on Top Layer And Track (125.4mm,177.9mm)(125.4mm,179.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(124.9mm,179.225mm) on Top Layer And Track (124.4mm,177.9mm)(124.4mm,179.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(124.9mm,179.225mm) on Top Layer And Track (124.4mm,179.7mm)(125.4mm,179.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(124.9mm,179.225mm) on Top Layer And Track (125.4mm,177.9mm)(125.4mm,179.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(126.875mm,209.2mm) on Top Layer And Track (126.375mm,208.725mm)(126.375mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(126.875mm,209.2mm) on Top Layer And Track (126.375mm,208.725mm)(127.375mm,208.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(126.875mm,209.2mm) on Top Layer And Track (127.375mm,208.725mm)(127.375mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(129.575mm,182.5mm) on Top Layer And Track (129.1mm,182mm)(129.1mm,183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(129.575mm,182.5mm) on Top Layer And Track (129.1mm,182mm)(130.9mm,182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(129.575mm,182.5mm) on Top Layer And Track (129.1mm,183mm)(130.9mm,183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(130.425mm,182.5mm) on Top Layer And Track (129.1mm,182mm)(130.9mm,182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(130.425mm,182.5mm) on Top Layer And Track (129.1mm,183mm)(130.9mm,183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(130.425mm,182.5mm) on Top Layer And Track (130.9mm,182mm)(130.9mm,183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(126.875mm,210.05mm) on Top Layer And Track (126.375mm,208.725mm)(126.375mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(126.875mm,210.05mm) on Top Layer And Track (126.375mm,210.525mm)(127.375mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(126.875mm,210.05mm) on Top Layer And Track (127.375mm,208.725mm)(127.375mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(136.4mm,173.675mm) on Top Layer And Track (135.9mm,173.2mm)(135.9mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(136.4mm,173.675mm) on Top Layer And Track (135.9mm,173.2mm)(136.9mm,173.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(136.4mm,173.675mm) on Top Layer And Track (136.9mm,173.2mm)(136.9mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(136.4mm,174.525mm) on Top Layer And Track (135.9mm,173.2mm)(135.9mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(136.4mm,174.525mm) on Top Layer And Track (135.9mm,175mm)(136.9mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(136.4mm,174.525mm) on Top Layer And Track (136.9mm,173.2mm)(136.9mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(141.1mm,173.675mm) on Top Layer And Track (140.6mm,173.2mm)(140.6mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(141.1mm,173.675mm) on Top Layer And Track (140.6mm,173.2mm)(141.6mm,173.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(141.1mm,173.675mm) on Top Layer And Track (141.6mm,173.2mm)(141.6mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(141.1mm,174.525mm) on Top Layer And Track (140.6mm,173.2mm)(140.6mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(141.1mm,174.525mm) on Top Layer And Track (140.6mm,175mm)(141.6mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(141.1mm,174.525mm) on Top Layer And Track (141.6mm,173.2mm)(141.6mm,175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(129.575mm,175mm) on Top Layer And Track (129.1mm,174.5mm)(129.1mm,175.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(129.575mm,175mm) on Top Layer And Track (129.1mm,174.5mm)(130.9mm,174.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(129.575mm,175mm) on Top Layer And Track (129.1mm,175.5mm)(130.9mm,175.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(130.425mm,175mm) on Top Layer And Track (129.1mm,174.5mm)(130.9mm,174.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(130.425mm,175mm) on Top Layer And Track (129.1mm,175.5mm)(130.9mm,175.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(130.425mm,175mm) on Top Layer And Track (130.9mm,174.5mm)(130.9mm,175.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(119.5mm,143.125mm) on Top Layer And Track (119mm,141.8mm)(119mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(119.5mm,143.125mm) on Top Layer And Track (119mm,143.6mm)(120mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(119.5mm,143.125mm) on Top Layer And Track (120mm,141.8mm)(120mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(119.5mm,142.275mm) on Top Layer And Track (119mm,141.8mm)(119mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(119.5mm,142.275mm) on Top Layer And Track (119mm,141.8mm)(120mm,141.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(119.5mm,142.275mm) on Top Layer And Track (120mm,141.8mm)(120mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(124.075mm,152.1mm) on Top Layer And Track (123.6mm,151.6mm)(123.6mm,152.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-1(124.075mm,152.1mm) on Top Layer And Track (123.6mm,151.6mm)(125.4mm,151.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-1(124.075mm,152.1mm) on Top Layer And Track (123.6mm,152.6mm)(125.4mm,152.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-2(124.925mm,152.1mm) on Top Layer And Track (123.6mm,151.6mm)(125.4mm,151.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-2(124.925mm,152.1mm) on Top Layer And Track (123.6mm,152.6mm)(125.4mm,152.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(124.925mm,152.1mm) on Top Layer And Track (125.4mm,151.6mm)(125.4mm,152.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-1(96.925mm,161.7mm) on Top Layer And Track (95.6mm,161.2mm)(97.4mm,161.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-1(96.925mm,161.7mm) on Top Layer And Track (95.6mm,162.2mm)(97.4mm,162.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(96.925mm,161.7mm) on Top Layer And Track (97.4mm,161.2mm)(97.4mm,162.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(96.075mm,161.7mm) on Top Layer And Track (95.6mm,161.2mm)(95.6mm,162.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(96.075mm,161.7mm) on Top Layer And Track (95.6mm,161.2mm)(97.4mm,161.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(96.075mm,161.7mm) on Top Layer And Track (95.6mm,162.2mm)(97.4mm,162.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(60.625mm,135.275mm) on Top Layer And Track (60.125mm,134.8mm)(60.125mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(60.625mm,135.275mm) on Top Layer And Track (60.125mm,134.8mm)(61.125mm,134.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(60.625mm,135.275mm) on Top Layer And Track (61.125mm,134.8mm)(61.125mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(60.625mm,136.125mm) on Top Layer And Track (60.125mm,134.8mm)(60.125mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(60.625mm,136.125mm) on Top Layer And Track (60.125mm,136.6mm)(61.125mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(60.625mm,136.125mm) on Top Layer And Track (61.125mm,134.8mm)(61.125mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(92mm,196.825mm) on Top Layer And Track (91.5mm,195.5mm)(91.5mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(92mm,196.825mm) on Top Layer And Track (91.5mm,197.3mm)(92.5mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(92mm,196.825mm) on Top Layer And Track (92.5mm,195.5mm)(92.5mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(92mm,195.975mm) on Top Layer And Track (91.5mm,195.5mm)(91.5mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(92mm,195.975mm) on Top Layer And Track (91.5mm,195.5mm)(92.5mm,195.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(92mm,195.975mm) on Top Layer And Track (92.5mm,195.5mm)(92.5mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(73.7mm,139.45mm) on Top Layer And Track (73.225mm,138.95mm)(73.225mm,139.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(73.7mm,139.45mm) on Top Layer And Track (73.225mm,138.95mm)(75.025mm,138.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(73.7mm,139.45mm) on Top Layer And Track (73.225mm,139.95mm)(75.025mm,139.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(74.55mm,139.45mm) on Top Layer And Track (73.225mm,138.95mm)(75.025mm,138.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(74.55mm,139.45mm) on Top Layer And Track (73.225mm,139.95mm)(75.025mm,139.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(74.55mm,139.45mm) on Top Layer And Track (75.025mm,138.95mm)(75.025mm,139.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(121.375mm,209.2mm) on Top Layer And Track (120.875mm,208.725mm)(120.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(121.375mm,209.2mm) on Top Layer And Track (120.875mm,208.725mm)(121.875mm,208.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(121.375mm,209.2mm) on Top Layer And Track (121.875mm,208.725mm)(121.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(68.475mm,147.825mm) on Top Layer And Track (68mm,147.325mm)(68mm,148.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(68.475mm,147.825mm) on Top Layer And Track (68mm,147.325mm)(69.8mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(68.475mm,147.825mm) on Top Layer And Track (68mm,148.325mm)(69.8mm,148.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(69.325mm,147.825mm) on Top Layer And Track (68mm,147.325mm)(69.8mm,147.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(69.325mm,147.825mm) on Top Layer And Track (68mm,148.325mm)(69.8mm,148.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(69.325mm,147.825mm) on Top Layer And Track (69.8mm,147.325mm)(69.8mm,148.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(121.375mm,210.05mm) on Top Layer And Track (120.875mm,208.725mm)(120.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(121.375mm,210.05mm) on Top Layer And Track (120.875mm,210.525mm)(121.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(121.375mm,210.05mm) on Top Layer And Track (121.875mm,208.725mm)(121.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(68.475mm,145.7mm) on Top Layer And Track (68mm,145.2mm)(68mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(68.475mm,145.7mm) on Top Layer And Track (68mm,145.2mm)(69.8mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(68.475mm,145.7mm) on Top Layer And Track (68mm,146.2mm)(69.8mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(69.325mm,145.7mm) on Top Layer And Track (68mm,145.2mm)(69.8mm,145.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(69.325mm,145.7mm) on Top Layer And Track (68mm,146.2mm)(69.8mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(69.325mm,145.7mm) on Top Layer And Track (69.8mm,145.2mm)(69.8mm,146.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(113.925mm,126.15mm) on Top Layer And Track (113.45mm,125.65mm)(113.45mm,126.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(113.925mm,126.15mm) on Top Layer And Track (113.45mm,125.65mm)(115.25mm,125.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(113.925mm,126.15mm) on Top Layer And Track (113.45mm,126.65mm)(115.25mm,126.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(114.775mm,126.15mm) on Top Layer And Track (113.45mm,125.65mm)(115.25mm,125.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(114.775mm,126.15mm) on Top Layer And Track (113.45mm,126.65mm)(115.25mm,126.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(114.775mm,126.15mm) on Top Layer And Track (115.25mm,125.65mm)(115.25mm,126.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-1(69.535mm,192.26mm) on Top Layer And Track (68.21mm,191.76mm)(70.01mm,191.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-1(69.535mm,192.26mm) on Top Layer And Track (68.21mm,192.76mm)(70.01mm,192.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(69.535mm,192.26mm) on Top Layer And Track (70.01mm,191.76mm)(70.01mm,192.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(68.685mm,192.26mm) on Top Layer And Track (68.21mm,191.76mm)(68.21mm,192.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-2(68.685mm,192.26mm) on Top Layer And Track (68.21mm,191.76mm)(70.01mm,191.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-2(68.685mm,192.26mm) on Top Layer And Track (68.21mm,192.76mm)(70.01mm,192.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-1(69.535mm,180.06mm) on Top Layer And Track (68.21mm,179.56mm)(70.01mm,179.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-1(69.535mm,180.06mm) on Top Layer And Track (68.21mm,180.56mm)(70.01mm,180.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(69.535mm,180.06mm) on Top Layer And Track (70.01mm,179.56mm)(70.01mm,180.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(68.685mm,180.06mm) on Top Layer And Track (68.21mm,179.56mm)(68.21mm,180.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-2(68.685mm,180.06mm) on Top Layer And Track (68.21mm,179.56mm)(70.01mm,179.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-2(68.685mm,180.06mm) on Top Layer And Track (68.21mm,180.56mm)(70.01mm,180.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-1(69.535mm,168.36mm) on Top Layer And Track (68.21mm,167.86mm)(70.01mm,167.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-1(69.535mm,168.36mm) on Top Layer And Track (68.21mm,168.86mm)(70.01mm,168.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(69.535mm,168.36mm) on Top Layer And Track (70.01mm,167.86mm)(70.01mm,168.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(68.685mm,168.36mm) on Top Layer And Track (68.21mm,167.86mm)(68.21mm,168.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-2(68.685mm,168.36mm) on Top Layer And Track (68.21mm,167.86mm)(70.01mm,167.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-2(68.685mm,168.36mm) on Top Layer And Track (68.21mm,168.86mm)(70.01mm,168.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-1(90.7mm,196.825mm) on Top Layer And Track (90.2mm,195.5mm)(90.2mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(90.7mm,196.825mm) on Top Layer And Track (90.2mm,197.3mm)(91.2mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-1(90.7mm,196.825mm) on Top Layer And Track (91.2mm,195.5mm)(91.2mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-2(90.7mm,195.975mm) on Top Layer And Track (90.2mm,195.5mm)(90.2mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(90.7mm,195.975mm) on Top Layer And Track (90.2mm,195.5mm)(91.2mm,195.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-2(90.7mm,195.975mm) on Top Layer And Track (91.2mm,195.5mm)(91.2mm,197.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-1(90.7mm,184.125mm) on Top Layer And Track (90.2mm,182.8mm)(90.2mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(90.7mm,184.125mm) on Top Layer And Track (90.2mm,184.6mm)(91.2mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-1(90.7mm,184.125mm) on Top Layer And Track (91.2mm,182.8mm)(91.2mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-2(90.7mm,183.275mm) on Top Layer And Track (90.2mm,182.8mm)(90.2mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(90.7mm,183.275mm) on Top Layer And Track (90.2mm,182.8mm)(91.2mm,182.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-2(90.7mm,183.275mm) on Top Layer And Track (91.2mm,182.8mm)(91.2mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(90.7mm,172.825mm) on Top Layer And Track (90.2mm,171.5mm)(90.2mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-1(90.7mm,172.825mm) on Top Layer And Track (90.2mm,173.3mm)(91.2mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(90.7mm,172.825mm) on Top Layer And Track (91.2mm,171.5mm)(91.2mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(90.7mm,171.975mm) on Top Layer And Track (90.2mm,171.5mm)(90.2mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-2(90.7mm,171.975mm) on Top Layer And Track (90.2mm,171.5mm)(91.2mm,171.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(90.7mm,171.975mm) on Top Layer And Track (91.2mm,171.5mm)(91.2mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(117.075mm,183.15mm) on Top Layer And Track (116.6mm,182.65mm)(116.6mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(117.075mm,183.15mm) on Top Layer And Track (116.6mm,182.65mm)(118.4mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(117.075mm,183.15mm) on Top Layer And Track (116.6mm,183.65mm)(118.4mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(117.925mm,183.15mm) on Top Layer And Track (116.6mm,182.65mm)(118.4mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(117.925mm,183.15mm) on Top Layer And Track (116.6mm,183.65mm)(118.4mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-2(117.925mm,183.15mm) on Top Layer And Track (118.4mm,182.65mm)(118.4mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(115.375mm,209.2mm) on Top Layer And Track (114.875mm,208.725mm)(114.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(115.375mm,209.2mm) on Top Layer And Track (114.875mm,208.725mm)(115.875mm,208.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(115.375mm,209.2mm) on Top Layer And Track (115.875mm,208.725mm)(115.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(95.675mm,222.3mm) on Top Layer And Track (95.2mm,221.8mm)(95.2mm,222.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(95.675mm,222.3mm) on Top Layer And Track (95.2mm,221.8mm)(97mm,221.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(95.675mm,222.3mm) on Top Layer And Track (95.2mm,222.8mm)(97mm,222.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(96.525mm,222.3mm) on Top Layer And Track (95.2mm,221.8mm)(97mm,221.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(96.525mm,222.3mm) on Top Layer And Track (95.2mm,222.8mm)(97mm,222.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(96.525mm,222.3mm) on Top Layer And Track (97mm,221.8mm)(97mm,222.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(115.375mm,210.05mm) on Top Layer And Track (114.875mm,208.725mm)(114.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(115.375mm,210.05mm) on Top Layer And Track (114.875mm,210.525mm)(115.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(115.375mm,210.05mm) on Top Layer And Track (115.875mm,208.725mm)(115.875mm,210.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(89mm,216.275mm) on Top Layer And Track (88.5mm,215.8mm)(88.5mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-1(89mm,216.275mm) on Top Layer And Track (88.5mm,215.8mm)(89.5mm,215.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(89mm,216.275mm) on Top Layer And Track (89.5mm,215.8mm)(89.5mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(89mm,217.125mm) on Top Layer And Track (88.5mm,215.8mm)(88.5mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R32-2(89mm,217.125mm) on Top Layer And Track (88.5mm,217.6mm)(89.5mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(89mm,217.125mm) on Top Layer And Track (89.5mm,215.8mm)(89.5mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(91.4mm,217.125mm) on Top Layer And Track (90.9mm,215.8mm)(90.9mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-1(91.4mm,217.125mm) on Top Layer And Track (90.9mm,217.6mm)(91.9mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(91.4mm,217.125mm) on Top Layer And Track (91.9mm,215.8mm)(91.9mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(91.4mm,216.275mm) on Top Layer And Track (90.9mm,215.8mm)(90.9mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R33-2(91.4mm,216.275mm) on Top Layer And Track (90.9mm,215.8mm)(91.9mm,215.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(91.4mm,216.275mm) on Top Layer And Track (91.9mm,215.8mm)(91.9mm,217.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-1(74.575mm,222.4mm) on Top Layer And Track (74.1mm,221.9mm)(74.1mm,222.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(74.575mm,222.4mm) on Top Layer And Track (74.1mm,221.9mm)(75.9mm,221.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(74.575mm,222.4mm) on Top Layer And Track (74.1mm,222.9mm)(75.9mm,222.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(75.425mm,222.4mm) on Top Layer And Track (74.1mm,221.9mm)(75.9mm,221.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(75.425mm,222.4mm) on Top Layer And Track (74.1mm,222.9mm)(75.9mm,222.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R34-2(75.425mm,222.4mm) on Top Layer And Track (75.9mm,221.9mm)(75.9mm,222.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(67.9mm,215.875mm) on Top Layer And Track (67.4mm,215.4mm)(67.4mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-1(67.9mm,215.875mm) on Top Layer And Track (67.4mm,215.4mm)(68.4mm,215.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(67.9mm,215.875mm) on Top Layer And Track (68.4mm,215.4mm)(68.4mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(67.9mm,216.725mm) on Top Layer And Track (67.4mm,215.4mm)(67.4mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R35-2(67.9mm,216.725mm) on Top Layer And Track (67.4mm,217.2mm)(68.4mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(67.9mm,216.725mm) on Top Layer And Track (68.4mm,215.4mm)(68.4mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(70.3mm,216.725mm) on Top Layer And Track (69.8mm,215.4mm)(69.8mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-1(70.3mm,216.725mm) on Top Layer And Track (69.8mm,217.2mm)(70.8mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(70.3mm,216.725mm) on Top Layer And Track (70.8mm,215.4mm)(70.8mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(70.3mm,215.875mm) on Top Layer And Track (69.8mm,215.4mm)(69.8mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R36-2(70.3mm,215.875mm) on Top Layer And Track (69.8mm,215.4mm)(70.8mm,215.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(70.3mm,215.875mm) on Top Layer And Track (70.8mm,215.4mm)(70.8mm,217.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(160.058mm,127.056mm) on Top Layer And Track (159.558mm,126.581mm)(159.558mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-1(160.058mm,127.056mm) on Top Layer And Track (159.558mm,126.581mm)(160.558mm,126.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(160.058mm,127.056mm) on Top Layer And Track (160.558mm,126.581mm)(160.558mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(160.058mm,127.906mm) on Top Layer And Track (159.558mm,126.581mm)(159.558mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R37-2(160.058mm,127.906mm) on Top Layer And Track (159.558mm,128.381mm)(160.558mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(160.058mm,127.906mm) on Top Layer And Track (160.558mm,126.581mm)(160.558mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(154.208mm,127.056mm) on Top Layer And Track (153.708mm,126.581mm)(153.708mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-1(154.208mm,127.056mm) on Top Layer And Track (153.708mm,126.581mm)(154.708mm,126.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(154.208mm,127.056mm) on Top Layer And Track (154.708mm,126.581mm)(154.708mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(154.208mm,127.906mm) on Top Layer And Track (153.708mm,126.581mm)(153.708mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R38-2(154.208mm,127.906mm) on Top Layer And Track (153.708mm,128.381mm)(154.708mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(154.208mm,127.906mm) on Top Layer And Track (154.708mm,126.581mm)(154.708mm,128.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(92.1mm,184.125mm) on Top Layer And Track (91.6mm,182.8mm)(91.6mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-1(92.1mm,184.125mm) on Top Layer And Track (91.6mm,184.6mm)(92.6mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(92.1mm,184.125mm) on Top Layer And Track (92.6mm,182.8mm)(92.6mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(92.1mm,183.275mm) on Top Layer And Track (91.6mm,182.8mm)(91.6mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R39-2(92.1mm,183.275mm) on Top Layer And Track (91.6mm,182.8mm)(92.6mm,182.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(92.1mm,183.275mm) on Top Layer And Track (92.6mm,182.8mm)(92.6mm,184.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-1(114.875mm,183.15mm) on Top Layer And Track (114.4mm,182.65mm)(114.4mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(114.875mm,183.15mm) on Top Layer And Track (114.4mm,182.65mm)(116.2mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(114.875mm,183.15mm) on Top Layer And Track (114.4mm,183.65mm)(116.2mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(115.725mm,183.15mm) on Top Layer And Track (114.4mm,182.65mm)(116.2mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(115.725mm,183.15mm) on Top Layer And Track (114.4mm,183.65mm)(116.2mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(115.725mm,183.15mm) on Top Layer And Track (116.2mm,182.65mm)(116.2mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(128mm,192.625mm) on Top Layer And Track (126.675mm,192.125mm)(128.475mm,192.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(128mm,192.625mm) on Top Layer And Track (126.675mm,193.125mm)(128.475mm,193.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(128mm,192.625mm) on Top Layer And Track (128.475mm,192.125mm)(128.475mm,193.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(119.175mm,183.15mm) on Top Layer And Track (118.7mm,182.65mm)(118.7mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(119.175mm,183.15mm) on Top Layer And Track (118.7mm,182.65mm)(120.5mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(119.175mm,183.15mm) on Top Layer And Track (118.7mm,183.65mm)(120.5mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(120.025mm,183.15mm) on Top Layer And Track (118.7mm,182.65mm)(120.5mm,182.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(120.025mm,183.15mm) on Top Layer And Track (118.7mm,183.65mm)(120.5mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(120.025mm,183.15mm) on Top Layer And Track (120.5mm,182.65mm)(120.5mm,183.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(127.15mm,192.625mm) on Top Layer And Track (126.675mm,192.125mm)(126.675mm,193.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(127.15mm,192.625mm) on Top Layer And Track (126.675mm,192.125mm)(128.475mm,192.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(127.15mm,192.625mm) on Top Layer And Track (126.675mm,193.125mm)(128.475mm,193.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(78.8mm,153.05mm) on Top Layer And Track (78.3mm,151.725mm)(78.3mm,153.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(78.8mm,153.05mm) on Top Layer And Track (78.3mm,153.525mm)(79.3mm,153.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(78.8mm,153.05mm) on Top Layer And Track (79.3mm,151.725mm)(79.3mm,153.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(78.8mm,152.2mm) on Top Layer And Track (78.3mm,151.725mm)(78.3mm,153.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-2(78.8mm,152.2mm) on Top Layer And Track (78.3mm,151.725mm)(79.3mm,151.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(78.8mm,152.2mm) on Top Layer And Track (79.3mm,151.725mm)(79.3mm,153.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(92.1mm,172.825mm) on Top Layer And Track (91.6mm,171.5mm)(91.6mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-1(92.1mm,172.825mm) on Top Layer And Track (91.6mm,173.3mm)(92.6mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(92.1mm,172.825mm) on Top Layer And Track (92.6mm,171.5mm)(92.6mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(92.1mm,171.975mm) on Top Layer And Track (91.6mm,171.5mm)(91.6mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(92.1mm,171.975mm) on Top Layer And Track (91.6mm,171.5mm)(92.6mm,171.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(92.1mm,171.975mm) on Top Layer And Track (92.6mm,171.5mm)(92.6mm,173.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(67.225mm,152.275mm) on Top Layer And Track (66.725mm,151.8mm)(66.725mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-1(67.225mm,152.275mm) on Top Layer And Track (66.725mm,151.8mm)(67.725mm,151.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(67.225mm,152.275mm) on Top Layer And Track (67.725mm,151.8mm)(67.725mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(67.225mm,153.125mm) on Top Layer And Track (66.725mm,151.8mm)(66.725mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R44-2(67.225mm,153.125mm) on Top Layer And Track (66.725mm,153.6mm)(67.725mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(67.225mm,153.125mm) on Top Layer And Track (67.725mm,151.8mm)(67.725mm,153.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-1(77.65mm,136.35mm) on Top Layer And Track (77.175mm,135.85mm)(77.175mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(77.65mm,136.35mm) on Top Layer And Track (77.175mm,135.85mm)(78.975mm,135.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(77.65mm,136.35mm) on Top Layer And Track (77.175mm,136.85mm)(78.975mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(78.5mm,136.35mm) on Top Layer And Track (77.175mm,135.85mm)(78.975mm,135.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(78.5mm,136.35mm) on Top Layer And Track (77.175mm,136.85mm)(78.975mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-2(78.5mm,136.35mm) on Top Layer And Track (78.975mm,135.85mm)(78.975mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-1(77.65mm,134.075mm) on Top Layer And Track (77.175mm,133.575mm)(77.175mm,134.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(77.65mm,134.075mm) on Top Layer And Track (77.175mm,133.575mm)(78.975mm,133.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(77.65mm,134.075mm) on Top Layer And Track (77.175mm,134.575mm)(78.975mm,134.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(78.5mm,134.075mm) on Top Layer And Track (77.175mm,133.575mm)(78.975mm,133.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(78.5mm,134.075mm) on Top Layer And Track (77.175mm,134.575mm)(78.975mm,134.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-2(78.5mm,134.075mm) on Top Layer And Track (78.975mm,133.575mm)(78.975mm,134.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(84.35mm,140.6mm) on Top Layer And Track (83.85mm,140.125mm)(83.85mm,141.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-1(84.35mm,140.6mm) on Top Layer And Track (83.85mm,140.125mm)(84.85mm,140.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(84.35mm,140.6mm) on Top Layer And Track (84.85mm,140.125mm)(84.85mm,141.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(84.35mm,141.45mm) on Top Layer And Track (83.85mm,140.125mm)(83.85mm,141.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-2(84.35mm,141.45mm) on Top Layer And Track (83.85mm,141.925mm)(84.85mm,141.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(84.35mm,141.45mm) on Top Layer And Track (84.85mm,140.125mm)(84.85mm,141.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(77.6mm,155.25mm) on Top Layer And Track (77.1mm,153.925mm)(77.1mm,155.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-1(77.6mm,155.25mm) on Top Layer And Track (77.1mm,155.725mm)(78.1mm,155.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(77.6mm,155.25mm) on Top Layer And Track (78.1mm,153.925mm)(78.1mm,155.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(77.6mm,154.4mm) on Top Layer And Track (77.1mm,153.925mm)(77.1mm,155.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R48-2(77.6mm,154.4mm) on Top Layer And Track (77.1mm,153.925mm)(78.1mm,153.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(77.6mm,154.4mm) on Top Layer And Track (78.1mm,153.925mm)(78.1mm,155.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(69.45mm,155.7mm) on Top Layer And Track (68.95mm,154.375mm)(68.95mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-1(69.45mm,155.7mm) on Top Layer And Track (68.95mm,156.175mm)(69.95mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(69.45mm,155.7mm) on Top Layer And Track (69.95mm,154.375mm)(69.95mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(69.45mm,154.85mm) on Top Layer And Track (68.95mm,154.375mm)(68.95mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R49-2(69.45mm,154.85mm) on Top Layer And Track (68.95mm,154.375mm)(69.95mm,154.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(69.45mm,154.85mm) on Top Layer And Track (69.95mm,154.375mm)(69.95mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(68.225mm,154.85mm) on Top Layer And Track (67.725mm,154.375mm)(67.725mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-1(68.225mm,154.85mm) on Top Layer And Track (67.725mm,154.375mm)(68.725mm,154.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(68.225mm,154.85mm) on Top Layer And Track (68.725mm,154.375mm)(68.725mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(68.225mm,155.7mm) on Top Layer And Track (67.725mm,154.375mm)(67.725mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-2(68.225mm,155.7mm) on Top Layer And Track (67.725mm,156.175mm)(68.725mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(68.225mm,155.7mm) on Top Layer And Track (68.725mm,154.375mm)(68.725mm,156.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R5-1(130.8mm,205.3mm) on Top Layer And Track (124.2mm,207.4mm)(132mm,207.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(126.9mm,137.9mm) on Top Layer And Track (126.4mm,136.575mm)(126.4mm,138.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-1(126.9mm,137.9mm) on Top Layer And Track (126.4mm,138.375mm)(127.4mm,138.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(126.9mm,137.9mm) on Top Layer And Track (127.4mm,136.575mm)(127.4mm,138.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(126.9mm,137.05mm) on Top Layer And Track (126.4mm,136.575mm)(126.4mm,138.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-2(126.9mm,137.05mm) on Top Layer And Track (126.4mm,136.575mm)(127.4mm,136.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(126.9mm,137.05mm) on Top Layer And Track (127.4mm,136.575mm)(127.4mm,138.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R5-2(125.4mm,205.3mm) on Top Layer And Track (124.2mm,207.4mm)(132mm,207.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-1(61.975mm,146.8mm) on Top Layer And Track (60.975mm,144.3mm)(60.975mm,147.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-1(61.975mm,146.8mm) on Top Layer And Track (60.975mm,147.7mm)(62.975mm,147.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-1(61.975mm,146.8mm) on Top Layer And Track (62.975mm,144.3mm)(62.975mm,147.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-2(61.975mm,145.2mm) on Top Layer And Track (60.975mm,144.3mm)(60.975mm,147.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-2(61.975mm,145.2mm) on Top Layer And Track (60.975mm,144.3mm)(62.975mm,144.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R52-2(61.975mm,145.2mm) on Top Layer And Track (62.975mm,144.3mm)(62.975mm,147.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(131.625mm,189.6mm) on Top Layer And Track (131.15mm,189.1mm)(131.15mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(131.625mm,189.6mm) on Top Layer And Track (131.15mm,189.1mm)(132.95mm,189.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(131.625mm,189.6mm) on Top Layer And Track (131.15mm,190.1mm)(132.95mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(132.475mm,189.6mm) on Top Layer And Track (131.15mm,189.1mm)(132.95mm,189.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(132.475mm,189.6mm) on Top Layer And Track (131.15mm,190.1mm)(132.95mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(132.475mm,189.6mm) on Top Layer And Track (132.95mm,189.1mm)(132.95mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(130.4mm,189.6mm) on Top Layer And Track (129.075mm,189.1mm)(130.875mm,189.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(130.4mm,189.6mm) on Top Layer And Track (129.075mm,190.1mm)(130.875mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(130.4mm,189.6mm) on Top Layer And Track (130.875mm,189.1mm)(130.875mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(129.55mm,189.6mm) on Top Layer And Track (129.075mm,189.1mm)(129.075mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(129.55mm,189.6mm) on Top Layer And Track (129.075mm,189.1mm)(130.875mm,189.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(129.55mm,189.6mm) on Top Layer And Track (129.075mm,190.1mm)(130.875mm,190.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(88.3mm,127mm) on Top Layer And Track (87.8mm,126.525mm)(87.8mm,128.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(88.3mm,127mm) on Top Layer And Track (87.8mm,126.525mm)(88.8mm,126.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(88.3mm,127mm) on Top Layer And Track (88.8mm,126.525mm)(88.8mm,128.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(88.3mm,127.85mm) on Top Layer And Track (87.8mm,126.525mm)(87.8mm,128.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(88.3mm,127.85mm) on Top Layer And Track (87.8mm,128.325mm)(88.8mm,128.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(88.3mm,127.85mm) on Top Layer And Track (88.8mm,126.525mm)(88.8mm,128.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(61.9mm,136.125mm) on Top Layer And Track (61.4mm,134.8mm)(61.4mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(61.9mm,136.125mm) on Top Layer And Track (61.4mm,136.6mm)(62.4mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(61.9mm,136.125mm) on Top Layer And Track (62.4mm,134.8mm)(62.4mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(61.9mm,135.275mm) on Top Layer And Track (61.4mm,134.8mm)(61.4mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(61.9mm,135.275mm) on Top Layer And Track (61.4mm,134.8mm)(62.4mm,134.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(61.9mm,135.275mm) on Top Layer And Track (62.4mm,134.8mm)(62.4mm,136.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad X5-2(136.6mm,208.2mm) on Multi-Layer And Track (135.4mm,204mm)(135.4mm,212.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
Rule Violations :722

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "3V3 PULLUPS" (134.225mm,189.175mm) on Top Overlay And Track (128.875mm,190.3mm)(142.075mm,190.3mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "3V3 PULLUPS" (134.225mm,189.175mm) on Top Overlay And Track (142.075mm,188.925mm)(142.075mm,190.3mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C1" (133.6mm,198.75mm) on Top Overlay And Track (132.3mm,198.3mm)(132.3mm,200.3mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.117mm < 0.254mm) Between Text "C11" (125.9mm,156mm) on Top Overlay And Text "C33" (125.9mm,157.267mm) on Top Overlay Silk Text to Silk Clearance [0.117mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C12" (103.775mm,138.625mm) on Top Overlay And Text "C37" (102.425mm,138.65mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C13" (125.9mm,154.2mm) on Top Overlay And Text "C5" (125.9mm,152.9mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "C14" (111.375mm,170.125mm) on Top Overlay And Track (111.7mm,170.33mm)(111.7mm,172.33mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "C14" (111.375mm,170.125mm) on Top Overlay And Track (111.7mm,170.33mm)(112.7mm,170.33mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C14" (111.375mm,170.125mm) on Top Overlay And Track (111.7mm,172.33mm)(112.7mm,172.33mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C16" (118.7mm,138.6mm) on Top Overlay And Text "C22" (117.3mm,138.6mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C16" (118.7mm,138.6mm) on Top Overlay And Text "R15" (120.1mm,138.6mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C18" (67.7mm,140.4mm) on Top Overlay And Text "C27" (69.1mm,140.4mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C19" (92.5mm,151.7mm) on Top Overlay And Text "C21" (92.7mm,153.1mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C19" (92.5mm,151.7mm) on Top Overlay And Text "C6" (93.2mm,150.4mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C2" (104.2mm,181.1mm) on Top Overlay And Track (104.075mm,180.8mm)(106.075mm,180.8mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "C20" (125.9mm,148.75mm) on Top Overlay And Text "C9" (125.925mm,150.025mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C24" (92.4mm,159.8mm) on Top Overlay And Text "R17" (92.5mm,161.2mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C25" (125.9mm,165mm) on Top Overlay And Text "C36" (125.9mm,163.7mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C28" (74.9mm,148.65mm) on Top Overlay And Track (75.2mm,147.3mm)(75.2mm,148.3mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C28" (74.9mm,148.65mm) on Top Overlay And Track (75.2mm,148.3mm)(77.2mm,148.3mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C28" (74.9mm,148.65mm) on Top Overlay And Track (77.2mm,147.3mm)(77.2mm,148.3mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C31" (80.625mm,151.425mm) on Top Overlay And Text "R42" (81.975mm,151.45mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C31" (80.625mm,151.425mm) on Top Overlay And Text "R48" (79.375mm,153.9mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "C31" (80.625mm,151.425mm) on Top Overlay And Track (78.3mm,151.725mm)(79.3mm,151.725mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "C31" (80.625mm,151.425mm) on Top Overlay And Track (78.3mm,153.525mm)(79.3mm,153.525mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "C31" (80.625mm,151.425mm) on Top Overlay And Track (79.3mm,151.725mm)(79.3mm,153.525mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C32" (124.1mm,174.7mm) on Top Overlay And Text "R10" (125.5mm,174.7mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "C33" (125.9mm,157.267mm) on Top Overlay And Text "C35" (125.9mm,158.5mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "C34" (125.9mm,162.393mm) on Top Overlay And Text "C36" (125.9mm,163.7mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "C34" (125.9mm,162.393mm) on Top Overlay And Text "C42" (125.9mm,161.1mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C35" (125.9mm,158.5mm) on Top Overlay And Text "C41" (125.9mm,159.8mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C41" (125.9mm,159.8mm) on Top Overlay And Text "C42" (125.9mm,161.1mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C45" (86.7mm,213.1mm) on Top Overlay And Text "C48" (86.7mm,214.5mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C48" (86.7mm,214.5mm) on Top Overlay And Track (88.5mm,215.8mm)(89.5mm,215.8mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C5" (125.9mm,152.9mm) on Top Overlay And Text "R16" (125.9mm,151.6mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C50" (90.7mm,218.1mm) on Top Overlay And Text "R32" (89.4mm,218.1mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C50" (90.7mm,218.1mm) on Top Overlay And Text "R33" (92mm,218.1mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C53" (65.8mm,212.7mm) on Top Overlay And Text "C56" (65.8mm,214.1mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C53" (65.8mm,212.7mm) on Top Overlay And Track (68.8mm,212.8mm)(68.8mm,213.8mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C53" (65.8mm,212.7mm) on Top Overlay And Track (68.8mm,212.8mm)(70.8mm,212.8mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (67.4mm,215.4mm)(67.4mm,217.2mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (67.4mm,215.4mm)(68.4mm,215.4mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (68.4mm,215.4mm)(68.4mm,217.2mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (68.6mm,215.3mm)(68.6mm,217.3mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (68.6mm,215.3mm)(69.6mm,215.3mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (68.8mm,214mm)(68.8mm,215mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C56" (65.8mm,214.1mm) on Top Overlay And Track (68.8mm,215mm)(70.8mm,215mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C58" (69.6mm,217.9mm) on Top Overlay And Text "R35" (68.3mm,217.9mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "C58" (69.6mm,217.9mm) on Top Overlay And Text "R36" (70.9mm,217.9mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CAN" (143.7mm,169.525mm) on Top Overlay And Track (144.55mm,155.7mm)(144.55mm,190.2mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "CAN" (146.525mm,169.15mm) on Bottom Overlay And Track (144.725mm,164.575mm)(144.725mm,184.2mm) on Bottom Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "D11" (90.8mm,198.6mm) on Top Overlay And Track (91.2mm,198.1mm)(91.2mm,201.1mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "D19" (81.1mm,139.175mm) on Top Overlay And Track (83.85mm,140.125mm)(83.85mm,141.925mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "D19" (81.1mm,139.175mm) on Top Overlay And Track (83.85mm,140.125mm)(84.85mm,140.125mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "R1" (128.675mm,208.95mm) on Top Overlay And Track (127.375mm,208.725mm)(127.375mm,210.525mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "R13" (142.875mm,173.4mm) on Top Overlay And Track (140.6mm,173.2mm)(141.6mm,173.2mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R13" (142.875mm,173.4mm) on Top Overlay And Track (141.6mm,173.2mm)(141.6mm,175mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R18" (61.05mm,131.925mm) on Top Overlay And Text "R9" (62.45mm,132.825mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R19" (92.6mm,192.5mm) on Top Overlay And Text "R27" (91.2mm,192.5mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "R2" (121.825mm,206.825mm) on Top Overlay And Track (120.875mm,208.725mm)(120.875mm,210.525mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.254mm) Between Text "R2" (121.825mm,206.825mm) on Top Overlay And Track (120.875mm,208.725mm)(121.875mm,208.725mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "R2" (121.825mm,206.825mm) on Top Overlay And Track (121.875mm,208.725mm)(121.875mm,210.525mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R27" (91.2mm,192.5mm) on Top Overlay And Track (90.2mm,195.5mm)(90.2mm,197.3mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R27" (91.2mm,192.5mm) on Top Overlay And Track (90.2mm,195.5mm)(91.2mm,195.5mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "R28" (91.3mm,179.8mm) on Top Overlay And Text "R39" (92.6mm,179.775mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R28" (91.3mm,179.8mm) on Top Overlay And Track (90.2mm,182.8mm)(91.2mm,182.8mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "R28" (91.3mm,179.8mm) on Top Overlay And Track (91.2mm,182.8mm)(91.2mm,184.6mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R29" (91.2mm,168.5mm) on Top Overlay And Text "R43" (92.6mm,168.5mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R29" (91.2mm,168.5mm) on Top Overlay And Track (90.2mm,171.5mm)(91.2mm,171.5mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "R43" (92.6mm,168.5mm) on Top Overlay And Track (91.6mm,171.5mm)(92.6mm,171.5mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "R47" (86.2mm,140.175mm) on Top Overlay And Track (83.85mm,140.125mm)(84.85mm,140.125mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R47" (86.2mm,140.175mm) on Top Overlay And Track (84.85mm,140.125mm)(84.85mm,141.925mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R48" (79.375mm,153.9mm) on Top Overlay And Track (77.1mm,153.925mm)(78.1mm,153.925mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "R48" (79.375mm,153.9mm) on Top Overlay And Track (78.1mm,153.925mm)(78.1mm,155.725mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R49" (70.125mm,156.575mm) on Top Overlay And Text "R50" (68.725mm,156.575mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "R9" (62.45mm,132.825mm) on Top Overlay And Track (61.4mm,134.8mm)(62.4mm,134.8mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R9" (62.45mm,132.825mm) on Top Overlay And Track (62.4mm,134.8mm)(62.4mm,136.6mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "U2" (97.8mm,215.7mm) on Top Overlay And Track (94.4mm,217.1mm)(97.8mm,217.1mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "U2" (97.8mm,215.7mm) on Top Overlay And Track (97.8mm,217.1mm)(97.8mm,219.1mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "U3" (76.6mm,215.7mm) on Top Overlay And Track (73.3mm,217.1mm)(76.7mm,217.1mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "U3" (76.6mm,215.7mm) on Top Overlay And Track (76.7mm,217.1mm)(76.7mm,219.1mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
Rule Violations :81

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (85.275mm,145.025mm)(85.47mm,144.83mm) on Top Layer 
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=0.254mm) (Disabled)(InDifferentialPair('USBD'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=300mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1000
Waived Violations : 0
Time Elapsed        : 00:00:02