<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix_3'" level="0">
<item name = "Date">Sat Dec 28 21:59:01 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.380, 3.33</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">135345, 135345, 135345, 135345, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">135344, 135344, 8459, -, -, 16, no</column>
<column name=" + Loop 1.1">8456, 8456, 604, -, -, 14, no</column>
<column name="  ++ Loop 1.1.1">602, 602, 43, -, -, 14, no</column>
<column name="   +++ Loop 1.1.1.1">40, 40, 5, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 242, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">0, -, 14, 4, -</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 296, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="network_mux_1287_16_2_1_x_U102">network_mux_1287_16_2_1_x, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_16s_32_1_1_U103">network_mul_mul_16s_16s_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_3_b_s_U">pointwise_conv2d_fix_3_SeparableConv2D_3_b_s, 0, 14, 4, 0, 16, 14, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_441_p2">+, 0, 0, 12, 12, 8</column>
<column name="add_ln27_1_fu_568_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln27_3_fu_577_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln27_4_fu_562_p2">+, 0, 0, 13, 11, 8</column>
<column name="add_ln27_fu_537_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln32_fu_617_p2">+, 0, 0, 17, 13, 13</column>
<column name="buffer_fu_910_p2">+, 0, 0, 29, 22, 22</column>
<column name="in_d_fu_556_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_d_fu_453_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_485_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_w_fu_527_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln27_fu_515_p2">-, 0, 0, 15, 9, 9</column>
<column name="and_ln32_fu_608_p2">and, 0, 0, 16, 16, 16</column>
<column name="icmp_ln18_fu_447_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln19_fu_479_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln20_fu_521_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln22_fu_550_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="select_ln31_fu_600_p3">select, 0, 0, 2, 1, 2</column>
<column name="xor_ln31_fu_594_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="buffer_0_reg_405">9, 2, 22, 44</column>
<column name="in_d_0_reg_415">9, 2, 4, 8</column>
<column name="out_d_0_reg_361">9, 2, 5, 10</column>
<column name="out_h_0_reg_383">9, 2, 4, 8</column>
<column name="out_w_0_reg_394">9, 2, 4, 8</column>
<column name="phi_mul1_reg_372">9, 2, 12, 24</column>
<column name="phi_mul_reg_426">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln18_reg_935">12, 0, 12, 0</column>
<column name="add_ln27_1_reg_1012">12, 0, 12, 0</column>
<column name="add_ln27_3_reg_1017">7, 0, 7, 0</column>
<column name="add_ln27_4_reg_1007">11, 0, 11, 0</column>
<column name="add_ln27_reg_989">9, 0, 9, 0</column>
<column name="add_ln32_reg_1027">13, 0, 13, 0</column>
<column name="and_ln32_reg_1022">16, 0, 16, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="buffer_0_reg_405">22, 0, 22, 0</column>
<column name="in_d_0_reg_415">4, 0, 4, 0</column>
<column name="in_d_reg_1002">4, 0, 4, 0</column>
<column name="input_load_reg_1037">16, 0, 16, 0</column>
<column name="mul_ln27_reg_1047">32, 0, 32, 0</column>
<column name="out_d_0_reg_361">5, 0, 5, 0</column>
<column name="out_d_reg_943">5, 0, 5, 0</column>
<column name="out_h_0_reg_383">4, 0, 4, 0</column>
<column name="out_h_reg_971">4, 0, 4, 0</column>
<column name="out_w_0_reg_394">4, 0, 4, 0</column>
<column name="out_w_reg_984">4, 0, 4, 0</column>
<column name="phi_mul1_reg_372">12, 0, 12, 0</column>
<column name="phi_mul_reg_426">11, 0, 11, 0</column>
<column name="sext_ln27_5_reg_994">12, 0, 12, 0</column>
<column name="sext_ln27_reg_958">22, 0, 22, 0</column>
<column name="shl_ln_reg_963">4, 0, 7, 3</column>
<column name="sub_ln27_reg_976">8, 0, 9, 1</column>
<column name="tmp_reg_1042">16, 0, 16, 0</column>
<column name="trunc_ln27_reg_953">4, 0, 4, 0</column>
<column name="zext_ln18_reg_930">12, 0, 13, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.3, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
