// Seed: 789591876
module module_0;
  parameter id_1 = 1 ? 1 : -1;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd12
) (
    input  tri0  id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire _id_5,
    output tri1  id_6,
    input  tri1  id_7,
    output wire  id_8,
    input  wand  id_9
);
  wire id_11;
  assign id_1 = 1;
  module_0 modCall_1 ();
  generate
    integer id_12[id_5 : -1] = -1;
  endgenerate
endmodule
