{"vcs1":{"timestamp_begin":1765240793.268748394, "rt":0.86, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1765240794.164881390, "rt":0.75, "ut":0.12, "st":0.03}}
{"link":{"timestamp_begin":1765240794.943015889, "rt":0.10, "ut":0.08, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765240793.024061007}
{"VCS_COMP_START_TIME": 1765240793.024061007}
{"VCS_COMP_END_TIME": 1765240801.377404698}
{"VCS_USER_OPTIONS": "-R -sverilog /home/patata0717/DICD/HW3_groupx/./sim/top_tb2.sv -debug_access+all -full64 +incdir+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+prog4 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog4 +define+CYCLE=0.4 +define+MAX=100000 +notimingcheck"}
{"vcs1": {"peak_mem": 304128}}
{"vcselab": {"peak_mem": 173856}}
