{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731228464475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731228464475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 16:47:44 2024 " "Processing started: Sun Nov 10 16:47:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731228464475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731228464475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVM -c RVM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVM -c RVM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731228464476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731228464690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731228464690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/lab3/rvm/rtl/rvm.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/lab3/rvm/rtl/rvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RVM " "Found entity 1: RVM" {  } { { "../RTL/RVM.v" "" { Text "D:/colleage/fpga/lab3/RVM/RTL/RVM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731228470688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731228470688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/lab3/rvm/sim/tb_rvm.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/lab3/rvm/sim/tb_rvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RVM " "Found entity 1: tb_RVM" {  } { { "../Sim/tb_RVM.v" "" { Text "D:/colleage/fpga/lab3/RVM/Sim/tb_RVM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731228470689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731228470689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "refund_coins RVM.v(38) " "Verilog HDL error at RVM.v(38): object \"refund_coins\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/RVM.v" "" { Text "D:/colleage/fpga/lab3/RVM/RTL/RVM.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1731228470689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "refund_coins RVM.v(43) " "Verilog HDL error at RVM.v(43): object \"refund_coins\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/RVM.v" "" { Text "D:/colleage/fpga/lab3/RVM/RTL/RVM.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1731228470689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "refund_coins RVM.v(48) " "Verilog HDL error at RVM.v(48): object \"refund_coins\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../RTL/RVM.v" "" { Text "D:/colleage/fpga/lab3/RVM/RTL/RVM.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1731228470690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731228470714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 10 16:47:50 2024 " "Processing ended: Sun Nov 10 16:47:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731228470714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731228470714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731228470714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731228470714 ""}
