# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exc2.srcs/sources_1/new/fa.vhd" \
"../../../../exc2.srcs/sources_1/new/ha.vhd" \
"../../../../exc2.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
