library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullAdder is
    Port ( x, y, z : in  STD_LOGIC;
           s, c : out  STD_LOGIC);
end FullAdder;

architecture Behavioral of FullAdder is

begin

s <= x xor y xor z;
c <= (x and y) or (x and z) or (y and z);

end Behavioral;
