INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/ExMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/IDEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/MUX4T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/MemWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemWB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/READMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/WEAMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WEAMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/myctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/mySCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mySCPU
INFO: [VRFC 10-2458] undeclared symbol MemRW_in_Mem, assumed default net type wire [D:/proj/5.2CPU/mySCPU/mySCPU.srcs/sources_1/new/mySCPU.v:346]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proj/5.2CPU/mySCPU/mySCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
