// Seed: 570754111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7 = 1, id_8, id_9;
  wire id_10, id_11, id_12;
  wire id_13;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  logic [7:0][1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = "";
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4
  );
  wire id_6, id_7;
  assign id_2 = id_5 - -1;
endmodule
