<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_396{left:253px;bottom:68px;letter-spacing:0.1px;}
#t2_396{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_396{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_396{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_396{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_396{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_396{left:359px;bottom:614px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_396{left:69px;bottom:504px;letter-spacing:0.13px;}
#t9_396{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#ta_396{left:69px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_396{left:69px;bottom:443px;letter-spacing:-0.17px;word-spacing:-0.85px;}
#tc_396{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_396{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_396{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_396{left:69px;bottom:370px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tg_396{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_396{left:69px;bottom:330px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ti_396{left:69px;bottom:313px;letter-spacing:-0.16px;}
#tj_396{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_396{left:69px;bottom:273px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tl_396{left:69px;bottom:257px;letter-spacing:-0.15px;}
#tm_396{left:69px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_396{left:74px;bottom:1043px;letter-spacing:-0.14px;}
#to_396{left:74px;bottom:1028px;letter-spacing:-0.12px;}
#tp_396{left:291px;bottom:1043px;letter-spacing:-0.13px;word-spacing:0.08px;}
#tq_396{left:291px;bottom:1028px;letter-spacing:-0.18px;}
#tr_396{left:336px;bottom:1043px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#ts_396{left:336px;bottom:1028px;letter-spacing:-0.14px;}
#tt_396{left:336px;bottom:1013px;letter-spacing:-0.14px;}
#tu_396{left:410px;bottom:1043px;letter-spacing:-0.12px;}
#tv_396{left:410px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.68px;}
#tw_396{left:497px;bottom:1043px;letter-spacing:-0.12px;}
#tx_396{left:74px;bottom:990px;letter-spacing:-0.12px;}
#ty_396{left:74px;bottom:973px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_396{left:291px;bottom:990px;}
#t10_396{left:336px;bottom:990px;letter-spacing:-0.16px;}
#t11_396{left:410px;bottom:990px;letter-spacing:-0.15px;}
#t12_396{left:497px;bottom:990px;letter-spacing:-0.11px;}
#t13_396{left:497px;bottom:973px;letter-spacing:-0.12px;}
#t14_396{left:497px;bottom:956px;letter-spacing:-0.12px;}
#t15_396{left:74px;bottom:933px;letter-spacing:-0.13px;}
#t16_396{left:74px;bottom:917px;letter-spacing:-0.15px;}
#t17_396{left:291px;bottom:933px;}
#t18_396{left:336px;bottom:933px;letter-spacing:-0.16px;}
#t19_396{left:410px;bottom:933px;letter-spacing:-0.18px;}
#t1a_396{left:497px;bottom:933px;letter-spacing:-0.11px;}
#t1b_396{left:497px;bottom:917px;letter-spacing:-0.12px;}
#t1c_396{left:497px;bottom:900px;letter-spacing:-0.12px;}
#t1d_396{left:74px;bottom:877px;letter-spacing:-0.13px;}
#t1e_396{left:74px;bottom:860px;letter-spacing:-0.15px;}
#t1f_396{left:291px;bottom:877px;}
#t1g_396{left:336px;bottom:877px;letter-spacing:-0.18px;}
#t1h_396{left:410px;bottom:877px;letter-spacing:-0.16px;}
#t1i_396{left:497px;bottom:877px;letter-spacing:-0.11px;}
#t1j_396{left:497px;bottom:860px;letter-spacing:-0.12px;}
#t1k_396{left:497px;bottom:843px;letter-spacing:-0.12px;}
#t1l_396{left:74px;bottom:820px;letter-spacing:-0.13px;}
#t1m_396{left:74px;bottom:803px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_396{left:74px;bottom:787px;letter-spacing:-0.15px;}
#t1o_396{left:291px;bottom:820px;}
#t1p_396{left:336px;bottom:820px;letter-spacing:-0.15px;}
#t1q_396{left:410px;bottom:820px;letter-spacing:-0.16px;}
#t1r_396{left:410px;bottom:803px;letter-spacing:-0.15px;}
#t1s_396{left:497px;bottom:820px;letter-spacing:-0.11px;}
#t1t_396{left:497px;bottom:803px;letter-spacing:-0.12px;}
#t1u_396{left:497px;bottom:787px;letter-spacing:-0.12px;}
#t1v_396{left:74px;bottom:764px;letter-spacing:-0.13px;}
#t1w_396{left:74px;bottom:747px;letter-spacing:-0.13px;}
#t1x_396{left:74px;bottom:730px;letter-spacing:-0.14px;}
#t1y_396{left:291px;bottom:764px;}
#t1z_396{left:336px;bottom:764px;letter-spacing:-0.18px;}
#t20_396{left:410px;bottom:764px;letter-spacing:-0.15px;}
#t21_396{left:497px;bottom:764px;letter-spacing:-0.11px;}
#t22_396{left:497px;bottom:747px;letter-spacing:-0.12px;}
#t23_396{left:497px;bottom:730px;letter-spacing:-0.12px;}
#t24_396{left:74px;bottom:707px;letter-spacing:-0.13px;}
#t25_396{left:74px;bottom:690px;letter-spacing:-0.13px;}
#t26_396{left:74px;bottom:674px;letter-spacing:-0.14px;}
#t27_396{left:291px;bottom:707px;}
#t28_396{left:336px;bottom:707px;letter-spacing:-0.18px;}
#t29_396{left:410px;bottom:707px;letter-spacing:-0.16px;}
#t2a_396{left:497px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t2b_396{left:497px;bottom:690px;letter-spacing:-0.12px;}
#t2c_396{left:497px;bottom:674px;letter-spacing:-0.11px;}
#t2d_396{left:93px;bottom:593px;letter-spacing:-0.14px;}
#t2e_396{left:164px;bottom:593px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2f_396{left:285px;bottom:593px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2g_396{left:435px;bottom:593px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2h_396{left:590px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2i_396{left:747px;bottom:593px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2j_396{left:108px;bottom:568px;}
#t2k_396{left:188px;bottom:568px;letter-spacing:-0.12px;}
#t2l_396{left:274px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2m_396{left:426px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_396{left:611px;bottom:568px;letter-spacing:-0.12px;}
#t2o_396{left:768px;bottom:568px;letter-spacing:-0.15px;}
#t2p_396{left:108px;bottom:544px;}
#t2q_396{left:187px;bottom:544px;letter-spacing:-0.13px;}
#t2r_396{left:274px;bottom:544px;letter-spacing:-0.13px;}
#t2s_396{left:426px;bottom:544px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2t_396{left:611px;bottom:544px;letter-spacing:-0.12px;}
#t2u_396{left:768px;bottom:544px;letter-spacing:-0.15px;}

.s1_396{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_396{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_396{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_396{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_396{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_396{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_396{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg396" style="-webkit-user-select: none;"><object width="935" height="1210" data="396/396.svg" type="image/svg+xml" id="pdf396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_396" class="t s1_396">CVTPS2PD—Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values </span>
<span id="t2_396" class="t s2_396">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_396" class="t s1_396">3-286 </span><span id="t4_396" class="t s1_396">Vol. 2A </span>
<span id="t5_396" class="t s3_396">CVTPS2PD—Convert Packed Single Precision Floating-Point Values to Packed Double Precision </span>
<span id="t6_396" class="t s3_396">Floating-Point Values </span>
<span id="t7_396" class="t s4_396">Instruction Operand Encoding </span>
<span id="t8_396" class="t s4_396">Description </span>
<span id="t9_396" class="t s5_396">Converts two, four or eight packed single precision floating-point values in the source operand (second operand) to </span>
<span id="ta_396" class="t s5_396">two, four or eight packed double precision floating-point values in the destination operand (first operand). </span>
<span id="tb_396" class="t s5_396">EVEX encoded versions: The source operand is a YMM/XMM/XMM (low 64-bits) register, a 256/128/64-bit memory </span>
<span id="tc_396" class="t s5_396">location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a </span>
<span id="td_396" class="t s5_396">ZMM/YMM/XMM register conditionally updated with writemask k1. </span>
<span id="te_396" class="t s5_396">VEX.256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination </span>
<span id="tf_396" class="t s5_396">operand is a YMM register. Bits (MAXVL-1:256) of the corresponding destination ZMM register are zeroed. </span>
<span id="tg_396" class="t s5_396">VEX.128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination </span>
<span id="th_396" class="t s5_396">operand is a XMM register. The upper Bits (MAXVL-1:128) of the corresponding ZMM register destination are </span>
<span id="ti_396" class="t s5_396">zeroed. </span>
<span id="tj_396" class="t s5_396">128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination </span>
<span id="tk_396" class="t s5_396">operand is an XMM register. The upper Bits (MAXVL-1:128) of the corresponding ZMM register destination are </span>
<span id="tl_396" class="t s5_396">unmodified. </span>
<span id="tm_396" class="t s5_396">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tn_396" class="t s6_396">Opcode/ </span>
<span id="to_396" class="t s6_396">Instruction </span>
<span id="tp_396" class="t s6_396">Op / </span>
<span id="tq_396" class="t s6_396">En </span>
<span id="tr_396" class="t s6_396">64/32 bit </span>
<span id="ts_396" class="t s6_396">Mode </span>
<span id="tt_396" class="t s6_396">Support </span>
<span id="tu_396" class="t s6_396">CPUID </span>
<span id="tv_396" class="t s6_396">Feature Flag </span>
<span id="tw_396" class="t s6_396">Description </span>
<span id="tx_396" class="t s7_396">NP 0F 5A /r </span>
<span id="ty_396" class="t s7_396">CVTPS2PD xmm1, xmm2/m64 </span>
<span id="tz_396" class="t s7_396">A </span><span id="t10_396" class="t s7_396">V/V </span><span id="t11_396" class="t s7_396">SSE2 </span><span id="t12_396" class="t s7_396">Convert two packed single precision floating-point values in </span>
<span id="t13_396" class="t s7_396">xmm2/m64 to two packed double precision floating-point </span>
<span id="t14_396" class="t s7_396">values in xmm1. </span>
<span id="t15_396" class="t s7_396">VEX.128.0F.WIG 5A /r </span>
<span id="t16_396" class="t s7_396">VCVTPS2PD xmm1, xmm2/m64 </span>
<span id="t17_396" class="t s7_396">A </span><span id="t18_396" class="t s7_396">V/V </span><span id="t19_396" class="t s7_396">AVX </span><span id="t1a_396" class="t s7_396">Convert two packed single precision floating-point values in </span>
<span id="t1b_396" class="t s7_396">xmm2/m64 to two packed double precision floating-point </span>
<span id="t1c_396" class="t s7_396">values in xmm1. </span>
<span id="t1d_396" class="t s7_396">VEX.256.0F.WIG 5A /r </span>
<span id="t1e_396" class="t s7_396">VCVTPS2PD ymm1, xmm2/m128 </span>
<span id="t1f_396" class="t s7_396">A </span><span id="t1g_396" class="t s7_396">V/V </span><span id="t1h_396" class="t s7_396">AVX </span><span id="t1i_396" class="t s7_396">Convert four packed single precision floating-point values in </span>
<span id="t1j_396" class="t s7_396">xmm2/m128 to four packed double precision floating-point </span>
<span id="t1k_396" class="t s7_396">values in ymm1. </span>
<span id="t1l_396" class="t s7_396">EVEX.128.0F.W0 5A /r </span>
<span id="t1m_396" class="t s7_396">VCVTPS2PD xmm1 {k1}{z}, </span>
<span id="t1n_396" class="t s7_396">xmm2/m64/m32bcst </span>
<span id="t1o_396" class="t s7_396">B </span><span id="t1p_396" class="t s7_396">V/V </span><span id="t1q_396" class="t s7_396">AVX512VL </span>
<span id="t1r_396" class="t s7_396">AVX512F </span>
<span id="t1s_396" class="t s7_396">Convert two packed single precision floating-point values in </span>
<span id="t1t_396" class="t s7_396">xmm2/m64/m32bcst to packed double precision floating- </span>
<span id="t1u_396" class="t s7_396">point values in xmm1 with writemask k1. </span>
<span id="t1v_396" class="t s7_396">EVEX.256.0F.W0 5A /r </span>
<span id="t1w_396" class="t s7_396">VCVTPS2PD ymm1 {k1}{z}, </span>
<span id="t1x_396" class="t s7_396">xmm2/m128/m32bcst </span>
<span id="t1y_396" class="t s7_396">B </span><span id="t1z_396" class="t s7_396">V/V </span><span id="t20_396" class="t s7_396">AVX512VL </span><span id="t21_396" class="t s7_396">Convert four packed single precision floating-point values in </span>
<span id="t22_396" class="t s7_396">xmm2/m128/m32bcst to packed double precision floating- </span>
<span id="t23_396" class="t s7_396">point values in ymm1 with writemask k1. </span>
<span id="t24_396" class="t s7_396">EVEX.512.0F.W0 5A /r </span>
<span id="t25_396" class="t s7_396">VCVTPS2PD zmm1 {k1}{z}, </span>
<span id="t26_396" class="t s7_396">ymm2/m256/m32bcst{sae} </span>
<span id="t27_396" class="t s7_396">B </span><span id="t28_396" class="t s7_396">V/V </span><span id="t29_396" class="t s7_396">AVX512F </span><span id="t2a_396" class="t s7_396">Convert eight packed single precision floating-point values in </span>
<span id="t2b_396" class="t s7_396">ymm2/m256/b32bcst to eight packed double precision </span>
<span id="t2c_396" class="t s7_396">floating-point values in zmm1 with writemask k1. </span>
<span id="t2d_396" class="t s6_396">Op/En </span><span id="t2e_396" class="t s6_396">Tuple Type </span><span id="t2f_396" class="t s6_396">Operand 1 </span><span id="t2g_396" class="t s6_396">Operand 2 </span><span id="t2h_396" class="t s6_396">Operand 3 </span><span id="t2i_396" class="t s6_396">Operand 4 </span>
<span id="t2j_396" class="t s7_396">A </span><span id="t2k_396" class="t s7_396">N/A </span><span id="t2l_396" class="t s7_396">ModRM:reg (w) </span><span id="t2m_396" class="t s7_396">ModRM:r/m (r) </span><span id="t2n_396" class="t s7_396">N/A </span><span id="t2o_396" class="t s7_396">N/A </span>
<span id="t2p_396" class="t s7_396">B </span><span id="t2q_396" class="t s7_396">Half </span><span id="t2r_396" class="t s7_396">ModRM:reg (w) </span><span id="t2s_396" class="t s7_396">ModRM:r/m (r) </span><span id="t2t_396" class="t s7_396">N/A </span><span id="t2u_396" class="t s7_396">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
