INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:29:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 buffer9/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer17/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.084ns (19.788%)  route 4.394ns (80.212%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    buffer9/clk
                         FDRE                                         r  buffer9/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer9/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer10/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer10/control/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.664    cmpi1/buffer10_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.707 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.166    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.411 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, unplaced)         0.007     2.418    cmpi1/minusOp_carry_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.468 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.468    cmpi1/minusOp_carry_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.518 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.518    cmpi1/minusOp_carry_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.568 r  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=41, unplaced)        0.665     3.233    buffer17/control/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.276 r  buffer17/control/transmitValue_i_3__8/O
                         net (fo=22, unplaced)        0.284     3.560    fork13/control/generateBlocks[1].regblock/cond_br5_trueOut_valid
                         LUT3 (Prop_lut3_I1_O)        0.043     3.603 r  fork13/control/generateBlocks[1].regblock/transmitValue_i_2__7/O
                         net (fo=3, unplaced)         0.262     3.865    fork13/control/generateBlocks[0].regblock/transmitValue_i_3__4_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.908 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_4__2/O
                         net (fo=1, unplaced)         0.705     4.613    fork13/control/generateBlocks[0].regblock/transmitValue_i_4__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.656 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__4/O
                         net (fo=1, unplaced)         0.244     4.900    fork12/control/generateBlocks[5].regblock/transmitValue_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.043     4.943 r  fork12/control/generateBlocks[5].regblock/transmitValue_i_2__4/O
                         net (fo=2, unplaced)         0.345     5.288    buffer17/control/transmitValue_reg_10
                         LUT6 (Prop_lut6_I0_O)        0.043     5.331 r  buffer17/control/fullReg_i_3__1/O
                         net (fo=14, unplaced)        0.295     5.626    buffer17/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.669 r  buffer17/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     5.986    buffer17/control_n_18
                         FDRE                                         r  buffer17/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1542, unset)         0.483     6.683    buffer17/clk
                         FDRE                                         r  buffer17/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.455    buffer17/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  0.469    




