ğŸš€ FPGA-Based 8-Digit BCD Counter Project | Verilog HDL

Iâ€™ve successfully designed and implemented an 8-digit BCD counter (0 â†’ 99,999,999) on FPGA using Verilog HDL.

ğŸ”¹ Key Features:

â±ï¸ 6 Hz real-time counter derived from a 100 MHz clock

â¸ï¸ Pause / Resume control using a switch

ğŸ” Automatic rollover after 99,999,999

â• Manual increment buttons:
+10
+100
+1,000
+10,000

ğŸ”˜ Reset functionality

ğŸ”¢ 8-digit multiplexed 7-segment display (no ghosting)

ğŸ§ª Fully verified with a time-accurate testbench (seconds-based simulation)

This project helped me strengthen my understanding of:
Clock division & timing control
BCD arithmetic and overflow handling
Button debouncing & edge detection
Display multiplexing
Hardware-safe Verilog coding practices
Iâ€™m open to feedback and suggestions.
Feel free to connect if youâ€™re working with FPGA, Verilog, Digital Design, or Embedded Systems!
#FPGA #Verilog #DigitalDesign #VLSI #EmbeddedSystems #HardwareDesign #Xilinx #7SegmentDisplay #EngineeringProjects



tell me and Iâ€™ll rewrite it instantly.
