 
{
    
    "BENCHMARKS": {
        "EH2_Core_Swerv": {
            "status": "inactive",
            "top": "eh2_swerv",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/Core/eh2_swerv.sv",
            "CLOCK_DATA": {
                "Clock1": "jtag_tck",
                "Clock2": "clk"
            }
        },
        "EH2_dbg": {
            "status": "inactive",
            "top": "eh2_dbg",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/dbg/eh2_dbg.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "clk_override"
            }
        },
        "EH2_dec": {
            "status": "inactive",
            "top": "eh2_dec",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/dec/eh2_dec.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "free_l2clk",
                "Clock4": "active_thread_l2clk"
            }
        },
        "EH2_dmi": {
            "status": "inactive",
            "top": "dmi_wrapper",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/dmi/dmi_wrapper.v",
            "CLOCK_DATA": {
                    "Clock1": "tck",
                    "Clock2": "core_clk"
            }
        },
        "EH2_exu": {
            "status": "inactive",
            "top": "eh2_exu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/exu/eh2_exu.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override"
            }
        },
        "EH2_ifu": {
            "status": "inactive",
            "top": "eh2_ifu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/ifu/eh2_ifu.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override",
                "Clock4":"active_clk"
            }
        },
        "EH2_lsu": {
            "status": "inactive",
            "top": "eh2_lsu",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EH2/design/lsu/eh2_lsu.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "active_thread_l2clk",
                "Clock3":"clk_override",
                "Clock4":"active_clk",
                "Clock5":"free_clk"
            }
        }
    }
}