
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f30  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010038  2**0
                  CONTENTS, READONLY
  4 .relocate     00000010  20000000  00008f30  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000010a4  20000010  00008f40  00010010  2**2
                  ALLOC
  6 .stack        00002004  200010b4  00009fe4  00010010  2**0
                  ALLOC
  7 .debug_info   0003f69b  00000000  00000000  00010091  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005e0c  00000000  00000000  0004f72c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000b61a  00000000  00000000  00055538  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009e8  00000000  00000000  00060b52  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e20  00000000  00000000  0006153a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000268ce  00000000  00000000  0006235a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001bceb  00000000  00000000  00088c28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a5dcd  00000000  00000000  000a4913  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001888  00000000  00000000  0014a6e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	200030b8 	.word	0x200030b8
    4004:	000085b1 	.word	0x000085b1
    4008:	000085ad 	.word	0x000085ad
    400c:	000085ad 	.word	0x000085ad
	...
    402c:	000085ad 	.word	0x000085ad
	...
    4038:	000085ad 	.word	0x000085ad
    403c:	000085ad 	.word	0x000085ad
    4040:	000085ad 	.word	0x000085ad
    4044:	000044ed 	.word	0x000044ed
    4048:	000085ad 	.word	0x000085ad
    404c:	00007161 	.word	0x00007161
    4050:	000085ad 	.word	0x000085ad
    4054:	000085ad 	.word	0x000085ad
    4058:	000085ad 	.word	0x000085ad
    405c:	000085ad 	.word	0x000085ad
    4060:	000085ad 	.word	0x000085ad
    4064:	00007895 	.word	0x00007895
    4068:	000078a5 	.word	0x000078a5
    406c:	000078b5 	.word	0x000078b5
    4070:	000078c5 	.word	0x000078c5
    4074:	000078d5 	.word	0x000078d5
    4078:	000078e5 	.word	0x000078e5
    407c:	000047a9 	.word	0x000047a9
    4080:	000085ad 	.word	0x000085ad
    4084:	000085ad 	.word	0x000085ad
    4088:	000085ad 	.word	0x000085ad
    408c:	000085ad 	.word	0x000085ad
    4090:	000041a9 	.word	0x000041a9
    4094:	000041b9 	.word	0x000041b9
    4098:	000041c9 	.word	0x000041c9
    409c:	000041d9 	.word	0x000041d9
    40a0:	000041e9 	.word	0x000041e9
    40a4:	000085ad 	.word	0x000085ad
    40a8:	000085ad 	.word	0x000085ad
    40ac:	000085ad 	.word	0x000085ad
    40b0:	000085ad 	.word	0x000085ad
    40b4:	000085ad 	.word	0x000085ad
    40b8:	000085ad 	.word	0x000085ad

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	20000010 	.word	0x20000010
    40dc:	00000000 	.word	0x00000000
    40e0:	00008f30 	.word	0x00008f30

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000014 	.word	0x20000014
    4110:	00008f30 	.word	0x00008f30
    4114:	00008f30 	.word	0x00008f30
    4118:	00000000 	.word	0x00000000

0000411c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    411c:	1c93      	adds	r3, r2, #2
    411e:	009b      	lsls	r3, r3, #2
    4120:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4122:	2a02      	cmp	r2, #2
    4124:	d104      	bne.n	4130 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4126:	7e02      	ldrb	r2, [r0, #24]
    4128:	2310      	movs	r3, #16
    412a:	4313      	orrs	r3, r2
    412c:	7603      	strb	r3, [r0, #24]
    412e:	e00b      	b.n	4148 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4130:	2a03      	cmp	r2, #3
    4132:	d104      	bne.n	413e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4134:	7e02      	ldrb	r2, [r0, #24]
    4136:	2320      	movs	r3, #32
    4138:	4313      	orrs	r3, r2
    413a:	7603      	strb	r3, [r0, #24]
    413c:	e004      	b.n	4148 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    413e:	2301      	movs	r3, #1
    4140:	4093      	lsls	r3, r2
    4142:	7e02      	ldrb	r2, [r0, #24]
    4144:	4313      	orrs	r3, r2
    4146:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4148:	2000      	movs	r0, #0
    414a:	4770      	bx	lr

0000414c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    414c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    414e:	0080      	lsls	r0, r0, #2
    4150:	4b14      	ldr	r3, [pc, #80]	; (41a4 <_tc_interrupt_handler+0x58>)
    4152:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4154:	682b      	ldr	r3, [r5, #0]
    4156:	7a9c      	ldrb	r4, [r3, #10]
    4158:	7e2b      	ldrb	r3, [r5, #24]
    415a:	401c      	ands	r4, r3
    415c:	7e6b      	ldrb	r3, [r5, #25]
    415e:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4160:	07e3      	lsls	r3, r4, #31
    4162:	d505      	bpl.n	4170 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4164:	0028      	movs	r0, r5
    4166:	68ab      	ldr	r3, [r5, #8]
    4168:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    416a:	2301      	movs	r3, #1
    416c:	682a      	ldr	r2, [r5, #0]
    416e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4170:	07a3      	lsls	r3, r4, #30
    4172:	d505      	bpl.n	4180 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4174:	0028      	movs	r0, r5
    4176:	68eb      	ldr	r3, [r5, #12]
    4178:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    417a:	2302      	movs	r3, #2
    417c:	682a      	ldr	r2, [r5, #0]
    417e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4180:	06e3      	lsls	r3, r4, #27
    4182:	d505      	bpl.n	4190 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4184:	0028      	movs	r0, r5
    4186:	692b      	ldr	r3, [r5, #16]
    4188:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    418a:	2310      	movs	r3, #16
    418c:	682a      	ldr	r2, [r5, #0]
    418e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4190:	06a3      	lsls	r3, r4, #26
    4192:	d505      	bpl.n	41a0 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4194:	0028      	movs	r0, r5
    4196:	696b      	ldr	r3, [r5, #20]
    4198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    419a:	682b      	ldr	r3, [r5, #0]
    419c:	2220      	movs	r2, #32
    419e:	729a      	strb	r2, [r3, #10]
	}
}
    41a0:	bd70      	pop	{r4, r5, r6, pc}
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	20000cdc 	.word	0x20000cdc

000041a8 <TC0_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    41a8:	b510      	push	{r4, lr}
    41aa:	2000      	movs	r0, #0
    41ac:	4b01      	ldr	r3, [pc, #4]	; (41b4 <TC0_Handler+0xc>)
    41ae:	4798      	blx	r3
    41b0:	bd10      	pop	{r4, pc}
    41b2:	46c0      	nop			; (mov r8, r8)
    41b4:	0000414d 	.word	0x0000414d

000041b8 <TC1_Handler>:
    41b8:	b510      	push	{r4, lr}
    41ba:	2001      	movs	r0, #1
    41bc:	4b01      	ldr	r3, [pc, #4]	; (41c4 <TC1_Handler+0xc>)
    41be:	4798      	blx	r3
    41c0:	bd10      	pop	{r4, pc}
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	0000414d 	.word	0x0000414d

000041c8 <TC2_Handler>:
    41c8:	b510      	push	{r4, lr}
    41ca:	2002      	movs	r0, #2
    41cc:	4b01      	ldr	r3, [pc, #4]	; (41d4 <TC2_Handler+0xc>)
    41ce:	4798      	blx	r3
    41d0:	bd10      	pop	{r4, pc}
    41d2:	46c0      	nop			; (mov r8, r8)
    41d4:	0000414d 	.word	0x0000414d

000041d8 <TC3_Handler>:
    41d8:	b510      	push	{r4, lr}
    41da:	2003      	movs	r0, #3
    41dc:	4b01      	ldr	r3, [pc, #4]	; (41e4 <TC3_Handler+0xc>)
    41de:	4798      	blx	r3
    41e0:	bd10      	pop	{r4, pc}
    41e2:	46c0      	nop			; (mov r8, r8)
    41e4:	0000414d 	.word	0x0000414d

000041e8 <TC4_Handler>:
    41e8:	b510      	push	{r4, lr}
    41ea:	2004      	movs	r0, #4
    41ec:	4b01      	ldr	r3, [pc, #4]	; (41f4 <TC4_Handler+0xc>)
    41ee:	4798      	blx	r3
    41f0:	bd10      	pop	{r4, pc}
    41f2:	46c0      	nop			; (mov r8, r8)
    41f4:	0000414d 	.word	0x0000414d

000041f8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    41f8:	b530      	push	{r4, r5, lr}
    41fa:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    41fc:	a901      	add	r1, sp, #4
    41fe:	4b0c      	ldr	r3, [pc, #48]	; (4230 <_tc_get_inst_index+0x38>)
    4200:	000a      	movs	r2, r1
    4202:	cb32      	ldmia	r3!, {r1, r4, r5}
    4204:	c232      	stmia	r2!, {r1, r4, r5}
    4206:	cb12      	ldmia	r3!, {r1, r4}
    4208:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    420a:	9b01      	ldr	r3, [sp, #4]
    420c:	4298      	cmp	r0, r3
    420e:	d006      	beq.n	421e <_tc_get_inst_index+0x26>
    4210:	2301      	movs	r3, #1
    4212:	009a      	lsls	r2, r3, #2
    4214:	a901      	add	r1, sp, #4
    4216:	5852      	ldr	r2, [r2, r1]
    4218:	4282      	cmp	r2, r0
    421a:	d103      	bne.n	4224 <_tc_get_inst_index+0x2c>
    421c:	e000      	b.n	4220 <_tc_get_inst_index+0x28>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    421e:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    4220:	b2d8      	uxtb	r0, r3
    4222:	e003      	b.n	422c <_tc_get_inst_index+0x34>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4224:	3301      	adds	r3, #1
    4226:	2b05      	cmp	r3, #5
    4228:	d1f3      	bne.n	4212 <_tc_get_inst_index+0x1a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    422a:	2000      	movs	r0, #0
}
    422c:	b007      	add	sp, #28
    422e:	bd30      	pop	{r4, r5, pc}
    4230:	00008aec 	.word	0x00008aec

00004234 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4234:	b5f0      	push	{r4, r5, r6, r7, lr}
    4236:	4647      	mov	r7, r8
    4238:	b480      	push	{r7}
    423a:	b08e      	sub	sp, #56	; 0x38
    423c:	0005      	movs	r5, r0
    423e:	000e      	movs	r6, r1
    4240:	0017      	movs	r7, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4242:	0008      	movs	r0, r1
    4244:	4ba1      	ldr	r3, [pc, #644]	; (44cc <tc_init+0x298>)
    4246:	4798      	blx	r3
    4248:	4680      	mov	r8, r0

#if (SAMC20) || (SAMC21)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    424a:	4ca1      	ldr	r4, [pc, #644]	; (44d0 <tc_init+0x29c>)
    424c:	0021      	movs	r1, r4
    424e:	3114      	adds	r1, #20
    4250:	2205      	movs	r2, #5
    4252:	a80c      	add	r0, sp, #48	; 0x30
    4254:	4b9f      	ldr	r3, [pc, #636]	; (44d4 <tc_init+0x2a0>)
    4256:	4798      	blx	r3
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    4258:	a902      	add	r1, sp, #8
    425a:	0023      	movs	r3, r4
    425c:	331c      	adds	r3, #28
    425e:	000a      	movs	r2, r1
    4260:	cb13      	ldmia	r3!, {r0, r1, r4}
    4262:	c213      	stmia	r2!, {r0, r1, r4}
    4264:	cb13      	ldmia	r3!, {r0, r1, r4}
    4266:	c213      	stmia	r2!, {r0, r1, r4}
    4268:	cb13      	ldmia	r3!, {r0, r1, r4}
    426a:	c213      	stmia	r2!, {r0, r1, r4}
    426c:	681b      	ldr	r3, [r3, #0]
    426e:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4270:	2300      	movs	r3, #0
    4272:	60ab      	str	r3, [r5, #8]
    4274:	60eb      	str	r3, [r5, #12]
    4276:	612b      	str	r3, [r5, #16]
    4278:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    427a:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    427c:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    427e:	4643      	mov	r3, r8
    4280:	009a      	lsls	r2, r3, #2
    4282:	4b95      	ldr	r3, [pc, #596]	; (44d8 <tc_init+0x2a4>)
    4284:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4286:	602e      	str	r6, [r5, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    4288:	2334      	movs	r3, #52	; 0x34
    428a:	5cfb      	ldrb	r3, [r7, r3]
    428c:	76ab      	strb	r3, [r5, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    428e:	78fb      	ldrb	r3, [r7, #3]
    4290:	2b08      	cmp	r3, #8
    4292:	d104      	bne.n	429e <tc_init+0x6a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4294:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4296:	4642      	mov	r2, r8
    4298:	07d2      	lsls	r2, r2, #31
    429a:	d500      	bpl.n	429e <tc_init+0x6a>
    429c:	e111      	b.n	44c2 <tc_init+0x28e>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    429e:	712b      	strb	r3, [r5, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a0:	6833      	ldr	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    42a2:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a4:	07db      	lsls	r3, r3, #31
    42a6:	d500      	bpl.n	42aa <tc_init+0x76>
    42a8:	e10b      	b.n	44c2 <tc_init+0x28e>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42aa:	7af3      	ldrb	r3, [r6, #11]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    42ac:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42ae:	079b      	lsls	r3, r3, #30
    42b0:	d500      	bpl.n	42b4 <tc_init+0x80>
    42b2:	e106      	b.n	44c2 <tc_init+0x28e>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    42b4:	6833      	ldr	r3, [r6, #0]
    42b6:	079b      	lsls	r3, r3, #30
    42b8:	d500      	bpl.n	42bc <tc_init+0x88>
    42ba:	e102      	b.n	44c2 <tc_init+0x28e>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    42bc:	7c3b      	ldrb	r3, [r7, #16]
    42be:	2b00      	cmp	r3, #0
    42c0:	d00a      	beq.n	42d8 <tc_init+0xa4>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42c2:	a901      	add	r1, sp, #4
    42c4:	2301      	movs	r3, #1
    42c6:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42c8:	2200      	movs	r2, #0
    42ca:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    42cc:	7e3a      	ldrb	r2, [r7, #24]
    42ce:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42d0:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42d2:	7d38      	ldrb	r0, [r7, #20]
    42d4:	4b81      	ldr	r3, [pc, #516]	; (44dc <tc_init+0x2a8>)
    42d6:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    42d8:	7f3b      	ldrb	r3, [r7, #28]
    42da:	2b00      	cmp	r3, #0
    42dc:	d00b      	beq.n	42f6 <tc_init+0xc2>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42de:	a901      	add	r1, sp, #4
    42e0:	2301      	movs	r3, #1
    42e2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42e4:	2200      	movs	r2, #0
    42e6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    42e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    42ea:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42ec:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42ee:	6a3b      	ldr	r3, [r7, #32]
    42f0:	b2d8      	uxtb	r0, r3
    42f2:	4b7a      	ldr	r3, [pc, #488]	; (44dc <tc_init+0x2a8>)
    42f4:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the MCLK */
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    42f6:	4643      	mov	r3, r8
    42f8:	0059      	lsls	r1, r3, #1
    42fa:	aa02      	add	r2, sp, #8
    42fc:	1c4b      	adds	r3, r1, #1
    42fe:	009b      	lsls	r3, r3, #2
    4300:	5898      	ldr	r0, [r3, r2]
    4302:	4643      	mov	r3, r8
    4304:	00db      	lsls	r3, r3, #3
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    4306:	589a      	ldr	r2, [r3, r2]
    4308:	b2d3      	uxtb	r3, r2
    430a:	2b01      	cmp	r3, #1
    430c:	d009      	beq.n	4322 <tc_init+0xee>
    430e:	2b00      	cmp	r3, #0
    4310:	d002      	beq.n	4318 <tc_init+0xe4>
    4312:	2b02      	cmp	r3, #2
    4314:	d00a      	beq.n	432c <tc_init+0xf8>
    4316:	e00d      	b.n	4334 <tc_init+0x100>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4318:	4a71      	ldr	r2, [pc, #452]	; (44e0 <tc_init+0x2ac>)
    431a:	6953      	ldr	r3, [r2, #20]
    431c:	4318      	orrs	r0, r3
    431e:	6150      	str	r0, [r2, #20]
    4320:	e008      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    4322:	4a6f      	ldr	r2, [pc, #444]	; (44e0 <tc_init+0x2ac>)
    4324:	6993      	ldr	r3, [r2, #24]
    4326:	4318      	orrs	r0, r3
    4328:	6190      	str	r0, [r2, #24]
    432a:	e003      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    432c:	4a6c      	ldr	r2, [pc, #432]	; (44e0 <tc_init+0x2ac>)
    432e:	69d3      	ldr	r3, [r2, #28]
    4330:	4318      	orrs	r0, r3
    4332:	61d0      	str	r0, [r2, #28]
			inst_mclk_apbmask[2*instance+1]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    4334:	78fb      	ldrb	r3, [r7, #3]
    4336:	2b08      	cmp	r3, #8
    4338:	d120      	bne.n	437c <tc_init+0x148>
    433a:	4643      	mov	r3, r8
    433c:	3301      	adds	r3, #1
    433e:	2b04      	cmp	r3, #4
    4340:	dc1c      	bgt.n	437c <tc_init+0x148>
	{
		/* Enable the user interface clock in the MCLK */
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    4342:	aa02      	add	r2, sp, #8
    4344:	1ccb      	adds	r3, r1, #3
    4346:	009b      	lsls	r3, r3, #2
    4348:	5898      	ldr	r0, [r3, r2]
    434a:	1c8b      	adds	r3, r1, #2
    434c:	009b      	lsls	r3, r3, #2
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    434e:	589b      	ldr	r3, [r3, r2]
    4350:	b2da      	uxtb	r2, r3
    4352:	2a01      	cmp	r2, #1
    4354:	d009      	beq.n	436a <tc_init+0x136>
    4356:	2a00      	cmp	r2, #0
    4358:	d002      	beq.n	4360 <tc_init+0x12c>
    435a:	2a02      	cmp	r2, #2
    435c:	d00a      	beq.n	4374 <tc_init+0x140>
    435e:	e00d      	b.n	437c <tc_init+0x148>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4360:	4a5f      	ldr	r2, [pc, #380]	; (44e0 <tc_init+0x2ac>)
    4362:	6953      	ldr	r3, [r2, #20]
    4364:	4303      	orrs	r3, r0
    4366:	6153      	str	r3, [r2, #20]
    4368:	e008      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    436a:	4a5d      	ldr	r2, [pc, #372]	; (44e0 <tc_init+0x2ac>)
    436c:	6993      	ldr	r3, [r2, #24]
    436e:	4303      	orrs	r3, r0
    4370:	6193      	str	r3, [r2, #24]
    4372:	e003      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    4374:	4a5a      	ldr	r2, [pc, #360]	; (44e0 <tc_init+0x2ac>)
    4376:	69d3      	ldr	r3, [r2, #28]
    4378:	4303      	orrs	r3, r0
    437a:	61d3      	str	r3, [r2, #28]
	}


	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    437c:	783b      	ldrb	r3, [r7, #0]
    437e:	466a      	mov	r2, sp
    4380:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4382:	ab0c      	add	r3, sp, #48	; 0x30
    4384:	4642      	mov	r2, r8
    4386:	5c9c      	ldrb	r4, [r3, r2]
    4388:	4669      	mov	r1, sp
    438a:	0020      	movs	r0, r4
    438c:	4b55      	ldr	r3, [pc, #340]	; (44e4 <tc_init+0x2b0>)
    438e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4390:	0020      	movs	r0, r4
    4392:	4b55      	ldr	r3, [pc, #340]	; (44e8 <tc_init+0x2b4>)
    4394:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    4396:	78fa      	ldrb	r2, [r7, #3]
    4398:	79fb      	ldrb	r3, [r7, #7]
    439a:	4313      	orrs	r3, r2
    439c:	88ba      	ldrh	r2, [r7, #4]
    439e:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43a0:	7a7a      	ldrb	r2, [r7, #9]
    43a2:	2a00      	cmp	r2, #0
    43a4:	d002      	beq.n	43ac <tc_init+0x178>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43a6:	2280      	movs	r2, #128	; 0x80
    43a8:	0252      	lsls	r2, r2, #9
    43aa:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43ac:	7aba      	ldrb	r2, [r7, #10]
    43ae:	2a00      	cmp	r2, #0
    43b0:	d002      	beq.n	43b8 <tc_init+0x184>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43b2:	2280      	movs	r2, #128	; 0x80
    43b4:	0292      	lsls	r2, r2, #10
    43b6:	4313      	orrs	r3, r2
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43b8:	7afa      	ldrb	r2, [r7, #11]
    43ba:	2a00      	cmp	r2, #0
    43bc:	d002      	beq.n	43c4 <tc_init+0x190>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43be:	2280      	movs	r2, #128	; 0x80
    43c0:	0352      	lsls	r2, r2, #13
    43c2:	4313      	orrs	r3, r2
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43c4:	7b3a      	ldrb	r2, [r7, #12]
    43c6:	2a00      	cmp	r2, #0
    43c8:	d002      	beq.n	43d0 <tc_init+0x19c>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43ca:	2280      	movs	r2, #128	; 0x80
    43cc:	0392      	lsls	r2, r2, #14
    43ce:	4313      	orrs	r3, r2
		}
	}

	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    43d0:	7879      	ldrb	r1, [r7, #1]
    43d2:	0189      	lsls	r1, r1, #6
    43d4:	78ba      	ldrb	r2, [r7, #2]
    43d6:	01d2      	lsls	r2, r2, #7
    43d8:	4311      	orrs	r1, r2
    43da:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43dc:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43de:	6913      	ldr	r3, [r2, #16]
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43e0:	2b00      	cmp	r3, #0
    43e2:	d1fc      	bne.n	43de <tc_init+0x1aa>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    43e4:	6031      	str	r1, [r6, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43e6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43e8:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43ea:	2b00      	cmp	r3, #0
    43ec:	d1fc      	bne.n	43e8 <tc_init+0x1b4>
		/* Wait for sync */
	}
	hw->COUNT8.WAVE.reg = config->wave_generation;
    43ee:	79bb      	ldrb	r3, [r7, #6]
    43f0:	7333      	strb	r3, [r6, #12]

	/* Set ctrlb register */
	if (config->oneshot) {
    43f2:	7b79      	ldrb	r1, [r7, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    43f4:	1e4b      	subs	r3, r1, #1
    43f6:	4199      	sbcs	r1, r3
    43f8:	0089      	lsls	r1, r1, #2
	}

	if (config->count_direction) {
    43fa:	7bbb      	ldrb	r3, [r7, #14]
    43fc:	2b00      	cmp	r3, #0
    43fe:	d001      	beq.n	4404 <tc_init+0x1d0>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    4400:	2301      	movs	r3, #1
    4402:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4404:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4406:	6913      	ldr	r3, [r2, #16]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    4408:	2b00      	cmp	r3, #0
    440a:	d1fc      	bne.n	4406 <tc_init+0x1d2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    440c:	33ff      	adds	r3, #255	; 0xff
    440e:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    4410:	2900      	cmp	r1, #0
    4412:	d004      	beq.n	441e <tc_init+0x1ea>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4414:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4416:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    4418:	2b00      	cmp	r3, #0
    441a:	d1fc      	bne.n	4416 <tc_init+0x1e2>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    441c:	7171      	strb	r1, [r6, #5]
	}

	/* Set drvvtrl register*/
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    441e:	7a3b      	ldrb	r3, [r7, #8]
    4420:	7373      	strb	r3, [r6, #13]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4422:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4424:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    4426:	2b00      	cmp	r3, #0
    4428:	d1fc      	bne.n	4424 <tc_init+0x1f0>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    442a:	792b      	ldrb	r3, [r5, #4]
    442c:	2b04      	cmp	r3, #4
    442e:	d005      	beq.n	443c <tc_init+0x208>
    4430:	2b08      	cmp	r3, #8
    4432:	d033      	beq.n	449c <tc_init+0x268>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    4434:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    4436:	2b00      	cmp	r3, #0
    4438:	d143      	bne.n	44c2 <tc_init+0x28e>
    443a:	e01c      	b.n	4476 <tc_init+0x242>
    443c:	6913      	ldr	r3, [r2, #16]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    443e:	2b00      	cmp	r3, #0
    4440:	d1fc      	bne.n	443c <tc_init+0x208>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    4442:	3328      	adds	r3, #40	; 0x28
    4444:	5cfb      	ldrb	r3, [r7, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    4446:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4448:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    444a:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    444c:	2b00      	cmp	r3, #0
    444e:	d1fc      	bne.n	444a <tc_init+0x216>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    4450:	3329      	adds	r3, #41	; 0x29
    4452:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    4454:	76f3      	strb	r3, [r6, #27]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4456:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4458:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    445a:	2b00      	cmp	r3, #0
    445c:	d1fc      	bne.n	4458 <tc_init+0x224>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    445e:	332a      	adds	r3, #42	; 0x2a
    4460:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    4462:	7733      	strb	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4464:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4466:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4468:	2b00      	cmp	r3, #0
    446a:	d1fc      	bne.n	4466 <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    446c:	332b      	adds	r3, #43	; 0x2b
    446e:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    4470:	7773      	strb	r3, [r6, #29]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    4472:	2000      	movs	r0, #0
    4474:	e025      	b.n	44c2 <tc_init+0x28e>
    4476:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    4478:	2b00      	cmp	r3, #0
    447a:	d1fc      	bne.n	4476 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    447c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
    447e:	82b3      	strh	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4480:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4482:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    4484:	2b00      	cmp	r3, #0
    4486:	d1fc      	bne.n	4482 <tc_init+0x24e>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    4488:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    448a:	83b3      	strh	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    448c:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    448e:	6913      	ldr	r3, [r2, #16]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4490:	2b00      	cmp	r3, #0
    4492:	d1fc      	bne.n	448e <tc_init+0x25a>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    4494:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    4496:	83f3      	strh	r3, [r6, #30]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    4498:	2000      	movs	r0, #0
    449a:	e012      	b.n	44c2 <tc_init+0x28e>
    449c:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    449e:	2b00      	cmp	r3, #0
    44a0:	d1fc      	bne.n	449c <tc_init+0x268>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    44a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    44a4:	6173      	str	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44a6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44a8:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    44aa:	2b00      	cmp	r3, #0
    44ac:	d1fc      	bne.n	44a8 <tc_init+0x274>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    44ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    44b0:	61f3      	str	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44b2:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44b4:	6913      	ldr	r3, [r2, #16]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    44b6:	2b00      	cmp	r3, #0
    44b8:	d1fc      	bne.n	44b4 <tc_init+0x280>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    44ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    44bc:	6233      	str	r3, [r6, #32]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    44be:	2000      	movs	r0, #0
    44c0:	e7ff      	b.n	44c2 <tc_init+0x28e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    44c2:	b00e      	add	sp, #56	; 0x38
    44c4:	bc04      	pop	{r2}
    44c6:	4690      	mov	r8, r2
    44c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44ca:	46c0      	nop			; (mov r8, r8)
    44cc:	000041f9 	.word	0x000041f9
    44d0:	00008aec 	.word	0x00008aec
    44d4:	00008ac9 	.word	0x00008ac9
    44d8:	20000cdc 	.word	0x20000cdc
    44dc:	00008551 	.word	0x00008551
    44e0:	40000800 	.word	0x40000800
    44e4:	00008455 	.word	0x00008455
    44e8:	000083e5 	.word	0x000083e5

000044ec <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    44ec:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    44ee:	2201      	movs	r2, #1
    44f0:	4b03      	ldr	r3, [pc, #12]	; (4500 <WDT_Handler+0x14>)
    44f2:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    44f4:	4b03      	ldr	r3, [pc, #12]	; (4504 <WDT_Handler+0x18>)
    44f6:	681b      	ldr	r3, [r3, #0]
    44f8:	2b00      	cmp	r3, #0
    44fa:	d000      	beq.n	44fe <WDT_Handler+0x12>
		wdt_early_warning_callback();
    44fc:	4798      	blx	r3
	}
}
    44fe:	bd10      	pop	{r4, pc}
    4500:	40002000 	.word	0x40002000
    4504:	20000cf0 	.word	0x20000cf0

00004508 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4508:	b510      	push	{r4, lr}
    450a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    450c:	a90b      	add	r1, sp, #44	; 0x2c
    450e:	2301      	movs	r3, #1
    4510:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4512:	2400      	movs	r4, #0
    4514:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4516:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4518:	2026      	movs	r0, #38	; 0x26
    451a:	4b13      	ldr	r3, [pc, #76]	; (4568 <Configure_Adc+0x60>)
    451c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    451e:	2240      	movs	r2, #64	; 0x40
    4520:	4b12      	ldr	r3, [pc, #72]	; (456c <Configure_Adc+0x64>)
    4522:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4524:	4668      	mov	r0, sp
    4526:	4b12      	ldr	r3, [pc, #72]	; (4570 <Configure_Adc+0x68>)
    4528:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    452a:	2303      	movs	r3, #3
    452c:	466a      	mov	r2, sp
    452e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4530:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4532:	2307      	movs	r3, #7
    4534:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4536:	4c0f      	ldr	r4, [pc, #60]	; (4574 <Configure_Adc+0x6c>)
    4538:	490f      	ldr	r1, [pc, #60]	; (4578 <Configure_Adc+0x70>)
    453a:	0020      	movs	r0, r4
    453c:	4b0f      	ldr	r3, [pc, #60]	; (457c <Configure_Adc+0x74>)
    453e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4540:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4542:	8c13      	ldrh	r3, [r2, #32]
    4544:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4546:	2b00      	cmp	r3, #0
    4548:	d1fb      	bne.n	4542 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    454a:	3307      	adds	r3, #7
    454c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    454e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4550:	7811      	ldrb	r1, [r2, #0]
    4552:	3b05      	subs	r3, #5
    4554:	430b      	orrs	r3, r1
    4556:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4558:	4b06      	ldr	r3, [pc, #24]	; (4574 <Configure_Adc+0x6c>)
    455a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    455c:	8c13      	ldrh	r3, [r2, #32]
    455e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4560:	2b00      	cmp	r3, #0
    4562:	d1fb      	bne.n	455c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4564:	b00c      	add	sp, #48	; 0x30
    4566:	bd10      	pop	{r4, pc}
    4568:	00007635 	.word	0x00007635
    456c:	41000080 	.word	0x41000080
    4570:	000067b9 	.word	0x000067b9
    4574:	20000cf4 	.word	0x20000cf4
    4578:	42004400 	.word	0x42004400
    457c:	000067fd 	.word	0x000067fd

00004580 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4580:	b510      	push	{r4, lr}
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4582:	4a1c      	ldr	r2, [pc, #112]	; (45f4 <AFE_Init+0x74>)
    4584:	210b      	movs	r1, #11
    4586:	20e0      	movs	r0, #224	; 0xe0
    4588:	4b1b      	ldr	r3, [pc, #108]	; (45f8 <AFE_Init+0x78>)
    458a:	4798      	blx	r3
    458c:	4b1b      	ldr	r3, [pc, #108]	; (45fc <AFE_Init+0x7c>)
    458e:	7018      	strb	r0, [r3, #0]
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    if (!AFE_disconnect)
    4590:	2800      	cmp	r0, #0
    4592:	d122      	bne.n	45da <AFE_Init+0x5a>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4594:	22f8      	movs	r2, #248	; 0xf8
    4596:	0152      	lsls	r2, r2, #5
    4598:	210f      	movs	r1, #15
    459a:	30e0      	adds	r0, #224	; 0xe0
    459c:	4b16      	ldr	r3, [pc, #88]	; (45f8 <AFE_Init+0x78>)
    459e:	4798      	blx	r3
    45a0:	4b16      	ldr	r3, [pc, #88]	; (45fc <AFE_Init+0x7c>)
    45a2:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    45a4:	2800      	cmp	r0, #0
    45a6:	d123      	bne.n	45f0 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    45a8:	4a15      	ldr	r2, [pc, #84]	; (4600 <AFE_Init+0x80>)
    45aa:	2105      	movs	r1, #5
    45ac:	30e0      	adds	r0, #224	; 0xe0
    45ae:	4b12      	ldr	r3, [pc, #72]	; (45f8 <AFE_Init+0x78>)
    45b0:	4798      	blx	r3
    45b2:	4b12      	ldr	r3, [pc, #72]	; (45fc <AFE_Init+0x7c>)
    45b4:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    45b6:	2800      	cmp	r0, #0
    45b8:	d11a      	bne.n	45f0 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    45ba:	4a12      	ldr	r2, [pc, #72]	; (4604 <AFE_Init+0x84>)
    45bc:	210c      	movs	r1, #12
    45be:	30e0      	adds	r0, #224	; 0xe0
    45c0:	4b0d      	ldr	r3, [pc, #52]	; (45f8 <AFE_Init+0x78>)
    45c2:	4798      	blx	r3
    45c4:	4b0d      	ldr	r3, [pc, #52]	; (45fc <AFE_Init+0x7c>)
    45c6:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
	if (!AFE_disconnect)
    45c8:	2800      	cmp	r0, #0
    45ca:	d111      	bne.n	45f0 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    45cc:	4a0e      	ldr	r2, [pc, #56]	; (4608 <AFE_Init+0x88>)
    45ce:	211a      	movs	r1, #26
    45d0:	30e0      	adds	r0, #224	; 0xe0
    45d2:	4b09      	ldr	r3, [pc, #36]	; (45f8 <AFE_Init+0x78>)
    45d4:	4798      	blx	r3
    45d6:	4b09      	ldr	r3, [pc, #36]	; (45fc <AFE_Init+0x7c>)
    45d8:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    45da:	4b08      	ldr	r3, [pc, #32]	; (45fc <AFE_Init+0x7c>)
    45dc:	781b      	ldrb	r3, [r3, #0]
    45de:	2b00      	cmp	r3, #0
    45e0:	d106      	bne.n	45f0 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    45e2:	2200      	movs	r2, #0
    45e4:	210b      	movs	r1, #11
    45e6:	20e0      	movs	r0, #224	; 0xe0
    45e8:	4b03      	ldr	r3, [pc, #12]	; (45f8 <AFE_Init+0x78>)
    45ea:	4798      	blx	r3
    45ec:	4b03      	ldr	r3, [pc, #12]	; (45fc <AFE_Init+0x7c>)
    45ee:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    45f0:	bd10      	pop	{r4, pc}
    45f2:	46c0      	nop			; (mov r8, r8)
    45f4:	0000e3b5 	.word	0x0000e3b5
    45f8:	00006619 	.word	0x00006619
    45fc:	20000f40 	.word	0x20000f40
    4600:	00000fff 	.word	0x00000fff
    4604:	00000703 	.word	0x00000703
    4608:	00001032 	.word	0x00001032

0000460c <configure_can>:
	
uint8_t address_assign_flag = 1;
uint8_t address_conflict = 0;

void configure_can(void)
{
    460c:	b5f0      	push	{r4, r5, r6, r7, lr}
    460e:	4647      	mov	r7, r8
    4610:	b480      	push	{r7}
    4612:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4614:	ae09      	add	r6, sp, #36	; 0x24
    4616:	2400      	movs	r4, #0
    4618:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    461a:	2501      	movs	r5, #1
    461c:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    461e:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4620:	2306      	movs	r3, #6
    4622:	4698      	mov	r8, r3
    4624:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4626:	0031      	movs	r1, r6
    4628:	2018      	movs	r0, #24
    462a:	4f20      	ldr	r7, [pc, #128]	; (46ac <configure_can+0xa0>)
    462c:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    462e:	4643      	mov	r3, r8
    4630:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4632:	0031      	movs	r1, r6
    4634:	2019      	movs	r0, #25
    4636:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4638:	2308      	movs	r3, #8
    463a:	466a      	mov	r2, sp
    463c:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    463e:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4640:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4642:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4644:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4646:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4648:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    464a:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    464c:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    464e:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4650:	2301      	movs	r3, #1
    4652:	425b      	negs	r3, r3
    4654:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4656:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4658:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    465a:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    465c:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    465e:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4660:	2302      	movs	r3, #2
    4662:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4664:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4666:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4668:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    466a:	4b11      	ldr	r3, [pc, #68]	; (46b0 <configure_can+0xa4>)
    466c:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    466e:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4670:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4672:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4674:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4676:	2320      	movs	r3, #32
    4678:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    467a:	3301      	adds	r3, #1
    467c:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    467e:	4c0d      	ldr	r4, [pc, #52]	; (46b4 <configure_can+0xa8>)
    4680:	490d      	ldr	r1, [pc, #52]	; (46b8 <configure_can+0xac>)
    4682:	0020      	movs	r0, r4
    4684:	4b0d      	ldr	r3, [pc, #52]	; (46bc <configure_can+0xb0>)
    4686:	4798      	blx	r3

	can_start(&can_instance);
    4688:	0020      	movs	r0, r4
    468a:	4b0d      	ldr	r3, [pc, #52]	; (46c0 <configure_can+0xb4>)
    468c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    468e:	2280      	movs	r2, #128	; 0x80
    4690:	0212      	lsls	r2, r2, #8
    4692:	4b0c      	ldr	r3, [pc, #48]	; (46c4 <configure_can+0xb8>)
    4694:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4696:	6822      	ldr	r2, [r4, #0]
    4698:	6d53      	ldr	r3, [r2, #84]	; 0x54
    469a:	21c0      	movs	r1, #192	; 0xc0
    469c:	0549      	lsls	r1, r1, #21
    469e:	430b      	orrs	r3, r1
    46a0:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    46a2:	b00a      	add	sp, #40	; 0x28
    46a4:	bc04      	pop	{r2}
    46a6:	4690      	mov	r8, r2
    46a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46aa:	46c0      	nop			; (mov r8, r8)
    46ac:	00008551 	.word	0x00008551
    46b0:	1fffffff 	.word	0x1fffffff
    46b4:	20000100 	.word	0x20000100
    46b8:	42001c00 	.word	0x42001c00
    46bc:	00006d01 	.word	0x00006d01
    46c0:	00007001 	.word	0x00007001
    46c4:	e000e100 	.word	0xe000e100

000046c8 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    46c8:	b510      	push	{r4, lr}
    46ca:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    46cc:	4b0a      	ldr	r3, [pc, #40]	; (46f8 <can_set_standard_filter_1+0x30>)
    46ce:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    46d0:	9a01      	ldr	r2, [sp, #4]
    46d2:	4b0a      	ldr	r3, [pc, #40]	; (46fc <can_set_standard_filter_1+0x34>)
    46d4:	4013      	ands	r3, r2
    46d6:	2280      	movs	r2, #128	; 0x80
    46d8:	0252      	lsls	r2, r2, #9
    46da:	4313      	orrs	r3, r2
    46dc:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    46de:	4c08      	ldr	r4, [pc, #32]	; (4700 <can_set_standard_filter_1+0x38>)
    46e0:	2201      	movs	r2, #1
    46e2:	a901      	add	r1, sp, #4
    46e4:	0020      	movs	r0, r4
    46e6:	4b07      	ldr	r3, [pc, #28]	; (4704 <can_set_standard_filter_1+0x3c>)
    46e8:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    46ea:	6822      	ldr	r2, [r4, #0]
    46ec:	6d51      	ldr	r1, [r2, #84]	; 0x54
    46ee:	2301      	movs	r3, #1
    46f0:	430b      	orrs	r3, r1
    46f2:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    46f4:	b002      	add	sp, #8
    46f6:	bd10      	pop	{r4, pc}
    46f8:	880007ff 	.word	0x880007ff
    46fc:	f800ffff 	.word	0xf800ffff
    4700:	20000100 	.word	0x20000100
    4704:	00007019 	.word	0x00007019

00004708 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    4708:	b510      	push	{r4, lr}
    470a:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    470c:	2300      	movs	r3, #0
    470e:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    4710:	2388      	movs	r3, #136	; 0x88
    4712:	041b      	lsls	r3, r3, #16
    4714:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    4716:	9b00      	ldr	r3, [sp, #0]
    4718:	0480      	lsls	r0, r0, #18
    471a:	4c12      	ldr	r4, [pc, #72]	; (4764 <can_send_standard_message+0x5c>)
    471c:	4020      	ands	r0, r4
    471e:	4318      	orrs	r0, r3
    4720:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    4722:	9c01      	ldr	r4, [sp, #4]
    4724:	200f      	movs	r0, #15
    4726:	4010      	ands	r0, r2
    4728:	0400      	lsls	r0, r0, #16
    472a:	4b0f      	ldr	r3, [pc, #60]	; (4768 <can_send_standard_message+0x60>)
    472c:	4023      	ands	r3, r4
    472e:	4303      	orrs	r3, r0
    4730:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    4732:	2a00      	cmp	r2, #0
    4734:	d007      	beq.n	4746 <can_send_standard_message+0x3e>
    4736:	ab02      	add	r3, sp, #8
    4738:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    473a:	7808      	ldrb	r0, [r1, #0]
    473c:	7018      	strb	r0, [r3, #0]
		data++;
    473e:	3101      	adds	r1, #1
    4740:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    4742:	4291      	cmp	r1, r2
    4744:	d1f9      	bne.n	473a <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    4746:	4c09      	ldr	r4, [pc, #36]	; (476c <can_send_standard_message+0x64>)
    4748:	2200      	movs	r2, #0
    474a:	4669      	mov	r1, sp
    474c:	0020      	movs	r0, r4
    474e:	4b08      	ldr	r3, [pc, #32]	; (4770 <can_send_standard_message+0x68>)
    4750:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    4752:	6823      	ldr	r3, [r4, #0]
    4754:	699a      	ldr	r2, [r3, #24]
    4756:	0792      	lsls	r2, r2, #30
    4758:	d402      	bmi.n	4760 <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    475a:	2101      	movs	r1, #1
    475c:	22d0      	movs	r2, #208	; 0xd0
    475e:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    4760:	b004      	add	sp, #16
    4762:	bd10      	pop	{r4, pc}
    4764:	1ffc0000 	.word	0x1ffc0000
    4768:	fff0ffff 	.word	0xfff0ffff
    476c:	20000100 	.word	0x20000100
    4770:	000070a1 	.word	0x000070a1

00004774 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4774:	2300      	movs	r3, #0
    4776:	4a02      	ldr	r2, [pc, #8]	; (4780 <buff_init+0xc>)
    4778:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    477a:	4a02      	ldr	r2, [pc, #8]	; (4784 <buff_init+0x10>)
    477c:	6013      	str	r3, [r2, #0]
}
    477e:	4770      	bx	lr
    4780:	2000003c 	.word	0x2000003c
    4784:	20000104 	.word	0x20000104

00004788 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4788:	4b05      	ldr	r3, [pc, #20]	; (47a0 <write_byte+0x18>)
    478a:	681a      	ldr	r2, [r3, #0]
    478c:	1c51      	adds	r1, r2, #1
    478e:	6019      	str	r1, [r3, #0]
    4790:	4904      	ldr	r1, [pc, #16]	; (47a4 <write_byte+0x1c>)
    4792:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4794:	681a      	ldr	r2, [r3, #0]
    4796:	21ff      	movs	r1, #255	; 0xff
    4798:	400a      	ands	r2, r1
    479a:	601a      	str	r2, [r3, #0]
}
    479c:	4770      	bx	lr
    479e:	46c0      	nop			; (mov r8, r8)
    47a0:	20000104 	.word	0x20000104
    47a4:	20000108 	.word	0x20000108

000047a8 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    47a8:	b530      	push	{r4, r5, lr}
    47aa:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    47ac:	4b24      	ldr	r3, [pc, #144]	; (4840 <CAN0_Handler+0x98>)
    47ae:	681b      	ldr	r3, [r3, #0]
    47b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    47b2:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    47b4:	9a01      	ldr	r2, [sp, #4]
    47b6:	07d2      	lsls	r2, r2, #31
    47b8:	d52f      	bpl.n	481a <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    47ba:	2201      	movs	r2, #1
    47bc:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    47be:	4c21      	ldr	r4, [pc, #132]	; (4844 <CAN0_Handler+0x9c>)
    47c0:	6822      	ldr	r2, [r4, #0]
    47c2:	4d1f      	ldr	r5, [pc, #124]	; (4840 <CAN0_Handler+0x98>)
    47c4:	4920      	ldr	r1, [pc, #128]	; (4848 <CAN0_Handler+0xa0>)
    47c6:	0028      	movs	r0, r5
    47c8:	4b20      	ldr	r3, [pc, #128]	; (484c <CAN0_Handler+0xa4>)
    47ca:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    47cc:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    47ce:	6829      	ldr	r1, [r5, #0]
    47d0:	223f      	movs	r2, #63	; 0x3f
    47d2:	4013      	ands	r3, r2
    47d4:	3269      	adds	r2, #105	; 0x69
    47d6:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    47d8:	6823      	ldr	r3, [r4, #0]
    47da:	3301      	adds	r3, #1
    47dc:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    47de:	6823      	ldr	r3, [r4, #0]
    47e0:	2b20      	cmp	r3, #32
    47e2:	d102      	bne.n	47ea <CAN0_Handler+0x42>
			standard_receive_index = 0;
    47e4:	2200      	movs	r2, #0
    47e6:	4b17      	ldr	r3, [pc, #92]	; (4844 <CAN0_Handler+0x9c>)
    47e8:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    47ea:	2300      	movs	r3, #0
    47ec:	9300      	str	r3, [sp, #0]
    47ee:	4b16      	ldr	r3, [pc, #88]	; (4848 <CAN0_Handler+0xa0>)
    47f0:	685b      	ldr	r3, [r3, #4]
    47f2:	031b      	lsls	r3, r3, #12
    47f4:	0f1b      	lsrs	r3, r3, #28
    47f6:	9a00      	ldr	r2, [sp, #0]
    47f8:	4293      	cmp	r3, r2
    47fa:	d90e      	bls.n	481a <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    47fc:	4c12      	ldr	r4, [pc, #72]	; (4848 <CAN0_Handler+0xa0>)
    47fe:	4d14      	ldr	r5, [pc, #80]	; (4850 <CAN0_Handler+0xa8>)
    4800:	9b00      	ldr	r3, [sp, #0]
    4802:	18e3      	adds	r3, r4, r3
    4804:	7a18      	ldrb	r0, [r3, #8]
    4806:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4808:	9b00      	ldr	r3, [sp, #0]
    480a:	3301      	adds	r3, #1
    480c:	9300      	str	r3, [sp, #0]
    480e:	6863      	ldr	r3, [r4, #4]
    4810:	031b      	lsls	r3, r3, #12
    4812:	0f1b      	lsrs	r3, r3, #28
    4814:	9a00      	ldr	r2, [sp, #0]
    4816:	4293      	cmp	r3, r2
    4818:	d8f2      	bhi.n	4800 <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    481a:	9b01      	ldr	r3, [sp, #4]
    481c:	011b      	lsls	r3, r3, #4
    481e:	d402      	bmi.n	4826 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4820:	9b01      	ldr	r3, [sp, #4]
    4822:	00db      	lsls	r3, r3, #3
    4824:	d509      	bpl.n	483a <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4826:	4b06      	ldr	r3, [pc, #24]	; (4840 <CAN0_Handler+0x98>)
    4828:	681b      	ldr	r3, [r3, #0]
    482a:	22c0      	movs	r2, #192	; 0xc0
    482c:	0552      	lsls	r2, r2, #21
    482e:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4830:	2280      	movs	r2, #128	; 0x80
    4832:	0512      	lsls	r2, r2, #20
    4834:	2382      	movs	r3, #130	; 0x82
    4836:	05db      	lsls	r3, r3, #23
    4838:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    483a:	b003      	add	sp, #12
    483c:	bd30      	pop	{r4, r5, pc}
    483e:	46c0      	nop			; (mov r8, r8)
    4840:	20000100 	.word	0x20000100
    4844:	2000020c 	.word	0x2000020c
    4848:	2000002c 	.word	0x2000002c
    484c:	00007055 	.word	0x00007055
    4850:	00004789 	.word	0x00004789

00004854 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    4854:	b5f0      	push	{r4, r5, r6, r7, lr}
    4856:	4657      	mov	r7, sl
    4858:	464e      	mov	r6, r9
    485a:	4645      	mov	r5, r8
    485c:	b4e0      	push	{r5, r6, r7}
    485e:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4860:	2900      	cmp	r1, #0
    4862:	d104      	bne.n	486e <read_bytes+0x1a>
    4864:	e01e      	b.n	48a4 <read_bytes+0x50>
    4866:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    4868:	2c00      	cmp	r4, #0
    486a:	d109      	bne.n	4880 <read_bytes+0x2c>
    486c:	e01a      	b.n	48a4 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    486e:	4c10      	ldr	r4, [pc, #64]	; (48b0 <read_bytes+0x5c>)
    4870:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4872:	4f10      	ldr	r7, [pc, #64]	; (48b4 <read_bytes+0x60>)
    4874:	4e10      	ldr	r6, [pc, #64]	; (48b8 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4876:	003a      	movs	r2, r7
    4878:	4810      	ldr	r0, [pc, #64]	; (48bc <read_bytes+0x68>)
    487a:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    487c:	20ff      	movs	r0, #255	; 0xff
    487e:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4880:	6838      	ldr	r0, [r7, #0]
    4882:	6835      	ldr	r5, [r6, #0]
    4884:	42a8      	cmp	r0, r5
    4886:	d00b      	beq.n	48a0 <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4888:	6815      	ldr	r5, [r2, #0]
    488a:	1c68      	adds	r0, r5, #1
    488c:	6010      	str	r0, [r2, #0]
    488e:	4640      	mov	r0, r8
    4890:	5d45      	ldrb	r5, [r0, r5]
    4892:	4650      	mov	r0, sl
    4894:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    4896:	6815      	ldr	r5, [r2, #0]
    4898:	4660      	mov	r0, ip
    489a:	4005      	ands	r5, r0
    489c:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    489e:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    48a0:	428b      	cmp	r3, r1
    48a2:	d1e0      	bne.n	4866 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    48a4:	bc1c      	pop	{r2, r3, r4}
    48a6:	4690      	mov	r8, r2
    48a8:	4699      	mov	r9, r3
    48aa:	46a2      	mov	sl, r4
    48ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48ae:	46c0      	nop			; (mov r8, r8)
    48b0:	0000270f 	.word	0x0000270f
    48b4:	2000003c 	.word	0x2000003c
    48b8:	20000104 	.word	0x20000104
    48bc:	20000108 	.word	0x20000108

000048c0 <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    48c0:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    48c2:	3901      	subs	r1, #1
    48c4:	2900      	cmp	r1, #0
    48c6:	dd09      	ble.n	48dc <check_sum+0x1c>
    48c8:	2200      	movs	r2, #0
    48ca:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    48cc:	5cc4      	ldrb	r4, [r0, r3]
    48ce:	1912      	adds	r2, r2, r4
    48d0:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    48d2:	3301      	adds	r3, #1
    48d4:	b2db      	uxtb	r3, r3
    48d6:	428b      	cmp	r3, r1
    48d8:	dbf8      	blt.n	48cc <check_sum+0xc>
    48da:	e000      	b.n	48de <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    48dc:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    48de:	4250      	negs	r0, r2
    48e0:	b2c0      	uxtb	r0, r0
}
    48e2:	bd10      	pop	{r4, pc}

000048e4 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    48e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    48e6:	4657      	mov	r7, sl
    48e8:	464e      	mov	r6, r9
    48ea:	4645      	mov	r5, r8
    48ec:	b4e0      	push	{r5, r6, r7}
    48ee:	0007      	movs	r7, r0
    48f0:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    48f2:	1e4e      	subs	r6, r1, #1
    48f4:	10f6      	asrs	r6, r6, #3
    48f6:	3601      	adds	r6, #1
    48f8:	2e00      	cmp	r6, #0
    48fa:	dd1d      	ble.n	4938 <send_message+0x54>
    48fc:	2100      	movs	r1, #0
    48fe:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4900:	4b10      	ldr	r3, [pc, #64]	; (4944 <send_message+0x60>)
    4902:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4904:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    4906:	4b10      	ldr	r3, [pc, #64]	; (4948 <send_message+0x64>)
    4908:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    490a:	2d08      	cmp	r5, #8
    490c:	d907      	bls.n	491e <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    490e:	00c9      	lsls	r1, r1, #3
    4910:	1879      	adds	r1, r7, r1
    4912:	2208      	movs	r2, #8
    4914:	2001      	movs	r0, #1
    4916:	47c8      	blx	r9
			length = length - 8;
    4918:	3d08      	subs	r5, #8
    491a:	b2ed      	uxtb	r5, r5
    491c:	e004      	b.n	4928 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    491e:	00c9      	lsls	r1, r1, #3
    4920:	1879      	adds	r1, r7, r1
    4922:	002a      	movs	r2, r5
    4924:	2001      	movs	r0, #1
    4926:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    4928:	20fa      	movs	r0, #250	; 0xfa
    492a:	0040      	lsls	r0, r0, #1
    492c:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    492e:	3401      	adds	r4, #1
    4930:	b2e4      	uxtb	r4, r4
    4932:	1e21      	subs	r1, r4, #0
    4934:	42b1      	cmp	r1, r6
    4936:	dbe8      	blt.n	490a <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    4938:	bc1c      	pop	{r2, r3, r4}
    493a:	4690      	mov	r8, r2
    493c:	4699      	mov	r9, r3
    493e:	46a2      	mov	sl, r4
    4940:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4942:	46c0      	nop			; (mov r8, r8)
    4944:	00004709 	.word	0x00004709
    4948:	00006735 	.word	0x00006735

0000494c <address_answer>:
		}
	}
}

void address_answer(void)
{
    494c:	b510      	push	{r4, lr}
    494e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4950:	ac01      	add	r4, sp, #4
    4952:	2355      	movs	r3, #85	; 0x55
    4954:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4956:	4b0b      	ldr	r3, [pc, #44]	; (4984 <address_answer+0x38>)
    4958:	781b      	ldrb	r3, [r3, #0]
    495a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    495c:	4a0a      	ldr	r2, [pc, #40]	; (4988 <address_answer+0x3c>)
    495e:	7812      	ldrb	r2, [r2, #0]
    4960:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    4962:	2201      	movs	r2, #1
    4964:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    4966:	3257      	adds	r2, #87	; 0x57
    4968:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    496a:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    496c:	2104      	movs	r1, #4
    496e:	466b      	mov	r3, sp
    4970:	1dd8      	adds	r0, r3, #7
    4972:	4b06      	ldr	r3, [pc, #24]	; (498c <address_answer+0x40>)
    4974:	4798      	blx	r3
    4976:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    4978:	2107      	movs	r1, #7
    497a:	0020      	movs	r0, r4
    497c:	4b04      	ldr	r3, [pc, #16]	; (4990 <address_answer+0x44>)
    497e:	4798      	blx	r3
}
    4980:	b004      	add	sp, #16
    4982:	bd10      	pop	{r4, pc}
    4984:	20000e8d 	.word	0x20000e8d
    4988:	20000eec 	.word	0x20000eec
    498c:	000048c1 	.word	0x000048c1
    4990:	000048e5 	.word	0x000048e5

00004994 <profile_answer>:

void profile_answer(void)
{
    4994:	b570      	push	{r4, r5, r6, lr}
	profile_data[0] = 0x55;
    4996:	4c5b      	ldr	r4, [pc, #364]	; (4b04 <profile_answer+0x170>)
    4998:	2155      	movs	r1, #85	; 0x55
    499a:	7021      	strb	r1, [r4, #0]
	profile_data[1] = ID_address;
    499c:	4b5a      	ldr	r3, [pc, #360]	; (4b08 <profile_answer+0x174>)
    499e:	781b      	ldrb	r3, [r3, #0]
    49a0:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    49a2:	4b5a      	ldr	r3, [pc, #360]	; (4b0c <profile_answer+0x178>)
    49a4:	781b      	ldrb	r3, [r3, #0]
    49a6:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    49a8:	225a      	movs	r2, #90	; 0x5a
    49aa:	70e2      	strb	r2, [r4, #3]
	profile_data[4] = 0xd6;
    49ac:	23d6      	movs	r3, #214	; 0xd6
    49ae:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //数据开始
    49b0:	3bc9      	subs	r3, #201	; 0xc9
    49b2:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    49b4:	3b0c      	subs	r3, #12
    49b6:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6300&0Xff;    //额定容量
    49b8:	339b      	adds	r3, #155	; 0x9b
    49ba:	71e3      	strb	r3, [r4, #7]
	profile_data[8] = 6300>>8;
    49bc:	3b84      	subs	r3, #132	; 0x84
    49be:	7223      	strb	r3, [r4, #8]
	profile_data[9] = 4800&0xff;    // 公称电压
    49c0:	33a8      	adds	r3, #168	; 0xa8
    49c2:	7263      	strb	r3, [r4, #9]
	profile_data[10] = 4800>>8;
    49c4:	3bae      	subs	r3, #174	; 0xae
    49c6:	72a3      	strb	r3, [r4, #10]
	profile_data[11] = 45;    //充电最高温度
    49c8:	202d      	movs	r0, #45	; 0x2d
    49ca:	72e0      	strb	r0, [r4, #11]
	profile_data[12] = -10;    //充电最低温度
    49cc:	33e4      	adds	r3, #228	; 0xe4
    49ce:	7323      	strb	r3, [r4, #12]
	
	profile_data[13] = 0;    //制造公司名
    49d0:	2300      	movs	r3, #0
    49d2:	7363      	strb	r3, [r4, #13]
	profile_data[14] = 0;
    49d4:	73a3      	strb	r3, [r4, #14]
	profile_data[15] = 0;
    49d6:	73e3      	strb	r3, [r4, #15]
	profile_data[16] = 0;
    49d8:	7423      	strb	r3, [r4, #16]
	profile_data[17] = 0;
    49da:	7463      	strb	r3, [r4, #17]
	profile_data[18] = 0;
    49dc:	74a3      	strb	r3, [r4, #18]
	profile_data[19] = 0;
    49de:	74e3      	strb	r3, [r4, #19]
	profile_data[20] = 0;
    49e0:	7523      	strb	r3, [r4, #20]
	
	profile_data[21] = 0;    //模组名
    49e2:	7563      	strb	r3, [r4, #21]
	profile_data[22] = 0;
    49e4:	75a3      	strb	r3, [r4, #22]
	profile_data[23] = 0;
    49e6:	75e3      	strb	r3, [r4, #23]
	profile_data[24] = 0;
    49e8:	7623      	strb	r3, [r4, #24]
	profile_data[25] = 0;
    49ea:	7663      	strb	r3, [r4, #25]
	profile_data[26] = 0;
    49ec:	76a3      	strb	r3, [r4, #26]
	profile_data[27] = 0;
    49ee:	76e3      	strb	r3, [r4, #27]
	profile_data[28] = 0;	
    49f0:	7723      	strb	r3, [r4, #28]
	
	profile_data[29] = 0;    //制造日
    49f2:	7763      	strb	r3, [r4, #29]
	profile_data[30] = 0;
    49f4:	77a3      	strb	r3, [r4, #30]
	
	profile_data[31] = 0;    //制造S/N
    49f6:	77e3      	strb	r3, [r4, #31]
	profile_data[32] = 0;
    49f8:	2520      	movs	r5, #32
    49fa:	5563      	strb	r3, [r4, r5]
	
	profile_data[33] = 0;    //通信协议
    49fc:	3501      	adds	r5, #1
    49fe:	5563      	strb	r3, [r4, r5]
	profile_data[34] = 0;    //F/W version
    4a00:	3501      	adds	r5, #1
    4a02:	5563      	strb	r3, [r4, r5]
	profile_data[35] = 0;    //数据 version
    4a04:	3501      	adds	r5, #1
    4a06:	5563      	strb	r3, [r4, r5]
	profile_data[36] = 0;    //保护板version
    4a08:	3501      	adds	r5, #1
    4a0a:	5563      	strb	r3, [r4, r5]
	
	profile_data[37] = 0;    //满充电解除SOC
    4a0c:	3501      	adds	r5, #1
    4a0e:	5563      	strb	r3, [r4, r5]
	profile_data[38] = 0;	
    4a10:	3501      	adds	r5, #1
    4a12:	5563      	strb	r3, [r4, r5]
	
	profile_data[39] = 0;    //充电完成解除SOC
    4a14:	3501      	adds	r5, #1
    4a16:	5563      	strb	r3, [r4, r5]
	profile_data[40] = 0;
    4a18:	3501      	adds	r5, #1
    4a1a:	5563      	strb	r3, [r4, r5]
		
	profile_data[41] = 0;    //CV控制开始电芯电压1
    4a1c:	3501      	adds	r5, #1
    4a1e:	5563      	strb	r3, [r4, r5]
	profile_data[42] = 0;
    4a20:	3501      	adds	r5, #1
    4a22:	5563      	strb	r3, [r4, r5]
		
	profile_data[43] = 0;    //CV控制开始电芯电压2
    4a24:	3501      	adds	r5, #1
    4a26:	5563      	strb	r3, [r4, r5]
	profile_data[44] = 0;		
    4a28:	3501      	adds	r5, #1
    4a2a:	5563      	strb	r3, [r4, r5]

	profile_data[45] = 0;    //CV控制开始电芯电压3
    4a2c:	5423      	strb	r3, [r4, r0]
	profile_data[46] = 0;
    4a2e:	3001      	adds	r0, #1
    4a30:	5423      	strb	r3, [r4, r0]

	profile_data[47] = 0;    //CV控制开始电芯电压4
    4a32:	3001      	adds	r0, #1
    4a34:	5423      	strb	r3, [r4, r0]
	profile_data[48] = 0;
    4a36:	3001      	adds	r0, #1
    4a38:	5423      	strb	r3, [r4, r0]

	profile_data[49] = 0;    //放电中止电压
    4a3a:	3001      	adds	r0, #1
    4a3c:	5423      	strb	r3, [r4, r0]
	profile_data[50] = 0;
    4a3e:	3001      	adds	r0, #1
    4a40:	5423      	strb	r3, [r4, r0]
	
	profile_data[51] = 0;    //过充电保护电压1
    4a42:	3001      	adds	r0, #1
    4a44:	5423      	strb	r3, [r4, r0]
	profile_data[52] = 0;
    4a46:	3001      	adds	r0, #1
    4a48:	5423      	strb	r3, [r4, r0]
	
	profile_data[53] = 0;    //过放电保护电压1
    4a4a:	3001      	adds	r0, #1
    4a4c:	5423      	strb	r3, [r4, r0]
	profile_data[54] = 0;
    4a4e:	3001      	adds	r0, #1
    4a50:	5423      	strb	r3, [r4, r0]

	profile_data[55] = 0;    //过充电保护电压2
    4a52:	3001      	adds	r0, #1
    4a54:	5423      	strb	r3, [r4, r0]
	profile_data[56] = 0;
    4a56:	3001      	adds	r0, #1
    4a58:	5423      	strb	r3, [r4, r0]
	
	profile_data[57] = 0;    //过放电保护电压2
    4a5a:	3001      	adds	r0, #1
    4a5c:	5423      	strb	r3, [r4, r0]
	profile_data[58] = 0;	
    4a5e:	3001      	adds	r0, #1
    4a60:	5423      	strb	r3, [r4, r0]
	
	profile_data[59] = 0;    //最大充电电流限制值
    4a62:	3001      	adds	r0, #1
    4a64:	5423      	strb	r3, [r4, r0]
	profile_data[60] = 0;	
    4a66:	3001      	adds	r0, #1
    4a68:	5423      	strb	r3, [r4, r0]
	
	profile_data[61] = 0;    //最大放电电流限制值
    4a6a:	3001      	adds	r0, #1
    4a6c:	5423      	strb	r3, [r4, r0]
	profile_data[62] = 0;	
    4a6e:	3001      	adds	r0, #1
    4a70:	5423      	strb	r3, [r4, r0]
	
	profile_data[63] = 0;    //充电过电流
    4a72:	3001      	adds	r0, #1
    4a74:	5423      	strb	r3, [r4, r0]
	profile_data[64] = 0;
    4a76:	3001      	adds	r0, #1
    4a78:	5423      	strb	r3, [r4, r0]
	
	profile_data[65] = 0;    //充电放电流
    4a7a:	3001      	adds	r0, #1
    4a7c:	5423      	strb	r3, [r4, r0]
	profile_data[66] = 0;
    4a7e:	3001      	adds	r0, #1
    4a80:	5423      	strb	r3, [r4, r0]
	
	profile_data[67] = 0;    //过温升保护温度
    4a82:	3001      	adds	r0, #1
    4a84:	5423      	strb	r3, [r4, r0]
	profile_data[68] = 0;	 //均衡控制开始电压差
    4a86:	3001      	adds	r0, #1
    4a88:	5423      	strb	r3, [r4, r0]
	profile_data[69] = 0;    //均衡控制开始电压差
    4a8a:	3001      	adds	r0, #1
    4a8c:	5423      	strb	r3, [r4, r0]
	profile_data[70] = 0;    //满充电容量测定终止SOC
    4a8e:	3001      	adds	r0, #1
    4a90:	5423      	strb	r3, [r4, r0]
	
	profile_data[71] = 0;    //1C 充放电电流
    4a92:	3001      	adds	r0, #1
    4a94:	5423      	strb	r3, [r4, r0]
	profile_data[72] = 0;
    4a96:	3001      	adds	r0, #1
    4a98:	5423      	strb	r3, [r4, r0]
	
	profile_data[73] = 0;    //最大充电倍率设定1
    4a9a:	3001      	adds	r0, #1
    4a9c:	5423      	strb	r3, [r4, r0]
	profile_data[74] = 0;
    4a9e:	3001      	adds	r0, #1
    4aa0:	5423      	strb	r3, [r4, r0]

	profile_data[75] = 0;    //最大充电倍率设定2
    4aa2:	3001      	adds	r0, #1
    4aa4:	5423      	strb	r3, [r4, r0]
	profile_data[76] = 0;
    4aa6:	3001      	adds	r0, #1
    4aa8:	5423      	strb	r3, [r4, r0]
	
	profile_data[77] = 0;    //最大充电倍率设定3
    4aaa:	3001      	adds	r0, #1
    4aac:	5423      	strb	r3, [r4, r0]
	profile_data[78] = 0;
    4aae:	3001      	adds	r0, #1
    4ab0:	5423      	strb	r3, [r4, r0]
	
	profile_data[79] = 0;    //最大充电倍率设定4
    4ab2:	3001      	adds	r0, #1
    4ab4:	5423      	strb	r3, [r4, r0]
	profile_data[80] = 0;
    4ab6:	3001      	adds	r0, #1
    4ab8:	5423      	strb	r3, [r4, r0]
	
	profile_data[81] = 0;    //最大放电倍率设定1
    4aba:	3001      	adds	r0, #1
    4abc:	5423      	strb	r3, [r4, r0]
	profile_data[82] = 0;
    4abe:	3001      	adds	r0, #1
    4ac0:	5423      	strb	r3, [r4, r0]

	profile_data[83] = 0;    //最大放电倍率设定2
    4ac2:	3001      	adds	r0, #1
    4ac4:	5423      	strb	r3, [r4, r0]
	profile_data[84] = 0;
    4ac6:	3001      	adds	r0, #1
    4ac8:	5423      	strb	r3, [r4, r0]
	
	profile_data[85] = 0;    //最大放电倍率设定3
    4aca:	5463      	strb	r3, [r4, r1]
	profile_data[86] = 0;
    4acc:	3101      	adds	r1, #1
    4ace:	5463      	strb	r3, [r4, r1]
	
	profile_data[87] = 0;    //最大放电倍率设定4
    4ad0:	3101      	adds	r1, #1
    4ad2:	5463      	strb	r3, [r4, r1]
	profile_data[88] = 0;
    4ad4:	3101      	adds	r1, #1
    4ad6:	5463      	strb	r3, [r4, r1]
	
	profile_data[89] = 0;    //DOD设定1
    4ad8:	3101      	adds	r1, #1
    4ada:	5463      	strb	r3, [r4, r1]
	profile_data[90] = 0;    //DOD设定2
    4adc:	54a3      	strb	r3, [r4, r2]
	profile_data[91] = 0;    //DOD设定3
    4ade:	3201      	adds	r2, #1
    4ae0:	54a3      	strb	r3, [r4, r2]
	profile_data[92] = 0;    //DOD设定4
    4ae2:	3201      	adds	r2, #1
    4ae4:	54a3      	strb	r3, [r4, r2]
	
	profile_data[93] = 0;    //电芯的lot rank
    4ae6:	3201      	adds	r2, #1
    4ae8:	54a3      	strb	r3, [r4, r2]
	profile_data[94] = 0;
    4aea:	3201      	adds	r2, #1
    4aec:	54a3      	strb	r3, [r4, r2]
	
	profile_data[95] = check_sum(profile_data+3,93);
    4aee:	1ce0      	adds	r0, r4, #3
    4af0:	3104      	adds	r1, #4
    4af2:	4b07      	ldr	r3, [pc, #28]	; (4b10 <profile_answer+0x17c>)
    4af4:	4798      	blx	r3
    4af6:	235f      	movs	r3, #95	; 0x5f
    4af8:	54e0      	strb	r0, [r4, r3]
	send_message(profile_data,96);
    4afa:	2160      	movs	r1, #96	; 0x60
    4afc:	0020      	movs	r0, r4
    4afe:	4b05      	ldr	r3, [pc, #20]	; (4b14 <profile_answer+0x180>)
    4b00:	4798      	blx	r3
}
    4b02:	bd70      	pop	{r4, r5, r6, pc}
    4b04:	20000040 	.word	0x20000040
    4b08:	20000e8d 	.word	0x20000e8d
    4b0c:	20000eec 	.word	0x20000eec
    4b10:	000048c1 	.word	0x000048c1
    4b14:	000048e5 	.word	0x000048e5

00004b18 <battery_answer>:

void battery_answer(void)
{
    4b18:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    4b1a:	2137      	movs	r1, #55	; 0x37
    4b1c:	4801      	ldr	r0, [pc, #4]	; (4b24 <battery_answer+0xc>)
    4b1e:	4b02      	ldr	r3, [pc, #8]	; (4b28 <battery_answer+0x10>)
    4b20:	4798      	blx	r3
}
    4b22:	bd10      	pop	{r4, pc}
    4b24:	200000c0 	.word	0x200000c0
    4b28:	000048e5 	.word	0x000048e5

00004b2c <latch_answer>:

void latch_answer(void)
{
    4b2c:	b510      	push	{r4, lr}
    4b2e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4b30:	ac01      	add	r4, sp, #4
    4b32:	2355      	movs	r3, #85	; 0x55
    4b34:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4b36:	4b0c      	ldr	r3, [pc, #48]	; (4b68 <latch_answer+0x3c>)
    4b38:	781b      	ldrb	r3, [r3, #0]
    4b3a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    4b3c:	4b0b      	ldr	r3, [pc, #44]	; (4b6c <latch_answer+0x40>)
    4b3e:	781b      	ldrb	r3, [r3, #0]
    4b40:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x01;
    4b42:	2301      	movs	r3, #1
    4b44:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x58;
    4b46:	3357      	adds	r3, #87	; 0x57
    4b48:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = Latch_id;    // 数据开始
    4b4a:	4b09      	ldr	r3, [pc, #36]	; (4b70 <latch_answer+0x44>)
    4b4c:	781b      	ldrb	r3, [r3, #0]
    4b4e:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    4b50:	2104      	movs	r1, #4
    4b52:	466b      	mov	r3, sp
    4b54:	1dd8      	adds	r0, r3, #7
    4b56:	4b07      	ldr	r3, [pc, #28]	; (4b74 <latch_answer+0x48>)
    4b58:	4798      	blx	r3
    4b5a:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    4b5c:	2107      	movs	r1, #7
    4b5e:	0020      	movs	r0, r4
    4b60:	4b05      	ldr	r3, [pc, #20]	; (4b78 <latch_answer+0x4c>)
    4b62:	4798      	blx	r3
}
    4b64:	b004      	add	sp, #16
    4b66:	bd10      	pop	{r4, pc}
    4b68:	20000e8d 	.word	0x20000e8d
    4b6c:	20000eec 	.word	0x20000eec
    4b70:	20000e94 	.word	0x20000e94
    4b74:	000048c1 	.word	0x000048c1
    4b78:	000048e5 	.word	0x000048e5

00004b7c <battery_load>:
{
	
}

void battery_load(void)
{
    4b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b7e:	4647      	mov	r7, r8
    4b80:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	uint32_t DCH_CHG_temp = 0;
	
	battery_data[0] = 0x55;
    4b82:	4c61      	ldr	r4, [pc, #388]	; (4d08 <battery_load+0x18c>)
    4b84:	2355      	movs	r3, #85	; 0x55
    4b86:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    4b88:	4b60      	ldr	r3, [pc, #384]	; (4d0c <battery_load+0x190>)
    4b8a:	781b      	ldrb	r3, [r3, #0]
    4b8c:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    4b8e:	4b60      	ldr	r3, [pc, #384]	; (4d10 <battery_load+0x194>)
    4b90:	781b      	ldrb	r3, [r3, #0]
    4b92:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    4b94:	2631      	movs	r6, #49	; 0x31
    4b96:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    4b98:	23d5      	movs	r3, #213	; 0xd5
    4b9a:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    4b9c:	4b5d      	ldr	r3, [pc, #372]	; (4d14 <battery_load+0x198>)
    4b9e:	781b      	ldrb	r3, [r3, #0]
    4ba0:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    4ba2:	4b5d      	ldr	r3, [pc, #372]	; (4d18 <battery_load+0x19c>)
    4ba4:	881a      	ldrh	r2, [r3, #0]
    4ba6:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    4ba8:	881a      	ldrh	r2, [r3, #0]
    4baa:	0a12      	lsrs	r2, r2, #8
    4bac:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    4bae:	685a      	ldr	r2, [r3, #4]
    4bb0:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    4bb2:	685a      	ldr	r2, [r3, #4]
    4bb4:	1212      	asrs	r2, r2, #8
    4bb6:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    4bb8:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    4bba:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    4bbc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    4bbe:	0a1b      	lsrs	r3, r3, #8
    4bc0:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    4bc2:	4b56      	ldr	r3, [pc, #344]	; (4d1c <battery_load+0x1a0>)
    4bc4:	2200      	movs	r2, #0
    4bc6:	5e9a      	ldrsh	r2, [r3, r2]
    4bc8:	23e1      	movs	r3, #225	; 0xe1
    4bca:	00db      	lsls	r3, r3, #3
    4bcc:	435a      	muls	r2, r3
    4bce:	17d3      	asrs	r3, r2, #31
    4bd0:	045b      	lsls	r3, r3, #17
    4bd2:	0c5b      	lsrs	r3, r3, #17
    4bd4:	189b      	adds	r3, r3, r2
    4bd6:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    4bd8:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    4bda:	121b      	asrs	r3, r3, #8
    4bdc:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    4bde:	4b50      	ldr	r3, [pc, #320]	; (4d20 <battery_load+0x1a4>)
    4be0:	2000      	movs	r0, #0
    4be2:	5618      	ldrsb	r0, [r3, r0]
    4be4:	4b4f      	ldr	r3, [pc, #316]	; (4d24 <battery_load+0x1a8>)
    4be6:	781b      	ldrb	r3, [r3, #0]
    4be8:	b25b      	sxtb	r3, r3
    4bea:	18c0      	adds	r0, r0, r3
    4bec:	4b4e      	ldr	r3, [pc, #312]	; (4d28 <battery_load+0x1ac>)
    4bee:	781b      	ldrb	r3, [r3, #0]
    4bf0:	b25b      	sxtb	r3, r3
    4bf2:	18c0      	adds	r0, r0, r3
    4bf4:	4f4d      	ldr	r7, [pc, #308]	; (4d2c <battery_load+0x1b0>)
    4bf6:	2103      	movs	r1, #3
    4bf8:	47b8      	blx	r7
    4bfa:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    4bfc:	4b4c      	ldr	r3, [pc, #304]	; (4d30 <battery_load+0x1b4>)
    4bfe:	781b      	ldrb	r3, [r3, #0]
    4c00:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    4c02:	4b4c      	ldr	r3, [pc, #304]	; (4d34 <battery_load+0x1b8>)
    4c04:	781b      	ldrb	r3, [r3, #0]
    4c06:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    4c08:	2500      	movs	r5, #0
    4c0a:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    4c0c:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    4c0e:	4b4a      	ldr	r3, [pc, #296]	; (4d38 <battery_load+0x1bc>)
    4c10:	8818      	ldrh	r0, [r3, #0]
    4c12:	4b4a      	ldr	r3, [pc, #296]	; (4d3c <battery_load+0x1c0>)
    4c14:	4358      	muls	r0, r3
    4c16:	494a      	ldr	r1, [pc, #296]	; (4d40 <battery_load+0x1c4>)
    4c18:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    4c1a:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    4c1c:	0a00      	lsrs	r0, r0, #8
    4c1e:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    4c20:	4b48      	ldr	r3, [pc, #288]	; (4d44 <battery_load+0x1c8>)
    4c22:	8818      	ldrh	r0, [r3, #0]
    4c24:	2332      	movs	r3, #50	; 0x32
    4c26:	33ff      	adds	r3, #255	; 0xff
    4c28:	4698      	mov	r8, r3
    4c2a:	4358      	muls	r0, r3
    4c2c:	4944      	ldr	r1, [pc, #272]	; (4d40 <battery_load+0x1c4>)
    4c2e:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    4c30:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    4c32:	0a00      	lsrs	r0, r0, #8
    4c34:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    4c36:	4b44      	ldr	r3, [pc, #272]	; (4d48 <battery_load+0x1cc>)
    4c38:	8818      	ldrh	r0, [r3, #0]
    4c3a:	4643      	mov	r3, r8
    4c3c:	4358      	muls	r0, r3
    4c3e:	4940      	ldr	r1, [pc, #256]	; (4d40 <battery_load+0x1c4>)
    4c40:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    4c42:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    4c44:	0a00      	lsrs	r0, r0, #8
    4c46:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    4c48:	4b40      	ldr	r3, [pc, #256]	; (4d4c <battery_load+0x1d0>)
    4c4a:	8818      	ldrh	r0, [r3, #0]
    4c4c:	4643      	mov	r3, r8
    4c4e:	4358      	muls	r0, r3
    4c50:	493b      	ldr	r1, [pc, #236]	; (4d40 <battery_load+0x1c4>)
    4c52:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    4c54:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    4c56:	0a00      	lsrs	r0, r0, #8
    4c58:	76a0      	strb	r0, [r4, #26]
	
	DCH_CHG_temp = DCH_Val/1000;
    4c5a:	4b3d      	ldr	r3, [pc, #244]	; (4d50 <battery_load+0x1d4>)
    4c5c:	6818      	ldr	r0, [r3, #0]
    4c5e:	4f3d      	ldr	r7, [pc, #244]	; (4d54 <battery_load+0x1d8>)
    4c60:	21fa      	movs	r1, #250	; 0xfa
    4c62:	0089      	lsls	r1, r1, #2
    4c64:	47b8      	blx	r7
	battery_data[27] = DCH_CHG_temp;    //累积放电量
    4c66:	76e0      	strb	r0, [r4, #27]
	battery_data[28] = DCH_CHG_temp>>8;
    4c68:	0a03      	lsrs	r3, r0, #8
    4c6a:	7723      	strb	r3, [r4, #28]
	battery_data[29] = DCH_CHG_temp>>16;
    4c6c:	0c03      	lsrs	r3, r0, #16
    4c6e:	7763      	strb	r3, [r4, #29]
	battery_data[30] = DCH_CHG_temp>>24;
    4c70:	0e00      	lsrs	r0, r0, #24
    4c72:	77a0      	strb	r0, [r4, #30]
	
	DCH_CHG_temp = CHG_Val/1000;
    4c74:	4b38      	ldr	r3, [pc, #224]	; (4d58 <battery_load+0x1dc>)
    4c76:	6818      	ldr	r0, [r3, #0]
    4c78:	21fa      	movs	r1, #250	; 0xfa
    4c7a:	0089      	lsls	r1, r1, #2
    4c7c:	47b8      	blx	r7
	battery_data[31] = DCH_CHG_temp;    //累积充电量
    4c7e:	77e0      	strb	r0, [r4, #31]
	battery_data[32] = DCH_CHG_temp>>8;
    4c80:	0a02      	lsrs	r2, r0, #8
    4c82:	2320      	movs	r3, #32
    4c84:	54e2      	strb	r2, [r4, r3]
	battery_data[33] = DCH_CHG_temp>>16;
    4c86:	0c02      	lsrs	r2, r0, #16
    4c88:	3301      	adds	r3, #1
    4c8a:	54e2      	strb	r2, [r4, r3]
	battery_data[34] = DCH_CHG_temp>>24;	
    4c8c:	0e00      	lsrs	r0, r0, #24
    4c8e:	3301      	adds	r3, #1
    4c90:	54e0      	strb	r0, [r4, r3]
	
	battery_data[35] = Time_Val;    //累积利用时间
    4c92:	4b32      	ldr	r3, [pc, #200]	; (4d5c <battery_load+0x1e0>)
    4c94:	681b      	ldr	r3, [r3, #0]
    4c96:	2223      	movs	r2, #35	; 0x23
    4c98:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    4c9a:	0a19      	lsrs	r1, r3, #8
    4c9c:	3201      	adds	r2, #1
    4c9e:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    4ca0:	0c19      	lsrs	r1, r3, #16
    4ca2:	3201      	adds	r2, #1
    4ca4:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    4ca6:	0e1b      	lsrs	r3, r3, #24
    4ca8:	3201      	adds	r2, #1
    4caa:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    4cac:	2327      	movs	r3, #39	; 0x27
    4cae:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    4cb0:	3301      	adds	r3, #1
    4cb2:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    4cb4:	3301      	adds	r3, #1
    4cb6:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    4cb8:	3301      	adds	r3, #1
    4cba:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    4cbc:	3301      	adds	r3, #1
    4cbe:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    4cc0:	3301      	adds	r3, #1
    4cc2:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    4cc4:	3301      	adds	r3, #1
    4cc6:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = (AbnormalState.VAL);    //异常 Flag
    4cc8:	4b25      	ldr	r3, [pc, #148]	; (4d60 <battery_load+0x1e4>)
    4cca:	681b      	ldr	r3, [r3, #0]
    4ccc:	3208      	adds	r2, #8
    4cce:	54a3      	strb	r3, [r4, r2]
	battery_data[47] = (AbnormalState.VAL)>>8;    //异常 Flag
    4cd0:	0a19      	lsrs	r1, r3, #8
    4cd2:	3201      	adds	r2, #1
    4cd4:	54a1      	strb	r1, [r4, r2]
	battery_data[48] = (AbnormalState.VAL)>>16;    //异常 Flag
    4cd6:	0c1b      	lsrs	r3, r3, #16
    4cd8:	3201      	adds	r2, #1
    4cda:	54a3      	strb	r3, [r4, r2]
	
	battery_data[49] = BatteryState.VAL;    //电池状态
    4cdc:	4b21      	ldr	r3, [pc, #132]	; (4d64 <battery_load+0x1e8>)
    4cde:	781b      	ldrb	r3, [r3, #0]
    4ce0:	55a3      	strb	r3, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    4ce2:	2332      	movs	r3, #50	; 0x32
    4ce4:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    4ce6:	3301      	adds	r3, #1
    4ce8:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    4cea:	3245      	adds	r2, #69	; 0x45
    4cec:	3301      	adds	r3, #1
    4cee:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    4cf0:	3a68      	subs	r2, #104	; 0x68
    4cf2:	3301      	adds	r3, #1
    4cf4:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    4cf6:	1ce0      	adds	r0, r4, #3
    4cf8:	2134      	movs	r1, #52	; 0x34
    4cfa:	4b1b      	ldr	r3, [pc, #108]	; (4d68 <battery_load+0x1ec>)
    4cfc:	4798      	blx	r3
    4cfe:	2336      	movs	r3, #54	; 0x36
    4d00:	54e0      	strb	r0, [r4, r3]
}
    4d02:	bc04      	pop	{r2}
    4d04:	4690      	mov	r8, r2
    4d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d08:	200000c0 	.word	0x200000c0
    4d0c:	20000e8d 	.word	0x20000e8d
    4d10:	20000eec 	.word	0x20000eec
    4d14:	20000e94 	.word	0x20000e94
    4d18:	20000e98 	.word	0x20000e98
    4d1c:	20000ef6 	.word	0x20000ef6
    4d20:	20000ec6 	.word	0x20000ec6
    4d24:	20000e8e 	.word	0x20000e8e
    4d28:	20000e8c 	.word	0x20000e8c
    4d2c:	000088a5 	.word	0x000088a5
    4d30:	20000dd4 	.word	0x20000dd4
    4d34:	20001060 	.word	0x20001060
    4d38:	20000ec4 	.word	0x20000ec4
    4d3c:	000017d8 	.word	0x000017d8
    4d40:	00002710 	.word	0x00002710
    4d44:	20000e90 	.word	0x20000e90
    4d48:	20000e92 	.word	0x20000e92
    4d4c:	20000ecc 	.word	0x20000ecc
    4d50:	20000ef0 	.word	0x20000ef0
    4d54:	00008791 	.word	0x00008791
    4d58:	20000ec8 	.word	0x20000ec8
    4d5c:	20000ee4 	.word	0x20000ee4
    4d60:	20000ed8 	.word	0x20000ed8
    4d64:	20001090 	.word	0x20001090
    4d68:	000048c1 	.word	0x000048c1

00004d6c <can_process>:
	}
}


void can_process(void)
{
    4d6c:	b570      	push	{r4, r5, r6, lr}
    4d6e:	b0c2      	sub	sp, #264	; 0x108
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
    4d70:	4b6a      	ldr	r3, [pc, #424]	; (4f1c <can_process+0x1b0>)
    4d72:	681a      	ldr	r2, [r3, #0]
    4d74:	4b6a      	ldr	r3, [pc, #424]	; (4f20 <can_process+0x1b4>)
    4d76:	681b      	ldr	r3, [r3, #0]
    4d78:	429a      	cmp	r2, r3
    4d7a:	d100      	bne.n	4d7e <can_process+0x12>
    4d7c:	e0cb      	b.n	4f16 <can_process+0x1aa>
	{
		broadcast = 0;
		CanTxBuffer[0] = 0x55;
    4d7e:	2255      	movs	r2, #85	; 0x55
    4d80:	4b68      	ldr	r3, [pc, #416]	; (4f24 <can_process+0x1b8>)
    4d82:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    4d84:	2101      	movs	r1, #1
    4d86:	466b      	mov	r3, sp
    4d88:	1dd8      	adds	r0, r3, #7
    4d8a:	4b67      	ldr	r3, [pc, #412]	; (4f28 <can_process+0x1bc>)
    4d8c:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    4d8e:	466b      	mov	r3, sp
    4d90:	3307      	adds	r3, #7
    4d92:	781b      	ldrb	r3, [r3, #0]
    4d94:	2b55      	cmp	r3, #85	; 0x55
    4d96:	d000      	beq.n	4d9a <can_process+0x2e>
    4d98:	e0bd      	b.n	4f16 <can_process+0x1aa>
		{
			read_bytes(&ch,1);
    4d9a:	2101      	movs	r1, #1
    4d9c:	466b      	mov	r3, sp
    4d9e:	1dd8      	adds	r0, r3, #7
    4da0:	4b61      	ldr	r3, [pc, #388]	; (4f28 <can_process+0x1bc>)
    4da2:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    4da4:	466b      	mov	r3, sp
    4da6:	79dc      	ldrb	r4, [r3, #7]
    4da8:	2c00      	cmp	r4, #0
    4daa:	d136      	bne.n	4e1a <can_process+0xae>
			{
				read_bytes(&ch,1);
    4dac:	2101      	movs	r1, #1
    4dae:	466b      	mov	r3, sp
    4db0:	1dd8      	adds	r0, r3, #7
    4db2:	4b5d      	ldr	r3, [pc, #372]	; (4f28 <can_process+0x1bc>)
    4db4:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    4db6:	466b      	mov	r3, sp
    4db8:	3307      	adds	r3, #7
    4dba:	781b      	ldrb	r3, [r3, #0]
    4dbc:	2b00      	cmp	r3, #0
    4dbe:	d000      	beq.n	4dc2 <can_process+0x56>
    4dc0:	e0a9      	b.n	4f16 <can_process+0x1aa>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    4dc2:	2101      	movs	r1, #1
    4dc4:	466b      	mov	r3, sp
    4dc6:	1dd8      	adds	r0, r3, #7
    4dc8:	4b57      	ldr	r3, [pc, #348]	; (4f28 <can_process+0x1bc>)
    4dca:	4798      	blx	r3
					if(ch == 0x00)
    4dcc:	466b      	mov	r3, sp
    4dce:	3307      	adds	r3, #7
    4dd0:	781b      	ldrb	r3, [r3, #0]
    4dd2:	2b00      	cmp	r3, #0
    4dd4:	d000      	beq.n	4dd8 <can_process+0x6c>
    4dd6:	e09e      	b.n	4f16 <can_process+0x1aa>
					{
						read_bytes(&ch,1); 
    4dd8:	2101      	movs	r1, #1
    4dda:	466b      	mov	r3, sp
    4ddc:	1dd8      	adds	r0, r3, #7
    4dde:	4b52      	ldr	r3, [pc, #328]	; (4f28 <can_process+0x1bc>)
    4de0:	4798      	blx	r3
						if(ch == 0x01)
    4de2:	466b      	mov	r3, sp
    4de4:	3307      	adds	r3, #7
    4de6:	781b      	ldrb	r3, [r3, #0]
    4de8:	2b01      	cmp	r3, #1
    4dea:	d000      	beq.n	4dee <can_process+0x82>
    4dec:	e093      	b.n	4f16 <can_process+0x1aa>
						{
							read_bytes(&ch,1); 
    4dee:	2101      	movs	r1, #1
    4df0:	466b      	mov	r3, sp
    4df2:	1dd8      	adds	r0, r3, #7
    4df4:	4b4c      	ldr	r3, [pc, #304]	; (4f28 <can_process+0x1bc>)
    4df6:	4798      	blx	r3
							if(ch == 0xff)
    4df8:	466b      	mov	r3, sp
    4dfa:	3307      	adds	r3, #7
    4dfc:	781b      	ldrb	r3, [r3, #0]
    4dfe:	2bff      	cmp	r3, #255	; 0xff
    4e00:	d000      	beq.n	4e04 <can_process+0x98>
    4e02:	e088      	b.n	4f16 <can_process+0x1aa>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    4e04:	4849      	ldr	r0, [pc, #292]	; (4f2c <can_process+0x1c0>)
    4e06:	4b4a      	ldr	r3, [pc, #296]	; (4f30 <can_process+0x1c4>)
    4e08:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    4e0a:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    4e0e:	4a49      	ldr	r2, [pc, #292]	; (4f34 <can_process+0x1c8>)
    4e10:	4b49      	ldr	r3, [pc, #292]	; (4f38 <can_process+0x1cc>)
    4e12:	60da      	str	r2, [r3, #12]
    4e14:	f3bf 8f4f 	dsb	sy
    4e18:	e7fe      	b.n	4e18 <can_process+0xac>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    4e1a:	4b48      	ldr	r3, [pc, #288]	; (4f3c <can_process+0x1d0>)
    4e1c:	781b      	ldrb	r3, [r3, #0]
    4e1e:	42a3      	cmp	r3, r4
    4e20:	d001      	beq.n	4e26 <can_process+0xba>
    4e22:	2cff      	cmp	r4, #255	; 0xff
    4e24:	d177      	bne.n	4f16 <can_process+0x1aa>
			{
				if (ch == 0xff)
				{
					broadcast = 1;
				}
				read_bytes(&Sequence_ID,1);   //取出定序ID
    4e26:	2101      	movs	r1, #1
    4e28:	4845      	ldr	r0, [pc, #276]	; (4f40 <can_process+0x1d4>)
    4e2a:	4d3f      	ldr	r5, [pc, #252]	; (4f28 <can_process+0x1bc>)
    4e2c:	47a8      	blx	r5
				read_bytes(buffer,1);   //第四个字节 数据长
    4e2e:	2101      	movs	r1, #1
    4e30:	a802      	add	r0, sp, #8
    4e32:	47a8      	blx	r5

				if(buffer[0] <= 9)
    4e34:	ab02      	add	r3, sp, #8
    4e36:	7819      	ldrb	r1, [r3, #0]
    4e38:	2909      	cmp	r1, #9
    4e3a:	d86c      	bhi.n	4f16 <can_process+0x1aa>
				{
					read_bytes(buffer+1,buffer[0]+2);
    4e3c:	3102      	adds	r1, #2
    4e3e:	2009      	movs	r0, #9
    4e40:	4468      	add	r0, sp
    4e42:	4b39      	ldr	r3, [pc, #228]	; (4f28 <can_process+0x1bc>)
    4e44:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    4e46:	ae02      	add	r6, sp, #8
    4e48:	7835      	ldrb	r5, [r6, #0]
    4e4a:	1ce9      	adds	r1, r5, #3
    4e4c:	b2c9      	uxtb	r1, r1
    4e4e:	0030      	movs	r0, r6
    4e50:	4b3c      	ldr	r3, [pc, #240]	; (4f44 <can_process+0x1d8>)
    4e52:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    4e54:	1975      	adds	r5, r6, r5
    4e56:	78ab      	ldrb	r3, [r5, #2]
    4e58:	4283      	cmp	r3, r0
    4e5a:	d15c      	bne.n	4f16 <can_process+0x1aa>
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
	{
		broadcast = 0;
    4e5c:	0023      	movs	r3, r4
    4e5e:	3bff      	subs	r3, #255	; 0xff
    4e60:	425a      	negs	r2, r3
    4e62:	4153      	adcs	r3, r2
    4e64:	b2da      	uxtb	r2, r3
				{
					read_bytes(buffer+1,buffer[0]+2);
					checksum = check_sum(buffer,buffer[0]+3);
					if ( checksum == (buffer[buffer[0]+2]) )
					{
						switch(buffer[1])
    4e66:	ab02      	add	r3, sp, #8
    4e68:	785b      	ldrb	r3, [r3, #1]
    4e6a:	2b58      	cmp	r3, #88	; 0x58
    4e6c:	d042      	beq.n	4ef4 <can_process+0x188>
    4e6e:	b2d9      	uxtb	r1, r3
    4e70:	2958      	cmp	r1, #88	; 0x58
    4e72:	d804      	bhi.n	4e7e <can_process+0x112>
    4e74:	2b38      	cmp	r3, #56	; 0x38
    4e76:	d04b      	beq.n	4f10 <can_process+0x1a4>
    4e78:	2b48      	cmp	r3, #72	; 0x48
    4e7a:	d034      	beq.n	4ee6 <can_process+0x17a>
    4e7c:	e04b      	b.n	4f16 <can_process+0x1aa>
    4e7e:	b2d9      	uxtb	r1, r3
    4e80:	29c6      	cmp	r1, #198	; 0xc6
    4e82:	d029      	beq.n	4ed8 <can_process+0x16c>
    4e84:	29ce      	cmp	r1, #206	; 0xce
    4e86:	d002      	beq.n	4e8e <can_process+0x122>
    4e88:	29c5      	cmp	r1, #197	; 0xc5
    4e8a:	d144      	bne.n	4f16 <can_process+0x1aa>
    4e8c:	e012      	b.n	4eb4 <can_process+0x148>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    4e8e:	4b2e      	ldr	r3, [pc, #184]	; (4f48 <can_process+0x1dc>)
    4e90:	781b      	ldrb	r3, [r3, #0]
    4e92:	2b00      	cmp	r3, #0
    4e94:	d13f      	bne.n	4f16 <can_process+0x1aa>
								{
									if (buffer[2] != 0x00 && buffer[2] != 0xff )
    4e96:	ab02      	add	r3, sp, #8
    4e98:	789a      	ldrb	r2, [r3, #2]
    4e9a:	1e53      	subs	r3, r2, #1
    4e9c:	b2db      	uxtb	r3, r3
    4e9e:	2bfd      	cmp	r3, #253	; 0xfd
    4ea0:	d839      	bhi.n	4f16 <can_process+0x1aa>
									{
										Latch_id = buffer[2];
    4ea2:	4b2a      	ldr	r3, [pc, #168]	; (4f4c <can_process+0x1e0>)
    4ea4:	701a      	strb	r2, [r3, #0]
										battery_load();
    4ea6:	4b2a      	ldr	r3, [pc, #168]	; (4f50 <can_process+0x1e4>)
    4ea8:	4798      	blx	r3
										if ( broadcast == 0)
    4eaa:	2cff      	cmp	r4, #255	; 0xff
    4eac:	d033      	beq.n	4f16 <can_process+0x1aa>
										{
											latch_answer();
    4eae:	4b29      	ldr	r3, [pc, #164]	; (4f54 <can_process+0x1e8>)
    4eb0:	4798      	blx	r3
    4eb2:	e030      	b.n	4f16 <can_process+0x1aa>
										}
									}
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0 && broadcast == 0)
    4eb4:	4b24      	ldr	r3, [pc, #144]	; (4f48 <can_process+0x1dc>)
    4eb6:	781b      	ldrb	r3, [r3, #0]
    4eb8:	4313      	orrs	r3, r2
    4eba:	d12c      	bne.n	4f16 <can_process+0x1aa>
								{
									if (Latch_id != buffer[2])
    4ebc:	ab02      	add	r3, sp, #8
    4ebe:	789a      	ldrb	r2, [r3, #2]
    4ec0:	4b22      	ldr	r3, [pc, #136]	; (4f4c <can_process+0x1e0>)
    4ec2:	781b      	ldrb	r3, [r3, #0]
    4ec4:	429a      	cmp	r2, r3
    4ec6:	d004      	beq.n	4ed2 <can_process+0x166>
									{
										Latch_id = 0xff;
    4ec8:	22ff      	movs	r2, #255	; 0xff
    4eca:	4b20      	ldr	r3, [pc, #128]	; (4f4c <can_process+0x1e0>)
    4ecc:	701a      	strb	r2, [r3, #0]
										battery_load();
    4ece:	4b20      	ldr	r3, [pc, #128]	; (4f50 <can_process+0x1e4>)
    4ed0:	4798      	blx	r3
									}
									battery_answer();
    4ed2:	4b21      	ldr	r3, [pc, #132]	; (4f58 <can_process+0x1ec>)
    4ed4:	4798      	blx	r3
    4ed6:	e01e      	b.n	4f16 <can_process+0x1aa>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0 && broadcast == 0)
    4ed8:	4b1b      	ldr	r3, [pc, #108]	; (4f48 <can_process+0x1dc>)
    4eda:	781b      	ldrb	r3, [r3, #0]
    4edc:	4313      	orrs	r3, r2
    4ede:	d11a      	bne.n	4f16 <can_process+0x1aa>
								{
									profile_answer();
    4ee0:	4b1e      	ldr	r3, [pc, #120]	; (4f5c <can_process+0x1f0>)
    4ee2:	4798      	blx	r3
    4ee4:	e017      	b.n	4f16 <can_process+0x1aa>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0 && broadcast == 0)
    4ee6:	4b18      	ldr	r3, [pc, #96]	; (4f48 <can_process+0x1dc>)
    4ee8:	781b      	ldrb	r3, [r3, #0]
    4eea:	4313      	orrs	r3, r2
    4eec:	d113      	bne.n	4f16 <can_process+0x1aa>
								{
									address_answer();
    4eee:	4b1c      	ldr	r3, [pc, #112]	; (4f60 <can_process+0x1f4>)
    4ef0:	4798      	blx	r3
    4ef2:	e010      	b.n	4f16 <can_process+0x1aa>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    4ef4:	ab02      	add	r3, sp, #8
    4ef6:	789a      	ldrb	r2, [r3, #2]
    4ef8:	4b10      	ldr	r3, [pc, #64]	; (4f3c <can_process+0x1d0>)
    4efa:	781b      	ldrb	r3, [r3, #0]
    4efc:	429a      	cmp	r2, r3
    4efe:	d10a      	bne.n	4f16 <can_process+0x1aa>
    4f00:	4b11      	ldr	r3, [pc, #68]	; (4f48 <can_process+0x1dc>)
    4f02:	781b      	ldrb	r3, [r3, #0]
    4f04:	2b01      	cmp	r3, #1
    4f06:	d106      	bne.n	4f16 <can_process+0x1aa>
								{
									address_conflict = 1;
    4f08:	2201      	movs	r2, #1
    4f0a:	4b16      	ldr	r3, [pc, #88]	; (4f64 <can_process+0x1f8>)
    4f0c:	701a      	strb	r2, [r3, #0]
    4f0e:	e002      	b.n	4f16 <can_process+0x1aa>
								}
								break;
#ifdef SIMULATION_AFE 
							case 0x38:
								Can_var(buffer);
    4f10:	a802      	add	r0, sp, #8
    4f12:	4b15      	ldr	r3, [pc, #84]	; (4f68 <can_process+0x1fc>)
    4f14:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    4f16:	b042      	add	sp, #264	; 0x108
    4f18:	bd70      	pop	{r4, r5, r6, pc}
    4f1a:	46c0      	nop			; (mov r8, r8)
    4f1c:	2000003c 	.word	0x2000003c
    4f20:	20000104 	.word	0x20000104
    4f24:	20000f60 	.word	0x20000f60
    4f28:	00004855 	.word	0x00004855
    4f2c:	0003fd00 	.word	0x0003fd00
    4f30:	000075b1 	.word	0x000075b1
    4f34:	05fa0004 	.word	0x05fa0004
    4f38:	e000ed00 	.word	0xe000ed00
    4f3c:	20000e8d 	.word	0x20000e8d
    4f40:	20000eec 	.word	0x20000eec
    4f44:	000048c1 	.word	0x000048c1
    4f48:	20000000 	.word	0x20000000
    4f4c:	20000e94 	.word	0x20000e94
    4f50:	00004b7d 	.word	0x00004b7d
    4f54:	00004b2d 	.word	0x00004b2d
    4f58:	00004b19 	.word	0x00004b19
    4f5c:	00004995 	.word	0x00004995
    4f60:	0000494d 	.word	0x0000494d
    4f64:	20000210 	.word	0x20000210
    4f68:	00006385 	.word	0x00006385

00004f6c <Address_Send>:
		
	}
}

void Address_Send(void)
{
    4f6c:	b510      	push	{r4, lr}
    4f6e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4f70:	ac01      	add	r4, sp, #4
    4f72:	2355      	movs	r3, #85	; 0x55
    4f74:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4f76:	4b0a      	ldr	r3, [pc, #40]	; (4fa0 <Address_Send+0x34>)
    4f78:	781b      	ldrb	r3, [r3, #0]
    4f7a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    4f7c:	2300      	movs	r3, #0
    4f7e:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    4f80:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    4f82:	3348      	adds	r3, #72	; 0x48
    4f84:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    4f86:	2103      	movs	r1, #3
    4f88:	466b      	mov	r3, sp
    4f8a:	1dd8      	adds	r0, r3, #7
    4f8c:	4b05      	ldr	r3, [pc, #20]	; (4fa4 <Address_Send+0x38>)
    4f8e:	4798      	blx	r3
    4f90:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    4f92:	2106      	movs	r1, #6
    4f94:	0020      	movs	r0, r4
    4f96:	4b04      	ldr	r3, [pc, #16]	; (4fa8 <Address_Send+0x3c>)
    4f98:	4798      	blx	r3
}
    4f9a:	b004      	add	sp, #16
    4f9c:	bd10      	pop	{r4, pc}
    4f9e:	46c0      	nop			; (mov r8, r8)
    4fa0:	20000e8d 	.word	0x20000e8d
    4fa4:	000048c1 	.word	0x000048c1
    4fa8:	000048e5 	.word	0x000048e5

00004fac <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    4fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4fae:	464f      	mov	r7, r9
    4fb0:	4646      	mov	r6, r8
    4fb2:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    4fb4:	2382      	movs	r3, #130	; 0x82
    4fb6:	05db      	lsls	r3, r3, #23
    4fb8:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    4fba:	065b      	lsls	r3, r3, #25
    4fbc:	d40d      	bmi.n	4fda <Address_Init+0x2e>
	{
		ID_address = 0x01;
    4fbe:	2201      	movs	r2, #1
    4fc0:	4b28      	ldr	r3, [pc, #160]	; (5064 <Address_Init+0xb8>)
    4fc2:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    4fc4:	2200      	movs	r2, #0
    4fc6:	4b28      	ldr	r3, [pc, #160]	; (5068 <Address_Init+0xbc>)
    4fc8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4fca:	2382      	movs	r3, #130	; 0x82
    4fcc:	05db      	lsls	r3, r3, #23
    4fce:	3220      	adds	r2, #32
    4fd0:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4fd2:	2280      	movs	r2, #128	; 0x80
    4fd4:	0112      	lsls	r2, r2, #4
    4fd6:	615a      	str	r2, [r3, #20]
    4fd8:	e040      	b.n	505c <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    4fda:	2182      	movs	r1, #130	; 0x82
    4fdc:	05c9      	lsls	r1, r1, #23
		ID_OUT_High();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == false);//等待ID_IN 为低
    4fde:	2210      	movs	r2, #16
    4fe0:	6a0b      	ldr	r3, [r1, #32]
    4fe2:	421a      	tst	r2, r3
    4fe4:	d0fc      	beq.n	4fe0 <Address_Init+0x34>
		delay_ms(10);
    4fe6:	200a      	movs	r0, #10
    4fe8:	4b20      	ldr	r3, [pc, #128]	; (506c <Address_Init+0xc0>)
    4fea:	4798      	blx	r3
    4fec:	2182      	movs	r1, #130	; 0x82
    4fee:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == false);//确认ID_IN 为低
    4ff0:	2210      	movs	r2, #16
    4ff2:	6a0b      	ldr	r3, [r1, #32]
    4ff4:	421a      	tst	r2, r3
    4ff6:	d0fc      	beq.n	4ff2 <Address_Init+0x46>
		
		ID_address = 0x01;
    4ff8:	2201      	movs	r2, #1
    4ffa:	4b1a      	ldr	r3, [pc, #104]	; (5064 <Address_Init+0xb8>)
    4ffc:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    4ffe:	4f1a      	ldr	r7, [pc, #104]	; (5068 <Address_Init+0xbc>)
		{
			Address_Send();
    5000:	4b1b      	ldr	r3, [pc, #108]	; (5070 <Address_Init+0xc4>)
    5002:	4699      	mov	r9, r3
			time_count = 0;
    5004:	4b1b      	ldr	r3, [pc, #108]	; (5074 <Address_Init+0xc8>)
    5006:	4698      	mov	r8, r3
		while(ID_IN_Read() == false);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == false);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5008:	e025      	b.n	5056 <Address_Init+0xaa>
		{
			Address_Send();
    500a:	47c8      	blx	r9
			time_count = 0;
    500c:	2300      	movs	r3, #0
    500e:	4642      	mov	r2, r8
    5010:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    5012:	4a19      	ldr	r2, [pc, #100]	; (5078 <Address_Init+0xcc>)
    5014:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    5016:	4e19      	ldr	r6, [pc, #100]	; (507c <Address_Init+0xd0>)
				time_count++;
    5018:	4c16      	ldr	r4, [pc, #88]	; (5074 <Address_Init+0xc8>)
				delay_ms(1);
    501a:	4d14      	ldr	r5, [pc, #80]	; (506c <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    501c:	47b0      	blx	r6
				time_count++;
    501e:	6823      	ldr	r3, [r4, #0]
    5020:	3301      	adds	r3, #1
    5022:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    5024:	2001      	movs	r0, #1
    5026:	47a8      	blx	r5
				if (time_count >= 50)
    5028:	6823      	ldr	r3, [r4, #0]
    502a:	2b31      	cmp	r3, #49	; 0x31
    502c:	d907      	bls.n	503e <Address_Init+0x92>
				{
					address_assign_flag = 0;
    502e:	2200      	movs	r2, #0
    5030:	4b0d      	ldr	r3, [pc, #52]	; (5068 <Address_Init+0xbc>)
    5032:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5034:	3220      	adds	r2, #32
    5036:	2382      	movs	r3, #130	; 0x82
    5038:	05db      	lsls	r3, r3, #23
    503a:	619a      	str	r2, [r3, #24]
    503c:	e00b      	b.n	5056 <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    503e:	4b0e      	ldr	r3, [pc, #56]	; (5078 <Address_Init+0xcc>)
    5040:	781b      	ldrb	r3, [r3, #0]
    5042:	2b00      	cmp	r3, #0
    5044:	d0ea      	beq.n	501c <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_High();
					break;
				}
			}
			if (address_assign_flag == 1)
    5046:	4b08      	ldr	r3, [pc, #32]	; (5068 <Address_Init+0xbc>)
    5048:	781b      	ldrb	r3, [r3, #0]
    504a:	2b01      	cmp	r3, #1
    504c:	d103      	bne.n	5056 <Address_Init+0xaa>
			{
				ID_address++;
    504e:	4a05      	ldr	r2, [pc, #20]	; (5064 <Address_Init+0xb8>)
    5050:	7813      	ldrb	r3, [r2, #0]
    5052:	3301      	adds	r3, #1
    5054:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == false);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == false);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5056:	783b      	ldrb	r3, [r7, #0]
    5058:	2b01      	cmp	r3, #1
    505a:	d0d6      	beq.n	500a <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    505c:	bc0c      	pop	{r2, r3}
    505e:	4690      	mov	r8, r2
    5060:	4699      	mov	r9, r3
    5062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5064:	20000e8d 	.word	0x20000e8d
    5068:	20000000 	.word	0x20000000
    506c:	00006761 	.word	0x00006761
    5070:	00004f6d 	.word	0x00004f6d
    5074:	20000208 	.word	0x20000208
    5078:	20000210 	.word	0x20000210
    507c:	00004d6d 	.word	0x00004d6d

00005080 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5080:	b500      	push	{lr}
    5082:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5084:	2300      	movs	r3, #0
    5086:	466a      	mov	r2, sp
    5088:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    508a:	4a07      	ldr	r2, [pc, #28]	; (50a8 <Configure_Flash+0x28>)
    508c:	6852      	ldr	r2, [r2, #4]
    508e:	06d2      	lsls	r2, r2, #27
    5090:	0f12      	lsrs	r2, r2, #28
    5092:	4669      	mov	r1, sp
    5094:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    5096:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    5098:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    509a:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    509c:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    509e:	4668      	mov	r0, sp
    50a0:	4b02      	ldr	r3, [pc, #8]	; (50ac <Configure_Flash+0x2c>)
    50a2:	4798      	blx	r3
}
    50a4:	b003      	add	sp, #12
    50a6:	bd00      	pop	{pc}
    50a8:	41004000 	.word	0x41004000
    50ac:	00007329 	.word	0x00007329

000050b0 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    50b0:	b570      	push	{r4, r5, r6, lr}
    50b2:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    50b4:	4c02      	ldr	r4, [pc, #8]	; (50c0 <Bsp_Erase_Row+0x10>)
    50b6:	0028      	movs	r0, r5
    50b8:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    50ba:	2805      	cmp	r0, #5
    50bc:	d0fb      	beq.n	50b6 <Bsp_Erase_Row+0x6>
}
    50be:	bd70      	pop	{r4, r5, r6, pc}
    50c0:	000075b1 	.word	0x000075b1

000050c4 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    50c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50c6:	0006      	movs	r6, r0
    50c8:	000d      	movs	r5, r1
    50ca:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    50cc:	4f03      	ldr	r7, [pc, #12]	; (50dc <Bsp_Write_Buffer+0x18>)
    50ce:	0022      	movs	r2, r4
    50d0:	0029      	movs	r1, r5
    50d2:	0030      	movs	r0, r6
    50d4:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    50d6:	2805      	cmp	r0, #5
    50d8:	d0f9      	beq.n	50ce <Bsp_Write_Buffer+0xa>
}
    50da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50dc:	00007471 	.word	0x00007471

000050e0 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    50e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50e2:	0006      	movs	r6, r0
    50e4:	000d      	movs	r5, r1
    50e6:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    50e8:	4f03      	ldr	r7, [pc, #12]	; (50f8 <Bsp_Read_Buffer+0x18>)
    50ea:	0022      	movs	r2, r4
    50ec:	0029      	movs	r1, r5
    50ee:	0030      	movs	r0, r6
    50f0:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    50f2:	2805      	cmp	r0, #5
    50f4:	d0f9      	beq.n	50ea <Bsp_Read_Buffer+0xa>
}
    50f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50f8:	00007539 	.word	0x00007539

000050fc <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    50fc:	4a34      	ldr	r2, [pc, #208]	; (51d0 <EEPROM_To_RAM+0xd4>)
    50fe:	7851      	ldrb	r1, [r2, #1]
    5100:	4b34      	ldr	r3, [pc, #208]	; (51d4 <EEPROM_To_RAM+0xd8>)
    5102:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    5104:	7c99      	ldrb	r1, [r3, #18]
    5106:	b2c9      	uxtb	r1, r1
    5108:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    510a:	7c99      	ldrb	r1, [r3, #18]
    510c:	b2c9      	uxtb	r1, r1
    510e:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    5110:	7911      	ldrb	r1, [r2, #4]
    5112:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    5114:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    5116:	0209      	lsls	r1, r1, #8
    5118:	b289      	uxth	r1, r1
    511a:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    511c:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    511e:	7951      	ldrb	r1, [r2, #5]
    5120:	4301      	orrs	r1, r0
    5122:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    5124:	7991      	ldrb	r1, [r2, #6]
    5126:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5128:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    512a:	0209      	lsls	r1, r1, #8
    512c:	b289      	uxth	r1, r1
    512e:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    5130:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    5132:	79d1      	ldrb	r1, [r2, #7]
    5134:	4301      	orrs	r1, r0
    5136:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    5138:	7a11      	ldrb	r1, [r2, #8]
    513a:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    513c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    513e:	0209      	lsls	r1, r1, #8
    5140:	b289      	uxth	r1, r1
    5142:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5144:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    5146:	7a51      	ldrb	r1, [r2, #9]
    5148:	4301      	orrs	r1, r0
    514a:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    514c:	7ad1      	ldrb	r1, [r2, #11]
    514e:	4b22      	ldr	r3, [pc, #136]	; (51d8 <EEPROM_To_RAM+0xdc>)
    5150:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5152:	7b11      	ldrb	r1, [r2, #12]
    5154:	4b21      	ldr	r3, [pc, #132]	; (51dc <EEPROM_To_RAM+0xe0>)
    5156:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    5158:	8819      	ldrh	r1, [r3, #0]
    515a:	0209      	lsls	r1, r1, #8
    515c:	b289      	uxth	r1, r1
    515e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5160:	8818      	ldrh	r0, [r3, #0]
    5162:	7b51      	ldrb	r1, [r2, #13]
    5164:	4301      	orrs	r1, r0
    5166:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    5168:	7b91      	ldrb	r1, [r2, #14]
    516a:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    516c:	8859      	ldrh	r1, [r3, #2]
    516e:	0209      	lsls	r1, r1, #8
    5170:	b289      	uxth	r1, r1
    5172:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5174:	8858      	ldrh	r0, [r3, #2]
    5176:	7bd1      	ldrb	r1, [r2, #15]
    5178:	4301      	orrs	r1, r0
    517a:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    517c:	2110      	movs	r1, #16
    517e:	5651      	ldrsb	r1, [r2, r1]
    5180:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5182:	2111      	movs	r1, #17
    5184:	5651      	ldrsb	r1, [r2, r1]
    5186:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    5188:	7c91      	ldrb	r1, [r2, #18]
    518a:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    518c:	88d9      	ldrh	r1, [r3, #6]
    518e:	b249      	sxtb	r1, r1
    5190:	0209      	lsls	r1, r1, #8
    5192:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    5194:	88d9      	ldrh	r1, [r3, #6]
    5196:	b209      	sxth	r1, r1
    5198:	7cd0      	ldrb	r0, [r2, #19]
    519a:	4301      	orrs	r1, r0
    519c:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    519e:	7d11      	ldrb	r1, [r2, #20]
    51a0:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    51a2:	8919      	ldrh	r1, [r3, #8]
    51a4:	b249      	sxtb	r1, r1
    51a6:	0209      	lsls	r1, r1, #8
    51a8:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    51aa:	8919      	ldrh	r1, [r3, #8]
    51ac:	b209      	sxth	r1, r1
    51ae:	7d50      	ldrb	r0, [r2, #21]
    51b0:	4301      	orrs	r1, r0
    51b2:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    51b4:	7d91      	ldrb	r1, [r2, #22]
    51b6:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    51b8:	8959      	ldrh	r1, [r3, #10]
    51ba:	0209      	lsls	r1, r1, #8
    51bc:	b289      	uxth	r1, r1
    51be:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    51c0:	8958      	ldrh	r0, [r3, #10]
    51c2:	7dd1      	ldrb	r1, [r2, #23]
    51c4:	4301      	orrs	r1, r0
    51c6:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    51c8:	7e12      	ldrb	r2, [r2, #24]
    51ca:	b252      	sxtb	r2, r2
    51cc:	731a      	strb	r2, [r3, #12]
}
    51ce:	4770      	bx	lr
    51d0:	20001070 	.word	0x20001070
    51d4:	20000e98 	.word	0x20000e98
    51d8:	20000f5c 	.word	0x20000f5c
    51dc:	20000f4c 	.word	0x20000f4c

000051e0 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    51e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    51e2:	4b2e      	ldr	r3, [pc, #184]	; (529c <EEPROM_Init+0xbc>)
    51e4:	22b3      	movs	r2, #179	; 0xb3
    51e6:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    51e8:	492d      	ldr	r1, [pc, #180]	; (52a0 <EEPROM_Init+0xc0>)
    51ea:	880a      	ldrh	r2, [r1, #0]
    51ec:	0a12      	lsrs	r2, r2, #8
    51ee:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    51f0:	880a      	ldrh	r2, [r1, #0]
    51f2:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    51f4:	4a2b      	ldr	r2, [pc, #172]	; (52a4 <EEPROM_Init+0xc4>)
    51f6:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    51f8:	0a09      	lsrs	r1, r1, #8
    51fa:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    51fc:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    51fe:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    5200:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5202:	0a09      	lsrs	r1, r1, #8
    5204:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    5206:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5208:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    520a:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    520c:	0a09      	lsrs	r1, r1, #8
    520e:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    5210:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    5212:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    5214:	4a24      	ldr	r2, [pc, #144]	; (52a8 <EEPROM_Init+0xc8>)
    5216:	8812      	ldrh	r2, [r2, #0]
    5218:	0a11      	lsrs	r1, r2, #8
    521a:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    521c:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    521e:	4a23      	ldr	r2, [pc, #140]	; (52ac <EEPROM_Init+0xcc>)
    5220:	8811      	ldrh	r1, [r2, #0]
    5222:	0a09      	lsrs	r1, r1, #8
    5224:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    5226:	8811      	ldrh	r1, [r2, #0]
    5228:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    522a:	8851      	ldrh	r1, [r2, #2]
    522c:	0a09      	lsrs	r1, r1, #8
    522e:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    5230:	8851      	ldrh	r1, [r2, #2]
    5232:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    5234:	7911      	ldrb	r1, [r2, #4]
    5236:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    5238:	7951      	ldrb	r1, [r2, #5]
    523a:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    523c:	88d1      	ldrh	r1, [r2, #6]
    523e:	0a09      	lsrs	r1, r1, #8
    5240:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5242:	88d1      	ldrh	r1, [r2, #6]
    5244:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    5246:	8911      	ldrh	r1, [r2, #8]
    5248:	0a09      	lsrs	r1, r1, #8
    524a:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    524c:	8911      	ldrh	r1, [r2, #8]
    524e:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5250:	8951      	ldrh	r1, [r2, #10]
    5252:	0a09      	lsrs	r1, r1, #8
    5254:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    5256:	8951      	ldrh	r1, [r2, #10]
    5258:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    525a:	7b12      	ldrb	r2, [r2, #12]
    525c:	b252      	sxtb	r2, r2
    525e:	1212      	asrs	r2, r2, #8
    5260:	761a      	strb	r2, [r3, #24]
    5262:	001a      	movs	r2, r3
    5264:	3319      	adds	r3, #25
    5266:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    5268:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    526a:	7810      	ldrb	r0, [r2, #0]
    526c:	181b      	adds	r3, r3, r0
    526e:	b2db      	uxtb	r3, r3
    5270:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5272:	428a      	cmp	r2, r1
    5274:	d1f9      	bne.n	526a <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    5276:	4c09      	ldr	r4, [pc, #36]	; (529c <EEPROM_Init+0xbc>)
    5278:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    527a:	4d0d      	ldr	r5, [pc, #52]	; (52b0 <EEPROM_Init+0xd0>)
    527c:	0028      	movs	r0, r5
    527e:	4f0d      	ldr	r7, [pc, #52]	; (52b4 <EEPROM_Init+0xd4>)
    5280:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5282:	4e0d      	ldr	r6, [pc, #52]	; (52b8 <EEPROM_Init+0xd8>)
    5284:	0030      	movs	r0, r6
    5286:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5288:	221a      	movs	r2, #26
    528a:	0021      	movs	r1, r4
    528c:	0028      	movs	r0, r5
    528e:	4d0b      	ldr	r5, [pc, #44]	; (52bc <EEPROM_Init+0xdc>)
    5290:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5292:	221a      	movs	r2, #26
    5294:	0021      	movs	r1, r4
    5296:	0030      	movs	r0, r6
    5298:	47a8      	blx	r5

    529a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    529c:	20001070 	.word	0x20001070
    52a0:	20000ece 	.word	0x20000ece
    52a4:	20000e98 	.word	0x20000e98
    52a8:	20000f5c 	.word	0x20000f5c
    52ac:	20000f4c 	.word	0x20000f4c
    52b0:	0003fe00 	.word	0x0003fe00
    52b4:	000050b1 	.word	0x000050b1
    52b8:	0003ff00 	.word	0x0003ff00
    52bc:	000050c5 	.word	0x000050c5

000052c0 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    52c0:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    52c2:	4c10      	ldr	r4, [pc, #64]	; (5304 <EEPROM_BACKUP_READ+0x44>)
    52c4:	221a      	movs	r2, #26
    52c6:	0021      	movs	r1, r4
    52c8:	480f      	ldr	r0, [pc, #60]	; (5308 <EEPROM_BACKUP_READ+0x48>)
    52ca:	4b10      	ldr	r3, [pc, #64]	; (530c <EEPROM_BACKUP_READ+0x4c>)
    52cc:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    52ce:	7823      	ldrb	r3, [r4, #0]
    52d0:	2bb3      	cmp	r3, #179	; 0xb3
    52d2:	d113      	bne.n	52fc <EEPROM_BACKUP_READ+0x3c>
    52d4:	4a0b      	ldr	r2, [pc, #44]	; (5304 <EEPROM_BACKUP_READ+0x44>)
    52d6:	0010      	movs	r0, r2
    52d8:	3019      	adds	r0, #25
    52da:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    52dc:	7811      	ldrb	r1, [r2, #0]
    52de:	185b      	adds	r3, r3, r1
    52e0:	b2db      	uxtb	r3, r3
    52e2:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    52e4:	4282      	cmp	r2, r0
    52e6:	d1f9      	bne.n	52dc <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    52e8:	4a06      	ldr	r2, [pc, #24]	; (5304 <EEPROM_BACKUP_READ+0x44>)
    52ea:	7e52      	ldrb	r2, [r2, #25]
    52ec:	429a      	cmp	r2, r3
    52ee:	d102      	bne.n	52f6 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    52f0:	4b07      	ldr	r3, [pc, #28]	; (5310 <EEPROM_BACKUP_READ+0x50>)
    52f2:	4798      	blx	r3
    52f4:	e004      	b.n	5300 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    52f6:	4b07      	ldr	r3, [pc, #28]	; (5314 <EEPROM_BACKUP_READ+0x54>)
    52f8:	4798      	blx	r3
    52fa:	e001      	b.n	5300 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    52fc:	4b05      	ldr	r3, [pc, #20]	; (5314 <EEPROM_BACKUP_READ+0x54>)
    52fe:	4798      	blx	r3
   }
}
    5300:	bd10      	pop	{r4, pc}
    5302:	46c0      	nop			; (mov r8, r8)
    5304:	20001070 	.word	0x20001070
    5308:	0003ff00 	.word	0x0003ff00
    530c:	000050e1 	.word	0x000050e1
    5310:	000050fd 	.word	0x000050fd
    5314:	000051e1 	.word	0x000051e1

00005318 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5318:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    531a:	4c10      	ldr	r4, [pc, #64]	; (535c <SYS_EEPROM_Init+0x44>)
    531c:	221a      	movs	r2, #26
    531e:	0021      	movs	r1, r4
    5320:	480f      	ldr	r0, [pc, #60]	; (5360 <SYS_EEPROM_Init+0x48>)
    5322:	4b10      	ldr	r3, [pc, #64]	; (5364 <SYS_EEPROM_Init+0x4c>)
    5324:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    5326:	7823      	ldrb	r3, [r4, #0]
    5328:	2bb3      	cmp	r3, #179	; 0xb3
    532a:	d113      	bne.n	5354 <SYS_EEPROM_Init+0x3c>
    532c:	4a0b      	ldr	r2, [pc, #44]	; (535c <SYS_EEPROM_Init+0x44>)
    532e:	0010      	movs	r0, r2
    5330:	3019      	adds	r0, #25
    5332:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5334:	7811      	ldrb	r1, [r2, #0]
    5336:	185b      	adds	r3, r3, r1
    5338:	b2db      	uxtb	r3, r3
    533a:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    533c:	4282      	cmp	r2, r0
    533e:	d1f9      	bne.n	5334 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5340:	4a06      	ldr	r2, [pc, #24]	; (535c <SYS_EEPROM_Init+0x44>)
    5342:	7e52      	ldrb	r2, [r2, #25]
    5344:	429a      	cmp	r2, r3
    5346:	d102      	bne.n	534e <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5348:	4b07      	ldr	r3, [pc, #28]	; (5368 <SYS_EEPROM_Init+0x50>)
    534a:	4798      	blx	r3
    534c:	e004      	b.n	5358 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    534e:	4b07      	ldr	r3, [pc, #28]	; (536c <SYS_EEPROM_Init+0x54>)
    5350:	4798      	blx	r3
    5352:	e001      	b.n	5358 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5354:	4b05      	ldr	r3, [pc, #20]	; (536c <SYS_EEPROM_Init+0x54>)
    5356:	4798      	blx	r3
	}
}
    5358:	bd10      	pop	{r4, pc}
    535a:	46c0      	nop			; (mov r8, r8)
    535c:	20001070 	.word	0x20001070
    5360:	0003fe00 	.word	0x0003fe00
    5364:	000050e1 	.word	0x000050e1
    5368:	000050fd 	.word	0x000050fd
    536c:	000052c1 	.word	0x000052c1

00005370 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5370:	b5f0      	push	{r4, r5, r6, r7, lr}
    5372:	4647      	mov	r7, r8
    5374:	b480      	push	{r7}
    5376:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5378:	ac01      	add	r4, sp, #4
    537a:	2701      	movs	r7, #1
    537c:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    537e:	2600      	movs	r6, #0
    5380:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5382:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5384:	0021      	movs	r1, r4
    5386:	2029      	movs	r0, #41	; 0x29
    5388:	4d13      	ldr	r5, [pc, #76]	; (53d8 <Configure_GPIO+0x68>)
    538a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    538c:	2382      	movs	r3, #130	; 0x82
    538e:	05db      	lsls	r3, r3, #23
    5390:	4698      	mov	r8, r3
    5392:	3380      	adds	r3, #128	; 0x80
    5394:	2280      	movs	r2, #128	; 0x80
    5396:	0092      	lsls	r2, r2, #2
    5398:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MCU_STOP_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    539a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    539c:	0021      	movs	r1, r4
    539e:	2005      	movs	r0, #5
    53a0:	47a8      	blx	r5
    53a2:	2320      	movs	r3, #32
    53a4:	4642      	mov	r2, r8
    53a6:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(ID_OUT_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    53a8:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    53aa:	0021      	movs	r1, r4
    53ac:	200b      	movs	r0, #11
    53ae:	47a8      	blx	r5
    53b0:	2380      	movs	r3, #128	; 0x80
    53b2:	011b      	lsls	r3, r3, #4
    53b4:	4642      	mov	r2, r8
    53b6:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    53b8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    53ba:	0021      	movs	r1, r4
    53bc:	2004      	movs	r0, #4
    53be:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    53c0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    53c2:	0021      	movs	r1, r4
    53c4:	2006      	movs	r0, #6
    53c6:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    53c8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    53ca:	0021      	movs	r1, r4
    53cc:	2024      	movs	r0, #36	; 0x24
    53ce:	47a8      	blx	r5
	
    53d0:	b002      	add	sp, #8
    53d2:	bc04      	pop	{r2}
    53d4:	4690      	mov	r8, r2
    53d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53d8:	00007635 	.word	0x00007635

000053dc <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    53dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    53de:	4657      	mov	r7, sl
    53e0:	464e      	mov	r6, r9
    53e2:	4645      	mov	r5, r8
    53e4:	b4e0      	push	{r5, r6, r7}
    53e6:	b082      	sub	sp, #8
    53e8:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
    53ea:	2902      	cmp	r1, #2
    53ec:	d002      	beq.n	53f4 <Write_Time_or_mAh+0x18>
    53ee:	2903      	cmp	r1, #3
    53f0:	d003      	beq.n	53fa <Write_Time_or_mAh+0x1e>
    53f2:	e005      	b.n	5400 <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    53f4:	4b57      	ldr	r3, [pc, #348]	; (5554 <Write_Time_or_mAh+0x178>)
    53f6:	4698      	mov	r8, r3
    53f8:	e004      	b.n	5404 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    53fa:	4b57      	ldr	r3, [pc, #348]	; (5558 <Write_Time_or_mAh+0x17c>)
    53fc:	4698      	mov	r8, r3
    53fe:	e001      	b.n	5404 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5400:	4b56      	ldr	r3, [pc, #344]	; (555c <Write_Time_or_mAh+0x180>)
    5402:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    5404:	4643      	mov	r3, r8
    5406:	1c5f      	adds	r7, r3, #1
    5408:	37ff      	adds	r7, #255	; 0xff
    540a:	2208      	movs	r2, #8
    540c:	4669      	mov	r1, sp
    540e:	0038      	movs	r0, r7
    5410:	4b53      	ldr	r3, [pc, #332]	; (5560 <Write_Time_or_mAh+0x184>)
    5412:	4798      	blx	r3
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
    5414:	466b      	mov	r3, sp
    5416:	781b      	ldrb	r3, [r3, #0]
    5418:	2bff      	cmp	r3, #255	; 0xff
    541a:	d130      	bne.n	547e <Write_Time_or_mAh+0xa2>
    541c:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    541e:	4e50      	ldr	r6, [pc, #320]	; (5560 <Write_Time_or_mAh+0x184>)
    5420:	b2e3      	uxtb	r3, r4
    5422:	4699      	mov	r9, r3
    5424:	00e5      	lsls	r5, r4, #3
    5426:	4445      	add	r5, r8
    5428:	2208      	movs	r2, #8
    542a:	4669      	mov	r1, sp
    542c:	0028      	movs	r0, r5
    542e:	47b0      	blx	r6
			if (buff[0] == 0xff)
    5430:	466b      	mov	r3, sp
    5432:	781b      	ldrb	r3, [r3, #0]
    5434:	2bff      	cmp	r3, #255	; 0xff
    5436:	d11e      	bne.n	5476 <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    5438:	2300      	movs	r3, #0
    543a:	466a      	mov	r2, sp
    543c:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    543e:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5440:	4652      	mov	r2, sl
    5442:	0e12      	lsrs	r2, r2, #24
    5444:	4669      	mov	r1, sp
    5446:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5448:	4652      	mov	r2, sl
    544a:	0c12      	lsrs	r2, r2, #16
    544c:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    544e:	4652      	mov	r2, sl
    5450:	0a12      	lsrs	r2, r2, #8
    5452:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5454:	466a      	mov	r2, sp
    5456:	4651      	mov	r1, sl
    5458:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    545a:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    545c:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    545e:	2208      	movs	r2, #8
    5460:	4669      	mov	r1, sp
    5462:	0028      	movs	r0, r5
    5464:	4b3f      	ldr	r3, [pc, #252]	; (5564 <Write_Time_or_mAh+0x188>)
    5466:	4798      	blx	r3
				if (i == 16)
    5468:	464b      	mov	r3, r9
    546a:	2b10      	cmp	r3, #16
    546c:	d16b      	bne.n	5546 <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    546e:	0038      	movs	r0, r7
    5470:	4b3d      	ldr	r3, [pc, #244]	; (5568 <Write_Time_or_mAh+0x18c>)
    5472:	4798      	blx	r3
    5474:	e067      	b.n	5546 <Write_Time_or_mAh+0x16a>
    5476:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
	{
		for (i=0;i<64;i++)
    5478:	2c40      	cmp	r4, #64	; 0x40
    547a:	d1d1      	bne.n	5420 <Write_Time_or_mAh+0x44>
    547c:	e063      	b.n	5546 <Write_Time_or_mAh+0x16a>
    547e:	2600      	movs	r6, #0
    5480:	2400      	movs	r4, #0
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    5482:	4b37      	ldr	r3, [pc, #220]	; (5560 <Write_Time_or_mAh+0x184>)
    5484:	4699      	mov	r9, r3
    5486:	00f5      	lsls	r5, r6, #3
    5488:	19ed      	adds	r5, r5, r7
    548a:	2208      	movs	r2, #8
    548c:	4669      	mov	r1, sp
    548e:	0028      	movs	r0, r5
    5490:	47c8      	blx	r9
			if (buff[0] == 0xff)
    5492:	466b      	mov	r3, sp
    5494:	781b      	ldrb	r3, [r3, #0]
    5496:	2bff      	cmp	r3, #255	; 0xff
    5498:	d11d      	bne.n	54d6 <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    549a:	2300      	movs	r3, #0
    549c:	466a      	mov	r2, sp
    549e:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    54a0:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    54a2:	4652      	mov	r2, sl
    54a4:	0e12      	lsrs	r2, r2, #24
    54a6:	4669      	mov	r1, sp
    54a8:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    54aa:	4652      	mov	r2, sl
    54ac:	0c12      	lsrs	r2, r2, #16
    54ae:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    54b0:	4652      	mov	r2, sl
    54b2:	0a12      	lsrs	r2, r2, #8
    54b4:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    54b6:	466a      	mov	r2, sp
    54b8:	4651      	mov	r1, sl
    54ba:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    54bc:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    54be:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    54c0:	2208      	movs	r2, #8
    54c2:	4669      	mov	r1, sp
    54c4:	0028      	movs	r0, r5
    54c6:	4b27      	ldr	r3, [pc, #156]	; (5564 <Write_Time_or_mAh+0x188>)
    54c8:	4798      	blx	r3
				if (i == 16)
    54ca:	2c10      	cmp	r4, #16
    54cc:	d109      	bne.n	54e2 <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    54ce:	4640      	mov	r0, r8
    54d0:	4b25      	ldr	r3, [pc, #148]	; (5568 <Write_Time_or_mAh+0x18c>)
    54d2:	4798      	blx	r3
    54d4:	e037      	b.n	5546 <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
    54d6:	3401      	adds	r4, #1
    54d8:	b2e4      	uxtb	r4, r4
    54da:	3601      	adds	r6, #1
    54dc:	2c20      	cmp	r4, #32
    54de:	d1d2      	bne.n	5486 <Write_Time_or_mAh+0xaa>
    54e0:	e001      	b.n	54e6 <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    54e2:	2c20      	cmp	r4, #32
    54e4:	d12f      	bne.n	5546 <Write_Time_or_mAh+0x16a>
    54e6:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    54e8:	4e1d      	ldr	r6, [pc, #116]	; (5560 <Write_Time_or_mAh+0x184>)
    54ea:	b2eb      	uxtb	r3, r5
    54ec:	4699      	mov	r9, r3
    54ee:	00ec      	lsls	r4, r5, #3
    54f0:	4444      	add	r4, r8
    54f2:	2208      	movs	r2, #8
    54f4:	4669      	mov	r1, sp
    54f6:	0020      	movs	r0, r4
    54f8:	47b0      	blx	r6
				if (buff[0] == 0xff)
    54fa:	466b      	mov	r3, sp
    54fc:	781b      	ldrb	r3, [r3, #0]
    54fe:	2bff      	cmp	r3, #255	; 0xff
    5500:	d11e      	bne.n	5540 <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    5502:	2300      	movs	r3, #0
    5504:	466a      	mov	r2, sp
    5506:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    5508:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    550a:	4652      	mov	r2, sl
    550c:	0e12      	lsrs	r2, r2, #24
    550e:	4669      	mov	r1, sp
    5510:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    5512:	4652      	mov	r2, sl
    5514:	0c12      	lsrs	r2, r2, #16
    5516:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    5518:	4652      	mov	r2, sl
    551a:	0a12      	lsrs	r2, r2, #8
    551c:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    551e:	466a      	mov	r2, sp
    5520:	4651      	mov	r1, sl
    5522:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    5524:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    5526:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    5528:	2208      	movs	r2, #8
    552a:	4669      	mov	r1, sp
    552c:	0020      	movs	r0, r4
    552e:	4b0d      	ldr	r3, [pc, #52]	; (5564 <Write_Time_or_mAh+0x188>)
    5530:	4798      	blx	r3
					if (i == 16)
    5532:	464b      	mov	r3, r9
    5534:	2b10      	cmp	r3, #16
    5536:	d106      	bne.n	5546 <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    5538:	0038      	movs	r0, r7
    553a:	4b0b      	ldr	r3, [pc, #44]	; (5568 <Write_Time_or_mAh+0x18c>)
    553c:	4798      	blx	r3
    553e:	e002      	b.n	5546 <Write_Time_or_mAh+0x16a>
    5540:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    5542:	2d20      	cmp	r5, #32
    5544:	d1d1      	bne.n	54ea <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    5546:	b002      	add	sp, #8
    5548:	bc1c      	pop	{r2, r3, r4}
    554a:	4690      	mov	r8, r2
    554c:	4699      	mov	r9, r3
    554e:	46a2      	mov	sl, r4
    5550:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5552:	46c0      	nop			; (mov r8, r8)
    5554:	0003f900 	.word	0x0003f900
    5558:	0003fb00 	.word	0x0003fb00
    555c:	0003f700 	.word	0x0003f700
    5560:	000050e1 	.word	0x000050e1
    5564:	000050c5 	.word	0x000050c5
    5568:	000050b1 	.word	0x000050b1

0000556c <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    556c:	b5f0      	push	{r4, r5, r6, r7, lr}
    556e:	464f      	mov	r7, r9
    5570:	b480      	push	{r7}
    5572:	b084      	sub	sp, #16
    5574:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    5576:	2208      	movs	r2, #8
    5578:	2100      	movs	r1, #0
    557a:	a802      	add	r0, sp, #8
    557c:	4b37      	ldr	r3, [pc, #220]	; (565c <Read_Time_or_mAh+0xf0>)
    557e:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    5580:	2c02      	cmp	r4, #2
    5582:	d002      	beq.n	558a <Read_Time_or_mAh+0x1e>
    5584:	2c03      	cmp	r4, #3
    5586:	d002      	beq.n	558e <Read_Time_or_mAh+0x22>
    5588:	e003      	b.n	5592 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    558a:	4e35      	ldr	r6, [pc, #212]	; (5660 <Read_Time_or_mAh+0xf4>)
    558c:	e002      	b.n	5594 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    558e:	4e35      	ldr	r6, [pc, #212]	; (5664 <Read_Time_or_mAh+0xf8>)
    5590:	e000      	b.n	5594 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5592:	4e35      	ldr	r6, [pc, #212]	; (5668 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    5594:	2208      	movs	r2, #8
    5596:	a902      	add	r1, sp, #8
    5598:	0030      	movs	r0, r6
    559a:	4b34      	ldr	r3, [pc, #208]	; (566c <Read_Time_or_mAh+0x100>)
    559c:	4798      	blx	r3
	if (buff[0] == 0xff)
    559e:	ab02      	add	r3, sp, #8
    55a0:	781b      	ldrb	r3, [r3, #0]
    55a2:	2400      	movs	r4, #0
    55a4:	2bff      	cmp	r3, #255	; 0xff
    55a6:	d12f      	bne.n	5608 <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    55a8:	1c75      	adds	r5, r6, #1
    55aa:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    55ac:	2208      	movs	r2, #8
    55ae:	a902      	add	r1, sp, #8
    55b0:	0028      	movs	r0, r5
    55b2:	4b2e      	ldr	r3, [pc, #184]	; (566c <Read_Time_or_mAh+0x100>)
    55b4:	4798      	blx	r3
		if (buff[0] == 0xff)
    55b6:	ab02      	add	r3, sp, #8
    55b8:	781b      	ldrb	r3, [r3, #0]
    55ba:	2bff      	cmp	r3, #255	; 0xff
    55bc:	d039      	beq.n	5632 <Read_Time_or_mAh+0xc6>
    55be:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    55c0:	4b2a      	ldr	r3, [pc, #168]	; (566c <Read_Time_or_mAh+0x100>)
    55c2:	4699      	mov	r9, r3
    55c4:	9701      	str	r7, [sp, #4]
    55c6:	00f8      	lsls	r0, r7, #3
    55c8:	1940      	adds	r0, r0, r5
    55ca:	2208      	movs	r2, #8
    55cc:	a902      	add	r1, sp, #8
    55ce:	47c8      	blx	r9
				if (buff[0] == 0xff)
    55d0:	ab02      	add	r3, sp, #8
    55d2:	781b      	ldrb	r3, [r3, #0]
    55d4:	2bff      	cmp	r3, #255	; 0xff
    55d6:	d10a      	bne.n	55ee <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    55d8:	9801      	ldr	r0, [sp, #4]
    55da:	3801      	subs	r0, #1
    55dc:	00c0      	lsls	r0, r0, #3
    55de:	1940      	adds	r0, r0, r5
    55e0:	2208      	movs	r2, #8
    55e2:	a902      	add	r1, sp, #8
    55e4:	4b21      	ldr	r3, [pc, #132]	; (566c <Read_Time_or_mAh+0x100>)
    55e6:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    55e8:	2c20      	cmp	r4, #32
    55ea:	d122      	bne.n	5632 <Read_Time_or_mAh+0xc6>
    55ec:	e004      	b.n	55f8 <Read_Time_or_mAh+0x8c>
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    55ee:	3401      	adds	r4, #1
    55f0:	b2e4      	uxtb	r4, r4
    55f2:	3701      	adds	r7, #1
    55f4:	2c20      	cmp	r4, #32
    55f6:	d1e5      	bne.n	55c4 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    55f8:	0030      	movs	r0, r6
    55fa:	30f9      	adds	r0, #249	; 0xf9
    55fc:	30ff      	adds	r0, #255	; 0xff
    55fe:	2208      	movs	r2, #8
    5600:	a902      	add	r1, sp, #8
    5602:	4b1a      	ldr	r3, [pc, #104]	; (566c <Read_Time_or_mAh+0x100>)
    5604:	4798      	blx	r3
    5606:	e014      	b.n	5632 <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5608:	4f18      	ldr	r7, [pc, #96]	; (566c <Read_Time_or_mAh+0x100>)
    560a:	00e0      	lsls	r0, r4, #3
    560c:	1980      	adds	r0, r0, r6
    560e:	2208      	movs	r2, #8
    5610:	a902      	add	r1, sp, #8
    5612:	47b8      	blx	r7
			if (buff[0] == 0xff)
    5614:	ab02      	add	r3, sp, #8
    5616:	781b      	ldrb	r3, [r3, #0]
    5618:	2bff      	cmp	r3, #255	; 0xff
    561a:	d107      	bne.n	562c <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    561c:	1e60      	subs	r0, r4, #1
    561e:	00c0      	lsls	r0, r0, #3
    5620:	1980      	adds	r0, r0, r6
    5622:	2208      	movs	r2, #8
    5624:	a902      	add	r1, sp, #8
    5626:	4b11      	ldr	r3, [pc, #68]	; (566c <Read_Time_or_mAh+0x100>)
    5628:	4798      	blx	r3
				break;
    562a:	e002      	b.n	5632 <Read_Time_or_mAh+0xc6>
    562c:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    562e:	2c40      	cmp	r4, #64	; 0x40
    5630:	d1eb      	bne.n	560a <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    5632:	ab02      	add	r3, sp, #8
    5634:	7898      	ldrb	r0, [r3, #2]
    5636:	0600      	lsls	r0, r0, #24
    5638:	78db      	ldrb	r3, [r3, #3]
    563a:	041b      	lsls	r3, r3, #16
    563c:	4318      	orrs	r0, r3
    563e:	ab02      	add	r3, sp, #8
    5640:	795b      	ldrb	r3, [r3, #5]
    5642:	4318      	orrs	r0, r3
    5644:	ab02      	add	r3, sp, #8
    5646:	791b      	ldrb	r3, [r3, #4]
    5648:	021b      	lsls	r3, r3, #8
    564a:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    564c:	1c43      	adds	r3, r0, #1
    564e:	d100      	bne.n	5652 <Read_Time_or_mAh+0xe6>
    5650:	2000      	movs	r0, #0
	
	return val_temp;
}
    5652:	b004      	add	sp, #16
    5654:	bc04      	pop	{r2}
    5656:	4691      	mov	r9, r2
    5658:	bdf0      	pop	{r4, r5, r6, r7, pc}
    565a:	46c0      	nop			; (mov r8, r8)
    565c:	00008adb 	.word	0x00008adb
    5660:	0003f900 	.word	0x0003f900
    5664:	0003fb00 	.word	0x0003fb00
    5668:	0003f700 	.word	0x0003f700
    566c:	000050e1 	.word	0x000050e1

00005670 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5670:	b5f0      	push	{r4, r5, r6, r7, lr}
    5672:	4657      	mov	r7, sl
    5674:	464e      	mov	r6, r9
    5676:	4645      	mov	r5, r8
    5678:	b4e0      	push	{r5, r6, r7}
    567a:	2482      	movs	r4, #130	; 0x82
    567c:	05e4      	lsls	r4, r4, #23
    567e:	2380      	movs	r3, #128	; 0x80
    5680:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5682:	2680      	movs	r6, #128	; 0x80
    5684:	0536      	lsls	r6, r6, #20
    5686:	61a6      	str	r6, [r4, #24]
    5688:	2580      	movs	r5, #128	; 0x80
    568a:	056d      	lsls	r5, r5, #21
    568c:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    568e:	20fa      	movs	r0, #250	; 0xfa
    5690:	0040      	lsls	r0, r0, #1
    5692:	4b34      	ldr	r3, [pc, #208]	; (5764 <PowerOn_Init+0xf4>)
    5694:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5696:	6166      	str	r6, [r4, #20]
    5698:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    569a:	4e33      	ldr	r6, [pc, #204]	; (5768 <PowerOn_Init+0xf8>)
    569c:	2400      	movs	r4, #0
    569e:	2500      	movs	r5, #0
    56a0:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    56a2:	4f32      	ldr	r7, [pc, #200]	; (576c <PowerOn_Init+0xfc>)
    56a4:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    56a6:	4b32      	ldr	r3, [pc, #200]	; (5770 <PowerOn_Init+0x100>)
    56a8:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    56aa:	4b32      	ldr	r3, [pc, #200]	; (5774 <PowerOn_Init+0x104>)
    56ac:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    56ae:	4b32      	ldr	r3, [pc, #200]	; (5778 <PowerOn_Init+0x108>)
    56b0:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    56b2:	4a32      	ldr	r2, [pc, #200]	; (577c <PowerOn_Init+0x10c>)
    56b4:	4b32      	ldr	r3, [pc, #200]	; (5780 <PowerOn_Init+0x110>)
    56b6:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    56b8:	4b32      	ldr	r3, [pc, #200]	; (5784 <PowerOn_Init+0x114>)
    56ba:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    56bc:	4b32      	ldr	r3, [pc, #200]	; (5788 <PowerOn_Init+0x118>)
    56be:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    56c0:	4b32      	ldr	r3, [pc, #200]	; (578c <PowerOn_Init+0x11c>)
    56c2:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    56c4:	4b32      	ldr	r3, [pc, #200]	; (5790 <PowerOn_Init+0x120>)
    56c6:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    56c8:	4b32      	ldr	r3, [pc, #200]	; (5794 <PowerOn_Init+0x124>)
    56ca:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    56cc:	4b32      	ldr	r3, [pc, #200]	; (5798 <PowerOn_Init+0x128>)
    56ce:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    56d0:	4b32      	ldr	r3, [pc, #200]	; (579c <PowerOn_Init+0x12c>)
    56d2:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    56d4:	4b32      	ldr	r3, [pc, #200]	; (57a0 <PowerOn_Init+0x130>)
    56d6:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    56d8:	4b32      	ldr	r3, [pc, #200]	; (57a4 <PowerOn_Init+0x134>)
    56da:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    56dc:	22ff      	movs	r2, #255	; 0xff
    56de:	4b32      	ldr	r3, [pc, #200]	; (57a8 <PowerOn_Init+0x138>)
    56e0:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    56e2:	2001      	movs	r0, #1
    56e4:	4b31      	ldr	r3, [pc, #196]	; (57ac <PowerOn_Init+0x13c>)
    56e6:	4698      	mov	r8, r3
    56e8:	4798      	blx	r3
    56ea:	4b31      	ldr	r3, [pc, #196]	; (57b0 <PowerOn_Init+0x140>)
    56ec:	469a      	mov	sl, r3
    56ee:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    56f0:	2002      	movs	r0, #2
    56f2:	47c0      	blx	r8
    56f4:	4b2f      	ldr	r3, [pc, #188]	; (57b4 <PowerOn_Init+0x144>)
    56f6:	4699      	mov	r9, r3
    56f8:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    56fa:	2003      	movs	r0, #3
    56fc:	47c0      	blx	r8
    56fe:	4b2e      	ldr	r3, [pc, #184]	; (57b8 <PowerOn_Init+0x148>)
    5700:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    5702:	4653      	mov	r3, sl
    5704:	681a      	ldr	r2, [r3, #0]
    5706:	4b2d      	ldr	r3, [pc, #180]	; (57bc <PowerOn_Init+0x14c>)
    5708:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    570a:	464b      	mov	r3, r9
    570c:	681a      	ldr	r2, [r3, #0]
    570e:	4b2c      	ldr	r3, [pc, #176]	; (57c0 <PowerOn_Init+0x150>)
    5710:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    5712:	4b2c      	ldr	r3, [pc, #176]	; (57c4 <PowerOn_Init+0x154>)
    5714:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    5716:	787a      	ldrb	r2, [r7, #1]
    5718:	2340      	movs	r3, #64	; 0x40
    571a:	4313      	orrs	r3, r2
    571c:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    571e:	4b2a      	ldr	r3, [pc, #168]	; (57c8 <PowerOn_Init+0x158>)
    5720:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    5722:	7832      	ldrb	r2, [r6, #0]
    5724:	2101      	movs	r1, #1
    5726:	430a      	orrs	r2, r1
    5728:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    572a:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    572c:	2001      	movs	r0, #1
    572e:	4382      	bics	r2, r0
    5730:	3001      	adds	r0, #1
    5732:	4382      	bics	r2, r0
    5734:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    5736:	7872      	ldrb	r2, [r6, #1]
    5738:	4311      	orrs	r1, r2
    573a:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    573c:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    573e:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    5740:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    5742:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    5744:	4b21      	ldr	r3, [pc, #132]	; (57cc <PowerOn_Init+0x15c>)
    5746:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    5748:	2264      	movs	r2, #100	; 0x64
    574a:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    574c:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    574e:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    5750:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    5752:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    5754:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    5756:	3a65      	subs	r2, #101	; 0x65
    5758:	801a      	strh	r2, [r3, #0]
}
    575a:	bc1c      	pop	{r2, r3, r4}
    575c:	4690      	mov	r8, r2
    575e:	4699      	mov	r9, r3
    5760:	46a2      	mov	sl, r4
    5762:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5764:	00006761 	.word	0x00006761
    5768:	20000ef8 	.word	0x20000ef8
    576c:	2000108c 	.word	0x2000108c
    5770:	20001068 	.word	0x20001068
    5774:	20001064 	.word	0x20001064
    5778:	20000f5c 	.word	0x20000f5c
    577c:	fffff618 	.word	0xfffff618
    5780:	20000ece 	.word	0x20000ece
    5784:	20000ef6 	.word	0x20000ef6
    5788:	20000ed4 	.word	0x20000ed4
    578c:	20000ee0 	.word	0x20000ee0
    5790:	2000106a 	.word	0x2000106a
    5794:	20000e90 	.word	0x20000e90
    5798:	20001091 	.word	0x20001091
    579c:	2000108e 	.word	0x2000108e
    57a0:	20001066 	.word	0x20001066
    57a4:	20000e94 	.word	0x20000e94
    57a8:	20000e8d 	.word	0x20000e8d
    57ac:	0000556d 	.word	0x0000556d
    57b0:	20000ef0 	.word	0x20000ef0
    57b4:	20000ec8 	.word	0x20000ec8
    57b8:	20000ee4 	.word	0x20000ee4
    57bc:	20000edc 	.word	0x20000edc
    57c0:	20000ed0 	.word	0x20000ed0
    57c4:	20000e88 	.word	0x20000e88
    57c8:	20000e98 	.word	0x20000e98
    57cc:	20000f4c 	.word	0x20000f4c

000057d0 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    57d0:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    57d2:	4b2c      	ldr	r3, [pc, #176]	; (5884 <SOC+0xb4>)
    57d4:	2200      	movs	r2, #0
    57d6:	5e9a      	ldrsh	r2, [r3, r2]
    57d8:	4b2b      	ldr	r3, [pc, #172]	; (5888 <SOC+0xb8>)
    57da:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    57dc:	4c2b      	ldr	r4, [pc, #172]	; (588c <SOC+0xbc>)
    57de:	6a22      	ldr	r2, [r4, #32]
    57e0:	13db      	asrs	r3, r3, #15
    57e2:	189b      	adds	r3, r3, r2
    57e4:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    57e6:	6a20      	ldr	r0, [r4, #32]
    57e8:	21e1      	movs	r1, #225	; 0xe1
    57ea:	0189      	lsls	r1, r1, #6
    57ec:	4b28      	ldr	r3, [pc, #160]	; (5890 <SOC+0xc0>)
    57ee:	4798      	blx	r3
    57f0:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    57f2:	6a22      	ldr	r2, [r4, #32]
    57f4:	4b27      	ldr	r3, [pc, #156]	; (5894 <SOC+0xc4>)
    57f6:	4343      	muls	r3, r0
    57f8:	189b      	adds	r3, r3, r2
    57fa:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    57fc:	2800      	cmp	r0, #0
    57fe:	db11      	blt.n	5824 <SOC+0x54>
	{
		CHG_Val = CHG_Val + tmp_cap;
    5800:	4b25      	ldr	r3, [pc, #148]	; (5898 <SOC+0xc8>)
    5802:	681a      	ldr	r2, [r3, #0]
    5804:	1880      	adds	r0, r0, r2
    5806:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 1000 )
    5808:	4b24      	ldr	r3, [pc, #144]	; (589c <SOC+0xcc>)
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	1ac3      	subs	r3, r0, r3
    580e:	4a24      	ldr	r2, [pc, #144]	; (58a0 <SOC+0xd0>)
    5810:	4293      	cmp	r3, r2
    5812:	d918      	bls.n	5846 <SOC+0x76>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    5814:	2102      	movs	r1, #2
    5816:	4b23      	ldr	r3, [pc, #140]	; (58a4 <SOC+0xd4>)
    5818:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    581a:	4b1f      	ldr	r3, [pc, #124]	; (5898 <SOC+0xc8>)
    581c:	681a      	ldr	r2, [r3, #0]
    581e:	4b1f      	ldr	r3, [pc, #124]	; (589c <SOC+0xcc>)
    5820:	601a      	str	r2, [r3, #0]
    5822:	e010      	b.n	5846 <SOC+0x76>
		}
		//BatteryState.val.ActionState = 2; // 电池状态设定为充电
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    5824:	4b20      	ldr	r3, [pc, #128]	; (58a8 <SOC+0xd8>)
    5826:	681a      	ldr	r2, [r3, #0]
    5828:	1a10      	subs	r0, r2, r0
    582a:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=1000 )
    582c:	4b1f      	ldr	r3, [pc, #124]	; (58ac <SOC+0xdc>)
    582e:	681b      	ldr	r3, [r3, #0]
    5830:	1ac3      	subs	r3, r0, r3
    5832:	4a1b      	ldr	r2, [pc, #108]	; (58a0 <SOC+0xd0>)
    5834:	4293      	cmp	r3, r2
    5836:	d906      	bls.n	5846 <SOC+0x76>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    5838:	2101      	movs	r1, #1
    583a:	4b1a      	ldr	r3, [pc, #104]	; (58a4 <SOC+0xd4>)
    583c:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    583e:	4b1a      	ldr	r3, [pc, #104]	; (58a8 <SOC+0xd8>)
    5840:	681a      	ldr	r2, [r3, #0]
    5842:	4b1a      	ldr	r3, [pc, #104]	; (58ac <SOC+0xdc>)
    5844:	601a      	str	r2, [r3, #0]
		}
		//BatteryState.val.ActionState = 3; // 电池状态设定为放电
	}
	
	if(tmp_cap>-30)
    5846:	002b      	movs	r3, r5
    5848:	331d      	adds	r3, #29
    584a:	db03      	blt.n	5854 <SOC+0x84>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    584c:	4a0f      	ldr	r2, [pc, #60]	; (588c <SOC+0xbc>)
    584e:	6853      	ldr	r3, [r2, #4]
    5850:	18ed      	adds	r5, r5, r3
    5852:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    5854:	4b0d      	ldr	r3, [pc, #52]	; (588c <SOC+0xbc>)
    5856:	685b      	ldr	r3, [r3, #4]
    5858:	2b00      	cmp	r3, #0
    585a:	dd03      	ble.n	5864 <SOC+0x94>
	{
		g_sys_cap.val.cap_val3 = 0;
    585c:	2200      	movs	r2, #0
    585e:	4b0b      	ldr	r3, [pc, #44]	; (588c <SOC+0xbc>)
    5860:	60da      	str	r2, [r3, #12]
    5862:	e00d      	b.n	5880 <SOC+0xb0>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    5864:	4b09      	ldr	r3, [pc, #36]	; (588c <SOC+0xbc>)
    5866:	6859      	ldr	r1, [r3, #4]
    5868:	68da      	ldr	r2, [r3, #12]
    586a:	188a      	adds	r2, r1, r2
    586c:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    586e:	2200      	movs	r2, #0
    5870:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    5872:	68da      	ldr	r2, [r3, #12]
    5874:	4b0e      	ldr	r3, [pc, #56]	; (58b0 <SOC+0xe0>)
    5876:	429a      	cmp	r2, r3
    5878:	da02      	bge.n	5880 <SOC+0xb0>
		{
			g_sys_cap.val.cap_val3  = -1200;
    587a:	001a      	movs	r2, r3
    587c:	4b03      	ldr	r3, [pc, #12]	; (588c <SOC+0xbc>)
    587e:	60da      	str	r2, [r3, #12]
		}
	}
}
    5880:	bd70      	pop	{r4, r5, r6, pc}
    5882:	46c0      	nop			; (mov r8, r8)
    5884:	20000ef6 	.word	0x20000ef6
    5888:	0002bf20 	.word	0x0002bf20
    588c:	20000e98 	.word	0x20000e98
    5890:	000088a5 	.word	0x000088a5
    5894:	ffffc7c0 	.word	0xffffc7c0
    5898:	20000ec8 	.word	0x20000ec8
    589c:	20000ed0 	.word	0x20000ed0
    58a0:	000003e7 	.word	0x000003e7
    58a4:	000053dd 	.word	0x000053dd
    58a8:	20000ef0 	.word	0x20000ef0
    58ac:	20000edc 	.word	0x20000edc
    58b0:	fffffb50 	.word	0xfffffb50

000058b4 <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    58b4:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    58b6:	4a28      	ldr	r2, [pc, #160]	; (5958 <Sys_250ms_tick+0xa4>)
    58b8:	8813      	ldrh	r3, [r2, #0]
    58ba:	3301      	adds	r3, #1
    58bc:	b29b      	uxth	r3, r3
    58be:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    58c0:	4a26      	ldr	r2, [pc, #152]	; (595c <Sys_250ms_tick+0xa8>)
    58c2:	7813      	ldrb	r3, [r2, #0]
    58c4:	3301      	adds	r3, #1
    58c6:	7013      	strb	r3, [r2, #0]

	SOC();
    58c8:	4b25      	ldr	r3, [pc, #148]	; (5960 <Sys_250ms_tick+0xac>)
    58ca:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    58cc:	4b25      	ldr	r3, [pc, #148]	; (5964 <Sys_250ms_tick+0xb0>)
    58ce:	781b      	ldrb	r3, [r3, #0]
    58d0:	069a      	lsls	r2, r3, #26
    58d2:	d505      	bpl.n	58e0 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    58d4:	4924      	ldr	r1, [pc, #144]	; (5968 <Sys_250ms_tick+0xb4>)
    58d6:	780a      	ldrb	r2, [r1, #0]
    58d8:	3201      	adds	r2, #1
    58da:	b2d2      	uxtb	r2, r2
    58dc:	700a      	strb	r2, [r1, #0]
    58de:	e006      	b.n	58ee <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    58e0:	4a21      	ldr	r2, [pc, #132]	; (5968 <Sys_250ms_tick+0xb4>)
    58e2:	7812      	ldrb	r2, [r2, #0]
    58e4:	2a2d      	cmp	r2, #45	; 0x2d
    58e6:	d002      	beq.n	58ee <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    58e8:	2100      	movs	r1, #0
    58ea:	4a1f      	ldr	r2, [pc, #124]	; (5968 <Sys_250ms_tick+0xb4>)
    58ec:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    58ee:	065a      	lsls	r2, r3, #25
    58f0:	d505      	bpl.n	58fe <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    58f2:	491e      	ldr	r1, [pc, #120]	; (596c <Sys_250ms_tick+0xb8>)
    58f4:	780a      	ldrb	r2, [r1, #0]
    58f6:	3201      	adds	r2, #1
    58f8:	b2d2      	uxtb	r2, r2
    58fa:	700a      	strb	r2, [r1, #0]
    58fc:	e006      	b.n	590c <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    58fe:	4a1b      	ldr	r2, [pc, #108]	; (596c <Sys_250ms_tick+0xb8>)
    5900:	7812      	ldrb	r2, [r2, #0]
    5902:	2a2d      	cmp	r2, #45	; 0x2d
    5904:	d002      	beq.n	590c <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    5906:	2100      	movs	r1, #0
    5908:	4a18      	ldr	r2, [pc, #96]	; (596c <Sys_250ms_tick+0xb8>)
    590a:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    590c:	06db      	lsls	r3, r3, #27
    590e:	d505      	bpl.n	591c <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    5910:	4a17      	ldr	r2, [pc, #92]	; (5970 <Sys_250ms_tick+0xbc>)
    5912:	7813      	ldrb	r3, [r2, #0]
    5914:	3301      	adds	r3, #1
    5916:	b2db      	uxtb	r3, r3
    5918:	7013      	strb	r3, [r2, #0]
    591a:	e006      	b.n	592a <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    591c:	4b14      	ldr	r3, [pc, #80]	; (5970 <Sys_250ms_tick+0xbc>)
    591e:	781b      	ldrb	r3, [r3, #0]
    5920:	2b2d      	cmp	r3, #45	; 0x2d
    5922:	d002      	beq.n	592a <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    5924:	2200      	movs	r2, #0
    5926:	4b12      	ldr	r3, [pc, #72]	; (5970 <Sys_250ms_tick+0xbc>)
    5928:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    592a:	4b12      	ldr	r3, [pc, #72]	; (5974 <Sys_250ms_tick+0xc0>)
    592c:	781b      	ldrb	r3, [r3, #0]
    592e:	069a      	lsls	r2, r3, #26
    5930:	d504      	bpl.n	593c <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    5932:	4911      	ldr	r1, [pc, #68]	; (5978 <Sys_250ms_tick+0xc4>)
    5934:	880a      	ldrh	r2, [r1, #0]
    5936:	3201      	adds	r2, #1
    5938:	800a      	strh	r2, [r1, #0]
    593a:	e002      	b.n	5942 <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    593c:	2100      	movs	r1, #0
    593e:	4a0e      	ldr	r2, [pc, #56]	; (5978 <Sys_250ms_tick+0xc4>)
    5940:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    5942:	06db      	lsls	r3, r3, #27
    5944:	d504      	bpl.n	5950 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    5946:	4a0d      	ldr	r2, [pc, #52]	; (597c <Sys_250ms_tick+0xc8>)
    5948:	8813      	ldrh	r3, [r2, #0]
    594a:	3301      	adds	r3, #1
    594c:	8013      	strh	r3, [r2, #0]
    594e:	e002      	b.n	5956 <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    5950:	2200      	movs	r2, #0
    5952:	4b0a      	ldr	r3, [pc, #40]	; (597c <Sys_250ms_tick+0xc8>)
    5954:	801a      	strh	r2, [r3, #0]
	}
	
	//SysLED_Display();
}
    5956:	bd10      	pop	{r4, pc}
    5958:	20000212 	.word	0x20000212
    595c:	20000216 	.word	0x20000216
    5960:	000057d1 	.word	0x000057d1
    5964:	20001068 	.word	0x20001068
    5968:	20001091 	.word	0x20001091
    596c:	2000108e 	.word	0x2000108e
    5970:	20001066 	.word	0x20001066
    5974:	2000108c 	.word	0x2000108c
    5978:	20000218 	.word	0x20000218
    597c:	20000214 	.word	0x20000214

00005980 <SOC_Flag>:
}

void SOC_Flag(void)
{
	//更新SOC状态
	if ( g_sys_cap.val.re_cap_rate >= 98 )
    5980:	4b1e      	ldr	r3, [pc, #120]	; (59fc <SOC_Flag+0x7c>)
    5982:	7c9b      	ldrb	r3, [r3, #18]
    5984:	b2db      	uxtb	r3, r3
    5986:	2b61      	cmp	r3, #97	; 0x61
    5988:	d907      	bls.n	599a <SOC_Flag+0x1a>
	{
		BatteryState.val.SocState = 1 ; //SOC状态设置为满充电
    598a:	491d      	ldr	r1, [pc, #116]	; (5a00 <SOC_Flag+0x80>)
    598c:	780b      	ldrb	r3, [r1, #0]
    598e:	220c      	movs	r2, #12
    5990:	4393      	bics	r3, r2
    5992:	2204      	movs	r2, #4
    5994:	4313      	orrs	r3, r2
    5996:	700b      	strb	r3, [r1, #0]
    5998:	e02e      	b.n	59f8 <SOC_Flag+0x78>
	}
	else if ( g_sys_cap.val.re_cap_rate == 0 )
    599a:	4b18      	ldr	r3, [pc, #96]	; (59fc <SOC_Flag+0x7c>)
    599c:	7c9b      	ldrb	r3, [r3, #18]
    599e:	2b00      	cmp	r3, #0
    59a0:	d107      	bne.n	59b2 <SOC_Flag+0x32>
	{
		BatteryState.val.SocState = 2 ; //SOC状态设置放电终止
    59a2:	4917      	ldr	r1, [pc, #92]	; (5a00 <SOC_Flag+0x80>)
    59a4:	780b      	ldrb	r3, [r1, #0]
    59a6:	220c      	movs	r2, #12
    59a8:	4393      	bics	r3, r2
    59aa:	2208      	movs	r2, #8
    59ac:	4313      	orrs	r3, r2
    59ae:	700b      	strb	r3, [r1, #0]
    59b0:	e022      	b.n	59f8 <SOC_Flag+0x78>
	}
	else 
	{
		if ( BatteryState.val.SocState == 1 )
    59b2:	4b13      	ldr	r3, [pc, #76]	; (5a00 <SOC_Flag+0x80>)
    59b4:	781b      	ldrb	r3, [r3, #0]
    59b6:	220c      	movs	r2, #12
    59b8:	4013      	ands	r3, r2
    59ba:	2b04      	cmp	r3, #4
    59bc:	d10a      	bne.n	59d4 <SOC_Flag+0x54>
		{
			if (g_sys_cap.val.re_cap_rate < (98-5))
    59be:	4b0f      	ldr	r3, [pc, #60]	; (59fc <SOC_Flag+0x7c>)
    59c0:	7c9b      	ldrb	r3, [r3, #18]
    59c2:	b2db      	uxtb	r3, r3
    59c4:	2b5c      	cmp	r3, #92	; 0x5c
    59c6:	d817      	bhi.n	59f8 <SOC_Flag+0x78>
			{
				BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    59c8:	4a0d      	ldr	r2, [pc, #52]	; (5a00 <SOC_Flag+0x80>)
    59ca:	7813      	ldrb	r3, [r2, #0]
    59cc:	210c      	movs	r1, #12
    59ce:	438b      	bics	r3, r1
    59d0:	7013      	strb	r3, [r2, #0]
    59d2:	e011      	b.n	59f8 <SOC_Flag+0x78>
			} 
		}
		else if (BatteryState.val.SocState == 2)
    59d4:	2b08      	cmp	r3, #8
    59d6:	d10a      	bne.n	59ee <SOC_Flag+0x6e>
		{
			if (g_sys_cap.val.re_cap_rate > 5)
    59d8:	4b08      	ldr	r3, [pc, #32]	; (59fc <SOC_Flag+0x7c>)
    59da:	7c9b      	ldrb	r3, [r3, #18]
    59dc:	b2db      	uxtb	r3, r3
    59de:	2b05      	cmp	r3, #5
    59e0:	d90a      	bls.n	59f8 <SOC_Flag+0x78>
			{
				BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    59e2:	4a07      	ldr	r2, [pc, #28]	; (5a00 <SOC_Flag+0x80>)
    59e4:	7813      	ldrb	r3, [r2, #0]
    59e6:	210c      	movs	r1, #12
    59e8:	438b      	bics	r3, r1
    59ea:	7013      	strb	r3, [r2, #0]
    59ec:	e004      	b.n	59f8 <SOC_Flag+0x78>
			}
		}
		else
		{
			BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    59ee:	4a04      	ldr	r2, [pc, #16]	; (5a00 <SOC_Flag+0x80>)
    59f0:	7813      	ldrb	r3, [r2, #0]
    59f2:	210c      	movs	r1, #12
    59f4:	438b      	bics	r3, r1
    59f6:	7013      	strb	r3, [r2, #0]
		}
	}
}
    59f8:	4770      	bx	lr
    59fa:	46c0      	nop			; (mov r8, r8)
    59fc:	20000e98 	.word	0x20000e98
    5a00:	20001090 	.word	0x20001090

00005a04 <Flag_Process>:
	}
}


void Flag_Process(void)
{
    5a04:	b510      	push	{r4, lr}
	SOC_Flag();    //更新SOC标志位
    5a06:	4b01      	ldr	r3, [pc, #4]	; (5a0c <Flag_Process+0x8>)
    5a08:	4798      	blx	r3
		
}
    5a0a:	bd10      	pop	{r4, pc}
    5a0c:	00005981 	.word	0x00005981

00005a10 <OCHG_Flag>:
	Action_Flag();
}

void OCHG_Flag(void)
{
	if (nADC_CELL_MAX > OCHG_P3_VOL)    //过充电保护3
    5a10:	4b3a      	ldr	r3, [pc, #232]	; (5afc <OCHG_Flag+0xec>)
    5a12:	881b      	ldrh	r3, [r3, #0]
    5a14:	4a3a      	ldr	r2, [pc, #232]	; (5b00 <OCHG_Flag+0xf0>)
    5a16:	4293      	cmp	r3, r2
    5a18:	d90f      	bls.n	5a3a <OCHG_Flag+0x2a>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_on_cnt;
    5a1a:	4a3a      	ldr	r2, [pc, #232]	; (5b04 <OCHG_Flag+0xf4>)
    5a1c:	8812      	ldrh	r2, [r2, #0]
    5a1e:	493a      	ldr	r1, [pc, #232]	; (5b08 <OCHG_Flag+0xf8>)
    5a20:	8809      	ldrh	r1, [r1, #0]
    5a22:	1a52      	subs	r2, r2, r1
    5a24:	b292      	uxth	r2, r2
    5a26:	4939      	ldr	r1, [pc, #228]	; (5b0c <OCHG_Flag+0xfc>)
    5a28:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_2S)
    5a2a:	2a08      	cmp	r2, #8
    5a2c:	d909      	bls.n	5a42 <OCHG_Flag+0x32>
		{
			AbnormalState.val.OCHG_Protect3 = 1;
    5a2e:	4938      	ldr	r1, [pc, #224]	; (5b10 <OCHG_Flag+0x100>)
    5a30:	7808      	ldrb	r0, [r1, #0]
    5a32:	2201      	movs	r2, #1
    5a34:	4302      	orrs	r2, r0
    5a36:	700a      	strb	r2, [r1, #0]
    5a38:	e003      	b.n	5a42 <OCHG_Flag+0x32>
		}
	}
	else
	{
		OCHG_P3_on_cnt = sys_250ms_cnt;
    5a3a:	4a32      	ldr	r2, [pc, #200]	; (5b04 <OCHG_Flag+0xf4>)
    5a3c:	8811      	ldrh	r1, [r2, #0]
    5a3e:	4a32      	ldr	r2, [pc, #200]	; (5b08 <OCHG_Flag+0xf8>)
    5a40:	8011      	strh	r1, [r2, #0]
		
	}
	
	if (nADC_CELL_MAX < OCHG_D3_VOL)    //解除过充电保护3
    5a42:	4a34      	ldr	r2, [pc, #208]	; (5b14 <OCHG_Flag+0x104>)
    5a44:	4293      	cmp	r3, r2
    5a46:	d80f      	bhi.n	5a68 <OCHG_Flag+0x58>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_off_cnt;
    5a48:	4a2e      	ldr	r2, [pc, #184]	; (5b04 <OCHG_Flag+0xf4>)
    5a4a:	8812      	ldrh	r2, [r2, #0]
    5a4c:	4932      	ldr	r1, [pc, #200]	; (5b18 <OCHG_Flag+0x108>)
    5a4e:	8809      	ldrh	r1, [r1, #0]
    5a50:	1a52      	subs	r2, r2, r1
    5a52:	b292      	uxth	r2, r2
    5a54:	492d      	ldr	r1, [pc, #180]	; (5b0c <OCHG_Flag+0xfc>)
    5a56:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_3S)
    5a58:	2a0c      	cmp	r2, #12
    5a5a:	d909      	bls.n	5a70 <OCHG_Flag+0x60>
		{
			AbnormalState.val.OCHG_Protect3 = 0;
    5a5c:	492c      	ldr	r1, [pc, #176]	; (5b10 <OCHG_Flag+0x100>)
    5a5e:	780a      	ldrb	r2, [r1, #0]
    5a60:	2001      	movs	r0, #1
    5a62:	4382      	bics	r2, r0
    5a64:	700a      	strb	r2, [r1, #0]
    5a66:	e003      	b.n	5a70 <OCHG_Flag+0x60>
		}
	}
	else
	{
		OCHG_P3_off_cnt = sys_250ms_cnt;
    5a68:	4a26      	ldr	r2, [pc, #152]	; (5b04 <OCHG_Flag+0xf4>)
    5a6a:	8811      	ldrh	r1, [r2, #0]
    5a6c:	4a2a      	ldr	r2, [pc, #168]	; (5b18 <OCHG_Flag+0x108>)
    5a6e:	8011      	strh	r1, [r2, #0]
	}
	
	
	if (nADC_CELL_MAX > OCHG_P4_VOL)    //过充电保护4
    5a70:	4a2a      	ldr	r2, [pc, #168]	; (5b1c <OCHG_Flag+0x10c>)
    5a72:	4293      	cmp	r3, r2
    5a74:	d90f      	bls.n	5a96 <OCHG_Flag+0x86>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_on_cnt;
    5a76:	4a23      	ldr	r2, [pc, #140]	; (5b04 <OCHG_Flag+0xf4>)
    5a78:	8812      	ldrh	r2, [r2, #0]
    5a7a:	4929      	ldr	r1, [pc, #164]	; (5b20 <OCHG_Flag+0x110>)
    5a7c:	8809      	ldrh	r1, [r1, #0]
    5a7e:	1a52      	subs	r2, r2, r1
    5a80:	b292      	uxth	r2, r2
    5a82:	4928      	ldr	r1, [pc, #160]	; (5b24 <OCHG_Flag+0x114>)
    5a84:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_2S)
    5a86:	2a08      	cmp	r2, #8
    5a88:	d909      	bls.n	5a9e <OCHG_Flag+0x8e>
		{
			AbnormalState.val.OCHG_Protect4 = 1;
    5a8a:	4921      	ldr	r1, [pc, #132]	; (5b10 <OCHG_Flag+0x100>)
    5a8c:	7808      	ldrb	r0, [r1, #0]
    5a8e:	2202      	movs	r2, #2
    5a90:	4302      	orrs	r2, r0
    5a92:	700a      	strb	r2, [r1, #0]
    5a94:	e003      	b.n	5a9e <OCHG_Flag+0x8e>
		}
	}
	else
	{
		OCHG_P4_on_cnt = sys_250ms_cnt;
    5a96:	4a1b      	ldr	r2, [pc, #108]	; (5b04 <OCHG_Flag+0xf4>)
    5a98:	8811      	ldrh	r1, [r2, #0]
    5a9a:	4a21      	ldr	r2, [pc, #132]	; (5b20 <OCHG_Flag+0x110>)
    5a9c:	8011      	strh	r1, [r2, #0]

	}
	
	if (nADC_CELL_MAX < OCHG_D4_VOL)    //解除过充电保护4
    5a9e:	4a22      	ldr	r2, [pc, #136]	; (5b28 <OCHG_Flag+0x118>)
    5aa0:	4293      	cmp	r3, r2
    5aa2:	d80f      	bhi.n	5ac4 <OCHG_Flag+0xb4>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_off_cnt;
    5aa4:	4a17      	ldr	r2, [pc, #92]	; (5b04 <OCHG_Flag+0xf4>)
    5aa6:	8812      	ldrh	r2, [r2, #0]
    5aa8:	4920      	ldr	r1, [pc, #128]	; (5b2c <OCHG_Flag+0x11c>)
    5aaa:	8809      	ldrh	r1, [r1, #0]
    5aac:	1a52      	subs	r2, r2, r1
    5aae:	b292      	uxth	r2, r2
    5ab0:	491c      	ldr	r1, [pc, #112]	; (5b24 <OCHG_Flag+0x114>)
    5ab2:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_3S)
    5ab4:	2a0c      	cmp	r2, #12
    5ab6:	d909      	bls.n	5acc <OCHG_Flag+0xbc>
		{
			AbnormalState.val.OCHG_Protect4 = 0;
    5ab8:	4915      	ldr	r1, [pc, #84]	; (5b10 <OCHG_Flag+0x100>)
    5aba:	780a      	ldrb	r2, [r1, #0]
    5abc:	2002      	movs	r0, #2
    5abe:	4382      	bics	r2, r0
    5ac0:	700a      	strb	r2, [r1, #0]
    5ac2:	e003      	b.n	5acc <OCHG_Flag+0xbc>
		}
	}
	else
	{
		OCHG_P4_off_cnt = sys_250ms_cnt;
    5ac4:	4a0f      	ldr	r2, [pc, #60]	; (5b04 <OCHG_Flag+0xf4>)
    5ac6:	8811      	ldrh	r1, [r2, #0]
    5ac8:	4a18      	ldr	r2, [pc, #96]	; (5b2c <OCHG_Flag+0x11c>)
    5aca:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MAX > OCHG_P5_VOL)    //过充电保护5
    5acc:	4a18      	ldr	r2, [pc, #96]	; (5b30 <OCHG_Flag+0x120>)
    5ace:	4293      	cmp	r3, r2
    5ad0:	d90f      	bls.n	5af2 <OCHG_Flag+0xe2>
	{
		//OCHG_P5_off_cnt = sys_250ms_cnt;
		OCHG_P5_cnt = sys_250ms_cnt - OCHG_P5_on_cnt;
    5ad2:	4b0c      	ldr	r3, [pc, #48]	; (5b04 <OCHG_Flag+0xf4>)
    5ad4:	881b      	ldrh	r3, [r3, #0]
    5ad6:	4a17      	ldr	r2, [pc, #92]	; (5b34 <OCHG_Flag+0x124>)
    5ad8:	8812      	ldrh	r2, [r2, #0]
    5ada:	1a9b      	subs	r3, r3, r2
    5adc:	b29b      	uxth	r3, r3
    5ade:	4a16      	ldr	r2, [pc, #88]	; (5b38 <OCHG_Flag+0x128>)
    5ae0:	8013      	strh	r3, [r2, #0]
		if (OCHG_P5_cnt > PROTECT_DELAY_2S)
    5ae2:	2b08      	cmp	r3, #8
    5ae4:	d909      	bls.n	5afa <OCHG_Flag+0xea>
		{
			AbnormalState.val.OCHG_Protect5 = 1;
    5ae6:	4a0a      	ldr	r2, [pc, #40]	; (5b10 <OCHG_Flag+0x100>)
    5ae8:	7811      	ldrb	r1, [r2, #0]
    5aea:	2304      	movs	r3, #4
    5aec:	430b      	orrs	r3, r1
    5aee:	7013      	strb	r3, [r2, #0]
    5af0:	e003      	b.n	5afa <OCHG_Flag+0xea>
		}
	}
	else
	{
		OCHG_P5_on_cnt = sys_250ms_cnt;
    5af2:	4b04      	ldr	r3, [pc, #16]	; (5b04 <OCHG_Flag+0xf4>)
    5af4:	881a      	ldrh	r2, [r3, #0]
    5af6:	4b0f      	ldr	r3, [pc, #60]	; (5b34 <OCHG_Flag+0x124>)
    5af8:	801a      	strh	r2, [r3, #0]
		//if (OCHG_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.OCHG_Protect5 = 0;
		//}
	}
}
    5afa:	4770      	bx	lr
    5afc:	20000ecc 	.word	0x20000ecc
    5b00:	0000353f 	.word	0x0000353f
    5b04:	20000212 	.word	0x20000212
    5b08:	20000d40 	.word	0x20000d40
    5b0c:	20000d0c 	.word	0x20000d0c
    5b10:	20000ed8 	.word	0x20000ed8
    5b14:	000034bb 	.word	0x000034bb
    5b18:	20000d20 	.word	0x20000d20
    5b1c:	00003666 	.word	0x00003666
    5b20:	20000d02 	.word	0x20000d02
    5b24:	20000d3c 	.word	0x20000d3c
    5b28:	000035c2 	.word	0x000035c2
    5b2c:	20000d08 	.word	0x20000d08
    5b30:	0000370a 	.word	0x0000370a
    5b34:	20000d60 	.word	0x20000d60
    5b38:	20000d3e 	.word	0x20000d3e

00005b3c <ODCH_Flag>:

void ODCH_Flag(void)
{
	if (nADC_CELL_MIN < ODCH_P3_VOL)    //过放电保护3
    5b3c:	4b3a      	ldr	r3, [pc, #232]	; (5c28 <ODCH_Flag+0xec>)
    5b3e:	881b      	ldrh	r3, [r3, #0]
    5b40:	4a3a      	ldr	r2, [pc, #232]	; (5c2c <ODCH_Flag+0xf0>)
    5b42:	4293      	cmp	r3, r2
    5b44:	d80f      	bhi.n	5b66 <ODCH_Flag+0x2a>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_on_cnt;
    5b46:	4a3a      	ldr	r2, [pc, #232]	; (5c30 <ODCH_Flag+0xf4>)
    5b48:	8812      	ldrh	r2, [r2, #0]
    5b4a:	493a      	ldr	r1, [pc, #232]	; (5c34 <ODCH_Flag+0xf8>)
    5b4c:	8809      	ldrh	r1, [r1, #0]
    5b4e:	1a52      	subs	r2, r2, r1
    5b50:	b292      	uxth	r2, r2
    5b52:	4939      	ldr	r1, [pc, #228]	; (5c38 <ODCH_Flag+0xfc>)
    5b54:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_2S)
    5b56:	2a08      	cmp	r2, #8
    5b58:	d909      	bls.n	5b6e <ODCH_Flag+0x32>
		{
			AbnormalState.val.ODCH_Protect3 = 1;
    5b5a:	4938      	ldr	r1, [pc, #224]	; (5c3c <ODCH_Flag+0x100>)
    5b5c:	7808      	ldrb	r0, [r1, #0]
    5b5e:	2208      	movs	r2, #8
    5b60:	4302      	orrs	r2, r0
    5b62:	700a      	strb	r2, [r1, #0]
    5b64:	e003      	b.n	5b6e <ODCH_Flag+0x32>
		}
	}
	else
	{
		ODCH_P3_on_cnt = sys_250ms_cnt;
    5b66:	4a32      	ldr	r2, [pc, #200]	; (5c30 <ODCH_Flag+0xf4>)
    5b68:	8811      	ldrh	r1, [r2, #0]
    5b6a:	4a32      	ldr	r2, [pc, #200]	; (5c34 <ODCH_Flag+0xf8>)
    5b6c:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D3_VOL)    //解除过放电保护3
    5b6e:	4a34      	ldr	r2, [pc, #208]	; (5c40 <ODCH_Flag+0x104>)
    5b70:	4293      	cmp	r3, r2
    5b72:	d90f      	bls.n	5b94 <ODCH_Flag+0x58>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_off_cnt;
    5b74:	4a2e      	ldr	r2, [pc, #184]	; (5c30 <ODCH_Flag+0xf4>)
    5b76:	8812      	ldrh	r2, [r2, #0]
    5b78:	4932      	ldr	r1, [pc, #200]	; (5c44 <ODCH_Flag+0x108>)
    5b7a:	8809      	ldrh	r1, [r1, #0]
    5b7c:	1a52      	subs	r2, r2, r1
    5b7e:	b292      	uxth	r2, r2
    5b80:	492d      	ldr	r1, [pc, #180]	; (5c38 <ODCH_Flag+0xfc>)
    5b82:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_3S)
    5b84:	2a0c      	cmp	r2, #12
    5b86:	d909      	bls.n	5b9c <ODCH_Flag+0x60>
		{
			AbnormalState.val.ODCH_Protect3 = 0;
    5b88:	492c      	ldr	r1, [pc, #176]	; (5c3c <ODCH_Flag+0x100>)
    5b8a:	780a      	ldrb	r2, [r1, #0]
    5b8c:	2008      	movs	r0, #8
    5b8e:	4382      	bics	r2, r0
    5b90:	700a      	strb	r2, [r1, #0]
    5b92:	e003      	b.n	5b9c <ODCH_Flag+0x60>
		}
	}
	else
	{
		ODCH_P3_off_cnt = sys_250ms_cnt;
    5b94:	4a26      	ldr	r2, [pc, #152]	; (5c30 <ODCH_Flag+0xf4>)
    5b96:	8811      	ldrh	r1, [r2, #0]
    5b98:	4a2a      	ldr	r2, [pc, #168]	; (5c44 <ODCH_Flag+0x108>)
    5b9a:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P4_VOL)    //过放电保护4
    5b9c:	4a2a      	ldr	r2, [pc, #168]	; (5c48 <ODCH_Flag+0x10c>)
    5b9e:	4293      	cmp	r3, r2
    5ba0:	d80f      	bhi.n	5bc2 <ODCH_Flag+0x86>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_on_cnt;
    5ba2:	4a23      	ldr	r2, [pc, #140]	; (5c30 <ODCH_Flag+0xf4>)
    5ba4:	8812      	ldrh	r2, [r2, #0]
    5ba6:	4929      	ldr	r1, [pc, #164]	; (5c4c <ODCH_Flag+0x110>)
    5ba8:	8809      	ldrh	r1, [r1, #0]
    5baa:	1a52      	subs	r2, r2, r1
    5bac:	b292      	uxth	r2, r2
    5bae:	4928      	ldr	r1, [pc, #160]	; (5c50 <ODCH_Flag+0x114>)
    5bb0:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_2S)
    5bb2:	2a08      	cmp	r2, #8
    5bb4:	d909      	bls.n	5bca <ODCH_Flag+0x8e>
		{
			AbnormalState.val.ODCH_Protect4 = 1;
    5bb6:	4921      	ldr	r1, [pc, #132]	; (5c3c <ODCH_Flag+0x100>)
    5bb8:	7808      	ldrb	r0, [r1, #0]
    5bba:	2210      	movs	r2, #16
    5bbc:	4302      	orrs	r2, r0
    5bbe:	700a      	strb	r2, [r1, #0]
    5bc0:	e003      	b.n	5bca <ODCH_Flag+0x8e>
		}
	}
	else
	{
		ODCH_P4_on_cnt = sys_250ms_cnt;
    5bc2:	4a1b      	ldr	r2, [pc, #108]	; (5c30 <ODCH_Flag+0xf4>)
    5bc4:	8811      	ldrh	r1, [r2, #0]
    5bc6:	4a21      	ldr	r2, [pc, #132]	; (5c4c <ODCH_Flag+0x110>)
    5bc8:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D4_VOL)    //解除过放电保护4
    5bca:	4a1d      	ldr	r2, [pc, #116]	; (5c40 <ODCH_Flag+0x104>)
    5bcc:	4293      	cmp	r3, r2
    5bce:	d90f      	bls.n	5bf0 <ODCH_Flag+0xb4>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_off_cnt;
    5bd0:	4a17      	ldr	r2, [pc, #92]	; (5c30 <ODCH_Flag+0xf4>)
    5bd2:	8812      	ldrh	r2, [r2, #0]
    5bd4:	491f      	ldr	r1, [pc, #124]	; (5c54 <ODCH_Flag+0x118>)
    5bd6:	8809      	ldrh	r1, [r1, #0]
    5bd8:	1a52      	subs	r2, r2, r1
    5bda:	b292      	uxth	r2, r2
    5bdc:	491c      	ldr	r1, [pc, #112]	; (5c50 <ODCH_Flag+0x114>)
    5bde:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_3S)
    5be0:	2a0c      	cmp	r2, #12
    5be2:	d909      	bls.n	5bf8 <ODCH_Flag+0xbc>
		{
			AbnormalState.val.ODCH_Protect4 = 0;
    5be4:	4915      	ldr	r1, [pc, #84]	; (5c3c <ODCH_Flag+0x100>)
    5be6:	780a      	ldrb	r2, [r1, #0]
    5be8:	2010      	movs	r0, #16
    5bea:	4382      	bics	r2, r0
    5bec:	700a      	strb	r2, [r1, #0]
    5bee:	e003      	b.n	5bf8 <ODCH_Flag+0xbc>
		}
	}
	else
	{
		ODCH_P4_off_cnt = sys_250ms_cnt;
    5bf0:	4a0f      	ldr	r2, [pc, #60]	; (5c30 <ODCH_Flag+0xf4>)
    5bf2:	8811      	ldrh	r1, [r2, #0]
    5bf4:	4a17      	ldr	r2, [pc, #92]	; (5c54 <ODCH_Flag+0x118>)
    5bf6:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P5_VOL)    //过放电保护5
    5bf8:	4a17      	ldr	r2, [pc, #92]	; (5c58 <ODCH_Flag+0x11c>)
    5bfa:	4293      	cmp	r3, r2
    5bfc:	d80f      	bhi.n	5c1e <ODCH_Flag+0xe2>
	{
		//ODCH_P5_off_cnt = sys_250ms_cnt;
		ODCH_P5_cnt = sys_250ms_cnt - ODCH_P5_on_cnt;
    5bfe:	4b0c      	ldr	r3, [pc, #48]	; (5c30 <ODCH_Flag+0xf4>)
    5c00:	881b      	ldrh	r3, [r3, #0]
    5c02:	4a16      	ldr	r2, [pc, #88]	; (5c5c <ODCH_Flag+0x120>)
    5c04:	8812      	ldrh	r2, [r2, #0]
    5c06:	1a9b      	subs	r3, r3, r2
    5c08:	b29b      	uxth	r3, r3
    5c0a:	4a15      	ldr	r2, [pc, #84]	; (5c60 <ODCH_Flag+0x124>)
    5c0c:	8013      	strh	r3, [r2, #0]
		if (ODCH_P5_cnt > PROTECT_DELAY_2S)
    5c0e:	2b08      	cmp	r3, #8
    5c10:	d909      	bls.n	5c26 <ODCH_Flag+0xea>
		{
			AbnormalState.val.ODCH_Protect5 = 1;
    5c12:	4a0a      	ldr	r2, [pc, #40]	; (5c3c <ODCH_Flag+0x100>)
    5c14:	7811      	ldrb	r1, [r2, #0]
    5c16:	2320      	movs	r3, #32
    5c18:	430b      	orrs	r3, r1
    5c1a:	7013      	strb	r3, [r2, #0]
    5c1c:	e003      	b.n	5c26 <ODCH_Flag+0xea>
		}
	}
	else
	{
		ODCH_P5_on_cnt = sys_250ms_cnt;
    5c1e:	4b04      	ldr	r3, [pc, #16]	; (5c30 <ODCH_Flag+0xf4>)
    5c20:	881a      	ldrh	r2, [r3, #0]
    5c22:	4b0e      	ldr	r3, [pc, #56]	; (5c5c <ODCH_Flag+0x120>)
    5c24:	801a      	strh	r2, [r3, #0]
		//if (ODCH_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.ODCH_Protect5 = 0;
		//}
	}
}
    5c26:	4770      	bx	lr
    5c28:	20000e92 	.word	0x20000e92
    5c2c:	00002665 	.word	0x00002665
    5c30:	20000212 	.word	0x20000212
    5c34:	20000d04 	.word	0x20000d04
    5c38:	20000d12 	.word	0x20000d12
    5c3c:	20000ed8 	.word	0x20000ed8
    5c40:	000028f6 	.word	0x000028f6
    5c44:	20000d10 	.word	0x20000d10
    5c48:	000023d6 	.word	0x000023d6
    5c4c:	20000d42 	.word	0x20000d42
    5c50:	20000d2a 	.word	0x20000d2a
    5c54:	20000d58 	.word	0x20000d58
    5c58:	00001fff 	.word	0x00001fff
    5c5c:	20000d44 	.word	0x20000d44
    5c60:	20000d0e 	.word	0x20000d0e

00005c64 <OCC_Flag>:

void OCC_Flag(void)
{
    5c64:	b570      	push	{r4, r5, r6, lr}
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
    5c66:	4b51      	ldr	r3, [pc, #324]	; (5dac <OCC_Flag+0x148>)
    5c68:	2200      	movs	r2, #0
    5c6a:	569a      	ldrsb	r2, [r3, r2]
    5c6c:	4b50      	ldr	r3, [pc, #320]	; (5db0 <OCC_Flag+0x14c>)
    5c6e:	781b      	ldrb	r3, [r3, #0]
    5c70:	b25b      	sxtb	r3, r3
    5c72:	18d3      	adds	r3, r2, r3
    5c74:	0fda      	lsrs	r2, r3, #31
    5c76:	18d3      	adds	r3, r2, r3
    5c78:	105b      	asrs	r3, r3, #1
    5c7a:	b25b      	sxtb	r3, r3
	int16_t Limit_Current = 0;
	if (temp > 10)
    5c7c:	2b0a      	cmp	r3, #10
    5c7e:	dc03      	bgt.n	5c88 <OCC_Flag+0x24>
	{
		Limit_Current = CURRENT_CHG1A * 30;
	}
	else if (temp > 0)
    5c80:	2b00      	cmp	r3, #0
    5c82:	dc03      	bgt.n	5c8c <OCC_Flag+0x28>
	{
		Limit_Current = CURRENT_CHG1A * 15;
	}
	else if (temp > -10)
	{
		Limit_Current = CURRENT_CHG1A * 10;
    5c84:	484b      	ldr	r0, [pc, #300]	; (5db4 <OCC_Flag+0x150>)
    5c86:	e002      	b.n	5c8e <OCC_Flag+0x2a>
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
	int16_t Limit_Current = 0;
	if (temp > 10)
	{
		Limit_Current = CURRENT_CHG1A * 30;
    5c88:	484b      	ldr	r0, [pc, #300]	; (5db8 <OCC_Flag+0x154>)
    5c8a:	e000      	b.n	5c8e <OCC_Flag+0x2a>
	}
	else if (temp > 0)
	{
		Limit_Current = CURRENT_CHG1A * 15;
    5c8c:	484b      	ldr	r0, [pc, #300]	; (5dbc <OCC_Flag+0x158>)
	{
		Limit_Current = CURRENT_CHG1A * 10;
	}
	
	
	if (nADC_CURRENT > ( Limit_Current *12 / 10 ) )    //充电过电流保护3
    5c8e:	4b4c      	ldr	r3, [pc, #304]	; (5dc0 <OCC_Flag+0x15c>)
    5c90:	2500      	movs	r5, #0
    5c92:	5f5d      	ldrsh	r5, [r3, r5]
    5c94:	0004      	movs	r4, r0
    5c96:	0043      	lsls	r3, r0, #1
    5c98:	1818      	adds	r0, r3, r0
    5c9a:	0080      	lsls	r0, r0, #2
    5c9c:	210a      	movs	r1, #10
    5c9e:	4b49      	ldr	r3, [pc, #292]	; (5dc4 <OCC_Flag+0x160>)
    5ca0:	4798      	blx	r3
    5ca2:	0006      	movs	r6, r0
    5ca4:	4285      	cmp	r5, r0
    5ca6:	dd0f      	ble.n	5cc8 <OCC_Flag+0x64>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_on_cnt;
    5ca8:	4b47      	ldr	r3, [pc, #284]	; (5dc8 <OCC_Flag+0x164>)
    5caa:	881b      	ldrh	r3, [r3, #0]
    5cac:	4a47      	ldr	r2, [pc, #284]	; (5dcc <OCC_Flag+0x168>)
    5cae:	8812      	ldrh	r2, [r2, #0]
    5cb0:	1a9b      	subs	r3, r3, r2
    5cb2:	b29b      	uxth	r3, r3
    5cb4:	4a46      	ldr	r2, [pc, #280]	; (5dd0 <OCC_Flag+0x16c>)
    5cb6:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_2S)
    5cb8:	2b08      	cmp	r3, #8
    5cba:	d909      	bls.n	5cd0 <OCC_Flag+0x6c>
		{
			AbnormalState.val.OCC_Protect3 = 1;
    5cbc:	4a45      	ldr	r2, [pc, #276]	; (5dd4 <OCC_Flag+0x170>)
    5cbe:	7811      	ldrb	r1, [r2, #0]
    5cc0:	2340      	movs	r3, #64	; 0x40
    5cc2:	430b      	orrs	r3, r1
    5cc4:	7013      	strb	r3, [r2, #0]
    5cc6:	e003      	b.n	5cd0 <OCC_Flag+0x6c>
		}
	}
	else
	{
		OCC_P3_on_cnt = sys_250ms_cnt;
    5cc8:	4b3f      	ldr	r3, [pc, #252]	; (5dc8 <OCC_Flag+0x164>)
    5cca:	881a      	ldrh	r2, [r3, #0]
    5ccc:	4b3f      	ldr	r3, [pc, #252]	; (5dcc <OCC_Flag+0x168>)
    5cce:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *11 / 10 ) )    //解除充电过电流保护3
    5cd0:	00a0      	lsls	r0, r4, #2
    5cd2:	1900      	adds	r0, r0, r4
    5cd4:	0040      	lsls	r0, r0, #1
    5cd6:	1900      	adds	r0, r0, r4
    5cd8:	210a      	movs	r1, #10
    5cda:	4b3a      	ldr	r3, [pc, #232]	; (5dc4 <OCC_Flag+0x160>)
    5cdc:	4798      	blx	r3
    5cde:	4285      	cmp	r5, r0
    5ce0:	dc0f      	bgt.n	5d02 <OCC_Flag+0x9e>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_off_cnt;
    5ce2:	4b39      	ldr	r3, [pc, #228]	; (5dc8 <OCC_Flag+0x164>)
    5ce4:	881b      	ldrh	r3, [r3, #0]
    5ce6:	4a3c      	ldr	r2, [pc, #240]	; (5dd8 <OCC_Flag+0x174>)
    5ce8:	8812      	ldrh	r2, [r2, #0]
    5cea:	1a9b      	subs	r3, r3, r2
    5cec:	b29b      	uxth	r3, r3
    5cee:	4a38      	ldr	r2, [pc, #224]	; (5dd0 <OCC_Flag+0x16c>)
    5cf0:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_3S )
    5cf2:	2b0c      	cmp	r3, #12
    5cf4:	d909      	bls.n	5d0a <OCC_Flag+0xa6>
		{
			AbnormalState.val.OCC_Protect3 = 0;
    5cf6:	4a37      	ldr	r2, [pc, #220]	; (5dd4 <OCC_Flag+0x170>)
    5cf8:	7813      	ldrb	r3, [r2, #0]
    5cfa:	2140      	movs	r1, #64	; 0x40
    5cfc:	438b      	bics	r3, r1
    5cfe:	7013      	strb	r3, [r2, #0]
    5d00:	e003      	b.n	5d0a <OCC_Flag+0xa6>
		}
	}
	else
	{
		OCC_P3_off_cnt = sys_250ms_cnt;
    5d02:	4b31      	ldr	r3, [pc, #196]	; (5dc8 <OCC_Flag+0x164>)
    5d04:	881a      	ldrh	r2, [r3, #0]
    5d06:	4b34      	ldr	r3, [pc, #208]	; (5dd8 <OCC_Flag+0x174>)
    5d08:	801a      	strh	r2, [r3, #0]
	}
	
	if (nADC_CURRENT > ( Limit_Current *13 / 10 ) )    //充电过电流保护4
    5d0a:	0060      	lsls	r0, r4, #1
    5d0c:	1900      	adds	r0, r0, r4
    5d0e:	0080      	lsls	r0, r0, #2
    5d10:	1900      	adds	r0, r0, r4
    5d12:	210a      	movs	r1, #10
    5d14:	4b2b      	ldr	r3, [pc, #172]	; (5dc4 <OCC_Flag+0x160>)
    5d16:	4798      	blx	r3
    5d18:	4285      	cmp	r5, r0
    5d1a:	dd10      	ble.n	5d3e <OCC_Flag+0xda>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_on_cnt;
    5d1c:	4b2a      	ldr	r3, [pc, #168]	; (5dc8 <OCC_Flag+0x164>)
    5d1e:	881b      	ldrh	r3, [r3, #0]
    5d20:	4a2e      	ldr	r2, [pc, #184]	; (5ddc <OCC_Flag+0x178>)
    5d22:	8812      	ldrh	r2, [r2, #0]
    5d24:	1a9b      	subs	r3, r3, r2
    5d26:	b29b      	uxth	r3, r3
    5d28:	4a2d      	ldr	r2, [pc, #180]	; (5de0 <OCC_Flag+0x17c>)
    5d2a:	8013      	strh	r3, [r2, #0]
		if (OCC_P4_cnt > PROTECT_DELAY_2S)
    5d2c:	2b08      	cmp	r3, #8
    5d2e:	d90a      	bls.n	5d46 <OCC_Flag+0xe2>
		{
			AbnormalState.val.OCC_Protect4 = 1;
    5d30:	4a28      	ldr	r2, [pc, #160]	; (5dd4 <OCC_Flag+0x170>)
    5d32:	7813      	ldrb	r3, [r2, #0]
    5d34:	2180      	movs	r1, #128	; 0x80
    5d36:	4249      	negs	r1, r1
    5d38:	430b      	orrs	r3, r1
    5d3a:	7013      	strb	r3, [r2, #0]
    5d3c:	e003      	b.n	5d46 <OCC_Flag+0xe2>
		}
	}
	else
	{
		OCC_P4_on_cnt = sys_250ms_cnt;
    5d3e:	4b22      	ldr	r3, [pc, #136]	; (5dc8 <OCC_Flag+0x164>)
    5d40:	881a      	ldrh	r2, [r3, #0]
    5d42:	4b26      	ldr	r3, [pc, #152]	; (5ddc <OCC_Flag+0x178>)
    5d44:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *12 / 10 ))    //解除充电过电流保护4
    5d46:	42b5      	cmp	r5, r6
    5d48:	dc0f      	bgt.n	5d6a <OCC_Flag+0x106>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_off_cnt;
    5d4a:	4b1f      	ldr	r3, [pc, #124]	; (5dc8 <OCC_Flag+0x164>)
    5d4c:	881b      	ldrh	r3, [r3, #0]
    5d4e:	4a25      	ldr	r2, [pc, #148]	; (5de4 <OCC_Flag+0x180>)
    5d50:	8812      	ldrh	r2, [r2, #0]
    5d52:	1a9b      	subs	r3, r3, r2
    5d54:	b29b      	uxth	r3, r3
    5d56:	4a22      	ldr	r2, [pc, #136]	; (5de0 <OCC_Flag+0x17c>)
    5d58:	8013      	strh	r3, [r2, #0]
		if ( OCC_P4_cnt > PROTECT_DELAY_3S )
    5d5a:	2b0c      	cmp	r3, #12
    5d5c:	d909      	bls.n	5d72 <OCC_Flag+0x10e>
		{
			AbnormalState.val.OCC_Protect4 = 0;
    5d5e:	4a1d      	ldr	r2, [pc, #116]	; (5dd4 <OCC_Flag+0x170>)
    5d60:	7813      	ldrb	r3, [r2, #0]
    5d62:	217f      	movs	r1, #127	; 0x7f
    5d64:	400b      	ands	r3, r1
    5d66:	7013      	strb	r3, [r2, #0]
    5d68:	e003      	b.n	5d72 <OCC_Flag+0x10e>
		}
	}
	else
	{
		OCC_P4_off_cnt = sys_250ms_cnt;
    5d6a:	4b17      	ldr	r3, [pc, #92]	; (5dc8 <OCC_Flag+0x164>)
    5d6c:	881a      	ldrh	r2, [r3, #0]
    5d6e:	4b1d      	ldr	r3, [pc, #116]	; (5de4 <OCC_Flag+0x180>)
    5d70:	801a      	strh	r2, [r3, #0]
	}

	if (nADC_CURRENT > ( Limit_Current *15 / 10 ) )    //充电过电流保护5
    5d72:	0120      	lsls	r0, r4, #4
    5d74:	1b00      	subs	r0, r0, r4
    5d76:	210a      	movs	r1, #10
    5d78:	4b12      	ldr	r3, [pc, #72]	; (5dc4 <OCC_Flag+0x160>)
    5d7a:	4798      	blx	r3
    5d7c:	4285      	cmp	r5, r0
    5d7e:	dd0f      	ble.n	5da0 <OCC_Flag+0x13c>
	{
		OCC_P5_cnt = sys_250ms_cnt - OCC_P5_on_cnt;
    5d80:	4b11      	ldr	r3, [pc, #68]	; (5dc8 <OCC_Flag+0x164>)
    5d82:	881b      	ldrh	r3, [r3, #0]
    5d84:	4a18      	ldr	r2, [pc, #96]	; (5de8 <OCC_Flag+0x184>)
    5d86:	8812      	ldrh	r2, [r2, #0]
    5d88:	1a9b      	subs	r3, r3, r2
    5d8a:	b29b      	uxth	r3, r3
    5d8c:	4a17      	ldr	r2, [pc, #92]	; (5dec <OCC_Flag+0x188>)
    5d8e:	8013      	strh	r3, [r2, #0]
		if (OCC_P5_cnt > PROTECT_DELAY_2S)
    5d90:	2b08      	cmp	r3, #8
    5d92:	d909      	bls.n	5da8 <OCC_Flag+0x144>
		{
			AbnormalState.val.OCC_Protect5 = 1;
    5d94:	4a0f      	ldr	r2, [pc, #60]	; (5dd4 <OCC_Flag+0x170>)
    5d96:	7851      	ldrb	r1, [r2, #1]
    5d98:	2301      	movs	r3, #1
    5d9a:	430b      	orrs	r3, r1
    5d9c:	7053      	strb	r3, [r2, #1]
    5d9e:	e003      	b.n	5da8 <OCC_Flag+0x144>
		}
	}
	else
	{
		OCC_P5_on_cnt = sys_250ms_cnt;
    5da0:	4b09      	ldr	r3, [pc, #36]	; (5dc8 <OCC_Flag+0x164>)
    5da2:	881a      	ldrh	r2, [r3, #0]
    5da4:	4b10      	ldr	r3, [pc, #64]	; (5de8 <OCC_Flag+0x184>)
    5da6:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OCC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    5da8:	bd70      	pop	{r4, r5, r6, pc}
    5daa:	46c0      	nop			; (mov r8, r8)
    5dac:	20001060 	.word	0x20001060
    5db0:	20000dd4 	.word	0x20000dd4
    5db4:	0000071c 	.word	0x0000071c
    5db8:	00001554 	.word	0x00001554
    5dbc:	00000aaa 	.word	0x00000aaa
    5dc0:	20000ef6 	.word	0x20000ef6
    5dc4:	000088a5 	.word	0x000088a5
    5dc8:	20000212 	.word	0x20000212
    5dcc:	20000cfc 	.word	0x20000cfc
    5dd0:	20000d26 	.word	0x20000d26
    5dd4:	20000ed8 	.word	0x20000ed8
    5dd8:	20000d46 	.word	0x20000d46
    5ddc:	20000d00 	.word	0x20000d00
    5de0:	20000d4e 	.word	0x20000d4e
    5de4:	20000d38 	.word	0x20000d38
    5de8:	20000d1a 	.word	0x20000d1a
    5dec:	20000d0a 	.word	0x20000d0a

00005df0 <ODC_Flag>:

void ODC_Flag(void)
{
	if (nADC_CURRENT < ODC_P3_AM )    //放电过电流保护3
    5df0:	4b3b      	ldr	r3, [pc, #236]	; (5ee0 <ODC_Flag+0xf0>)
    5df2:	2200      	movs	r2, #0
    5df4:	5e9b      	ldrsh	r3, [r3, r2]
    5df6:	4a3b      	ldr	r2, [pc, #236]	; (5ee4 <ODC_Flag+0xf4>)
    5df8:	4293      	cmp	r3, r2
    5dfa:	da0f      	bge.n	5e1c <ODC_Flag+0x2c>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_on_cnt;
    5dfc:	4a3a      	ldr	r2, [pc, #232]	; (5ee8 <ODC_Flag+0xf8>)
    5dfe:	8812      	ldrh	r2, [r2, #0]
    5e00:	493a      	ldr	r1, [pc, #232]	; (5eec <ODC_Flag+0xfc>)
    5e02:	8809      	ldrh	r1, [r1, #0]
    5e04:	1a52      	subs	r2, r2, r1
    5e06:	b292      	uxth	r2, r2
    5e08:	4939      	ldr	r1, [pc, #228]	; (5ef0 <ODC_Flag+0x100>)
    5e0a:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    5e0c:	2a0c      	cmp	r2, #12
    5e0e:	d909      	bls.n	5e24 <ODC_Flag+0x34>
		{
			AbnormalState.val.ODC_Protect3 = 1;
    5e10:	4938      	ldr	r1, [pc, #224]	; (5ef4 <ODC_Flag+0x104>)
    5e12:	7848      	ldrb	r0, [r1, #1]
    5e14:	2202      	movs	r2, #2
    5e16:	4302      	orrs	r2, r0
    5e18:	704a      	strb	r2, [r1, #1]
    5e1a:	e003      	b.n	5e24 <ODC_Flag+0x34>
		}
	}
	else
	{
		ODC_P3_on_cnt = sys_250ms_cnt;
    5e1c:	4a32      	ldr	r2, [pc, #200]	; (5ee8 <ODC_Flag+0xf8>)
    5e1e:	8811      	ldrh	r1, [r2, #0]
    5e20:	4a32      	ldr	r2, [pc, #200]	; (5eec <ODC_Flag+0xfc>)
    5e22:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CURRENT > ODC_D3_AM )    //解除放电过电流保护3
    5e24:	4a34      	ldr	r2, [pc, #208]	; (5ef8 <ODC_Flag+0x108>)
    5e26:	4293      	cmp	r3, r2
    5e28:	db0f      	blt.n	5e4a <ODC_Flag+0x5a>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_off_cnt;
    5e2a:	4a2f      	ldr	r2, [pc, #188]	; (5ee8 <ODC_Flag+0xf8>)
    5e2c:	8812      	ldrh	r2, [r2, #0]
    5e2e:	4933      	ldr	r1, [pc, #204]	; (5efc <ODC_Flag+0x10c>)
    5e30:	8809      	ldrh	r1, [r1, #0]
    5e32:	1a52      	subs	r2, r2, r1
    5e34:	b292      	uxth	r2, r2
    5e36:	492e      	ldr	r1, [pc, #184]	; (5ef0 <ODC_Flag+0x100>)
    5e38:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    5e3a:	2a0c      	cmp	r2, #12
    5e3c:	d909      	bls.n	5e52 <ODC_Flag+0x62>
		{
			AbnormalState.val.ODC_Protect3 = 0;
    5e3e:	492d      	ldr	r1, [pc, #180]	; (5ef4 <ODC_Flag+0x104>)
    5e40:	784a      	ldrb	r2, [r1, #1]
    5e42:	2002      	movs	r0, #2
    5e44:	4382      	bics	r2, r0
    5e46:	704a      	strb	r2, [r1, #1]
    5e48:	e003      	b.n	5e52 <ODC_Flag+0x62>
		}
	}
	else
	{
		ODC_P3_off_cnt = sys_250ms_cnt;
    5e4a:	4a27      	ldr	r2, [pc, #156]	; (5ee8 <ODC_Flag+0xf8>)
    5e4c:	8811      	ldrh	r1, [r2, #0]
    5e4e:	4a2b      	ldr	r2, [pc, #172]	; (5efc <ODC_Flag+0x10c>)
    5e50:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P4_AM )    //放电过电流保护4
    5e52:	4a2b      	ldr	r2, [pc, #172]	; (5f00 <ODC_Flag+0x110>)
    5e54:	4293      	cmp	r3, r2
    5e56:	da0f      	bge.n	5e78 <ODC_Flag+0x88>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_on_cnt;
    5e58:	4a23      	ldr	r2, [pc, #140]	; (5ee8 <ODC_Flag+0xf8>)
    5e5a:	8812      	ldrh	r2, [r2, #0]
    5e5c:	4929      	ldr	r1, [pc, #164]	; (5f04 <ODC_Flag+0x114>)
    5e5e:	8809      	ldrh	r1, [r1, #0]
    5e60:	1a52      	subs	r2, r2, r1
    5e62:	b292      	uxth	r2, r2
    5e64:	4928      	ldr	r1, [pc, #160]	; (5f08 <ODC_Flag+0x118>)
    5e66:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    5e68:	2a0c      	cmp	r2, #12
    5e6a:	d909      	bls.n	5e80 <ODC_Flag+0x90>
		{
			AbnormalState.val.ODC_Protect4 = 1;
    5e6c:	4921      	ldr	r1, [pc, #132]	; (5ef4 <ODC_Flag+0x104>)
    5e6e:	7848      	ldrb	r0, [r1, #1]
    5e70:	2204      	movs	r2, #4
    5e72:	4302      	orrs	r2, r0
    5e74:	704a      	strb	r2, [r1, #1]
    5e76:	e003      	b.n	5e80 <ODC_Flag+0x90>
		}
	}
	else
	{
		ODC_P4_on_cnt = sys_250ms_cnt;
    5e78:	4a1b      	ldr	r2, [pc, #108]	; (5ee8 <ODC_Flag+0xf8>)
    5e7a:	8811      	ldrh	r1, [r2, #0]
    5e7c:	4a21      	ldr	r2, [pc, #132]	; (5f04 <ODC_Flag+0x114>)
    5e7e:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_CURRENT > ODC_D4_AM )    //解除放电过电流保护4
    5e80:	4a22      	ldr	r2, [pc, #136]	; (5f0c <ODC_Flag+0x11c>)
    5e82:	4293      	cmp	r3, r2
    5e84:	db0f      	blt.n	5ea6 <ODC_Flag+0xb6>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_off_cnt;
    5e86:	4a18      	ldr	r2, [pc, #96]	; (5ee8 <ODC_Flag+0xf8>)
    5e88:	8812      	ldrh	r2, [r2, #0]
    5e8a:	4921      	ldr	r1, [pc, #132]	; (5f10 <ODC_Flag+0x120>)
    5e8c:	8809      	ldrh	r1, [r1, #0]
    5e8e:	1a52      	subs	r2, r2, r1
    5e90:	b292      	uxth	r2, r2
    5e92:	491d      	ldr	r1, [pc, #116]	; (5f08 <ODC_Flag+0x118>)
    5e94:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    5e96:	2a0c      	cmp	r2, #12
    5e98:	d909      	bls.n	5eae <ODC_Flag+0xbe>
		{
			AbnormalState.val.ODC_Protect4 = 0;
    5e9a:	4916      	ldr	r1, [pc, #88]	; (5ef4 <ODC_Flag+0x104>)
    5e9c:	784a      	ldrb	r2, [r1, #1]
    5e9e:	2004      	movs	r0, #4
    5ea0:	4382      	bics	r2, r0
    5ea2:	704a      	strb	r2, [r1, #1]
    5ea4:	e003      	b.n	5eae <ODC_Flag+0xbe>
		}
	}
	else
	{
		ODC_P4_off_cnt = sys_250ms_cnt;
    5ea6:	4a10      	ldr	r2, [pc, #64]	; (5ee8 <ODC_Flag+0xf8>)
    5ea8:	8811      	ldrh	r1, [r2, #0]
    5eaa:	4a19      	ldr	r2, [pc, #100]	; (5f10 <ODC_Flag+0x120>)
    5eac:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P5_AM )    //放电过电流保护5
    5eae:	4a19      	ldr	r2, [pc, #100]	; (5f14 <ODC_Flag+0x124>)
    5eb0:	4293      	cmp	r3, r2
    5eb2:	da0f      	bge.n	5ed4 <ODC_Flag+0xe4>
	{
		ODC_P5_cnt = sys_250ms_cnt - ODC_P5_on_cnt;
    5eb4:	4b0c      	ldr	r3, [pc, #48]	; (5ee8 <ODC_Flag+0xf8>)
    5eb6:	881b      	ldrh	r3, [r3, #0]
    5eb8:	4a17      	ldr	r2, [pc, #92]	; (5f18 <ODC_Flag+0x128>)
    5eba:	8812      	ldrh	r2, [r2, #0]
    5ebc:	1a9b      	subs	r3, r3, r2
    5ebe:	b29b      	uxth	r3, r3
    5ec0:	4a16      	ldr	r2, [pc, #88]	; (5f1c <ODC_Flag+0x12c>)
    5ec2:	8013      	strh	r3, [r2, #0]
		if (ODC_P5_cnt > PROTECT_DELAY_3S)
    5ec4:	2b0c      	cmp	r3, #12
    5ec6:	d909      	bls.n	5edc <ODC_Flag+0xec>
		{
			AbnormalState.val.ODC_Protect5 = 1;
    5ec8:	4a0a      	ldr	r2, [pc, #40]	; (5ef4 <ODC_Flag+0x104>)
    5eca:	7851      	ldrb	r1, [r2, #1]
    5ecc:	2308      	movs	r3, #8
    5ece:	430b      	orrs	r3, r1
    5ed0:	7053      	strb	r3, [r2, #1]
    5ed2:	e003      	b.n	5edc <ODC_Flag+0xec>
		}
	}
	else
	{
		ODC_P5_on_cnt = sys_250ms_cnt;
    5ed4:	4b04      	ldr	r3, [pc, #16]	; (5ee8 <ODC_Flag+0xf8>)
    5ed6:	881a      	ldrh	r2, [r3, #0]
    5ed8:	4b0f      	ldr	r3, [pc, #60]	; (5f18 <ODC_Flag+0x128>)
    5eda:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//ODC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    5edc:	4770      	bx	lr
    5ede:	46c0      	nop			; (mov r8, r8)
    5ee0:	20000ef6 	.word	0x20000ef6
    5ee4:	ffffe668 	.word	0xffffe668
    5ee8:	20000212 	.word	0x20000212
    5eec:	20000d56 	.word	0x20000d56
    5ef0:	20000d5a 	.word	0x20000d5a
    5ef4:	20000ed8 	.word	0x20000ed8
    5ef8:	ffffe88b 	.word	0xffffe88b
    5efc:	20000d18 	.word	0x20000d18
    5f00:	ffffe446 	.word	0xffffe446
    5f04:	20000d22 	.word	0x20000d22
    5f08:	20000d36 	.word	0x20000d36
    5f0c:	ffffe669 	.word	0xffffe669
    5f10:	20000d3a 	.word	0x20000d3a
    5f14:	ffffe002 	.word	0xffffe002
    5f18:	20000d1c 	.word	0x20000d1c
    5f1c:	20000d24 	.word	0x20000d24

00005f20 <OTEMP_Flag>:

void OTEMP_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P3 )    //过温保护3
    5f20:	4b38      	ldr	r3, [pc, #224]	; (6004 <OTEMP_Flag+0xe4>)
    5f22:	781b      	ldrb	r3, [r3, #0]
    5f24:	b25b      	sxtb	r3, r3
    5f26:	2b2d      	cmp	r3, #45	; 0x2d
    5f28:	dd0f      	ble.n	5f4a <OTEMP_Flag+0x2a>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_on_cnt;
    5f2a:	4a37      	ldr	r2, [pc, #220]	; (6008 <OTEMP_Flag+0xe8>)
    5f2c:	8812      	ldrh	r2, [r2, #0]
    5f2e:	4937      	ldr	r1, [pc, #220]	; (600c <OTEMP_Flag+0xec>)
    5f30:	8809      	ldrh	r1, [r1, #0]
    5f32:	1a52      	subs	r2, r2, r1
    5f34:	b292      	uxth	r2, r2
    5f36:	4936      	ldr	r1, [pc, #216]	; (6010 <OTEMP_Flag+0xf0>)
    5f38:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    5f3a:	2a0c      	cmp	r2, #12
    5f3c:	d909      	bls.n	5f52 <OTEMP_Flag+0x32>
		{
			AbnormalState.val.Over_Temp3 = 1;
    5f3e:	4935      	ldr	r1, [pc, #212]	; (6014 <OTEMP_Flag+0xf4>)
    5f40:	7848      	ldrb	r0, [r1, #1]
    5f42:	2210      	movs	r2, #16
    5f44:	4302      	orrs	r2, r0
    5f46:	704a      	strb	r2, [r1, #1]
    5f48:	e003      	b.n	5f52 <OTEMP_Flag+0x32>
		}
	}
	else
	{
		OTEMP_P3_on_cnt = sys_250ms_cnt;
    5f4a:	4a2f      	ldr	r2, [pc, #188]	; (6008 <OTEMP_Flag+0xe8>)
    5f4c:	8811      	ldrh	r1, [r2, #0]
    5f4e:	4a2f      	ldr	r2, [pc, #188]	; (600c <OTEMP_Flag+0xec>)
    5f50:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D3 )    //解除过温保护3
    5f52:	2b29      	cmp	r3, #41	; 0x29
    5f54:	dc0f      	bgt.n	5f76 <OTEMP_Flag+0x56>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_off_cnt;
    5f56:	4a2c      	ldr	r2, [pc, #176]	; (6008 <OTEMP_Flag+0xe8>)
    5f58:	8812      	ldrh	r2, [r2, #0]
    5f5a:	492f      	ldr	r1, [pc, #188]	; (6018 <OTEMP_Flag+0xf8>)
    5f5c:	8809      	ldrh	r1, [r1, #0]
    5f5e:	1a52      	subs	r2, r2, r1
    5f60:	b292      	uxth	r2, r2
    5f62:	492b      	ldr	r1, [pc, #172]	; (6010 <OTEMP_Flag+0xf0>)
    5f64:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    5f66:	2a0c      	cmp	r2, #12
    5f68:	d909      	bls.n	5f7e <OTEMP_Flag+0x5e>
		{
			AbnormalState.val.Over_Temp3 = 0;
    5f6a:	492a      	ldr	r1, [pc, #168]	; (6014 <OTEMP_Flag+0xf4>)
    5f6c:	784a      	ldrb	r2, [r1, #1]
    5f6e:	2010      	movs	r0, #16
    5f70:	4382      	bics	r2, r0
    5f72:	704a      	strb	r2, [r1, #1]
    5f74:	e003      	b.n	5f7e <OTEMP_Flag+0x5e>
		}
	}
	else
	{
		OTEMP_P3_off_cnt = sys_250ms_cnt;
    5f76:	4a24      	ldr	r2, [pc, #144]	; (6008 <OTEMP_Flag+0xe8>)
    5f78:	8811      	ldrh	r1, [r2, #0]
    5f7a:	4a27      	ldr	r2, [pc, #156]	; (6018 <OTEMP_Flag+0xf8>)
    5f7c:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P4 )    //过温保护4
    5f7e:	2b32      	cmp	r3, #50	; 0x32
    5f80:	dd0f      	ble.n	5fa2 <OTEMP_Flag+0x82>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_on_cnt;
    5f82:	4a21      	ldr	r2, [pc, #132]	; (6008 <OTEMP_Flag+0xe8>)
    5f84:	8812      	ldrh	r2, [r2, #0]
    5f86:	4925      	ldr	r1, [pc, #148]	; (601c <OTEMP_Flag+0xfc>)
    5f88:	8809      	ldrh	r1, [r1, #0]
    5f8a:	1a52      	subs	r2, r2, r1
    5f8c:	b292      	uxth	r2, r2
    5f8e:	4924      	ldr	r1, [pc, #144]	; (6020 <OTEMP_Flag+0x100>)
    5f90:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    5f92:	2a0c      	cmp	r2, #12
    5f94:	d909      	bls.n	5faa <OTEMP_Flag+0x8a>
		{
			AbnormalState.val.Over_Temp4 = 1;
    5f96:	491f      	ldr	r1, [pc, #124]	; (6014 <OTEMP_Flag+0xf4>)
    5f98:	7848      	ldrb	r0, [r1, #1]
    5f9a:	2220      	movs	r2, #32
    5f9c:	4302      	orrs	r2, r0
    5f9e:	704a      	strb	r2, [r1, #1]
    5fa0:	e003      	b.n	5faa <OTEMP_Flag+0x8a>
		}
	}
	else
	{
		OTEMP_P4_on_cnt = sys_250ms_cnt;
    5fa2:	4a19      	ldr	r2, [pc, #100]	; (6008 <OTEMP_Flag+0xe8>)
    5fa4:	8811      	ldrh	r1, [r2, #0]
    5fa6:	4a1d      	ldr	r2, [pc, #116]	; (601c <OTEMP_Flag+0xfc>)
    5fa8:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D4 )    //解除过温保护4
    5faa:	2b2c      	cmp	r3, #44	; 0x2c
    5fac:	dc0f      	bgt.n	5fce <OTEMP_Flag+0xae>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_off_cnt;
    5fae:	4a16      	ldr	r2, [pc, #88]	; (6008 <OTEMP_Flag+0xe8>)
    5fb0:	8812      	ldrh	r2, [r2, #0]
    5fb2:	491c      	ldr	r1, [pc, #112]	; (6024 <OTEMP_Flag+0x104>)
    5fb4:	8809      	ldrh	r1, [r1, #0]
    5fb6:	1a52      	subs	r2, r2, r1
    5fb8:	b292      	uxth	r2, r2
    5fba:	4919      	ldr	r1, [pc, #100]	; (6020 <OTEMP_Flag+0x100>)
    5fbc:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    5fbe:	2a0c      	cmp	r2, #12
    5fc0:	d909      	bls.n	5fd6 <OTEMP_Flag+0xb6>
		{
			AbnormalState.val.Over_Temp4 = 0;
    5fc2:	4914      	ldr	r1, [pc, #80]	; (6014 <OTEMP_Flag+0xf4>)
    5fc4:	784a      	ldrb	r2, [r1, #1]
    5fc6:	2020      	movs	r0, #32
    5fc8:	4382      	bics	r2, r0
    5fca:	704a      	strb	r2, [r1, #1]
    5fcc:	e003      	b.n	5fd6 <OTEMP_Flag+0xb6>
		}
	}
	else
	{
		OTEMP_P4_off_cnt = sys_250ms_cnt;
    5fce:	4a0e      	ldr	r2, [pc, #56]	; (6008 <OTEMP_Flag+0xe8>)
    5fd0:	8811      	ldrh	r1, [r2, #0]
    5fd2:	4a14      	ldr	r2, [pc, #80]	; (6024 <OTEMP_Flag+0x104>)
    5fd4:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P5 )    //过温保护5
    5fd6:	2b37      	cmp	r3, #55	; 0x37
    5fd8:	dd0f      	ble.n	5ffa <OTEMP_Flag+0xda>
	{
		OTEMP_P5_cnt = sys_250ms_cnt - OTEMP_P5_on_cnt;
    5fda:	4b0b      	ldr	r3, [pc, #44]	; (6008 <OTEMP_Flag+0xe8>)
    5fdc:	881b      	ldrh	r3, [r3, #0]
    5fde:	4a12      	ldr	r2, [pc, #72]	; (6028 <OTEMP_Flag+0x108>)
    5fe0:	8812      	ldrh	r2, [r2, #0]
    5fe2:	1a9b      	subs	r3, r3, r2
    5fe4:	b29b      	uxth	r3, r3
    5fe6:	4a11      	ldr	r2, [pc, #68]	; (602c <OTEMP_Flag+0x10c>)
    5fe8:	8013      	strh	r3, [r2, #0]
		if (OTEMP_P5_cnt > PROTECT_DELAY_5S)
    5fea:	2b14      	cmp	r3, #20
    5fec:	d909      	bls.n	6002 <OTEMP_Flag+0xe2>
		{
			AbnormalState.val.Over_Temp5 = 1;
    5fee:	4a09      	ldr	r2, [pc, #36]	; (6014 <OTEMP_Flag+0xf4>)
    5ff0:	7851      	ldrb	r1, [r2, #1]
    5ff2:	2340      	movs	r3, #64	; 0x40
    5ff4:	430b      	orrs	r3, r1
    5ff6:	7053      	strb	r3, [r2, #1]
    5ff8:	e003      	b.n	6002 <OTEMP_Flag+0xe2>
		}
	}
	else
	{
		OTEMP_P5_on_cnt = sys_250ms_cnt;
    5ffa:	4b03      	ldr	r3, [pc, #12]	; (6008 <OTEMP_Flag+0xe8>)
    5ffc:	881a      	ldrh	r2, [r3, #0]
    5ffe:	4b0a      	ldr	r3, [pc, #40]	; (6028 <OTEMP_Flag+0x108>)
    6000:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OTEMP_P5_off_cnt = sys_250ms_cnt;
	//}

}
    6002:	4770      	bx	lr
    6004:	20001060 	.word	0x20001060
    6008:	20000212 	.word	0x20000212
    600c:	20000d30 	.word	0x20000d30
    6010:	20000d52 	.word	0x20000d52
    6014:	20000ed8 	.word	0x20000ed8
    6018:	20000d4c 	.word	0x20000d4c
    601c:	20000d4a 	.word	0x20000d4a
    6020:	20000d1e 	.word	0x20000d1e
    6024:	20000d32 	.word	0x20000d32
    6028:	20000d2e 	.word	0x20000d2e
    602c:	20000d2c 	.word	0x20000d2c

00006030 <Stop_Flag>:
		AbnormalState.val.ODCH_Protect5 ||
		AbnormalState.val.OCC_Protect4  ||
		AbnormalState.val.OCC_Protect5  ||
		AbnormalState.val.ODC_Protect4  ||
		AbnormalState.val.ODC_Protect5  ||
		AbnormalState.val.Over_Temp4    ||
    6030:	4b2a      	ldr	r3, [pc, #168]	; (60dc <Stop_Flag+0xac>)
    6032:	881b      	ldrh	r3, [r3, #0]

}

void Stop_Flag(void)
{
	if (AbnormalState.val.OCHG_Protect4 ||
    6034:	4a2a      	ldr	r2, [pc, #168]	; (60e0 <Stop_Flag+0xb0>)
    6036:	4213      	tst	r3, r2
    6038:	d00a      	beq.n	6050 <Stop_Flag+0x20>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    603a:	2280      	movs	r2, #128	; 0x80
    603c:	0092      	lsls	r2, r2, #2
    603e:	4b29      	ldr	r3, [pc, #164]	; (60e4 <Stop_Flag+0xb4>)
    6040:	619a      	str	r2, [r3, #24]
		AbnormalState.val.Over_Temp4    ||
		AbnormalState.val.Over_Temp5    
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6042:	4a26      	ldr	r2, [pc, #152]	; (60dc <Stop_Flag+0xac>)
    6044:	7853      	ldrb	r3, [r2, #1]
    6046:	2180      	movs	r1, #128	; 0x80
    6048:	4249      	negs	r1, r1
    604a:	430b      	orrs	r3, r1
    604c:	7053      	strb	r3, [r2, #1]
    604e:	e044      	b.n	60da <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT > 0)  && 
    6050:	4a25      	ldr	r2, [pc, #148]	; (60e8 <Stop_Flag+0xb8>)
    6052:	2100      	movs	r1, #0
    6054:	5e52      	ldrsh	r2, [r2, r1]
    6056:	2a00      	cmp	r2, #0
    6058:	dd11      	ble.n	607e <Stop_Flag+0x4e>
    605a:	4924      	ldr	r1, [pc, #144]	; (60ec <Stop_Flag+0xbc>)
    605c:	420b      	tst	r3, r1
    605e:	d103      	bne.n	6068 <Stop_Flag+0x38>
			(	
				AbnormalState.val.OCHG_Protect3 || 
				AbnormalState.val.OCC_Protect3  || 
				AbnormalState.val.Over_Temp3    || 
    6060:	4923      	ldr	r1, [pc, #140]	; (60f0 <Stop_Flag+0xc0>)
    6062:	7809      	ldrb	r1, [r1, #0]
    6064:	06c9      	lsls	r1, r1, #27
    6066:	d50a      	bpl.n	607e <Stop_Flag+0x4e>
    6068:	2280      	movs	r2, #128	; 0x80
    606a:	0092      	lsls	r2, r2, #2
    606c:	4b1d      	ldr	r3, [pc, #116]	; (60e4 <Stop_Flag+0xb4>)
    606e:	619a      	str	r2, [r3, #24]
				BatteryState.val.CHG_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6070:	4a1a      	ldr	r2, [pc, #104]	; (60dc <Stop_Flag+0xac>)
    6072:	7853      	ldrb	r3, [r2, #1]
    6074:	2180      	movs	r1, #128	; 0x80
    6076:	4249      	negs	r1, r1
    6078:	430b      	orrs	r3, r1
    607a:	7053      	strb	r3, [r2, #1]
    607c:	e02d      	b.n	60da <Stop_Flag+0xaa>
	}
	else if ( nADC_CURRENT < 0  && AbnormalState.val.ODCH_Protect3	)
    607e:	2a00      	cmp	r2, #0
    6080:	da0e      	bge.n	60a0 <Stop_Flag+0x70>
    6082:	4916      	ldr	r1, [pc, #88]	; (60dc <Stop_Flag+0xac>)
    6084:	7809      	ldrb	r1, [r1, #0]
    6086:	0709      	lsls	r1, r1, #28
    6088:	d50a      	bpl.n	60a0 <Stop_Flag+0x70>
    608a:	2280      	movs	r2, #128	; 0x80
    608c:	0092      	lsls	r2, r2, #2
    608e:	4b15      	ldr	r3, [pc, #84]	; (60e4 <Stop_Flag+0xb4>)
    6090:	619a      	str	r2, [r3, #24]
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6092:	4a12      	ldr	r2, [pc, #72]	; (60dc <Stop_Flag+0xac>)
    6094:	7853      	ldrb	r3, [r2, #1]
    6096:	2180      	movs	r1, #128	; 0x80
    6098:	4249      	negs	r1, r1
    609a:	430b      	orrs	r3, r1
    609c:	7053      	strb	r3, [r2, #1]
    609e:	e01c      	b.n	60da <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT < CURRENT_DCH_05A) && 
    60a0:	325b      	adds	r2, #91	; 0x5b
    60a2:	da11      	bge.n	60c8 <Stop_Flag+0x98>
    60a4:	4a13      	ldr	r2, [pc, #76]	; (60f4 <Stop_Flag+0xc4>)
    60a6:	4213      	tst	r3, r2
    60a8:	d103      	bne.n	60b2 <Stop_Flag+0x82>
			(
				AbnormalState.val.ODCH_Protect3  ||
				AbnormalState.val.Over_Temp3     || 
    60aa:	4b11      	ldr	r3, [pc, #68]	; (60f0 <Stop_Flag+0xc0>)
    60ac:	781b      	ldrb	r3, [r3, #0]
    60ae:	069b      	lsls	r3, r3, #26
    60b0:	d50a      	bpl.n	60c8 <Stop_Flag+0x98>
    60b2:	2280      	movs	r2, #128	; 0x80
    60b4:	0092      	lsls	r2, r2, #2
    60b6:	4b0b      	ldr	r3, [pc, #44]	; (60e4 <Stop_Flag+0xb4>)
    60b8:	619a      	str	r2, [r3, #24]
				BatteryState.val.DCH_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    60ba:	4a08      	ldr	r2, [pc, #32]	; (60dc <Stop_Flag+0xac>)
    60bc:	7853      	ldrb	r3, [r2, #1]
    60be:	2180      	movs	r1, #128	; 0x80
    60c0:	4249      	negs	r1, r1
    60c2:	430b      	orrs	r3, r1
    60c4:	7053      	strb	r3, [r2, #1]
    60c6:	e008      	b.n	60da <Stop_Flag+0xaa>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    60c8:	2280      	movs	r2, #128	; 0x80
    60ca:	0092      	lsls	r2, r2, #2
    60cc:	4b05      	ldr	r3, [pc, #20]	; (60e4 <Stop_Flag+0xb4>)
    60ce:	615a      	str	r2, [r3, #20]
	}
	else
	{
		MCU_STOP_Low();
		AbnormalState.val.Stop_Bit = 0;
    60d0:	4a02      	ldr	r2, [pc, #8]	; (60dc <Stop_Flag+0xac>)
    60d2:	7853      	ldrb	r3, [r2, #1]
    60d4:	217f      	movs	r1, #127	; 0x7f
    60d6:	400b      	ands	r3, r1
    60d8:	7053      	strb	r3, [r2, #1]
	}
}
    60da:	4770      	bx	lr
    60dc:	20000ed8 	.word	0x20000ed8
    60e0:	00006db6 	.word	0x00006db6
    60e4:	41000080 	.word	0x41000080
    60e8:	20000ef6 	.word	0x20000ef6
    60ec:	00001041 	.word	0x00001041
    60f0:	20001090 	.word	0x20001090
    60f4:	00001008 	.word	0x00001008

000060f8 <Inhibit_Flag>:

void Inhibit_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > CHG_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < CHG_Inhibit_Temp_L)    //充电温度异常
    60f8:	4b37      	ldr	r3, [pc, #220]	; (61d8 <Inhibit_Flag+0xe0>)
    60fa:	2200      	movs	r2, #0
    60fc:	569a      	ldrsb	r2, [r3, r2]
    60fe:	2a2d      	cmp	r2, #45	; 0x2d
    6100:	dc04      	bgt.n	610c <Inhibit_Flag+0x14>
    6102:	4b36      	ldr	r3, [pc, #216]	; (61dc <Inhibit_Flag+0xe4>)
    6104:	781b      	ldrb	r3, [r3, #0]
    6106:	b25b      	sxtb	r3, r3
    6108:	330a      	adds	r3, #10
    610a:	da0f      	bge.n	612c <Inhibit_Flag+0x34>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_on_cnt;
    610c:	4b34      	ldr	r3, [pc, #208]	; (61e0 <Inhibit_Flag+0xe8>)
    610e:	881b      	ldrh	r3, [r3, #0]
    6110:	4934      	ldr	r1, [pc, #208]	; (61e4 <Inhibit_Flag+0xec>)
    6112:	8809      	ldrh	r1, [r1, #0]
    6114:	1a5b      	subs	r3, r3, r1
    6116:	b29b      	uxth	r3, r3
    6118:	4933      	ldr	r1, [pc, #204]	; (61e8 <Inhibit_Flag+0xf0>)
    611a:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    611c:	2b0c      	cmp	r3, #12
    611e:	d909      	bls.n	6134 <Inhibit_Flag+0x3c>
		{
			BatteryState.val.CHG_Inhibit_Temp = 1; //设置 充电禁止温度
    6120:	4932      	ldr	r1, [pc, #200]	; (61ec <Inhibit_Flag+0xf4>)
    6122:	7808      	ldrb	r0, [r1, #0]
    6124:	2310      	movs	r3, #16
    6126:	4303      	orrs	r3, r0
    6128:	700b      	strb	r3, [r1, #0]
    612a:	e003      	b.n	6134 <Inhibit_Flag+0x3c>
		}
	}
	else
	{
		CHG_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    612c:	4b2c      	ldr	r3, [pc, #176]	; (61e0 <Inhibit_Flag+0xe8>)
    612e:	8819      	ldrh	r1, [r3, #0]
    6130:	4b2c      	ldr	r3, [pc, #176]	; (61e4 <Inhibit_Flag+0xec>)
    6132:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < CHG_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > CHG_Inhibit_Temp_LR )    //充电温度正常
    6134:	2a27      	cmp	r2, #39	; 0x27
    6136:	dc14      	bgt.n	6162 <Inhibit_Flag+0x6a>
    6138:	4b28      	ldr	r3, [pc, #160]	; (61dc <Inhibit_Flag+0xe4>)
    613a:	781b      	ldrb	r3, [r3, #0]
    613c:	b25b      	sxtb	r3, r3
    613e:	3304      	adds	r3, #4
    6140:	db0f      	blt.n	6162 <Inhibit_Flag+0x6a>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_off_cnt;
    6142:	4b27      	ldr	r3, [pc, #156]	; (61e0 <Inhibit_Flag+0xe8>)
    6144:	881b      	ldrh	r3, [r3, #0]
    6146:	492a      	ldr	r1, [pc, #168]	; (61f0 <Inhibit_Flag+0xf8>)
    6148:	8809      	ldrh	r1, [r1, #0]
    614a:	1a5b      	subs	r3, r3, r1
    614c:	b29b      	uxth	r3, r3
    614e:	4926      	ldr	r1, [pc, #152]	; (61e8 <Inhibit_Flag+0xf0>)
    6150:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6152:	2b0c      	cmp	r3, #12
    6154:	d909      	bls.n	616a <Inhibit_Flag+0x72>
		{
			BatteryState.val.CHG_Inhibit_Temp = 0; //解除 充电禁止温度
    6156:	4925      	ldr	r1, [pc, #148]	; (61ec <Inhibit_Flag+0xf4>)
    6158:	780b      	ldrb	r3, [r1, #0]
    615a:	2010      	movs	r0, #16
    615c:	4383      	bics	r3, r0
    615e:	700b      	strb	r3, [r1, #0]
    6160:	e003      	b.n	616a <Inhibit_Flag+0x72>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    6162:	4b1f      	ldr	r3, [pc, #124]	; (61e0 <Inhibit_Flag+0xe8>)
    6164:	8819      	ldrh	r1, [r3, #0]
    6166:	4b22      	ldr	r3, [pc, #136]	; (61f0 <Inhibit_Flag+0xf8>)
    6168:	8019      	strh	r1, [r3, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > DCH_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < DCH_Inhibit_Temp_L)    //放电温度异常
    616a:	2a2d      	cmp	r2, #45	; 0x2d
    616c:	dc04      	bgt.n	6178 <Inhibit_Flag+0x80>
    616e:	4b1b      	ldr	r3, [pc, #108]	; (61dc <Inhibit_Flag+0xe4>)
    6170:	781b      	ldrb	r3, [r3, #0]
    6172:	b25b      	sxtb	r3, r3
    6174:	330a      	adds	r3, #10
    6176:	da0f      	bge.n	6198 <Inhibit_Flag+0xa0>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_on_cnt;
    6178:	4b19      	ldr	r3, [pc, #100]	; (61e0 <Inhibit_Flag+0xe8>)
    617a:	881b      	ldrh	r3, [r3, #0]
    617c:	491d      	ldr	r1, [pc, #116]	; (61f4 <Inhibit_Flag+0xfc>)
    617e:	8809      	ldrh	r1, [r1, #0]
    6180:	1a5b      	subs	r3, r3, r1
    6182:	b29b      	uxth	r3, r3
    6184:	491c      	ldr	r1, [pc, #112]	; (61f8 <Inhibit_Flag+0x100>)
    6186:	800b      	strh	r3, [r1, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6188:	2b0c      	cmp	r3, #12
    618a:	d909      	bls.n	61a0 <Inhibit_Flag+0xa8>
		{
			BatteryState.val.DCH_Inhibit_Temp = 1; //设置 充电禁止温度
    618c:	4917      	ldr	r1, [pc, #92]	; (61ec <Inhibit_Flag+0xf4>)
    618e:	7808      	ldrb	r0, [r1, #0]
    6190:	2320      	movs	r3, #32
    6192:	4303      	orrs	r3, r0
    6194:	700b      	strb	r3, [r1, #0]
    6196:	e003      	b.n	61a0 <Inhibit_Flag+0xa8>
		}
	}
	else
	{
		DCH_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    6198:	4b11      	ldr	r3, [pc, #68]	; (61e0 <Inhibit_Flag+0xe8>)
    619a:	8819      	ldrh	r1, [r3, #0]
    619c:	4b15      	ldr	r3, [pc, #84]	; (61f4 <Inhibit_Flag+0xfc>)
    619e:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < DCH_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > DCH_Inhibit_Temp_LR )    //充电温度正常
    61a0:	2a27      	cmp	r2, #39	; 0x27
    61a2:	dc14      	bgt.n	61ce <Inhibit_Flag+0xd6>
    61a4:	4b0d      	ldr	r3, [pc, #52]	; (61dc <Inhibit_Flag+0xe4>)
    61a6:	781b      	ldrb	r3, [r3, #0]
    61a8:	b25b      	sxtb	r3, r3
    61aa:	3304      	adds	r3, #4
    61ac:	db0f      	blt.n	61ce <Inhibit_Flag+0xd6>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_off_cnt;
    61ae:	4b0c      	ldr	r3, [pc, #48]	; (61e0 <Inhibit_Flag+0xe8>)
    61b0:	881b      	ldrh	r3, [r3, #0]
    61b2:	4a12      	ldr	r2, [pc, #72]	; (61fc <Inhibit_Flag+0x104>)
    61b4:	8812      	ldrh	r2, [r2, #0]
    61b6:	1a9b      	subs	r3, r3, r2
    61b8:	b29b      	uxth	r3, r3
    61ba:	4a0f      	ldr	r2, [pc, #60]	; (61f8 <Inhibit_Flag+0x100>)
    61bc:	8013      	strh	r3, [r2, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    61be:	2b0c      	cmp	r3, #12
    61c0:	d909      	bls.n	61d6 <Inhibit_Flag+0xde>
		{
			BatteryState.val.DCH_Inhibit_Temp = 0; //解除 充电禁止温度
    61c2:	4a0a      	ldr	r2, [pc, #40]	; (61ec <Inhibit_Flag+0xf4>)
    61c4:	7813      	ldrb	r3, [r2, #0]
    61c6:	2120      	movs	r1, #32
    61c8:	438b      	bics	r3, r1
    61ca:	7013      	strb	r3, [r2, #0]
    61cc:	e003      	b.n	61d6 <Inhibit_Flag+0xde>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    61ce:	4b04      	ldr	r3, [pc, #16]	; (61e0 <Inhibit_Flag+0xe8>)
    61d0:	881a      	ldrh	r2, [r3, #0]
    61d2:	4b07      	ldr	r3, [pc, #28]	; (61f0 <Inhibit_Flag+0xf8>)
    61d4:	801a      	strh	r2, [r3, #0]
	}
	
}
    61d6:	4770      	bx	lr
    61d8:	20001060 	.word	0x20001060
    61dc:	20000dd4 	.word	0x20000dd4
    61e0:	20000212 	.word	0x20000212
    61e4:	20000d34 	.word	0x20000d34
    61e8:	20000d28 	.word	0x20000d28
    61ec:	20001090 	.word	0x20001090
    61f0:	20000d50 	.word	0x20000d50
    61f4:	20000d54 	.word	0x20000d54
    61f8:	20000d14 	.word	0x20000d14
    61fc:	20000d16 	.word	0x20000d16

00006200 <Action_Flag>:

void Action_Flag(void)
{
	if(nADC_CURRENT > CURRENT_CHG_STATE)
    6200:	4b0e      	ldr	r3, [pc, #56]	; (623c <Action_Flag+0x3c>)
    6202:	2200      	movs	r2, #0
    6204:	5e9b      	ldrsh	r3, [r3, r2]
    6206:	2b14      	cmp	r3, #20
    6208:	dd07      	ble.n	621a <Action_Flag+0x1a>
	{
		BatteryState.val.ActionState = 2; // 电池状态设定为充电
    620a:	490d      	ldr	r1, [pc, #52]	; (6240 <Action_Flag+0x40>)
    620c:	780b      	ldrb	r3, [r1, #0]
    620e:	2203      	movs	r2, #3
    6210:	4393      	bics	r3, r2
    6212:	2202      	movs	r2, #2
    6214:	4313      	orrs	r3, r2
    6216:	700b      	strb	r3, [r1, #0]
    6218:	e00e      	b.n	6238 <Action_Flag+0x38>
	}
	else if (nADC_CURRENT < CURRENT_DCH_STATE)
    621a:	3314      	adds	r3, #20
    621c:	da05      	bge.n	622a <Action_Flag+0x2a>
	{
		BatteryState.val.ActionState = 3; // 电池状态设定为放电
    621e:	4a08      	ldr	r2, [pc, #32]	; (6240 <Action_Flag+0x40>)
    6220:	7811      	ldrb	r1, [r2, #0]
    6222:	2303      	movs	r3, #3
    6224:	430b      	orrs	r3, r1
    6226:	7013      	strb	r3, [r2, #0]
    6228:	e006      	b.n	6238 <Action_Flag+0x38>
	}
	else
	{
		BatteryState.val.ActionState = 1; // 电池状态设定为停止
    622a:	4905      	ldr	r1, [pc, #20]	; (6240 <Action_Flag+0x40>)
    622c:	780b      	ldrb	r3, [r1, #0]
    622e:	2203      	movs	r2, #3
    6230:	4393      	bics	r3, r2
    6232:	2201      	movs	r2, #1
    6234:	4313      	orrs	r3, r2
    6236:	700b      	strb	r3, [r1, #0]
	}
    6238:	4770      	bx	lr
    623a:	46c0      	nop			; (mov r8, r8)
    623c:	20000ef6 	.word	0x20000ef6
    6240:	20001090 	.word	0x20001090

00006244 <Abnormal_Flag>:
	}
}


void Abnormal_Flag(void)
{
    6244:	b510      	push	{r4, lr}
	OCHG_Flag();
    6246:	4b08      	ldr	r3, [pc, #32]	; (6268 <Abnormal_Flag+0x24>)
    6248:	4798      	blx	r3
	ODCH_Flag();
    624a:	4b08      	ldr	r3, [pc, #32]	; (626c <Abnormal_Flag+0x28>)
    624c:	4798      	blx	r3
	OCC_Flag();
    624e:	4b08      	ldr	r3, [pc, #32]	; (6270 <Abnormal_Flag+0x2c>)
    6250:	4798      	blx	r3
	ODC_Flag();
    6252:	4b08      	ldr	r3, [pc, #32]	; (6274 <Abnormal_Flag+0x30>)
    6254:	4798      	blx	r3
	OTEMP_Flag();	
    6256:	4b08      	ldr	r3, [pc, #32]	; (6278 <Abnormal_Flag+0x34>)
    6258:	4798      	blx	r3
	Stop_Flag();
    625a:	4b08      	ldr	r3, [pc, #32]	; (627c <Abnormal_Flag+0x38>)
    625c:	4798      	blx	r3
	Inhibit_Flag();
    625e:	4b08      	ldr	r3, [pc, #32]	; (6280 <Abnormal_Flag+0x3c>)
    6260:	4798      	blx	r3
	Action_Flag();
    6262:	4b08      	ldr	r3, [pc, #32]	; (6284 <Abnormal_Flag+0x40>)
    6264:	4798      	blx	r3
}
    6266:	bd10      	pop	{r4, pc}
    6268:	00005a11 	.word	0x00005a11
    626c:	00005b3d 	.word	0x00005b3d
    6270:	00005c65 	.word	0x00005c65
    6274:	00005df1 	.word	0x00005df1
    6278:	00005f21 	.word	0x00005f21
    627c:	00006031 	.word	0x00006031
    6280:	000060f9 	.word	0x000060f9
    6284:	00006201 	.word	0x00006201

00006288 <tc_callback_to_toggle_led>:
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}

void tc_callback_to_toggle_led(
struct tc_module *const module_inst)
{
    6288:	b510      	push	{r4, lr}
	Sys_250ms_tick();
    628a:	4b05      	ldr	r3, [pc, #20]	; (62a0 <tc_callback_to_toggle_led+0x18>)
    628c:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    628e:	2382      	movs	r3, #130	; 0x82
    6290:	05db      	lsls	r3, r3, #23
    6292:	2280      	movs	r2, #128	; 0x80
    6294:	0512      	lsls	r2, r2, #20
    6296:	61da      	str	r2, [r3, #28]
    6298:	2280      	movs	r2, #128	; 0x80
    629a:	0552      	lsls	r2, r2, #21
    629c:	61da      	str	r2, [r3, #28]
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}
    629e:	bd10      	pop	{r4, pc}
    62a0:	000058b5 	.word	0x000058b5

000062a4 <Configure_Tc_Callbacks>:
	tc_enable(&tc_instance);
	Configure_Tc_Callbacks();
}

void Configure_Tc_Callbacks(void)
{
    62a4:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, tc_callback_to_toggle_led,TC_CALLBACK_OVERFLOW);
    62a6:	4c0c      	ldr	r4, [pc, #48]	; (62d8 <Configure_Tc_Callbacks+0x34>)
    62a8:	2200      	movs	r2, #0
    62aa:	490c      	ldr	r1, [pc, #48]	; (62dc <Configure_Tc_Callbacks+0x38>)
    62ac:	0020      	movs	r0, r4
    62ae:	4b0c      	ldr	r3, [pc, #48]	; (62e0 <Configure_Tc_Callbacks+0x3c>)
    62b0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    62b2:	6820      	ldr	r0, [r4, #0]
    62b4:	4b0b      	ldr	r3, [pc, #44]	; (62e4 <Configure_Tc_Callbacks+0x40>)
    62b6:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    62b8:	4b0b      	ldr	r3, [pc, #44]	; (62e8 <Configure_Tc_Callbacks+0x44>)
    62ba:	5c1b      	ldrb	r3, [r3, r0]
    62bc:	221f      	movs	r2, #31
    62be:	4013      	ands	r3, r2
    62c0:	3a1e      	subs	r2, #30
    62c2:	0011      	movs	r1, r2
    62c4:	4099      	lsls	r1, r3
    62c6:	4b09      	ldr	r3, [pc, #36]	; (62ec <Configure_Tc_Callbacks+0x48>)
    62c8:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    62ca:	7e61      	ldrb	r1, [r4, #25]
    62cc:	2301      	movs	r3, #1
    62ce:	430b      	orrs	r3, r1
    62d0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    62d2:	6823      	ldr	r3, [r4, #0]
    62d4:	725a      	strb	r2, [r3, #9]
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}
    62d6:	bd10      	pop	{r4, pc}
    62d8:	20000d64 	.word	0x20000d64
    62dc:	00006289 	.word	0x00006289
    62e0:	0000411d 	.word	0x0000411d
    62e4:	000041f9 	.word	0x000041f9
    62e8:	00008b30 	.word	0x00008b30
    62ec:	e000e100 	.word	0xe000e100

000062f0 <Configure_Tc>:
#ifdef SIMULATION_AFE

struct tc_module tc_instance;

void Configure_Tc(void)
{
    62f0:	b510      	push	{r4, lr}
    62f2:	b08e      	sub	sp, #56	; 0x38

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    62f4:	2300      	movs	r3, #0
    62f6:	466a      	mov	r2, sp
    62f8:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    62fa:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    62fc:	7053      	strb	r3, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
    62fe:	7093      	strb	r3, [r2, #2]
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    6300:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    6302:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    6304:	7293      	strb	r3, [r2, #10]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    6306:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    6308:	7313      	strb	r3, [r2, #12]
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    630a:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    630c:	7353      	strb	r3, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    630e:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    6310:	9305      	str	r3, [sp, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    6312:	9306      	str	r3, [sp, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    6314:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    6316:	9308      	str	r3, [sp, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    6318:	9309      	str	r3, [sp, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    631a:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    631c:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    631e:	8593      	strh	r3, [r2, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
    6320:	3334      	adds	r3, #52	; 0x34
    6322:	2200      	movs	r2, #0
    6324:	4669      	mov	r1, sp
    6326:	54ca      	strb	r2, [r1, r3]
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    6328:	3b30      	subs	r3, #48	; 0x30
    632a:	70cb      	strb	r3, [r1, #3]
	config_tc.clock_source = GCLK_GENERATOR_1;
    632c:	3b03      	subs	r3, #3
    632e:	700b      	strb	r3, [r1, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV256;
    6330:	23c0      	movs	r3, #192	; 0xc0
    6332:	00db      	lsls	r3, r3, #3
    6334:	808b      	strh	r3, [r1, #4]
	config_tc.counter_8_bit.period = 31;
    6336:	221f      	movs	r2, #31
    6338:	2329      	movs	r3, #41	; 0x29
    633a:	54ca      	strb	r2, [r1, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 50;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	
	tc_init(&tc_instance, TC0, &config_tc);
    633c:	4c08      	ldr	r4, [pc, #32]	; (6360 <Configure_Tc+0x70>)
    633e:	466a      	mov	r2, sp
    6340:	4908      	ldr	r1, [pc, #32]	; (6364 <Configure_Tc+0x74>)
    6342:	0020      	movs	r0, r4
    6344:	4b08      	ldr	r3, [pc, #32]	; (6368 <Configure_Tc+0x78>)
    6346:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    6348:	6822      	ldr	r2, [r4, #0]

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    634a:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    634c:	2b00      	cmp	r3, #0
    634e:	d1fc      	bne.n	634a <Configure_Tc+0x5a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    6350:	6811      	ldr	r1, [r2, #0]
    6352:	3302      	adds	r3, #2
    6354:	430b      	orrs	r3, r1
    6356:	6013      	str	r3, [r2, #0]
	tc_enable(&tc_instance);
	Configure_Tc_Callbacks();
    6358:	4b04      	ldr	r3, [pc, #16]	; (636c <Configure_Tc+0x7c>)
    635a:	4798      	blx	r3
}
    635c:	b00e      	add	sp, #56	; 0x38
    635e:	bd10      	pop	{r4, pc}
    6360:	20000d64 	.word	0x20000d64
    6364:	42003000 	.word	0x42003000
    6368:	00004235 	.word	0x00004235
    636c:	000062a5 	.word	0x000062a5

00006370 <Sim_process>:
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}

void Sim_process(void)
{
    6370:	b510      	push	{r4, lr}
	Abnormal_Flag();
    6372:	4b02      	ldr	r3, [pc, #8]	; (637c <Sim_process+0xc>)
    6374:	4798      	blx	r3
	Flag_Process();
    6376:	4b02      	ldr	r3, [pc, #8]	; (6380 <Sim_process+0x10>)
    6378:	4798      	blx	r3
}
    637a:	bd10      	pop	{r4, pc}
    637c:	00006245 	.word	0x00006245
    6380:	00005a05 	.word	0x00005a05

00006384 <Can_var>:

void Can_var(uint8_t* buff)
{
    6384:	b570      	push	{r4, r5, r6, lr}
    6386:	0004      	movs	r4, r0
	nADC_CELL_MAX = (uint16_t)( (buff[2]<< 8 | buff[3]) /5 *16384 /1000 ) ;
    6388:	7880      	ldrb	r0, [r0, #2]
    638a:	0200      	lsls	r0, r0, #8
    638c:	78e3      	ldrb	r3, [r4, #3]
    638e:	4318      	orrs	r0, r3
    6390:	4d14      	ldr	r5, [pc, #80]	; (63e4 <Can_var+0x60>)
    6392:	2105      	movs	r1, #5
    6394:	47a8      	blx	r5
    6396:	0380      	lsls	r0, r0, #14
    6398:	21fa      	movs	r1, #250	; 0xfa
    639a:	0089      	lsls	r1, r1, #2
    639c:	47a8      	blx	r5
    639e:	4b12      	ldr	r3, [pc, #72]	; (63e8 <Can_var+0x64>)
    63a0:	8018      	strh	r0, [r3, #0]
	nADC_CELL_MIN = (uint16_t)( (buff[4]<< 8 | buff[5]) /5 *16384 /1000 ) ;
    63a2:	7920      	ldrb	r0, [r4, #4]
    63a4:	0200      	lsls	r0, r0, #8
    63a6:	7963      	ldrb	r3, [r4, #5]
    63a8:	4318      	orrs	r0, r3
    63aa:	2105      	movs	r1, #5
    63ac:	47a8      	blx	r5
    63ae:	0380      	lsls	r0, r0, #14
    63b0:	21fa      	movs	r1, #250	; 0xfa
    63b2:	0089      	lsls	r1, r1, #2
    63b4:	47a8      	blx	r5
    63b6:	4b0d      	ldr	r3, [pc, #52]	; (63ec <Can_var+0x68>)
    63b8:	8018      	strh	r0, [r3, #0]
	nADC_CURRENT  = (int16_t) ( ((int16_t)(buff[6]<< 8 | buff[7])) *182 /100);	
    63ba:	79a3      	ldrb	r3, [r4, #6]
    63bc:	021b      	lsls	r3, r3, #8
    63be:	79e0      	ldrb	r0, [r4, #7]
    63c0:	4303      	orrs	r3, r0
    63c2:	b21b      	sxth	r3, r3
    63c4:	20b6      	movs	r0, #182	; 0xb6
    63c6:	4358      	muls	r0, r3
    63c8:	2164      	movs	r1, #100	; 0x64
    63ca:	47a8      	blx	r5
    63cc:	4b08      	ldr	r3, [pc, #32]	; (63f0 <Can_var+0x6c>)
    63ce:	8018      	strh	r0, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)buff[8];
    63d0:	7a22      	ldrb	r2, [r4, #8]
    63d2:	4b08      	ldr	r3, [pc, #32]	; (63f4 <Can_var+0x70>)
    63d4:	701a      	strb	r2, [r3, #0]
	nADC_TMONI_BAT_MIN = (int8_t)buff[9];
    63d6:	7a62      	ldrb	r2, [r4, #9]
    63d8:	4b07      	ldr	r3, [pc, #28]	; (63f8 <Can_var+0x74>)
    63da:	701a      	strb	r2, [r3, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)buff[10];	
    63dc:	7aa2      	ldrb	r2, [r4, #10]
    63de:	4b07      	ldr	r3, [pc, #28]	; (63fc <Can_var+0x78>)
    63e0:	749a      	strb	r2, [r3, #18]
}
    63e2:	bd70      	pop	{r4, r5, r6, pc}
    63e4:	000088a5 	.word	0x000088a5
    63e8:	20000ecc 	.word	0x20000ecc
    63ec:	20000e92 	.word	0x20000e92
    63f0:	20000ef6 	.word	0x20000ef6
    63f4:	20001060 	.word	0x20001060
    63f8:	20000dd4 	.word	0x20000dd4
    63fc:	20000e98 	.word	0x20000e98

00006400 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    6400:	4a02      	ldr	r2, [pc, #8]	; (640c <ADIRQ2_Extint_Callback+0xc>)
    6402:	7851      	ldrb	r1, [r2, #1]
    6404:	2301      	movs	r3, #1
    6406:	430b      	orrs	r3, r1
    6408:	7053      	strb	r3, [r2, #1]
}
    640a:	4770      	bx	lr
    640c:	20000ef8 	.word	0x20000ef8

00006410 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    6410:	b510      	push	{r4, lr}
    6412:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    6414:	0001      	movs	r1, r0
    6416:	4802      	ldr	r0, [pc, #8]	; (6420 <SPI_Write_Buff+0x10>)
    6418:	4b02      	ldr	r3, [pc, #8]	; (6424 <SPI_Write_Buff+0x14>)
    641a:	4798      	blx	r3
}
    641c:	bd10      	pop	{r4, pc}
    641e:	46c0      	nop			; (mov r8, r8)
    6420:	20000d80 	.word	0x20000d80
    6424:	00007d11 	.word	0x00007d11

00006428 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    6428:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    642a:	2201      	movs	r2, #1
    642c:	4902      	ldr	r1, [pc, #8]	; (6438 <SPI_Slave_Low+0x10>)
    642e:	4803      	ldr	r0, [pc, #12]	; (643c <SPI_Slave_Low+0x14>)
    6430:	4b03      	ldr	r3, [pc, #12]	; (6440 <SPI_Slave_Low+0x18>)
    6432:	4798      	blx	r3
}
    6434:	bd10      	pop	{r4, pc}
    6436:	46c0      	nop			; (mov r8, r8)
    6438:	20000d8c 	.word	0x20000d8c
    643c:	20000d80 	.word	0x20000d80
    6440:	00007c1d 	.word	0x00007c1d

00006444 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    6444:	b5f0      	push	{r4, r5, r6, r7, lr}
    6446:	4647      	mov	r7, r8
    6448:	b480      	push	{r7}
    644a:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    644c:	4c45      	ldr	r4, [pc, #276]	; (6564 <Configure_Spi_Master+0x120>)
    644e:	2311      	movs	r3, #17
    6450:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    6452:	2300      	movs	r3, #0
    6454:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    6456:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    6458:	2201      	movs	r2, #1
    645a:	4669      	mov	r1, sp
    645c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    645e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    6460:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    6462:	2011      	movs	r0, #17
    6464:	4b40      	ldr	r3, [pc, #256]	; (6568 <Configure_Spi_Master+0x124>)
    6466:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    6468:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    646a:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    646c:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    646e:	2a00      	cmp	r2, #0
    6470:	d105      	bne.n	647e <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    6472:	0959      	lsrs	r1, r3, #5
    6474:	01c9      	lsls	r1, r1, #7
    6476:	2282      	movs	r2, #130	; 0x82
    6478:	05d2      	lsls	r2, r2, #23
    647a:	4694      	mov	ip, r2
    647c:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    647e:	221f      	movs	r2, #31
    6480:	4013      	ands	r3, r2
    6482:	3a1e      	subs	r2, #30
    6484:	0010      	movs	r0, r2
    6486:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6488:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    648a:	ac04      	add	r4, sp, #16
    648c:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    648e:	2300      	movs	r3, #0
    6490:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6492:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6494:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6496:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    6498:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    649a:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    649c:	3223      	adds	r2, #35	; 0x23
    649e:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    64a0:	3a18      	subs	r2, #24
    64a2:	2100      	movs	r1, #0
    64a4:	a80a      	add	r0, sp, #40	; 0x28
    64a6:	4b31      	ldr	r3, [pc, #196]	; (656c <Configure_Spi_Master+0x128>)
    64a8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    64aa:	4b31      	ldr	r3, [pc, #196]	; (6570 <Configure_Spi_Master+0x12c>)
    64ac:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    64ae:	2380      	movs	r3, #128	; 0x80
    64b0:	055b      	lsls	r3, r3, #21
    64b2:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    64b4:	2380      	movs	r3, #128	; 0x80
    64b6:	025b      	lsls	r3, r3, #9
    64b8:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    64ba:	4b2e      	ldr	r3, [pc, #184]	; (6574 <Configure_Spi_Master+0x130>)
    64bc:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    64be:	2301      	movs	r3, #1
    64c0:	425b      	negs	r3, r3
    64c2:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    64c4:	4b2c      	ldr	r3, [pc, #176]	; (6578 <Configure_Spi_Master+0x134>)
    64c6:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    64c8:	4b2c      	ldr	r3, [pc, #176]	; (657c <Configure_Spi_Master+0x138>)
    64ca:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    64cc:	4d2c      	ldr	r5, [pc, #176]	; (6580 <Configure_Spi_Master+0x13c>)
    64ce:	0022      	movs	r2, r4
    64d0:	492c      	ldr	r1, [pc, #176]	; (6584 <Configure_Spi_Master+0x140>)
    64d2:	0028      	movs	r0, r5
    64d4:	4b2c      	ldr	r3, [pc, #176]	; (6588 <Configure_Spi_Master+0x144>)
    64d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    64d8:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    64da:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    64dc:	2b00      	cmp	r3, #0
    64de:	d1fc      	bne.n	64da <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    64e0:	6811      	ldr	r1, [r2, #0]
    64e2:	3302      	adds	r3, #2
    64e4:	430b      	orrs	r3, r1
    64e6:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    64e8:	4b28      	ldr	r3, [pc, #160]	; (658c <Configure_Spi_Master+0x148>)
    64ea:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    64ec:	ac03      	add	r4, sp, #12
    64ee:	2500      	movs	r5, #0
    64f0:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    64f2:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    64f4:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    64f6:	0021      	movs	r1, r4
    64f8:	2030      	movs	r0, #48	; 0x30
    64fa:	4b1b      	ldr	r3, [pc, #108]	; (6568 <Configure_Spi_Master+0x124>)
    64fc:	4698      	mov	r8, r3
    64fe:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6500:	2701      	movs	r7, #1
    6502:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    6504:	0021      	movs	r1, r4
    6506:	2007      	movs	r0, #7
    6508:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    650a:	2682      	movs	r6, #130	; 0x82
    650c:	05f6      	lsls	r6, r6, #23
    650e:	2380      	movs	r3, #128	; 0x80
    6510:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6512:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    6514:	0021      	movs	r1, r4
    6516:	200a      	movs	r0, #10
    6518:	47c0      	blx	r8
    651a:	2380      	movs	r3, #128	; 0x80
    651c:	00db      	lsls	r3, r3, #3
    651e:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6520:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    6522:	0021      	movs	r1, r4
    6524:	2031      	movs	r0, #49	; 0x31
    6526:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    6528:	3680      	adds	r6, #128	; 0x80
    652a:	2380      	movs	r3, #128	; 0x80
    652c:	029b      	lsls	r3, r3, #10
    652e:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    6530:	4668      	mov	r0, sp
    6532:	4b17      	ldr	r3, [pc, #92]	; (6590 <Configure_Spi_Master+0x14c>)
    6534:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    6536:	230d      	movs	r3, #13
    6538:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    653a:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    653c:	466b      	mov	r3, sp
    653e:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    6540:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    6542:	4669      	mov	r1, sp
    6544:	200d      	movs	r0, #13
    6546:	4b13      	ldr	r3, [pc, #76]	; (6594 <Configure_Spi_Master+0x150>)
    6548:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    654a:	2200      	movs	r2, #0
    654c:	210d      	movs	r1, #13
    654e:	4812      	ldr	r0, [pc, #72]	; (6598 <Configure_Spi_Master+0x154>)
    6550:	4b12      	ldr	r3, [pc, #72]	; (659c <Configure_Spi_Master+0x158>)
    6552:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    6554:	2100      	movs	r1, #0
    6556:	200d      	movs	r0, #13
    6558:	4b11      	ldr	r3, [pc, #68]	; (65a0 <Configure_Spi_Master+0x15c>)
    655a:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    655c:	b012      	add	sp, #72	; 0x48
    655e:	bc04      	pop	{r2}
    6560:	4690      	mov	r8, r2
    6562:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6564:	20000d8c 	.word	0x20000d8c
    6568:	00007635 	.word	0x00007635
    656c:	00008adb 	.word	0x00008adb
    6570:	000186a0 	.word	0x000186a0
    6574:	00100002 	.word	0x00100002
    6578:	00120002 	.word	0x00120002
    657c:	00130002 	.word	0x00130002
    6580:	20000d80 	.word	0x20000d80
    6584:	42000800 	.word	0x42000800
    6588:	000078f5 	.word	0x000078f5
    658c:	00006429 	.word	0x00006429
    6590:	0000728d 	.word	0x0000728d
    6594:	000072a1 	.word	0x000072a1
    6598:	00006401 	.word	0x00006401
    659c:	00007115 	.word	0x00007115
    65a0:	00007141 	.word	0x00007141

000065a4 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    65a4:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    65a6:	2200      	movs	r2, #0
    65a8:	4902      	ldr	r1, [pc, #8]	; (65b4 <SPI_Slave_High+0x10>)
    65aa:	4803      	ldr	r0, [pc, #12]	; (65b8 <SPI_Slave_High+0x14>)
    65ac:	4b03      	ldr	r3, [pc, #12]	; (65bc <SPI_Slave_High+0x18>)
    65ae:	4798      	blx	r3
}
    65b0:	bd10      	pop	{r4, pc}
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	20000d8c 	.word	0x20000d8c
    65b8:	20000d80 	.word	0x20000d80
    65bc:	00007c1d 	.word	0x00007c1d

000065c0 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    65c0:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    65c2:	466b      	mov	r3, sp
    65c4:	2200      	movs	r2, #0
    65c6:	71da      	strb	r2, [r3, #7]
    65c8:	3307      	adds	r3, #7
    65ca:	781b      	ldrb	r3, [r3, #0]
    65cc:	b2db      	uxtb	r3, r3
    65ce:	2b07      	cmp	r3, #7
    65d0:	d809      	bhi.n	65e6 <vSPI_Wait+0x26>
    65d2:	466b      	mov	r3, sp
    65d4:	1dda      	adds	r2, r3, #7
    65d6:	7813      	ldrb	r3, [r2, #0]
    65d8:	3301      	adds	r3, #1
    65da:	b2db      	uxtb	r3, r3
    65dc:	7013      	strb	r3, [r2, #0]
    65de:	7813      	ldrb	r3, [r2, #0]
    65e0:	b2db      	uxtb	r3, r3
    65e2:	2b07      	cmp	r3, #7
    65e4:	d9f7      	bls.n	65d6 <vSPI_Wait+0x16>
}
    65e6:	b002      	add	sp, #8
    65e8:	4770      	bx	lr
    65ea:	46c0      	nop			; (mov r8, r8)

000065ec <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    65ec:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    65ee:	2800      	cmp	r0, #0
    65f0:	d00d      	beq.n	660e <ucCRC_Calc+0x22>
    65f2:	000b      	movs	r3, r1
    65f4:	3801      	subs	r0, #1
    65f6:	b2c0      	uxtb	r0, r0
    65f8:	3001      	adds	r0, #1
    65fa:	1809      	adds	r1, r1, r0
    65fc:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    65fe:	4c05      	ldr	r4, [pc, #20]	; (6614 <ucCRC_Calc+0x28>)
    6600:	781a      	ldrb	r2, [r3, #0]
    6602:	4050      	eors	r0, r2
    6604:	5c20      	ldrb	r0, [r4, r0]
    6606:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    6608:	428b      	cmp	r3, r1
    660a:	d1f9      	bne.n	6600 <ucCRC_Calc+0x14>
    660c:	e000      	b.n	6610 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    660e:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    6610:	bd10      	pop	{r4, pc}
    6612:	46c0      	nop			; (mov r8, r8)
    6614:	00008b38 	.word	0x00008b38

00006618 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    6618:	b5f0      	push	{r4, r5, r6, r7, lr}
    661a:	465f      	mov	r7, fp
    661c:	4656      	mov	r6, sl
    661e:	464d      	mov	r5, r9
    6620:	4644      	mov	r4, r8
    6622:	b4f0      	push	{r4, r5, r6, r7}
    6624:	b083      	sub	sp, #12
    6626:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    6628:	0040      	lsls	r0, r0, #1
    662a:	271e      	movs	r7, #30
    662c:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    662e:	004b      	lsls	r3, r1, #1
    6630:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    6632:	0a13      	lsrs	r3, r2, #8
    6634:	469b      	mov	fp, r3
    6636:	2603      	movs	r6, #3
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    6638:	4b25      	ldr	r3, [pc, #148]	; (66d0 <ucSPI_Write+0xb8>)
    663a:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    663c:	4d25      	ldr	r5, [pc, #148]	; (66d4 <ucSPI_Write+0xbc>)
    663e:	3f3e      	subs	r7, #62	; 0x3e
    6640:	4307      	orrs	r7, r0
    6642:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    6644:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    6646:	466b      	mov	r3, sp
    6648:	791b      	ldrb	r3, [r3, #4]
    664a:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    664c:	4643      	mov	r3, r8
    664e:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    6650:	465b      	mov	r3, fp
    6652:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    6654:	464b      	mov	r3, r9
    6656:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    6658:	0029      	movs	r1, r5
    665a:	2004      	movs	r0, #4
    665c:	4b1e      	ldr	r3, [pc, #120]	; (66d8 <ucSPI_Write+0xc0>)
    665e:	4798      	blx	r3
    6660:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    6662:	2105      	movs	r1, #5
    6664:	0028      	movs	r0, r5
    6666:	4b1d      	ldr	r3, [pc, #116]	; (66dc <ucSPI_Write+0xc4>)
    6668:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    666a:	4b1d      	ldr	r3, [pc, #116]	; (66e0 <ucSPI_Write+0xc8>)
    666c:	6a1c      	ldr	r4, [r3, #32]
    666e:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6670:	03e4      	lsls	r4, r4, #15
    6672:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    6674:	03db      	lsls	r3, r3, #15
    6676:	d40e      	bmi.n	6696 <ucSPI_Write+0x7e>
    6678:	4b1a      	ldr	r3, [pc, #104]	; (66e4 <ucSPI_Write+0xcc>)
    667a:	4a19      	ldr	r2, [pc, #100]	; (66e0 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    667c:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    667e:	2180      	movs	r1, #128	; 0x80
    6680:	0249      	lsls	r1, r1, #9
    6682:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    6684:	0c24      	lsrs	r4, r4, #16
    6686:	4004      	ands	r4, r0
    6688:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    668a:	420f      	tst	r7, r1
    668c:	d103      	bne.n	6696 <ucSPI_Write+0x7e>
    668e:	3b01      	subs	r3, #1
    6690:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    6692:	2b00      	cmp	r3, #0
    6694:	d1f5      	bne.n	6682 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    6696:	2064      	movs	r0, #100	; 0x64
    6698:	4b13      	ldr	r3, [pc, #76]	; (66e8 <ucSPI_Write+0xd0>)
    669a:	4798      	blx	r3
		if(SDI_VAL ==1)
    669c:	2c01      	cmp	r4, #1
    669e:	d103      	bne.n	66a8 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    66a0:	4b12      	ldr	r3, [pc, #72]	; (66ec <ucSPI_Write+0xd4>)
    66a2:	4798      	blx	r3
			return 0;
    66a4:	2000      	movs	r0, #0
    66a6:	e00b      	b.n	66c0 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    66a8:	2064      	movs	r0, #100	; 0x64
    66aa:	4b0f      	ldr	r3, [pc, #60]	; (66e8 <ucSPI_Write+0xd0>)
    66ac:	4798      	blx	r3
		
		SPI_Slave_Low();
    66ae:	4b0f      	ldr	r3, [pc, #60]	; (66ec <ucSPI_Write+0xd4>)
    66b0:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    66b2:	4b0f      	ldr	r3, [pc, #60]	; (66f0 <ucSPI_Write+0xd8>)
    66b4:	4798      	blx	r3
    66b6:	3e01      	subs	r6, #1
    66b8:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    66ba:	2e00      	cmp	r6, #0
    66bc:	d1c2      	bne.n	6644 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    66be:	2001      	movs	r0, #1
}
    66c0:	b003      	add	sp, #12
    66c2:	bc3c      	pop	{r2, r3, r4, r5}
    66c4:	4690      	mov	r8, r2
    66c6:	4699      	mov	r9, r3
    66c8:	46a2      	mov	sl, r4
    66ca:	46ab      	mov	fp, r5
    66cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66ce:	46c0      	nop			; (mov r8, r8)
    66d0:	000065a5 	.word	0x000065a5
    66d4:	2000021c 	.word	0x2000021c
    66d8:	000065ed 	.word	0x000065ed
    66dc:	00006411 	.word	0x00006411
    66e0:	41000080 	.word	0x41000080
    66e4:	0000270f 	.word	0x0000270f
    66e8:	00006735 	.word	0x00006735
    66ec:	00006429 	.word	0x00006429
    66f0:	000065c1 	.word	0x000065c1

000066f4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    66f4:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    66f6:	2000      	movs	r0, #0
    66f8:	4b08      	ldr	r3, [pc, #32]	; (671c <delay_init+0x28>)
    66fa:	4798      	blx	r3
    66fc:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    66fe:	4c08      	ldr	r4, [pc, #32]	; (6720 <delay_init+0x2c>)
    6700:	21fa      	movs	r1, #250	; 0xfa
    6702:	0089      	lsls	r1, r1, #2
    6704:	47a0      	blx	r4
    6706:	4b07      	ldr	r3, [pc, #28]	; (6724 <delay_init+0x30>)
    6708:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    670a:	4907      	ldr	r1, [pc, #28]	; (6728 <delay_init+0x34>)
    670c:	0028      	movs	r0, r5
    670e:	47a0      	blx	r4
    6710:	4b06      	ldr	r3, [pc, #24]	; (672c <delay_init+0x38>)
    6712:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    6714:	2205      	movs	r2, #5
    6716:	4b06      	ldr	r3, [pc, #24]	; (6730 <delay_init+0x3c>)
    6718:	601a      	str	r2, [r3, #0]
}
    671a:	bd70      	pop	{r4, r5, r6, pc}
    671c:	00008379 	.word	0x00008379
    6720:	00008791 	.word	0x00008791
    6724:	20000008 	.word	0x20000008
    6728:	000f4240 	.word	0x000f4240
    672c:	20000004 	.word	0x20000004
    6730:	e000e010 	.word	0xe000e010

00006734 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    6734:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    6736:	4b08      	ldr	r3, [pc, #32]	; (6758 <delay_cycles_us+0x24>)
    6738:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    673a:	4a08      	ldr	r2, [pc, #32]	; (675c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    673c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    673e:	2180      	movs	r1, #128	; 0x80
    6740:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    6742:	e006      	b.n	6752 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    6744:	2c00      	cmp	r4, #0
    6746:	d004      	beq.n	6752 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    6748:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    674a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    674c:	6813      	ldr	r3, [r2, #0]
    674e:	420b      	tst	r3, r1
    6750:	d0fc      	beq.n	674c <delay_cycles_us+0x18>
    6752:	3801      	subs	r0, #1
    6754:	d2f6      	bcs.n	6744 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    6756:	bd30      	pop	{r4, r5, pc}
    6758:	20000004 	.word	0x20000004
    675c:	e000e010 	.word	0xe000e010

00006760 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    6760:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    6762:	4b08      	ldr	r3, [pc, #32]	; (6784 <delay_cycles_ms+0x24>)
    6764:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    6766:	4a08      	ldr	r2, [pc, #32]	; (6788 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    6768:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    676a:	2180      	movs	r1, #128	; 0x80
    676c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    676e:	e006      	b.n	677e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    6770:	2c00      	cmp	r4, #0
    6772:	d004      	beq.n	677e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    6774:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    6776:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    6778:	6813      	ldr	r3, [r2, #0]
    677a:	420b      	tst	r3, r1
    677c:	d0fc      	beq.n	6778 <delay_cycles_ms+0x18>
    677e:	3801      	subs	r0, #1
    6780:	d2f6      	bcs.n	6770 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    6782:	bd30      	pop	{r4, r5, pc}
    6784:	20000008 	.word	0x20000008
    6788:	e000e010 	.word	0xe000e010

0000678c <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    678c:	b510      	push	{r4, lr}
    678e:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    6790:	466a      	mov	r2, sp
    6792:	4b08      	ldr	r3, [pc, #32]	; (67b4 <_adc_get_inst_index+0x28>)
    6794:	cb12      	ldmia	r3!, {r1, r4}
    6796:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    6798:	9b00      	ldr	r3, [sp, #0]
    679a:	4298      	cmp	r0, r3
    679c:	d005      	beq.n	67aa <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    679e:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    67a0:	9a01      	ldr	r2, [sp, #4]
    67a2:	4282      	cmp	r2, r0
    67a4:	d103      	bne.n	67ae <_adc_get_inst_index+0x22>
    67a6:	3301      	adds	r3, #1
    67a8:	e000      	b.n	67ac <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    67aa:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    67ac:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    67ae:	0018      	movs	r0, r3
    67b0:	b002      	add	sp, #8
    67b2:	bd10      	pop	{r4, pc}
    67b4:	00008d0c 	.word	0x00008d0c

000067b8 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    67b8:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    67ba:	2300      	movs	r3, #0
    67bc:	2200      	movs	r2, #0
    67be:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    67c0:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    67c2:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    67c4:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    67c6:	2100      	movs	r1, #0
    67c8:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    67ca:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    67cc:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    67ce:	2401      	movs	r4, #1
    67d0:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    67d2:	24c0      	movs	r4, #192	; 0xc0
    67d4:	0164      	lsls	r4, r4, #5
    67d6:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    67d8:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    67da:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    67dc:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    67de:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    67e0:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    67e2:	242a      	movs	r4, #42	; 0x2a
    67e4:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    67e6:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    67e8:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    67ea:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    67ec:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    67ee:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    67f0:	3c06      	subs	r4, #6
    67f2:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    67f4:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    67f6:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    67f8:	7541      	strb	r1, [r0, #21]
}
    67fa:	bd10      	pop	{r4, pc}

000067fc <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    67fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    67fe:	465f      	mov	r7, fp
    6800:	4656      	mov	r6, sl
    6802:	464d      	mov	r5, r9
    6804:	4644      	mov	r4, r8
    6806:	b4f0      	push	{r4, r5, r6, r7}
    6808:	b09d      	sub	sp, #116	; 0x74
    680a:	0005      	movs	r5, r0
    680c:	000e      	movs	r6, r1
    680e:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    6810:	0008      	movs	r0, r1
    6812:	4bc6      	ldr	r3, [pc, #792]	; (6b2c <adc_init+0x330>)
    6814:	4798      	blx	r3
    6816:	0004      	movs	r4, r0
    6818:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    681a:	602e      	str	r6, [r5, #0]
    681c:	4ac4      	ldr	r2, [pc, #784]	; (6b30 <adc_init+0x334>)
    681e:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    6820:	0080      	lsls	r0, r0, #2
    6822:	4bc4      	ldr	r3, [pc, #784]	; (6b34 <adc_init+0x338>)
    6824:	58c3      	ldr	r3, [r0, r3]
    6826:	430b      	orrs	r3, r1
    6828:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    682a:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    682c:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    682e:	07db      	lsls	r3, r3, #31
    6830:	d500      	bpl.n	6834 <adc_init+0x38>
    6832:	e235      	b.n	6ca0 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6834:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6836:	8c13      	ldrh	r3, [r2, #32]
    6838:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    683a:	2b00      	cmp	r3, #0
    683c:	d1fb      	bne.n	6836 <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    683e:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    6840:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    6842:	079b      	lsls	r3, r3, #30
    6844:	d500      	bpl.n	6848 <adc_init+0x4c>
    6846:	e22b      	b.n	6ca0 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    6848:	787b      	ldrb	r3, [r7, #1]
    684a:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    684c:	2b00      	cmp	r3, #0
    684e:	d104      	bne.n	685a <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    6850:	4ab9      	ldr	r2, [pc, #740]	; (6b38 <adc_init+0x33c>)
    6852:	69d1      	ldr	r1, [r2, #28]
    6854:	3304      	adds	r3, #4
    6856:	430b      	orrs	r3, r1
    6858:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    685a:	682b      	ldr	r3, [r5, #0]
    685c:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    685e:	783b      	ldrb	r3, [r7, #0]
    6860:	aa02      	add	r2, sp, #8
    6862:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    6864:	4bb5      	ldr	r3, [pc, #724]	; (6b3c <adc_init+0x340>)
    6866:	5d1e      	ldrb	r6, [r3, r4]
    6868:	0011      	movs	r1, r2
    686a:	0030      	movs	r0, r6
    686c:	4bb4      	ldr	r3, [pc, #720]	; (6b40 <adc_init+0x344>)
    686e:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    6870:	0030      	movs	r0, r6
    6872:	4bb4      	ldr	r3, [pc, #720]	; (6b44 <adc_init+0x348>)
    6874:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    6876:	793b      	ldrb	r3, [r7, #4]
    6878:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    687a:	ae04      	add	r6, sp, #16
    687c:	4bb2      	ldr	r3, [pc, #712]	; (6b48 <adc_init+0x34c>)
    687e:	469c      	mov	ip, r3
    6880:	001a      	movs	r2, r3
    6882:	3208      	adds	r2, #8
    6884:	0031      	movs	r1, r6
    6886:	ca49      	ldmia	r2!, {r0, r3, r6}
    6888:	c149      	stmia	r1!, {r0, r3, r6}
    688a:	ca49      	ldmia	r2!, {r0, r3, r6}
    688c:	c149      	stmia	r1!, {r0, r3, r6}
    688e:	ca49      	ldmia	r2!, {r0, r3, r6}
    6890:	c149      	stmia	r1!, {r0, r3, r6}
    6892:	ca49      	ldmia	r2!, {r0, r3, r6}
    6894:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    6896:	a910      	add	r1, sp, #64	; 0x40
    6898:	4663      	mov	r3, ip
    689a:	3338      	adds	r3, #56	; 0x38
    689c:	000a      	movs	r2, r1
    689e:	cb43      	ldmia	r3!, {r0, r1, r6}
    68a0:	c243      	stmia	r2!, {r0, r1, r6}
    68a2:	cb43      	ldmia	r3!, {r0, r1, r6}
    68a4:	c243      	stmia	r2!, {r0, r1, r6}
    68a6:	cb43      	ldmia	r3!, {r0, r1, r6}
    68a8:	c243      	stmia	r2!, {r0, r1, r6}
    68aa:	cb43      	ldmia	r3!, {r0, r1, r6}
    68ac:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    68ae:	9b00      	ldr	r3, [sp, #0]
    68b0:	2b00      	cmp	r3, #0
    68b2:	d003      	beq.n	68bc <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    68b4:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    68b6:	2b01      	cmp	r3, #1
    68b8:	d003      	beq.n	68c2 <adc_init+0xc6>
    68ba:	e001      	b.n	68c0 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    68bc:	a904      	add	r1, sp, #16
    68be:	e000      	b.n	68c2 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    68c0:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    68c2:	00a3      	lsls	r3, r4, #2
    68c4:	4aa1      	ldr	r2, [pc, #644]	; (6b4c <adc_init+0x350>)
    68c6:	589b      	ldr	r3, [r3, r2]
    68c8:	4699      	mov	r9, r3
    68ca:	4598      	cmp	r8, r3
    68cc:	d80c      	bhi.n	68e8 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    68ce:	4643      	mov	r3, r8
    68d0:	0098      	lsls	r0, r3, #2
    68d2:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    68d4:	a903      	add	r1, sp, #12
    68d6:	2300      	movs	r3, #0
    68d8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    68da:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    68dc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    68de:	3301      	adds	r3, #1
    68e0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    68e2:	b2c0      	uxtb	r0, r0
    68e4:	4b9a      	ldr	r3, [pc, #616]	; (6b50 <adc_init+0x354>)
    68e6:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    68e8:	88fb      	ldrh	r3, [r7, #6]
    68ea:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    68ec:	ae04      	add	r6, sp, #16
    68ee:	4b96      	ldr	r3, [pc, #600]	; (6b48 <adc_init+0x34c>)
    68f0:	469c      	mov	ip, r3
    68f2:	001a      	movs	r2, r3
    68f4:	3208      	adds	r2, #8
    68f6:	0031      	movs	r1, r6
    68f8:	ca49      	ldmia	r2!, {r0, r3, r6}
    68fa:	c149      	stmia	r1!, {r0, r3, r6}
    68fc:	ca49      	ldmia	r2!, {r0, r3, r6}
    68fe:	c149      	stmia	r1!, {r0, r3, r6}
    6900:	ca49      	ldmia	r2!, {r0, r3, r6}
    6902:	c149      	stmia	r1!, {r0, r3, r6}
    6904:	ca49      	ldmia	r2!, {r0, r3, r6}
    6906:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    6908:	a910      	add	r1, sp, #64	; 0x40
    690a:	4663      	mov	r3, ip
    690c:	3338      	adds	r3, #56	; 0x38
    690e:	000a      	movs	r2, r1
    6910:	cb43      	ldmia	r3!, {r0, r1, r6}
    6912:	c243      	stmia	r2!, {r0, r1, r6}
    6914:	cb43      	ldmia	r3!, {r0, r1, r6}
    6916:	c243      	stmia	r2!, {r0, r1, r6}
    6918:	cb43      	ldmia	r3!, {r0, r1, r6}
    691a:	c243      	stmia	r2!, {r0, r1, r6}
    691c:	cb43      	ldmia	r3!, {r0, r1, r6}
    691e:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6920:	9a00      	ldr	r2, [sp, #0]
    6922:	2a00      	cmp	r2, #0
    6924:	d003      	beq.n	692e <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    6926:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6928:	2a01      	cmp	r2, #1
    692a:	d003      	beq.n	6934 <adc_init+0x138>
    692c:	e001      	b.n	6932 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    692e:	ab04      	add	r3, sp, #16
    6930:	e000      	b.n	6934 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    6932:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    6934:	45c8      	cmp	r8, r9
    6936:	d900      	bls.n	693a <adc_init+0x13e>
    6938:	e1ac      	b.n	6c94 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    693a:	4642      	mov	r2, r8
    693c:	0090      	lsls	r0, r2, #2
    693e:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    6940:	a903      	add	r1, sp, #12
    6942:	2300      	movs	r3, #0
    6944:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    6946:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    6948:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    694a:	3301      	adds	r3, #1
    694c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    694e:	b2c0      	uxtb	r0, r0
    6950:	4b7f      	ldr	r3, [pc, #508]	; (6b50 <adc_init+0x354>)
    6952:	4798      	blx	r3
    6954:	e19e      	b.n	6c94 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    6956:	465b      	mov	r3, fp
    6958:	4642      	mov	r2, r8
    695a:	4093      	lsls	r3, r2
    695c:	693a      	ldr	r2, [r7, #16]
    695e:	421a      	tst	r2, r3
    6960:	d030      	beq.n	69c4 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    6962:	a804      	add	r0, sp, #16
    6964:	4b78      	ldr	r3, [pc, #480]	; (6b48 <adc_init+0x34c>)
    6966:	3308      	adds	r3, #8
    6968:	0002      	movs	r2, r0
    696a:	cb43      	ldmia	r3!, {r0, r1, r6}
    696c:	c243      	stmia	r2!, {r0, r1, r6}
    696e:	cb43      	ldmia	r3!, {r0, r1, r6}
    6970:	c243      	stmia	r2!, {r0, r1, r6}
    6972:	cb43      	ldmia	r3!, {r0, r1, r6}
    6974:	c243      	stmia	r2!, {r0, r1, r6}
    6976:	cb43      	ldmia	r3!, {r0, r1, r6}
    6978:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    697a:	a810      	add	r0, sp, #64	; 0x40
    697c:	4b72      	ldr	r3, [pc, #456]	; (6b48 <adc_init+0x34c>)
    697e:	3338      	adds	r3, #56	; 0x38
    6980:	0002      	movs	r2, r0
    6982:	cb43      	ldmia	r3!, {r0, r1, r6}
    6984:	c243      	stmia	r2!, {r0, r1, r6}
    6986:	cb43      	ldmia	r3!, {r0, r1, r6}
    6988:	c243      	stmia	r2!, {r0, r1, r6}
    698a:	cb43      	ldmia	r3!, {r0, r1, r6}
    698c:	c243      	stmia	r2!, {r0, r1, r6}
    698e:	cb43      	ldmia	r3!, {r0, r1, r6}
    6990:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    6992:	9a00      	ldr	r2, [sp, #0]
    6994:	2a00      	cmp	r2, #0
    6996:	d003      	beq.n	69a0 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    6998:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    699a:	2a01      	cmp	r2, #1
    699c:	d003      	beq.n	69a6 <adc_init+0x1aa>
    699e:	e001      	b.n	69a4 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    69a0:	ab04      	add	r3, sp, #16
    69a2:	e000      	b.n	69a6 <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    69a4:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    69a6:	9a01      	ldr	r2, [sp, #4]
    69a8:	454a      	cmp	r2, r9
    69aa:	d80b      	bhi.n	69c4 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    69ac:	0091      	lsls	r1, r2, #2
    69ae:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    69b0:	a903      	add	r1, sp, #12
    69b2:	2300      	movs	r3, #0
    69b4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    69b6:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    69b8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    69ba:	465b      	mov	r3, fp
    69bc:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    69be:	b2c0      	uxtb	r0, r0
    69c0:	4b63      	ldr	r3, [pc, #396]	; (6b50 <adc_init+0x354>)
    69c2:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    69c4:	4646      	mov	r6, r8
    69c6:	3601      	adds	r6, #1
    69c8:	b2f3      	uxtb	r3, r6
    69ca:	4698      	mov	r8, r3
    69cc:	9301      	str	r3, [sp, #4]
    69ce:	454b      	cmp	r3, r9
    69d0:	d9c1      	bls.n	6956 <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    69d2:	7b7b      	ldrb	r3, [r7, #13]
    69d4:	019a      	lsls	r2, r3, #6
    69d6:	7bbb      	ldrb	r3, [r7, #14]
    69d8:	01db      	lsls	r3, r3, #7
    69da:	4313      	orrs	r3, r2
    69dc:	b2db      	uxtb	r3, r3
    69de:	4652      	mov	r2, sl
    69e0:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    69e2:	7d3b      	ldrb	r3, [r7, #20]
    69e4:	01db      	lsls	r3, r3, #7
    69e6:	787a      	ldrb	r2, [r7, #1]
    69e8:	4313      	orrs	r3, r2
    69ea:	b2db      	uxtb	r3, r3
    69ec:	4652      	mov	r2, sl
    69ee:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    69f0:	78fb      	ldrb	r3, [r7, #3]
    69f2:	2b34      	cmp	r3, #52	; 0x34
    69f4:	d900      	bls.n	69f8 <adc_init+0x1fc>
    69f6:	e14b      	b.n	6c90 <adc_init+0x494>
    69f8:	009b      	lsls	r3, r3, #2
    69fa:	4a56      	ldr	r2, [pc, #344]	; (6b54 <adc_init+0x358>)
    69fc:	58d3      	ldr	r3, [r2, r3]
    69fe:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    6a00:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    6a02:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    6a04:	2202      	movs	r2, #2
    6a06:	e01a      	b.n	6a3e <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    6a08:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    6a0a:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    6a0c:	2110      	movs	r1, #16
    6a0e:	e016      	b.n	6a3e <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    6a10:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    6a12:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    6a14:	2201      	movs	r2, #1
    6a16:	e012      	b.n	6a3e <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    6a18:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    6a1a:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    6a1c:	2200      	movs	r2, #0
    6a1e:	e00e      	b.n	6a3e <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    6a20:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    6a22:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    6a24:	2200      	movs	r2, #0
    6a26:	e00a      	b.n	6a3e <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    6a28:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    6a2a:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    6a2c:	2200      	movs	r2, #0
    6a2e:	e006      	b.n	6a3e <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    6a30:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    6a32:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    6a34:	2200      	movs	r2, #0
    6a36:	e002      	b.n	6a3e <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    6a38:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    6a3a:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    6a3c:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    6a3e:	0112      	lsls	r2, r2, #4
    6a40:	2370      	movs	r3, #112	; 0x70
    6a42:	4013      	ands	r3, r2
    6a44:	4303      	orrs	r3, r0
    6a46:	4652      	mov	r2, sl
    6a48:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6a4a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6a4c:	8c13      	ldrh	r3, [r2, #32]
    6a4e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    6a50:	2b00      	cmp	r3, #0
    6a52:	d1fb      	bne.n	6a4c <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    6a54:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    6a56:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    6a58:	2b3f      	cmp	r3, #63	; 0x3f
    6a5a:	d900      	bls.n	6a5e <adc_init+0x262>
    6a5c:	e120      	b.n	6ca0 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    6a5e:	7bfa      	ldrb	r2, [r7, #15]
    6a60:	01d2      	lsls	r2, r2, #7
    6a62:	4313      	orrs	r3, r2
    6a64:	b2db      	uxtb	r3, r3
    6a66:	4652      	mov	r2, sl
    6a68:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6a6a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6a6c:	8c13      	ldrh	r3, [r2, #32]
    6a6e:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    6a70:	2b00      	cmp	r3, #0
    6a72:	d1fb      	bne.n	6a6c <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    6a74:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    6a76:	4652      	mov	r2, sl
    6a78:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    6a7a:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    6a7c:	5cfa      	ldrb	r2, [r7, r3]
    6a7e:	00d2      	lsls	r2, r2, #3
    6a80:	7b3b      	ldrb	r3, [r7, #12]
    6a82:	009b      	lsls	r3, r3, #2
    6a84:	4313      	orrs	r3, r2
    6a86:	7afa      	ldrb	r2, [r7, #11]
    6a88:	431a      	orrs	r2, r3
    6a8a:	7abb      	ldrb	r3, [r7, #10]
    6a8c:	005b      	lsls	r3, r3, #1
    6a8e:	4313      	orrs	r3, r2
    6a90:	430b      	orrs	r3, r1
    6a92:	4652      	mov	r2, sl
    6a94:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6a96:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6a98:	8c13      	ldrh	r3, [r2, #32]
    6a9a:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    6a9c:	2b00      	cmp	r3, #0
    6a9e:	d1fb      	bne.n	6a98 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    6aa0:	8b3b      	ldrh	r3, [r7, #24]
    6aa2:	2b00      	cmp	r3, #0
    6aa4:	d100      	bne.n	6aa8 <adc_init+0x2ac>
    6aa6:	e091      	b.n	6bcc <adc_init+0x3d0>
		switch (resolution) {
    6aa8:	2910      	cmp	r1, #16
    6aaa:	d075      	beq.n	6b98 <adc_init+0x39c>
    6aac:	d802      	bhi.n	6ab4 <adc_init+0x2b8>
    6aae:	2900      	cmp	r1, #0
    6ab0:	d054      	beq.n	6b5c <adc_init+0x360>
    6ab2:	e08b      	b.n	6bcc <adc_init+0x3d0>
    6ab4:	2920      	cmp	r1, #32
    6ab6:	d01a      	beq.n	6aee <adc_init+0x2f2>
    6ab8:	2930      	cmp	r1, #48	; 0x30
    6aba:	d000      	beq.n	6abe <adc_init+0x2c2>
    6abc:	e086      	b.n	6bcc <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    6abe:	7afa      	ldrb	r2, [r7, #11]
    6ac0:	2a00      	cmp	r2, #0
    6ac2:	d00a      	beq.n	6ada <adc_init+0x2de>
    6ac4:	69fa      	ldr	r2, [r7, #28]
    6ac6:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6ac8:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    6aca:	2aff      	cmp	r2, #255	; 0xff
    6acc:	d900      	bls.n	6ad0 <adc_init+0x2d4>
    6ace:	e0e7      	b.n	6ca0 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    6ad0:	6a3a      	ldr	r2, [r7, #32]
    6ad2:	3280      	adds	r2, #128	; 0x80
    6ad4:	2aff      	cmp	r2, #255	; 0xff
    6ad6:	d900      	bls.n	6ada <adc_init+0x2de>
    6ad8:	e0e2      	b.n	6ca0 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6ada:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    6adc:	69fa      	ldr	r2, [r7, #28]
    6ade:	2aff      	cmp	r2, #255	; 0xff
    6ae0:	dd00      	ble.n	6ae4 <adc_init+0x2e8>
    6ae2:	e0dd      	b.n	6ca0 <adc_init+0x4a4>
    6ae4:	6a3a      	ldr	r2, [r7, #32]
    6ae6:	2aff      	cmp	r2, #255	; 0xff
    6ae8:	dd00      	ble.n	6aec <adc_init+0x2f0>
    6aea:	e0d9      	b.n	6ca0 <adc_init+0x4a4>
    6aec:	e06e      	b.n	6bcc <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    6aee:	7afa      	ldrb	r2, [r7, #11]
    6af0:	2a00      	cmp	r2, #0
    6af2:	d00f      	beq.n	6b14 <adc_init+0x318>
    6af4:	69fa      	ldr	r2, [r7, #28]
    6af6:	2180      	movs	r1, #128	; 0x80
    6af8:	0089      	lsls	r1, r1, #2
    6afa:	468c      	mov	ip, r1
    6afc:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6afe:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    6b00:	4915      	ldr	r1, [pc, #84]	; (6b58 <adc_init+0x35c>)
    6b02:	428a      	cmp	r2, r1
    6b04:	d900      	bls.n	6b08 <adc_init+0x30c>
    6b06:	e0cb      	b.n	6ca0 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    6b08:	6a3a      	ldr	r2, [r7, #32]
    6b0a:	4462      	add	r2, ip
    6b0c:	4912      	ldr	r1, [pc, #72]	; (6b58 <adc_init+0x35c>)
    6b0e:	428a      	cmp	r2, r1
    6b10:	d900      	bls.n	6b14 <adc_init+0x318>
    6b12:	e0c5      	b.n	6ca0 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6b14:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    6b16:	4a10      	ldr	r2, [pc, #64]	; (6b58 <adc_init+0x35c>)
    6b18:	69f9      	ldr	r1, [r7, #28]
    6b1a:	4291      	cmp	r1, r2
    6b1c:	dd00      	ble.n	6b20 <adc_init+0x324>
    6b1e:	e0bf      	b.n	6ca0 <adc_init+0x4a4>
    6b20:	6a39      	ldr	r1, [r7, #32]
    6b22:	4291      	cmp	r1, r2
    6b24:	dd00      	ble.n	6b28 <adc_init+0x32c>
    6b26:	e0bb      	b.n	6ca0 <adc_init+0x4a4>
    6b28:	e050      	b.n	6bcc <adc_init+0x3d0>
    6b2a:	46c0      	nop			; (mov r8, r8)
    6b2c:	0000678d 	.word	0x0000678d
    6b30:	40000800 	.word	0x40000800
    6b34:	00008d78 	.word	0x00008d78
    6b38:	40001800 	.word	0x40001800
    6b3c:	00008d84 	.word	0x00008d84
    6b40:	00008455 	.word	0x00008455
    6b44:	000083e5 	.word	0x000083e5
    6b48:	00008d0c 	.word	0x00008d0c
    6b4c:	00008d88 	.word	0x00008d88
    6b50:	00008551 	.word	0x00008551
    6b54:	00008c38 	.word	0x00008c38
    6b58:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    6b5c:	7afa      	ldrb	r2, [r7, #11]
    6b5e:	2a00      	cmp	r2, #0
    6b60:	d00f      	beq.n	6b82 <adc_init+0x386>
    6b62:	69fa      	ldr	r2, [r7, #28]
    6b64:	2180      	movs	r1, #128	; 0x80
    6b66:	0109      	lsls	r1, r1, #4
    6b68:	468c      	mov	ip, r1
    6b6a:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6b6c:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    6b6e:	4950      	ldr	r1, [pc, #320]	; (6cb0 <adc_init+0x4b4>)
    6b70:	428a      	cmp	r2, r1
    6b72:	d900      	bls.n	6b76 <adc_init+0x37a>
    6b74:	e094      	b.n	6ca0 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    6b76:	6a3a      	ldr	r2, [r7, #32]
    6b78:	4462      	add	r2, ip
    6b7a:	494d      	ldr	r1, [pc, #308]	; (6cb0 <adc_init+0x4b4>)
    6b7c:	428a      	cmp	r2, r1
    6b7e:	d900      	bls.n	6b82 <adc_init+0x386>
    6b80:	e08e      	b.n	6ca0 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6b82:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    6b84:	4a4a      	ldr	r2, [pc, #296]	; (6cb0 <adc_init+0x4b4>)
    6b86:	69f9      	ldr	r1, [r7, #28]
    6b88:	4291      	cmp	r1, r2
    6b8a:	dd00      	ble.n	6b8e <adc_init+0x392>
    6b8c:	e088      	b.n	6ca0 <adc_init+0x4a4>
    6b8e:	6a39      	ldr	r1, [r7, #32]
    6b90:	4291      	cmp	r1, r2
    6b92:	dd00      	ble.n	6b96 <adc_init+0x39a>
    6b94:	e084      	b.n	6ca0 <adc_init+0x4a4>
    6b96:	e019      	b.n	6bcc <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    6b98:	7afa      	ldrb	r2, [r7, #11]
    6b9a:	2a00      	cmp	r2, #0
    6b9c:	d00e      	beq.n	6bbc <adc_init+0x3c0>
    6b9e:	69fa      	ldr	r2, [r7, #28]
    6ba0:	2180      	movs	r1, #128	; 0x80
    6ba2:	0209      	lsls	r1, r1, #8
    6ba4:	468c      	mov	ip, r1
    6ba6:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6ba8:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    6baa:	4942      	ldr	r1, [pc, #264]	; (6cb4 <adc_init+0x4b8>)
    6bac:	428a      	cmp	r2, r1
    6bae:	d900      	bls.n	6bb2 <adc_init+0x3b6>
    6bb0:	e076      	b.n	6ca0 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    6bb2:	6a3a      	ldr	r2, [r7, #32]
    6bb4:	4462      	add	r2, ip
    6bb6:	493f      	ldr	r1, [pc, #252]	; (6cb4 <adc_init+0x4b8>)
    6bb8:	428a      	cmp	r2, r1
    6bba:	d871      	bhi.n	6ca0 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    6bbc:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    6bbe:	4a3d      	ldr	r2, [pc, #244]	; (6cb4 <adc_init+0x4b8>)
    6bc0:	69f9      	ldr	r1, [r7, #28]
    6bc2:	4291      	cmp	r1, r2
    6bc4:	dc6c      	bgt.n	6ca0 <adc_init+0x4a4>
    6bc6:	6a39      	ldr	r1, [r7, #32]
    6bc8:	4291      	cmp	r1, r2
    6bca:	dc69      	bgt.n	6ca0 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    6bcc:	4652      	mov	r2, sl
    6bce:	8952      	ldrh	r2, [r2, #10]
    6bd0:	4313      	orrs	r3, r2
    6bd2:	4652      	mov	r2, sl
    6bd4:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6bd6:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6bd8:	8c13      	ldrh	r3, [r2, #32]
    6bda:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    6bdc:	2b00      	cmp	r3, #0
    6bde:	d1fb      	bne.n	6bd8 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    6be0:	8bbb      	ldrh	r3, [r7, #28]
    6be2:	4652      	mov	r2, sl
    6be4:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6be6:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6be8:	8c13      	ldrh	r3, [r2, #32]
    6bea:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    6bec:	2b00      	cmp	r3, #0
    6bee:	d1fb      	bne.n	6be8 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    6bf0:	8c3b      	ldrh	r3, [r7, #32]
    6bf2:	4652      	mov	r2, sl
    6bf4:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6bf6:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6bf8:	8c13      	ldrh	r3, [r2, #32]
    6bfa:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    6bfc:	2b00      	cmp	r3, #0
    6bfe:	d1fb      	bne.n	6bf8 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    6c00:	793a      	ldrb	r2, [r7, #4]
    6c02:	88fb      	ldrh	r3, [r7, #6]
    6c04:	4313      	orrs	r3, r2
    6c06:	4652      	mov	r2, sl
    6c08:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6c0a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6c0c:	8c13      	ldrh	r3, [r2, #32]
    6c0e:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    6c10:	2b00      	cmp	r3, #0
    6c12:	d1fb      	bne.n	6c0c <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    6c14:	332a      	adds	r3, #42	; 0x2a
    6c16:	5cfb      	ldrb	r3, [r7, r3]
    6c18:	4652      	mov	r2, sl
    6c1a:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    6c1c:	2307      	movs	r3, #7
    6c1e:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    6c20:	331d      	adds	r3, #29
    6c22:	5cfb      	ldrb	r3, [r7, r3]
    6c24:	2b00      	cmp	r3, #0
    6c26:	d01b      	beq.n	6c60 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    6c28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    6c2a:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    6c2c:	4a20      	ldr	r2, [pc, #128]	; (6cb0 <adc_init+0x4b4>)
    6c2e:	4293      	cmp	r3, r2
    6c30:	d836      	bhi.n	6ca0 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    6c32:	4652      	mov	r2, sl
    6c34:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6c36:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6c38:	8c13      	ldrh	r3, [r2, #32]
    6c3a:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    6c3c:	2b00      	cmp	r3, #0
    6c3e:	d1fb      	bne.n	6c38 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    6c40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    6c42:	2380      	movs	r3, #128	; 0x80
    6c44:	011b      	lsls	r3, r3, #4
    6c46:	18d3      	adds	r3, r2, r3
    6c48:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    6c4a:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    6c4c:	4918      	ldr	r1, [pc, #96]	; (6cb0 <adc_init+0x4b4>)
    6c4e:	428b      	cmp	r3, r1
    6c50:	d826      	bhi.n	6ca0 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    6c52:	4653      	mov	r3, sl
    6c54:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    6c56:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    6c58:	8c13      	ldrh	r3, [r2, #32]
    6c5a:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    6c5c:	2b00      	cmp	r3, #0
    6c5e:	d1fb      	bne.n	6c58 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    6c60:	00a2      	lsls	r2, r4, #2
    6c62:	4b15      	ldr	r3, [pc, #84]	; (6cb8 <adc_init+0x4bc>)
    6c64:	58d3      	ldr	r3, [r2, r3]
    6c66:	4915      	ldr	r1, [pc, #84]	; (6cbc <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    6c68:	5d09      	ldrb	r1, [r1, r4]
    6c6a:	681b      	ldr	r3, [r3, #0]
    6c6c:	40cb      	lsrs	r3, r1
    6c6e:	021b      	lsls	r3, r3, #8
    6c70:	21e0      	movs	r1, #224	; 0xe0
    6c72:	00c9      	lsls	r1, r1, #3
    6c74:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    6c76:	4b12      	ldr	r3, [pc, #72]	; (6cc0 <adc_init+0x4c4>)
    6c78:	58d3      	ldr	r3, [r2, r3]
    6c7a:	4a12      	ldr	r2, [pc, #72]	; (6cc4 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    6c7c:	5d12      	ldrb	r2, [r2, r4]
    6c7e:	681b      	ldr	r3, [r3, #0]
    6c80:	40d3      	lsrs	r3, r2
    6c82:	2207      	movs	r2, #7
    6c84:	4013      	ands	r3, r2
    6c86:	430b      	orrs	r3, r1
    6c88:	4652      	mov	r2, sl
    6c8a:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    6c8c:	2000      	movs	r0, #0
    6c8e:	e007      	b.n	6ca0 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    6c90:	2017      	movs	r0, #23
    6c92:	e005      	b.n	6ca0 <adc_init+0x4a4>
    6c94:	2300      	movs	r3, #0
    6c96:	9301      	str	r3, [sp, #4]
    6c98:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    6c9a:	3301      	adds	r3, #1
    6c9c:	469b      	mov	fp, r3
    6c9e:	e65a      	b.n	6956 <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    6ca0:	b01d      	add	sp, #116	; 0x74
    6ca2:	bc3c      	pop	{r2, r3, r4, r5}
    6ca4:	4690      	mov	r8, r2
    6ca6:	4699      	mov	r9, r3
    6ca8:	46a2      	mov	sl, r4
    6caa:	46ab      	mov	fp, r5
    6cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6cae:	46c0      	nop			; (mov r8, r8)
    6cb0:	00000fff 	.word	0x00000fff
    6cb4:	0000ffff 	.word	0x0000ffff
    6cb8:	00008d98 	.word	0x00008d98
    6cbc:	00008d74 	.word	0x00008d74
    6cc0:	00008d90 	.word	0x00008d90
    6cc4:	00008d80 	.word	0x00008d80

00006cc8 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    6cc8:	6803      	ldr	r3, [r0, #0]
    6cca:	4a0a      	ldr	r2, [pc, #40]	; (6cf4 <_can_enable_peripheral_clock+0x2c>)
    6ccc:	4293      	cmp	r3, r2
    6cce:	d106      	bne.n	6cde <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    6cd0:	4a09      	ldr	r2, [pc, #36]	; (6cf8 <_can_enable_peripheral_clock+0x30>)
    6cd2:	6913      	ldr	r3, [r2, #16]
    6cd4:	2180      	movs	r1, #128	; 0x80
    6cd6:	0049      	lsls	r1, r1, #1
    6cd8:	430b      	orrs	r3, r1
    6cda:	6113      	str	r3, [r2, #16]
    6cdc:	e008      	b.n	6cf0 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    6cde:	4a07      	ldr	r2, [pc, #28]	; (6cfc <_can_enable_peripheral_clock+0x34>)
    6ce0:	4293      	cmp	r3, r2
    6ce2:	d105      	bne.n	6cf0 <_can_enable_peripheral_clock+0x28>
    6ce4:	4a04      	ldr	r2, [pc, #16]	; (6cf8 <_can_enable_peripheral_clock+0x30>)
    6ce6:	6913      	ldr	r3, [r2, #16]
    6ce8:	2180      	movs	r1, #128	; 0x80
    6cea:	0089      	lsls	r1, r1, #2
    6cec:	430b      	orrs	r3, r1
    6cee:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    6cf0:	4770      	bx	lr
    6cf2:	46c0      	nop			; (mov r8, r8)
    6cf4:	42001c00 	.word	0x42001c00
    6cf8:	40000800 	.word	0x40000800
    6cfc:	42002000 	.word	0x42002000

00006d00 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    6d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d02:	000c      	movs	r4, r1
    6d04:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    6d06:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    6d08:	4ba6      	ldr	r3, [pc, #664]	; (6fa4 <can_init+0x2a4>)
    6d0a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    6d0c:	4ba6      	ldr	r3, [pc, #664]	; (6fa8 <can_init+0x2a8>)
    6d0e:	2200      	movs	r2, #0
    6d10:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    6d12:	782a      	ldrb	r2, [r5, #0]
    6d14:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    6d16:	4ba5      	ldr	r3, [pc, #660]	; (6fac <can_init+0x2ac>)
    6d18:	429c      	cmp	r4, r3
    6d1a:	d13c      	bne.n	6d96 <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    6d1c:	49a2      	ldr	r1, [pc, #648]	; (6fa8 <can_init+0x2a8>)
    6d1e:	201a      	movs	r0, #26
    6d20:	4ba3      	ldr	r3, [pc, #652]	; (6fb0 <can_init+0x2b0>)
    6d22:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    6d24:	201a      	movs	r0, #26
    6d26:	4ba3      	ldr	r3, [pc, #652]	; (6fb4 <can_init+0x2b4>)
    6d28:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    6d2a:	4ba0      	ldr	r3, [pc, #640]	; (6fac <can_init+0x2ac>)
    6d2c:	6999      	ldr	r1, [r3, #24]
    6d2e:	2202      	movs	r2, #2
    6d30:	430a      	orrs	r2, r1
    6d32:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    6d34:	4aa0      	ldr	r2, [pc, #640]	; (6fb8 <can_init+0x2b8>)
    6d36:	0412      	lsls	r2, r2, #16
    6d38:	0c12      	lsrs	r2, r2, #16
    6d3a:	2780      	movs	r7, #128	; 0x80
    6d3c:	03bf      	lsls	r7, r7, #14
    6d3e:	433a      	orrs	r2, r7
    6d40:	2184      	movs	r1, #132	; 0x84
    6d42:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    6d44:	489d      	ldr	r0, [pc, #628]	; (6fbc <can_init+0x2bc>)
    6d46:	0400      	lsls	r0, r0, #16
    6d48:	0c00      	lsrs	r0, r0, #16
    6d4a:	2680      	movs	r6, #128	; 0x80
    6d4c:	0376      	lsls	r6, r6, #13
    6d4e:	4330      	orrs	r0, r6
    6d50:	2288      	movs	r2, #136	; 0x88
    6d52:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    6d54:	499a      	ldr	r1, [pc, #616]	; (6fc0 <can_init+0x2c0>)
    6d56:	0409      	lsls	r1, r1, #16
    6d58:	0c09      	lsrs	r1, r1, #16
    6d5a:	4339      	orrs	r1, r7
    6d5c:	3218      	adds	r2, #24
    6d5e:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    6d60:	4a98      	ldr	r2, [pc, #608]	; (6fc4 <can_init+0x2c4>)
    6d62:	0412      	lsls	r2, r2, #16
    6d64:	0c12      	lsrs	r2, r2, #16
    6d66:	4332      	orrs	r2, r6
    6d68:	21b0      	movs	r1, #176	; 0xb0
    6d6a:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    6d6c:	4a96      	ldr	r2, [pc, #600]	; (6fc8 <can_init+0x2c8>)
    6d6e:	0412      	lsls	r2, r2, #16
    6d70:	0c12      	lsrs	r2, r2, #16
    6d72:	3904      	subs	r1, #4
    6d74:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    6d76:	4a95      	ldr	r2, [pc, #596]	; (6fcc <can_init+0x2cc>)
    6d78:	0412      	lsls	r2, r2, #16
    6d7a:	0c12      	lsrs	r2, r2, #16
    6d7c:	4994      	ldr	r1, [pc, #592]	; (6fd0 <can_init+0x2d0>)
    6d7e:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    6d80:	21c0      	movs	r1, #192	; 0xc0
    6d82:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    6d84:	4a93      	ldr	r2, [pc, #588]	; (6fd4 <can_init+0x2d4>)
    6d86:	0412      	lsls	r2, r2, #16
    6d88:	0c12      	lsrs	r2, r2, #16
    6d8a:	2180      	movs	r1, #128	; 0x80
    6d8c:	0309      	lsls	r1, r1, #12
    6d8e:	430a      	orrs	r2, r1
    6d90:	21f0      	movs	r1, #240	; 0xf0
    6d92:	505a      	str	r2, [r3, r1]
    6d94:	e03f      	b.n	6e16 <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    6d96:	4b90      	ldr	r3, [pc, #576]	; (6fd8 <can_init+0x2d8>)
    6d98:	429c      	cmp	r4, r3
    6d9a:	d000      	beq.n	6d9e <can_init+0x9e>
    6d9c:	e0fc      	b.n	6f98 <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    6d9e:	4982      	ldr	r1, [pc, #520]	; (6fa8 <can_init+0x2a8>)
    6da0:	201b      	movs	r0, #27
    6da2:	4b83      	ldr	r3, [pc, #524]	; (6fb0 <can_init+0x2b0>)
    6da4:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    6da6:	201b      	movs	r0, #27
    6da8:	4b82      	ldr	r3, [pc, #520]	; (6fb4 <can_init+0x2b4>)
    6daa:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    6dac:	4b8a      	ldr	r3, [pc, #552]	; (6fd8 <can_init+0x2d8>)
    6dae:	6999      	ldr	r1, [r3, #24]
    6db0:	2202      	movs	r2, #2
    6db2:	430a      	orrs	r2, r1
    6db4:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    6db6:	4a89      	ldr	r2, [pc, #548]	; (6fdc <can_init+0x2dc>)
    6db8:	0412      	lsls	r2, r2, #16
    6dba:	0c12      	lsrs	r2, r2, #16
    6dbc:	2180      	movs	r1, #128	; 0x80
    6dbe:	0389      	lsls	r1, r1, #14
    6dc0:	430a      	orrs	r2, r1
    6dc2:	2184      	movs	r1, #132	; 0x84
    6dc4:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    6dc6:	4986      	ldr	r1, [pc, #536]	; (6fe0 <can_init+0x2e0>)
    6dc8:	0409      	lsls	r1, r1, #16
    6dca:	0c09      	lsrs	r1, r1, #16
    6dcc:	2080      	movs	r0, #128	; 0x80
    6dce:	0340      	lsls	r0, r0, #13
    6dd0:	4301      	orrs	r1, r0
    6dd2:	2288      	movs	r2, #136	; 0x88
    6dd4:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    6dd6:	4983      	ldr	r1, [pc, #524]	; (6fe4 <can_init+0x2e4>)
    6dd8:	0409      	lsls	r1, r1, #16
    6dda:	0c09      	lsrs	r1, r1, #16
    6ddc:	4301      	orrs	r1, r0
    6dde:	3218      	adds	r2, #24
    6de0:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    6de2:	4a81      	ldr	r2, [pc, #516]	; (6fe8 <can_init+0x2e8>)
    6de4:	0412      	lsls	r2, r2, #16
    6de6:	0c12      	lsrs	r2, r2, #16
    6de8:	4302      	orrs	r2, r0
    6dea:	21b0      	movs	r1, #176	; 0xb0
    6dec:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    6dee:	4a7f      	ldr	r2, [pc, #508]	; (6fec <can_init+0x2ec>)
    6df0:	0412      	lsls	r2, r2, #16
    6df2:	0c12      	lsrs	r2, r2, #16
    6df4:	3904      	subs	r1, #4
    6df6:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    6df8:	4a7d      	ldr	r2, [pc, #500]	; (6ff0 <can_init+0x2f0>)
    6dfa:	0412      	lsls	r2, r2, #16
    6dfc:	0c12      	lsrs	r2, r2, #16
    6dfe:	4974      	ldr	r1, [pc, #464]	; (6fd0 <can_init+0x2d0>)
    6e00:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    6e02:	21c0      	movs	r1, #192	; 0xc0
    6e04:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    6e06:	4a7b      	ldr	r2, [pc, #492]	; (6ff4 <can_init+0x2f4>)
    6e08:	0412      	lsls	r2, r2, #16
    6e0a:	0c12      	lsrs	r2, r2, #16
    6e0c:	2180      	movs	r1, #128	; 0x80
    6e0e:	0309      	lsls	r1, r1, #12
    6e10:	430a      	orrs	r2, r1
    6e12:	21f0      	movs	r1, #240	; 0xf0
    6e14:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    6e16:	2300      	movs	r3, #0
    6e18:	22bc      	movs	r2, #188	; 0xbc
    6e1a:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    6e1c:	320c      	adds	r2, #12
    6e1e:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    6e20:	4b75      	ldr	r3, [pc, #468]	; (6ff8 <can_init+0x2f8>)
    6e22:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    6e24:	4b75      	ldr	r3, [pc, #468]	; (6ffc <can_init+0x2fc>)
    6e26:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    6e28:	7bab      	ldrb	r3, [r5, #14]
    6e2a:	2b00      	cmp	r3, #0
    6e2c:	d004      	beq.n	6e38 <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    6e2e:	68e3      	ldr	r3, [r4, #12]
    6e30:	2280      	movs	r2, #128	; 0x80
    6e32:	0412      	lsls	r2, r2, #16
    6e34:	4313      	orrs	r3, r2
    6e36:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    6e38:	786b      	ldrb	r3, [r5, #1]
    6e3a:	2b00      	cmp	r3, #0
    6e3c:	d003      	beq.n	6e46 <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    6e3e:	68a2      	ldr	r2, [r4, #8]
    6e40:	2340      	movs	r3, #64	; 0x40
    6e42:	4313      	orrs	r3, r2
    6e44:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    6e46:	6963      	ldr	r3, [r4, #20]
    6e48:	78aa      	ldrb	r2, [r5, #2]
    6e4a:	4313      	orrs	r3, r2
    6e4c:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    6e4e:	78eb      	ldrb	r3, [r5, #3]
    6e50:	2b00      	cmp	r3, #0
    6e52:	d004      	beq.n	6e5e <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    6e54:	69a3      	ldr	r3, [r4, #24]
    6e56:	2280      	movs	r2, #128	; 0x80
    6e58:	01d2      	lsls	r2, r2, #7
    6e5a:	4313      	orrs	r3, r2
    6e5c:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    6e5e:	792b      	ldrb	r3, [r5, #4]
    6e60:	2b00      	cmp	r3, #0
    6e62:	d004      	beq.n	6e6e <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    6e64:	69a3      	ldr	r3, [r4, #24]
    6e66:	2280      	movs	r2, #128	; 0x80
    6e68:	0192      	lsls	r2, r2, #6
    6e6a:	4313      	orrs	r3, r2
    6e6c:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    6e6e:	796b      	ldrb	r3, [r5, #5]
    6e70:	2b00      	cmp	r3, #0
    6e72:	d004      	beq.n	6e7e <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    6e74:	69a3      	ldr	r3, [r4, #24]
    6e76:	2280      	movs	r2, #128	; 0x80
    6e78:	0152      	lsls	r2, r2, #5
    6e7a:	4313      	orrs	r3, r2
    6e7c:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    6e7e:	79ab      	ldrb	r3, [r5, #6]
    6e80:	2b00      	cmp	r3, #0
    6e82:	d103      	bne.n	6e8c <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    6e84:	69a2      	ldr	r2, [r4, #24]
    6e86:	3340      	adds	r3, #64	; 0x40
    6e88:	4313      	orrs	r3, r2
    6e8a:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    6e8c:	79eb      	ldrb	r3, [r5, #7]
    6e8e:	2b00      	cmp	r3, #0
    6e90:	d003      	beq.n	6e9a <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    6e92:	69a2      	ldr	r2, [r4, #24]
    6e94:	2310      	movs	r3, #16
    6e96:	4313      	orrs	r3, r2
    6e98:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    6e9a:	7a2b      	ldrb	r3, [r5, #8]
    6e9c:	2b00      	cmp	r3, #0
    6e9e:	d003      	beq.n	6ea8 <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    6ea0:	69a2      	ldr	r2, [r4, #24]
    6ea2:	2308      	movs	r3, #8
    6ea4:	4313      	orrs	r3, r2
    6ea6:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    6ea8:	7a6b      	ldrb	r3, [r5, #9]
    6eaa:	041b      	lsls	r3, r3, #16
    6eac:	22f0      	movs	r2, #240	; 0xf0
    6eae:	0312      	lsls	r2, r2, #12
    6eb0:	4013      	ands	r3, r2
    6eb2:	2201      	movs	r2, #1
    6eb4:	4313      	orrs	r3, r2
    6eb6:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    6eb8:	7b2a      	ldrb	r2, [r5, #12]
    6eba:	7b6b      	ldrb	r3, [r5, #13]
    6ebc:	4313      	orrs	r3, r2
    6ebe:	896a      	ldrh	r2, [r5, #10]
    6ec0:	0412      	lsls	r2, r2, #16
    6ec2:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    6ec4:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    6ec6:	7beb      	ldrb	r3, [r5, #15]
    6ec8:	021b      	lsls	r3, r3, #8
    6eca:	22fe      	movs	r2, #254	; 0xfe
    6ecc:	01d2      	lsls	r2, r2, #7
    6ece:	4013      	ands	r3, r2
    6ed0:	0019      	movs	r1, r3
    6ed2:	7c2a      	ldrb	r2, [r5, #16]
    6ed4:	237f      	movs	r3, #127	; 0x7f
    6ed6:	401a      	ands	r2, r3
    6ed8:	000b      	movs	r3, r1
    6eda:	4313      	orrs	r3, r2
    6edc:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    6ede:	7c6b      	ldrb	r3, [r5, #17]
    6ee0:	011b      	lsls	r3, r3, #4
    6ee2:	2130      	movs	r1, #48	; 0x30
    6ee4:	4019      	ands	r1, r3
    6ee6:	7caa      	ldrb	r2, [r5, #18]
    6ee8:	0092      	lsls	r2, r2, #2
    6eea:	230c      	movs	r3, #12
    6eec:	4013      	ands	r3, r2
    6eee:	430b      	orrs	r3, r1
    6ef0:	2280      	movs	r2, #128	; 0x80
    6ef2:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    6ef4:	7ceb      	ldrb	r3, [r5, #19]
    6ef6:	2b00      	cmp	r3, #0
    6ef8:	d003      	beq.n	6f02 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    6efa:	58a1      	ldr	r1, [r4, r2]
    6efc:	2302      	movs	r3, #2
    6efe:	430b      	orrs	r3, r1
    6f00:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    6f02:	7d2b      	ldrb	r3, [r5, #20]
    6f04:	2b00      	cmp	r3, #0
    6f06:	d004      	beq.n	6f12 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    6f08:	2280      	movs	r2, #128	; 0x80
    6f0a:	58a1      	ldr	r1, [r4, r2]
    6f0c:	2301      	movs	r3, #1
    6f0e:	430b      	orrs	r3, r1
    6f10:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    6f12:	2390      	movs	r3, #144	; 0x90
    6f14:	69aa      	ldr	r2, [r5, #24]
    6f16:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    6f18:	7f2b      	ldrb	r3, [r5, #28]
    6f1a:	2b00      	cmp	r3, #0
    6f1c:	d005      	beq.n	6f2a <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    6f1e:	22a0      	movs	r2, #160	; 0xa0
    6f20:	58a3      	ldr	r3, [r4, r2]
    6f22:	2180      	movs	r1, #128	; 0x80
    6f24:	0609      	lsls	r1, r1, #24
    6f26:	430b      	orrs	r3, r1
    6f28:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    6f2a:	20a0      	movs	r0, #160	; 0xa0
    6f2c:	5822      	ldr	r2, [r4, r0]
    6f2e:	7f6b      	ldrb	r3, [r5, #29]
    6f30:	061b      	lsls	r3, r3, #24
    6f32:	21fe      	movs	r1, #254	; 0xfe
    6f34:	05c9      	lsls	r1, r1, #23
    6f36:	400b      	ands	r3, r1
    6f38:	4313      	orrs	r3, r2
    6f3a:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    6f3c:	7fab      	ldrb	r3, [r5, #30]
    6f3e:	2b00      	cmp	r3, #0
    6f40:	d005      	beq.n	6f4e <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    6f42:	22b0      	movs	r2, #176	; 0xb0
    6f44:	58a3      	ldr	r3, [r4, r2]
    6f46:	2180      	movs	r1, #128	; 0x80
    6f48:	0609      	lsls	r1, r1, #24
    6f4a:	430b      	orrs	r3, r1
    6f4c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    6f4e:	20b0      	movs	r0, #176	; 0xb0
    6f50:	5822      	ldr	r2, [r4, r0]
    6f52:	7feb      	ldrb	r3, [r5, #31]
    6f54:	061b      	lsls	r3, r3, #24
    6f56:	21fe      	movs	r1, #254	; 0xfe
    6f58:	05c9      	lsls	r1, r1, #23
    6f5a:	400b      	ands	r3, r1
    6f5c:	4313      	orrs	r3, r2
    6f5e:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    6f60:	2320      	movs	r3, #32
    6f62:	5ceb      	ldrb	r3, [r5, r3]
    6f64:	2b00      	cmp	r3, #0
    6f66:	d005      	beq.n	6f74 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    6f68:	22c0      	movs	r2, #192	; 0xc0
    6f6a:	58a3      	ldr	r3, [r4, r2]
    6f6c:	2180      	movs	r1, #128	; 0x80
    6f6e:	05c9      	lsls	r1, r1, #23
    6f70:	430b      	orrs	r3, r1
    6f72:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    6f74:	20f0      	movs	r0, #240	; 0xf0
    6f76:	5822      	ldr	r2, [r4, r0]
    6f78:	2321      	movs	r3, #33	; 0x21
    6f7a:	5ceb      	ldrb	r3, [r5, r3]
    6f7c:	061b      	lsls	r3, r3, #24
    6f7e:	21fc      	movs	r1, #252	; 0xfc
    6f80:	0589      	lsls	r1, r1, #22
    6f82:	400b      	ands	r3, r1
    6f84:	4313      	orrs	r3, r2
    6f86:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    6f88:	2303      	movs	r3, #3
    6f8a:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    6f8c:	3b04      	subs	r3, #4
    6f8e:	22e0      	movs	r2, #224	; 0xe0
    6f90:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    6f92:	3204      	adds	r2, #4
    6f94:	50a3      	str	r3, [r4, r2]
}
    6f96:	e004      	b.n	6fa2 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    6f98:	69a2      	ldr	r2, [r4, #24]
    6f9a:	2302      	movs	r3, #2
    6f9c:	4313      	orrs	r3, r2
    6f9e:	61a3      	str	r3, [r4, #24]
    6fa0:	e739      	b.n	6e16 <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    6fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6fa4:	00006cc9 	.word	0x00006cc9
    6fa8:	20000d90 	.word	0x20000d90
    6fac:	42001c00 	.word	0x42001c00
    6fb0:	00008455 	.word	0x00008455
    6fb4:	000083e5 	.word	0x000083e5
    6fb8:	200006a4 	.word	0x200006a4
    6fbc:	200005a4 	.word	0x200005a4
    6fc0:	20000aa4 	.word	0x20000aa4
    6fc4:	20000224 	.word	0x20000224
    6fc8:	20000924 	.word	0x20000924
    6fcc:	200007a4 	.word	0x200007a4
    6fd0:	04040000 	.word	0x04040000
    6fd4:	20000a64 	.word	0x20000a64
    6fd8:	42002000 	.word	0x42002000
    6fdc:	20000624 	.word	0x20000624
    6fe0:	20000524 	.word	0x20000524
    6fe4:	20000324 	.word	0x20000324
    6fe8:	20000424 	.word	0x20000424
    6fec:	20000824 	.word	0x20000824
    6ff0:	20000724 	.word	0x20000724
    6ff4:	20000a24 	.word	0x20000a24
    6ff8:	06030a03 	.word	0x06030a03
    6ffc:	00030a33 	.word	0x00030a33

00007000 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    7000:	6802      	ldr	r2, [r0, #0]
    7002:	6993      	ldr	r3, [r2, #24]
    7004:	2101      	movs	r1, #1
    7006:	438b      	bics	r3, r1
    7008:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    700a:	6801      	ldr	r1, [r0, #0]
    700c:	2201      	movs	r2, #1
    700e:	698b      	ldr	r3, [r1, #24]
    7010:	421a      	tst	r2, r3
    7012:	d1fc      	bne.n	700e <can_start+0xe>
}
    7014:	4770      	bx	lr
    7016:	46c0      	nop			; (mov r8, r8)

00007018 <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    7018:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    701a:	6803      	ldr	r3, [r0, #0]
    701c:	4809      	ldr	r0, [pc, #36]	; (7044 <can_set_rx_standard_filter+0x2c>)
    701e:	4283      	cmp	r3, r0
    7020:	d105      	bne.n	702e <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7022:	6809      	ldr	r1, [r1, #0]
    7024:	0092      	lsls	r2, r2, #2
    7026:	4b08      	ldr	r3, [pc, #32]	; (7048 <can_set_rx_standard_filter+0x30>)
    7028:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    702a:	2000      	movs	r0, #0
    702c:	e008      	b.n	7040 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    702e:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7030:	4c06      	ldr	r4, [pc, #24]	; (704c <can_set_rx_standard_filter+0x34>)
    7032:	42a3      	cmp	r3, r4
    7034:	d104      	bne.n	7040 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7036:	6809      	ldr	r1, [r1, #0]
    7038:	0092      	lsls	r2, r2, #2
    703a:	4b05      	ldr	r3, [pc, #20]	; (7050 <can_set_rx_standard_filter+0x38>)
    703c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    703e:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7040:	bd10      	pop	{r4, pc}
    7042:	46c0      	nop			; (mov r8, r8)
    7044:	42001c00 	.word	0x42001c00
    7048:	200006a4 	.word	0x200006a4
    704c:	42002000 	.word	0x42002000
    7050:	20000624 	.word	0x20000624

00007054 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    7054:	b570      	push	{r4, r5, r6, lr}
    7056:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    7058:	6803      	ldr	r3, [r0, #0]
    705a:	4c0c      	ldr	r4, [pc, #48]	; (708c <can_get_rx_fifo_0_element+0x38>)
    705c:	42a3      	cmp	r3, r4
    705e:	d108      	bne.n	7072 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7060:	0112      	lsls	r2, r2, #4
    7062:	490b      	ldr	r1, [pc, #44]	; (7090 <can_get_rx_fifo_0_element+0x3c>)
    7064:	1889      	adds	r1, r1, r2
    7066:	2210      	movs	r2, #16
    7068:	0028      	movs	r0, r5
    706a:	4b0a      	ldr	r3, [pc, #40]	; (7094 <can_get_rx_fifo_0_element+0x40>)
    706c:	4798      	blx	r3
		return STATUS_OK;
    706e:	2000      	movs	r0, #0
    7070:	e00b      	b.n	708a <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7072:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7074:	4c08      	ldr	r4, [pc, #32]	; (7098 <can_get_rx_fifo_0_element+0x44>)
    7076:	42a3      	cmp	r3, r4
    7078:	d107      	bne.n	708a <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    707a:	0112      	lsls	r2, r2, #4
    707c:	4907      	ldr	r1, [pc, #28]	; (709c <can_get_rx_fifo_0_element+0x48>)
    707e:	1889      	adds	r1, r1, r2
    7080:	2210      	movs	r2, #16
    7082:	0028      	movs	r0, r5
    7084:	4b03      	ldr	r3, [pc, #12]	; (7094 <can_get_rx_fifo_0_element+0x40>)
    7086:	4798      	blx	r3
		return STATUS_OK;
    7088:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    708a:	bd70      	pop	{r4, r5, r6, pc}
    708c:	42001c00 	.word	0x42001c00
    7090:	20000aa4 	.word	0x20000aa4
    7094:	00008ac9 	.word	0x00008ac9
    7098:	42002000 	.word	0x42002000
    709c:	20000324 	.word	0x20000324

000070a0 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    70a0:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    70a2:	6803      	ldr	r3, [r0, #0]
    70a4:	4817      	ldr	r0, [pc, #92]	; (7104 <can_set_tx_buffer_element+0x64>)
    70a6:	4283      	cmp	r3, r0
    70a8:	d113      	bne.n	70d2 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    70aa:	680b      	ldr	r3, [r1, #0]
    70ac:	4c16      	ldr	r4, [pc, #88]	; (7108 <can_set_tx_buffer_element+0x68>)
    70ae:	0110      	lsls	r0, r2, #4
    70b0:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    70b2:	684a      	ldr	r2, [r1, #4]
    70b4:	1823      	adds	r3, r4, r0
    70b6:	605a      	str	r2, [r3, #4]
    70b8:	000b      	movs	r3, r1
    70ba:	3308      	adds	r3, #8
    70bc:	3008      	adds	r0, #8
    70be:	1822      	adds	r2, r4, r0
    70c0:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    70c2:	7818      	ldrb	r0, [r3, #0]
    70c4:	7010      	strb	r0, [r2, #0]
    70c6:	3301      	adds	r3, #1
    70c8:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    70ca:	428b      	cmp	r3, r1
    70cc:	d1f9      	bne.n	70c2 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    70ce:	2000      	movs	r0, #0
    70d0:	e017      	b.n	7102 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    70d2:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    70d4:	4c0d      	ldr	r4, [pc, #52]	; (710c <can_set_tx_buffer_element+0x6c>)
    70d6:	42a3      	cmp	r3, r4
    70d8:	d113      	bne.n	7102 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    70da:	680b      	ldr	r3, [r1, #0]
    70dc:	4c0c      	ldr	r4, [pc, #48]	; (7110 <can_set_tx_buffer_element+0x70>)
    70de:	0110      	lsls	r0, r2, #4
    70e0:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    70e2:	684a      	ldr	r2, [r1, #4]
    70e4:	1823      	adds	r3, r4, r0
    70e6:	605a      	str	r2, [r3, #4]
    70e8:	000b      	movs	r3, r1
    70ea:	3308      	adds	r3, #8
    70ec:	0002      	movs	r2, r0
    70ee:	3208      	adds	r2, #8
    70f0:	18a2      	adds	r2, r4, r2
    70f2:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    70f4:	7818      	ldrb	r0, [r3, #0]
    70f6:	7010      	strb	r0, [r2, #0]
    70f8:	3301      	adds	r3, #1
    70fa:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    70fc:	428b      	cmp	r3, r1
    70fe:	d1f9      	bne.n	70f4 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7100:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7102:	bd10      	pop	{r4, pc}
    7104:	42001c00 	.word	0x42001c00
    7108:	200007a4 	.word	0x200007a4
    710c:	42002000 	.word	0x42002000
    7110:	20000724 	.word	0x20000724

00007114 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7114:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    7116:	2a00      	cmp	r2, #0
    7118:	d10d      	bne.n	7136 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    711a:	008b      	lsls	r3, r1, #2
    711c:	4a07      	ldr	r2, [pc, #28]	; (713c <extint_register_callback+0x28>)
    711e:	589b      	ldr	r3, [r3, r2]
    7120:	2b00      	cmp	r3, #0
    7122:	d103      	bne.n	712c <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    7124:	0089      	lsls	r1, r1, #2
    7126:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    7128:	2300      	movs	r3, #0
    712a:	e004      	b.n	7136 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    712c:	4283      	cmp	r3, r0
    712e:	d001      	beq.n	7134 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    7130:	231d      	movs	r3, #29
    7132:	e000      	b.n	7136 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    7134:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    7136:	0018      	movs	r0, r3
    7138:	4770      	bx	lr
    713a:	46c0      	nop			; (mov r8, r8)
    713c:	20000d94 	.word	0x20000d94

00007140 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7140:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    7142:	2900      	cmp	r1, #0
    7144:	d107      	bne.n	7156 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7146:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7148:	281f      	cmp	r0, #31
    714a:	d800      	bhi.n	714e <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    714c:	4a03      	ldr	r2, [pc, #12]	; (715c <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    714e:	2301      	movs	r3, #1
    7150:	4083      	lsls	r3, r0
    7152:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    7154:	2300      	movs	r3, #0
}
    7156:	0018      	movs	r0, r3
    7158:	4770      	bx	lr
    715a:	46c0      	nop			; (mov r8, r8)
    715c:	40002800 	.word	0x40002800

00007160 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    7160:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7162:	2200      	movs	r2, #0
    7164:	4b15      	ldr	r3, [pc, #84]	; (71bc <EIC_Handler+0x5c>)
    7166:	701a      	strb	r2, [r3, #0]
    7168:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    716a:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    716c:	4e14      	ldr	r6, [pc, #80]	; (71c0 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    716e:	4c13      	ldr	r4, [pc, #76]	; (71bc <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7170:	2b1f      	cmp	r3, #31
    7172:	d919      	bls.n	71a8 <EIC_Handler+0x48>
    7174:	e00f      	b.n	7196 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7176:	2100      	movs	r1, #0
    7178:	e000      	b.n	717c <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    717a:	4912      	ldr	r1, [pc, #72]	; (71c4 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    717c:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    717e:	009b      	lsls	r3, r3, #2
    7180:	599b      	ldr	r3, [r3, r6]
    7182:	2b00      	cmp	r3, #0
    7184:	d000      	beq.n	7188 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    7186:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7188:	7823      	ldrb	r3, [r4, #0]
    718a:	3301      	adds	r3, #1
    718c:	b2db      	uxtb	r3, r3
    718e:	7023      	strb	r3, [r4, #0]
    7190:	2b0f      	cmp	r3, #15
    7192:	d9ed      	bls.n	7170 <EIC_Handler+0x10>
    7194:	e011      	b.n	71ba <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7196:	0029      	movs	r1, r5
    7198:	4019      	ands	r1, r3
    719a:	2201      	movs	r2, #1
    719c:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    719e:	2100      	movs	r1, #0
    71a0:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    71a2:	4211      	tst	r1, r2
    71a4:	d1e7      	bne.n	7176 <EIC_Handler+0x16>
    71a6:	e7ef      	b.n	7188 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    71a8:	0029      	movs	r1, r5
    71aa:	4019      	ands	r1, r3
    71ac:	2201      	movs	r2, #1
    71ae:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    71b0:	4904      	ldr	r1, [pc, #16]	; (71c4 <EIC_Handler+0x64>)
    71b2:	6949      	ldr	r1, [r1, #20]
    71b4:	4211      	tst	r1, r2
    71b6:	d1e0      	bne.n	717a <EIC_Handler+0x1a>
    71b8:	e7e6      	b.n	7188 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    71ba:	bd70      	pop	{r4, r5, r6, pc}
    71bc:	20000d91 	.word	0x20000d91
    71c0:	20000d94 	.word	0x20000d94
    71c4:	40002800 	.word	0x40002800

000071c8 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    71c8:	4a06      	ldr	r2, [pc, #24]	; (71e4 <_extint_enable+0x1c>)
    71ca:	7811      	ldrb	r1, [r2, #0]
    71cc:	2302      	movs	r3, #2
    71ce:	430b      	orrs	r3, r1
    71d0:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    71d2:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    71d4:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    71d6:	6853      	ldr	r3, [r2, #4]
    71d8:	4219      	tst	r1, r3
    71da:	d1fc      	bne.n	71d6 <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    71dc:	6853      	ldr	r3, [r2, #4]
    71de:	4218      	tst	r0, r3
    71e0:	d1f9      	bne.n	71d6 <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    71e2:	4770      	bx	lr
    71e4:	40002800 	.word	0x40002800

000071e8 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    71e8:	4a06      	ldr	r2, [pc, #24]	; (7204 <_extint_disable+0x1c>)
    71ea:	7813      	ldrb	r3, [r2, #0]
    71ec:	2102      	movs	r1, #2
    71ee:	438b      	bics	r3, r1
    71f0:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    71f2:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    71f4:	6853      	ldr	r3, [r2, #4]
    71f6:	4219      	tst	r1, r3
    71f8:	d1fc      	bne.n	71f4 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    71fa:	6853      	ldr	r3, [r2, #4]
    71fc:	4218      	tst	r0, r3
    71fe:	d1f9      	bne.n	71f4 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7200:	4770      	bx	lr
    7202:	46c0      	nop			; (mov r8, r8)
    7204:	40002800 	.word	0x40002800

00007208 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    7208:	b500      	push	{lr}
    720a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    720c:	4a18      	ldr	r2, [pc, #96]	; (7270 <_system_extint_init+0x68>)
    720e:	6953      	ldr	r3, [r2, #20]
    7210:	2180      	movs	r1, #128	; 0x80
    7212:	00c9      	lsls	r1, r1, #3
    7214:	430b      	orrs	r3, r1
    7216:	6153      	str	r3, [r2, #20]
    7218:	a901      	add	r1, sp, #4
    721a:	2300      	movs	r3, #0
    721c:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    721e:	2002      	movs	r0, #2
    7220:	4b14      	ldr	r3, [pc, #80]	; (7274 <_system_extint_init+0x6c>)
    7222:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    7224:	2002      	movs	r0, #2
    7226:	4b14      	ldr	r3, [pc, #80]	; (7278 <_system_extint_init+0x70>)
    7228:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    722a:	4a14      	ldr	r2, [pc, #80]	; (727c <_system_extint_init+0x74>)
    722c:	7811      	ldrb	r1, [r2, #0]
    722e:	2301      	movs	r3, #1
    7230:	430b      	orrs	r3, r1
    7232:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7234:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7236:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7238:	6853      	ldr	r3, [r2, #4]
    723a:	4219      	tst	r1, r3
    723c:	d1fc      	bne.n	7238 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    723e:	6853      	ldr	r3, [r2, #4]
    7240:	4218      	tst	r0, r3
    7242:	d009      	beq.n	7258 <_system_extint_init+0x50>
    7244:	e7f8      	b.n	7238 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    7246:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    7248:	428b      	cmp	r3, r1
    724a:	d1fc      	bne.n	7246 <_system_extint_init+0x3e>
    724c:	2208      	movs	r2, #8
    724e:	4b0c      	ldr	r3, [pc, #48]	; (7280 <_system_extint_init+0x78>)
    7250:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    7252:	4b0c      	ldr	r3, [pc, #48]	; (7284 <_system_extint_init+0x7c>)
    7254:	4798      	blx	r3
}
    7256:	e009      	b.n	726c <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    7258:	4a08      	ldr	r2, [pc, #32]	; (727c <_system_extint_init+0x74>)
    725a:	7813      	ldrb	r3, [r2, #0]
    725c:	2110      	movs	r1, #16
    725e:	438b      	bics	r3, r1
    7260:	7013      	strb	r3, [r2, #0]
    7262:	4b09      	ldr	r3, [pc, #36]	; (7288 <_system_extint_init+0x80>)
    7264:	0019      	movs	r1, r3
    7266:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    7268:	2200      	movs	r2, #0
    726a:	e7ec      	b.n	7246 <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    726c:	b003      	add	sp, #12
    726e:	bd00      	pop	{pc}
    7270:	40000800 	.word	0x40000800
    7274:	00008455 	.word	0x00008455
    7278:	000083e5 	.word	0x000083e5
    727c:	40002800 	.word	0x40002800
    7280:	e000e100 	.word	0xe000e100
    7284:	000071c9 	.word	0x000071c9
    7288:	20000d94 	.word	0x20000d94

0000728c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    728c:	2300      	movs	r3, #0
    728e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    7290:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    7292:	2201      	movs	r2, #1
    7294:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    7296:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    7298:	3201      	adds	r2, #1
    729a:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    729c:	7243      	strb	r3, [r0, #9]
}
    729e:	4770      	bx	lr

000072a0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    72a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    72a2:	b083      	sub	sp, #12
    72a4:	0005      	movs	r5, r0
    72a6:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    72a8:	4b1b      	ldr	r3, [pc, #108]	; (7318 <extint_chan_set_config+0x78>)
    72aa:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    72ac:	a901      	add	r1, sp, #4
    72ae:	2300      	movs	r3, #0
    72b0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    72b2:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    72b4:	7923      	ldrb	r3, [r4, #4]
    72b6:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    72b8:	7a23      	ldrb	r3, [r4, #8]
    72ba:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    72bc:	7820      	ldrb	r0, [r4, #0]
    72be:	4b17      	ldr	r3, [pc, #92]	; (731c <extint_chan_set_config+0x7c>)
    72c0:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    72c2:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    72c4:	2d1f      	cmp	r5, #31
    72c6:	d800      	bhi.n	72ca <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    72c8:	4815      	ldr	r0, [pc, #84]	; (7320 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    72ca:	2107      	movs	r1, #7
    72cc:	4029      	ands	r1, r5
    72ce:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    72d0:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    72d2:	7aa3      	ldrb	r3, [r4, #10]
    72d4:	2b00      	cmp	r3, #0
    72d6:	d001      	beq.n	72dc <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    72d8:	2308      	movs	r3, #8
    72da:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    72dc:	08eb      	lsrs	r3, r5, #3
    72de:	009b      	lsls	r3, r3, #2
    72e0:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    72e2:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    72e4:	270f      	movs	r7, #15
    72e6:	408f      	lsls	r7, r1
    72e8:	43be      	bics	r6, r7
    72ea:	408a      	lsls	r2, r1
    72ec:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    72ee:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    72f0:	7a63      	ldrb	r3, [r4, #9]
    72f2:	2b00      	cmp	r3, #0
    72f4:	d005      	beq.n	7302 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    72f6:	6982      	ldr	r2, [r0, #24]
    72f8:	2301      	movs	r3, #1
    72fa:	40ab      	lsls	r3, r5
    72fc:	4313      	orrs	r3, r2
    72fe:	6183      	str	r3, [r0, #24]
    7300:	e006      	b.n	7310 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    7302:	6983      	ldr	r3, [r0, #24]
    7304:	2201      	movs	r2, #1
    7306:	40aa      	lsls	r2, r5
    7308:	041b      	lsls	r3, r3, #16
    730a:	0c1b      	lsrs	r3, r3, #16
    730c:	4393      	bics	r3, r2
    730e:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    7310:	4b04      	ldr	r3, [pc, #16]	; (7324 <extint_chan_set_config+0x84>)
    7312:	4798      	blx	r3
}
    7314:	b003      	add	sp, #12
    7316:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7318:	000071e9 	.word	0x000071e9
    731c:	00008551 	.word	0x00008551
    7320:	40002800 	.word	0x40002800
    7324:	000071c9 	.word	0x000071c9

00007328 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    7328:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    732a:	4a1f      	ldr	r2, [pc, #124]	; (73a8 <nvm_set_config+0x80>)
    732c:	6991      	ldr	r1, [r2, #24]
    732e:	2304      	movs	r3, #4
    7330:	430b      	orrs	r3, r1
    7332:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7334:	4b1d      	ldr	r3, [pc, #116]	; (73ac <nvm_set_config+0x84>)
    7336:	2220      	movs	r2, #32
    7338:	32ff      	adds	r2, #255	; 0xff
    733a:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    733c:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    733e:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7340:	07d2      	lsls	r2, r2, #31
    7342:	d52e      	bpl.n	73a2 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    7344:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    7346:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    7348:	2b00      	cmp	r3, #0
    734a:	d000      	beq.n	734e <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    734c:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    734e:	7803      	ldrb	r3, [r0, #0]
    7350:	021b      	lsls	r3, r3, #8
    7352:	22c0      	movs	r2, #192	; 0xc0
    7354:	0092      	lsls	r2, r2, #2
    7356:	4013      	ands	r3, r2
    7358:	7842      	ldrb	r2, [r0, #1]
    735a:	01d2      	lsls	r2, r2, #7
    735c:	21ff      	movs	r1, #255	; 0xff
    735e:	400a      	ands	r2, r1
    7360:	4313      	orrs	r3, r2
    7362:	0019      	movs	r1, r3
    7364:	7882      	ldrb	r2, [r0, #2]
    7366:	0052      	lsls	r2, r2, #1
    7368:	231e      	movs	r3, #30
    736a:	401a      	ands	r2, r3
    736c:	000b      	movs	r3, r1
    736e:	4313      	orrs	r3, r2
    7370:	7942      	ldrb	r2, [r0, #5]
    7372:	0412      	lsls	r2, r2, #16
    7374:	21c0      	movs	r1, #192	; 0xc0
    7376:	0289      	lsls	r1, r1, #10
    7378:	400a      	ands	r2, r1
    737a:	4313      	orrs	r3, r2
    737c:	04a4      	lsls	r4, r4, #18
    737e:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    7380:	4a0a      	ldr	r2, [pc, #40]	; (73ac <nvm_set_config+0x84>)
    7382:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    7384:	6893      	ldr	r3, [r2, #8]
    7386:	035b      	lsls	r3, r3, #13
    7388:	0f5b      	lsrs	r3, r3, #29
    738a:	4909      	ldr	r1, [pc, #36]	; (73b0 <nvm_set_config+0x88>)
    738c:	2408      	movs	r4, #8
    738e:	409c      	lsls	r4, r3
    7390:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    7392:	6893      	ldr	r3, [r2, #8]
    7394:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    7396:	7843      	ldrb	r3, [r0, #1]
    7398:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    739a:	8b13      	ldrh	r3, [r2, #24]
    739c:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    739e:	0fdb      	lsrs	r3, r3, #31
    73a0:	011b      	lsls	r3, r3, #4
}
    73a2:	0018      	movs	r0, r3
    73a4:	bd10      	pop	{r4, pc}
    73a6:	46c0      	nop			; (mov r8, r8)
    73a8:	40000800 	.word	0x40000800
    73ac:	41004000 	.word	0x41004000
    73b0:	20000ca4 	.word	0x20000ca4

000073b4 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    73b4:	b530      	push	{r4, r5, lr}
    73b6:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    73b8:	4a26      	ldr	r2, [pc, #152]	; (7454 <nvm_execute_command+0xa0>)
    73ba:	8810      	ldrh	r0, [r2, #0]
    73bc:	8853      	ldrh	r3, [r2, #2]
    73be:	4343      	muls	r3, r0
    73c0:	428b      	cmp	r3, r1
    73c2:	d20b      	bcs.n	73dc <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    73c4:	2280      	movs	r2, #128	; 0x80
    73c6:	0192      	lsls	r2, r2, #6
    73c8:	4b23      	ldr	r3, [pc, #140]	; (7458 <nvm_execute_command+0xa4>)
    73ca:	18cb      	adds	r3, r1, r3
    73cc:	4293      	cmp	r3, r2
    73ce:	d905      	bls.n	73dc <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    73d0:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    73d2:	4a22      	ldr	r2, [pc, #136]	; (745c <nvm_execute_command+0xa8>)
    73d4:	4b22      	ldr	r3, [pc, #136]	; (7460 <nvm_execute_command+0xac>)
    73d6:	18cb      	adds	r3, r1, r3
    73d8:	4293      	cmp	r3, r2
    73da:	d839      	bhi.n	7450 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    73dc:	4a21      	ldr	r2, [pc, #132]	; (7464 <nvm_execute_command+0xb0>)
    73de:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    73e0:	4b21      	ldr	r3, [pc, #132]	; (7468 <nvm_execute_command+0xb4>)
    73e2:	402b      	ands	r3, r5
    73e4:	2080      	movs	r0, #128	; 0x80
    73e6:	02c0      	lsls	r0, r0, #11
    73e8:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    73ea:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    73ec:	2320      	movs	r3, #32
    73ee:	33ff      	adds	r3, #255	; 0xff
    73f0:	8313      	strh	r3, [r2, #24]
    73f2:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    73f4:	07db      	lsls	r3, r3, #31
    73f6:	d402      	bmi.n	73fe <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    73f8:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    73fa:	2005      	movs	r0, #5
    73fc:	e028      	b.n	7450 <nvm_execute_command+0x9c>
	}

	switch (command) {
    73fe:	2c45      	cmp	r4, #69	; 0x45
    7400:	d815      	bhi.n	742e <nvm_execute_command+0x7a>
    7402:	00a3      	lsls	r3, r4, #2
    7404:	4a19      	ldr	r2, [pc, #100]	; (746c <nvm_execute_command+0xb8>)
    7406:	58d3      	ldr	r3, [r2, r3]
    7408:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    740a:	4b16      	ldr	r3, [pc, #88]	; (7464 <nvm_execute_command+0xb0>)
    740c:	8b1b      	ldrh	r3, [r3, #24]
    740e:	05db      	lsls	r3, r3, #23
    7410:	d503      	bpl.n	741a <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    7412:	4b14      	ldr	r3, [pc, #80]	; (7464 <nvm_execute_command+0xb0>)
    7414:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    7416:	2010      	movs	r0, #16
    7418:	e01a      	b.n	7450 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    741a:	0889      	lsrs	r1, r1, #2
    741c:	0049      	lsls	r1, r1, #1
    741e:	4b11      	ldr	r3, [pc, #68]	; (7464 <nvm_execute_command+0xb0>)
    7420:	61d9      	str	r1, [r3, #28]
			break;
    7422:	e008      	b.n	7436 <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    7424:	0889      	lsrs	r1, r1, #2
    7426:	0049      	lsls	r1, r1, #1
    7428:	4b0e      	ldr	r3, [pc, #56]	; (7464 <nvm_execute_command+0xb0>)
    742a:	61d9      	str	r1, [r3, #28]
			break;
    742c:	e003      	b.n	7436 <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    742e:	4b0d      	ldr	r3, [pc, #52]	; (7464 <nvm_execute_command+0xb0>)
    7430:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    7432:	2017      	movs	r0, #23
    7434:	e00c      	b.n	7450 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    7436:	20a5      	movs	r0, #165	; 0xa5
    7438:	0200      	lsls	r0, r0, #8
    743a:	4304      	orrs	r4, r0
    743c:	4b09      	ldr	r3, [pc, #36]	; (7464 <nvm_execute_command+0xb0>)
    743e:	801c      	strh	r4, [r3, #0]
    7440:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    7442:	2201      	movs	r2, #1
    7444:	7d0b      	ldrb	r3, [r1, #20]
    7446:	4213      	tst	r3, r2
    7448:	d0fc      	beq.n	7444 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    744a:	4b06      	ldr	r3, [pc, #24]	; (7464 <nvm_execute_command+0xb0>)
    744c:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    744e:	2000      	movs	r0, #0
}
    7450:	bd30      	pop	{r4, r5, pc}
    7452:	46c0      	nop			; (mov r8, r8)
    7454:	20000ca4 	.word	0x20000ca4
    7458:	ff7fc000 	.word	0xff7fc000
    745c:	00001fff 	.word	0x00001fff
    7460:	ffc00000 	.word	0xffc00000
    7464:	41004000 	.word	0x41004000
    7468:	fff3ffff 	.word	0xfff3ffff
    746c:	00008da0 	.word	0x00008da0

00007470 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    7470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    7472:	4b2b      	ldr	r3, [pc, #172]	; (7520 <nvm_write_buffer+0xb0>)
    7474:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    7476:	885b      	ldrh	r3, [r3, #2]
    7478:	4363      	muls	r3, r4
    747a:	4283      	cmp	r3, r0
    747c:	d207      	bcs.n	748e <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    747e:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7480:	4e28      	ldr	r6, [pc, #160]	; (7524 <nvm_write_buffer+0xb4>)
    7482:	4d29      	ldr	r5, [pc, #164]	; (7528 <nvm_write_buffer+0xb8>)
    7484:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    7486:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7488:	42b5      	cmp	r5, r6
    748a:	d901      	bls.n	7490 <nvm_write_buffer+0x20>
    748c:	e046      	b.n	751c <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    748e:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    7490:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    7492:	4294      	cmp	r4, r2
    7494:	d342      	bcc.n	751c <nvm_write_buffer+0xac>
    7496:	4b25      	ldr	r3, [pc, #148]	; (752c <nvm_write_buffer+0xbc>)
    7498:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    749a:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    749c:	07e4      	lsls	r4, r4, #31
    749e:	d53d      	bpl.n	751c <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    74a0:	4c23      	ldr	r4, [pc, #140]	; (7530 <nvm_write_buffer+0xc0>)
    74a2:	4b22      	ldr	r3, [pc, #136]	; (752c <nvm_write_buffer+0xbc>)
    74a4:	801c      	strh	r4, [r3, #0]
    74a6:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    74a8:	2401      	movs	r4, #1
    74aa:	7d2b      	ldrb	r3, [r5, #20]
    74ac:	4223      	tst	r3, r4
    74ae:	d0fc      	beq.n	74aa <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    74b0:	2420      	movs	r4, #32
    74b2:	34ff      	adds	r4, #255	; 0xff
    74b4:	4b1d      	ldr	r3, [pc, #116]	; (752c <nvm_write_buffer+0xbc>)
    74b6:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    74b8:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    74ba:	2a00      	cmp	r2, #0
    74bc:	d029      	beq.n	7512 <nvm_write_buffer+0xa2>
    74be:	0076      	lsls	r6, r6, #1
    74c0:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    74c2:	1e54      	subs	r4, r2, #1
    74c4:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    74c6:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    74c8:	4563      	cmp	r3, ip
    74ca:	db01      	blt.n	74d0 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    74cc:	b2ac      	uxth	r4, r5
    74ce:	e003      	b.n	74d8 <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    74d0:	18cc      	adds	r4, r1, r3
    74d2:	7864      	ldrb	r4, [r4, #1]
    74d4:	0224      	lsls	r4, r4, #8
    74d6:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    74d8:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    74da:	3302      	adds	r3, #2
    74dc:	b29b      	uxth	r3, r3
    74de:	3602      	adds	r6, #2
    74e0:	429a      	cmp	r2, r3
    74e2:	d8f0      	bhi.n	74c6 <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    74e4:	4b0e      	ldr	r3, [pc, #56]	; (7520 <nvm_write_buffer+0xb0>)
    74e6:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    74e8:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    74ea:	2900      	cmp	r1, #0
    74ec:	d116      	bne.n	751c <nvm_write_buffer+0xac>
    74ee:	2a3f      	cmp	r2, #63	; 0x3f
    74f0:	d814      	bhi.n	751c <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    74f2:	2f00      	cmp	r7, #0
    74f4:	d006      	beq.n	7504 <nvm_write_buffer+0x94>
    74f6:	2200      	movs	r2, #0
    74f8:	0001      	movs	r1, r0
    74fa:	201c      	movs	r0, #28
    74fc:	4b0d      	ldr	r3, [pc, #52]	; (7534 <nvm_write_buffer+0xc4>)
    74fe:	4798      	blx	r3
    7500:	0003      	movs	r3, r0
    7502:	e00b      	b.n	751c <nvm_write_buffer+0xac>
    7504:	2200      	movs	r2, #0
    7506:	0001      	movs	r1, r0
    7508:	2004      	movs	r0, #4
    750a:	4b0a      	ldr	r3, [pc, #40]	; (7534 <nvm_write_buffer+0xc4>)
    750c:	4798      	blx	r3
    750e:	0003      	movs	r3, r0
    7510:	e004      	b.n	751c <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7512:	4b03      	ldr	r3, [pc, #12]	; (7520 <nvm_write_buffer+0xb0>)
    7514:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    7516:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    7518:	2a00      	cmp	r2, #0
    751a:	d0ea      	beq.n	74f2 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    751c:	0018      	movs	r0, r3
    751e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7520:	20000ca4 	.word	0x20000ca4
    7524:	00001fff 	.word	0x00001fff
    7528:	ffc00000 	.word	0xffc00000
    752c:	41004000 	.word	0x41004000
    7530:	ffffa544 	.word	0xffffa544
    7534:	000073b5 	.word	0x000073b5

00007538 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    7538:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    753a:	4b19      	ldr	r3, [pc, #100]	; (75a0 <nvm_read_buffer+0x68>)
    753c:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    753e:	885b      	ldrh	r3, [r3, #2]
    7540:	4363      	muls	r3, r4
    7542:	4283      	cmp	r3, r0
    7544:	d205      	bcs.n	7552 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    7546:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    7548:	4e16      	ldr	r6, [pc, #88]	; (75a4 <nvm_read_buffer+0x6c>)
    754a:	4d17      	ldr	r5, [pc, #92]	; (75a8 <nvm_read_buffer+0x70>)
    754c:	1945      	adds	r5, r0, r5
    754e:	42b5      	cmp	r5, r6
    7550:	d823      	bhi.n	759a <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    7552:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    7554:	4294      	cmp	r4, r2
    7556:	d320      	bcc.n	759a <nvm_read_buffer+0x62>
    7558:	4b14      	ldr	r3, [pc, #80]	; (75ac <nvm_read_buffer+0x74>)
    755a:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    755c:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    755e:	07e4      	lsls	r4, r4, #31
    7560:	d51b      	bpl.n	759a <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7562:	2420      	movs	r4, #32
    7564:	34ff      	adds	r4, #255	; 0xff
    7566:	4b11      	ldr	r3, [pc, #68]	; (75ac <nvm_read_buffer+0x74>)
    7568:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    756a:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    756c:	2a00      	cmp	r2, #0
    756e:	d013      	beq.n	7598 <nvm_read_buffer+0x60>
    7570:	0040      	lsls	r0, r0, #1
    7572:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7574:	1e56      	subs	r6, r2, #1
    7576:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    7578:	881c      	ldrh	r4, [r3, #0]
    757a:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    757c:	042b      	lsls	r3, r5, #16
    757e:	0c1b      	lsrs	r3, r3, #16
    7580:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    7582:	42b3      	cmp	r3, r6
    7584:	da02      	bge.n	758c <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    7586:	18cb      	adds	r3, r1, r3
    7588:	0a24      	lsrs	r4, r4, #8
    758a:	705c      	strb	r4, [r3, #1]
    758c:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    758e:	b2ab      	uxth	r3, r5
    7590:	429a      	cmp	r2, r3
    7592:	d8f0      	bhi.n	7576 <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    7594:	2300      	movs	r3, #0
    7596:	e000      	b.n	759a <nvm_read_buffer+0x62>
    7598:	2300      	movs	r3, #0
}
    759a:	0018      	movs	r0, r3
    759c:	bd70      	pop	{r4, r5, r6, pc}
    759e:	46c0      	nop			; (mov r8, r8)
    75a0:	20000ca4 	.word	0x20000ca4
    75a4:	00001fff 	.word	0x00001fff
    75a8:	ffc00000 	.word	0xffc00000
    75ac:	41004000 	.word	0x41004000

000075b0 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    75b0:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    75b2:	4a1a      	ldr	r2, [pc, #104]	; (761c <nvm_erase_row+0x6c>)
    75b4:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    75b6:	8852      	ldrh	r2, [r2, #2]
    75b8:	435a      	muls	r2, r3
    75ba:	4282      	cmp	r2, r0
    75bc:	d207      	bcs.n	75ce <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    75be:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    75c0:	4c17      	ldr	r4, [pc, #92]	; (7620 <nvm_erase_row+0x70>)
    75c2:	4918      	ldr	r1, [pc, #96]	; (7624 <nvm_erase_row+0x74>)
    75c4:	1841      	adds	r1, r0, r1
    75c6:	42a1      	cmp	r1, r4
    75c8:	d826      	bhi.n	7618 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    75ca:	2101      	movs	r1, #1
    75cc:	e000      	b.n	75d0 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    75ce:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    75d0:	009b      	lsls	r3, r3, #2
    75d2:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    75d4:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    75d6:	4218      	tst	r0, r3
    75d8:	d11e      	bne.n	7618 <nvm_erase_row+0x68>
    75da:	4b13      	ldr	r3, [pc, #76]	; (7628 <nvm_erase_row+0x78>)
    75dc:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    75de:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    75e0:	07db      	lsls	r3, r3, #31
    75e2:	d519      	bpl.n	7618 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    75e4:	4b10      	ldr	r3, [pc, #64]	; (7628 <nvm_erase_row+0x78>)
    75e6:	2220      	movs	r2, #32
    75e8:	32ff      	adds	r2, #255	; 0xff
    75ea:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    75ec:	0880      	lsrs	r0, r0, #2
    75ee:	0040      	lsls	r0, r0, #1
    75f0:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    75f2:	2900      	cmp	r1, #0
    75f4:	d101      	bne.n	75fa <nvm_erase_row+0x4a>
    75f6:	4a0d      	ldr	r2, [pc, #52]	; (762c <nvm_erase_row+0x7c>)
    75f8:	e000      	b.n	75fc <nvm_erase_row+0x4c>
    75fa:	4a0d      	ldr	r2, [pc, #52]	; (7630 <nvm_erase_row+0x80>)
    75fc:	4b0a      	ldr	r3, [pc, #40]	; (7628 <nvm_erase_row+0x78>)
    75fe:	801a      	strh	r2, [r3, #0]
    7600:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    7602:	2201      	movs	r2, #1
    7604:	7d0b      	ldrb	r3, [r1, #20]
    7606:	4213      	tst	r3, r2
    7608:	d0fc      	beq.n	7604 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    760a:	4b07      	ldr	r3, [pc, #28]	; (7628 <nvm_erase_row+0x78>)
    760c:	8b1a      	ldrh	r2, [r3, #24]
    760e:	231c      	movs	r3, #28
    7610:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    7612:	1e50      	subs	r0, r2, #1
    7614:	4182      	sbcs	r2, r0
    7616:	0092      	lsls	r2, r2, #2
}
    7618:	0010      	movs	r0, r2
    761a:	bd10      	pop	{r4, pc}
    761c:	20000ca4 	.word	0x20000ca4
    7620:	00001fff 	.word	0x00001fff
    7624:	ffc00000 	.word	0xffc00000
    7628:	41004000 	.word	0x41004000
    762c:	0000a502 	.word	0x0000a502
    7630:	0000a51a 	.word	0x0000a51a

00007634 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    7634:	b500      	push	{lr}
    7636:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7638:	ab01      	add	r3, sp, #4
    763a:	2280      	movs	r2, #128	; 0x80
    763c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    763e:	780a      	ldrb	r2, [r1, #0]
    7640:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    7642:	784a      	ldrb	r2, [r1, #1]
    7644:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    7646:	788a      	ldrb	r2, [r1, #2]
    7648:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    764a:	0019      	movs	r1, r3
    764c:	4b01      	ldr	r3, [pc, #4]	; (7654 <port_pin_set_config+0x20>)
    764e:	4798      	blx	r3
}
    7650:	b003      	add	sp, #12
    7652:	bd00      	pop	{pc}
    7654:	00008551 	.word	0x00008551

00007658 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    7658:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    765a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    765c:	2340      	movs	r3, #64	; 0x40
    765e:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    7660:	4281      	cmp	r1, r0
    7662:	d201      	bcs.n	7668 <_sercom_get_sync_baud_val+0x10>
    7664:	e00a      	b.n	767c <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    7666:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    7668:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    766a:	1c63      	adds	r3, r4, #1
    766c:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    766e:	4288      	cmp	r0, r1
    7670:	d9f9      	bls.n	7666 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    7672:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    7674:	2cff      	cmp	r4, #255	; 0xff
    7676:	d801      	bhi.n	767c <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    7678:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    767a:	2300      	movs	r3, #0
	}
}
    767c:	0018      	movs	r0, r3
    767e:	bd10      	pop	{r4, pc}

00007680 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    7680:	b510      	push	{r4, lr}
    7682:	b082      	sub	sp, #8
    7684:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    7686:	4b0e      	ldr	r3, [pc, #56]	; (76c0 <sercom_set_gclk_generator+0x40>)
    7688:	781b      	ldrb	r3, [r3, #0]
    768a:	2b00      	cmp	r3, #0
    768c:	d001      	beq.n	7692 <sercom_set_gclk_generator+0x12>
    768e:	2900      	cmp	r1, #0
    7690:	d00d      	beq.n	76ae <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    7692:	a901      	add	r1, sp, #4
    7694:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    7696:	2012      	movs	r0, #18
    7698:	4b0a      	ldr	r3, [pc, #40]	; (76c4 <sercom_set_gclk_generator+0x44>)
    769a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    769c:	2012      	movs	r0, #18
    769e:	4b0a      	ldr	r3, [pc, #40]	; (76c8 <sercom_set_gclk_generator+0x48>)
    76a0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    76a2:	4b07      	ldr	r3, [pc, #28]	; (76c0 <sercom_set_gclk_generator+0x40>)
    76a4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    76a6:	2201      	movs	r2, #1
    76a8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    76aa:	2000      	movs	r0, #0
    76ac:	e006      	b.n	76bc <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    76ae:	4b04      	ldr	r3, [pc, #16]	; (76c0 <sercom_set_gclk_generator+0x40>)
    76b0:	785b      	ldrb	r3, [r3, #1]
    76b2:	4283      	cmp	r3, r0
    76b4:	d001      	beq.n	76ba <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    76b6:	201d      	movs	r0, #29
    76b8:	e000      	b.n	76bc <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    76ba:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    76bc:	b002      	add	sp, #8
    76be:	bd10      	pop	{r4, pc}
    76c0:	20000cac 	.word	0x20000cac
    76c4:	00008455 	.word	0x00008455
    76c8:	000083e5 	.word	0x000083e5

000076cc <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    76cc:	4b44      	ldr	r3, [pc, #272]	; (77e0 <_sercom_get_default_pad+0x114>)
    76ce:	4298      	cmp	r0, r3
    76d0:	d033      	beq.n	773a <_sercom_get_default_pad+0x6e>
    76d2:	d806      	bhi.n	76e2 <_sercom_get_default_pad+0x16>
    76d4:	4b43      	ldr	r3, [pc, #268]	; (77e4 <_sercom_get_default_pad+0x118>)
    76d6:	4298      	cmp	r0, r3
    76d8:	d00d      	beq.n	76f6 <_sercom_get_default_pad+0x2a>
    76da:	4b43      	ldr	r3, [pc, #268]	; (77e8 <_sercom_get_default_pad+0x11c>)
    76dc:	4298      	cmp	r0, r3
    76de:	d01b      	beq.n	7718 <_sercom_get_default_pad+0x4c>
    76e0:	e06f      	b.n	77c2 <_sercom_get_default_pad+0xf6>
    76e2:	4b42      	ldr	r3, [pc, #264]	; (77ec <_sercom_get_default_pad+0x120>)
    76e4:	4298      	cmp	r0, r3
    76e6:	d04a      	beq.n	777e <_sercom_get_default_pad+0xb2>
    76e8:	4b41      	ldr	r3, [pc, #260]	; (77f0 <_sercom_get_default_pad+0x124>)
    76ea:	4298      	cmp	r0, r3
    76ec:	d058      	beq.n	77a0 <_sercom_get_default_pad+0xd4>
    76ee:	4b41      	ldr	r3, [pc, #260]	; (77f4 <_sercom_get_default_pad+0x128>)
    76f0:	4298      	cmp	r0, r3
    76f2:	d166      	bne.n	77c2 <_sercom_get_default_pad+0xf6>
    76f4:	e032      	b.n	775c <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    76f6:	2901      	cmp	r1, #1
    76f8:	d006      	beq.n	7708 <_sercom_get_default_pad+0x3c>
    76fa:	2900      	cmp	r1, #0
    76fc:	d063      	beq.n	77c6 <_sercom_get_default_pad+0xfa>
    76fe:	2902      	cmp	r1, #2
    7700:	d006      	beq.n	7710 <_sercom_get_default_pad+0x44>
    7702:	2903      	cmp	r1, #3
    7704:	d006      	beq.n	7714 <_sercom_get_default_pad+0x48>
    7706:	e001      	b.n	770c <_sercom_get_default_pad+0x40>
    7708:	483b      	ldr	r0, [pc, #236]	; (77f8 <_sercom_get_default_pad+0x12c>)
    770a:	e067      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    770c:	2000      	movs	r0, #0
    770e:	e065      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7710:	483a      	ldr	r0, [pc, #232]	; (77fc <_sercom_get_default_pad+0x130>)
    7712:	e063      	b.n	77dc <_sercom_get_default_pad+0x110>
    7714:	483a      	ldr	r0, [pc, #232]	; (7800 <_sercom_get_default_pad+0x134>)
    7716:	e061      	b.n	77dc <_sercom_get_default_pad+0x110>
    7718:	2901      	cmp	r1, #1
    771a:	d006      	beq.n	772a <_sercom_get_default_pad+0x5e>
    771c:	2900      	cmp	r1, #0
    771e:	d054      	beq.n	77ca <_sercom_get_default_pad+0xfe>
    7720:	2902      	cmp	r1, #2
    7722:	d006      	beq.n	7732 <_sercom_get_default_pad+0x66>
    7724:	2903      	cmp	r1, #3
    7726:	d006      	beq.n	7736 <_sercom_get_default_pad+0x6a>
    7728:	e001      	b.n	772e <_sercom_get_default_pad+0x62>
    772a:	4836      	ldr	r0, [pc, #216]	; (7804 <_sercom_get_default_pad+0x138>)
    772c:	e056      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    772e:	2000      	movs	r0, #0
    7730:	e054      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7732:	4835      	ldr	r0, [pc, #212]	; (7808 <_sercom_get_default_pad+0x13c>)
    7734:	e052      	b.n	77dc <_sercom_get_default_pad+0x110>
    7736:	4835      	ldr	r0, [pc, #212]	; (780c <_sercom_get_default_pad+0x140>)
    7738:	e050      	b.n	77dc <_sercom_get_default_pad+0x110>
    773a:	2901      	cmp	r1, #1
    773c:	d006      	beq.n	774c <_sercom_get_default_pad+0x80>
    773e:	2900      	cmp	r1, #0
    7740:	d045      	beq.n	77ce <_sercom_get_default_pad+0x102>
    7742:	2902      	cmp	r1, #2
    7744:	d006      	beq.n	7754 <_sercom_get_default_pad+0x88>
    7746:	2903      	cmp	r1, #3
    7748:	d006      	beq.n	7758 <_sercom_get_default_pad+0x8c>
    774a:	e001      	b.n	7750 <_sercom_get_default_pad+0x84>
    774c:	4830      	ldr	r0, [pc, #192]	; (7810 <_sercom_get_default_pad+0x144>)
    774e:	e045      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7750:	2000      	movs	r0, #0
    7752:	e043      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7754:	482f      	ldr	r0, [pc, #188]	; (7814 <_sercom_get_default_pad+0x148>)
    7756:	e041      	b.n	77dc <_sercom_get_default_pad+0x110>
    7758:	482f      	ldr	r0, [pc, #188]	; (7818 <_sercom_get_default_pad+0x14c>)
    775a:	e03f      	b.n	77dc <_sercom_get_default_pad+0x110>
    775c:	2901      	cmp	r1, #1
    775e:	d006      	beq.n	776e <_sercom_get_default_pad+0xa2>
    7760:	2900      	cmp	r1, #0
    7762:	d036      	beq.n	77d2 <_sercom_get_default_pad+0x106>
    7764:	2902      	cmp	r1, #2
    7766:	d006      	beq.n	7776 <_sercom_get_default_pad+0xaa>
    7768:	2903      	cmp	r1, #3
    776a:	d006      	beq.n	777a <_sercom_get_default_pad+0xae>
    776c:	e001      	b.n	7772 <_sercom_get_default_pad+0xa6>
    776e:	482b      	ldr	r0, [pc, #172]	; (781c <_sercom_get_default_pad+0x150>)
    7770:	e034      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7772:	2000      	movs	r0, #0
    7774:	e032      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7776:	482a      	ldr	r0, [pc, #168]	; (7820 <_sercom_get_default_pad+0x154>)
    7778:	e030      	b.n	77dc <_sercom_get_default_pad+0x110>
    777a:	482a      	ldr	r0, [pc, #168]	; (7824 <_sercom_get_default_pad+0x158>)
    777c:	e02e      	b.n	77dc <_sercom_get_default_pad+0x110>
    777e:	2901      	cmp	r1, #1
    7780:	d006      	beq.n	7790 <_sercom_get_default_pad+0xc4>
    7782:	2900      	cmp	r1, #0
    7784:	d027      	beq.n	77d6 <_sercom_get_default_pad+0x10a>
    7786:	2902      	cmp	r1, #2
    7788:	d006      	beq.n	7798 <_sercom_get_default_pad+0xcc>
    778a:	2903      	cmp	r1, #3
    778c:	d006      	beq.n	779c <_sercom_get_default_pad+0xd0>
    778e:	e001      	b.n	7794 <_sercom_get_default_pad+0xc8>
    7790:	4825      	ldr	r0, [pc, #148]	; (7828 <_sercom_get_default_pad+0x15c>)
    7792:	e023      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    7794:	2000      	movs	r0, #0
    7796:	e021      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    7798:	4824      	ldr	r0, [pc, #144]	; (782c <_sercom_get_default_pad+0x160>)
    779a:	e01f      	b.n	77dc <_sercom_get_default_pad+0x110>
    779c:	4824      	ldr	r0, [pc, #144]	; (7830 <_sercom_get_default_pad+0x164>)
    779e:	e01d      	b.n	77dc <_sercom_get_default_pad+0x110>
    77a0:	2901      	cmp	r1, #1
    77a2:	d006      	beq.n	77b2 <_sercom_get_default_pad+0xe6>
    77a4:	2900      	cmp	r1, #0
    77a6:	d018      	beq.n	77da <_sercom_get_default_pad+0x10e>
    77a8:	2902      	cmp	r1, #2
    77aa:	d006      	beq.n	77ba <_sercom_get_default_pad+0xee>
    77ac:	2903      	cmp	r1, #3
    77ae:	d006      	beq.n	77be <_sercom_get_default_pad+0xf2>
    77b0:	e001      	b.n	77b6 <_sercom_get_default_pad+0xea>
    77b2:	4820      	ldr	r0, [pc, #128]	; (7834 <_sercom_get_default_pad+0x168>)
    77b4:	e012      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    77b6:	2000      	movs	r0, #0
    77b8:	e010      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    77ba:	481f      	ldr	r0, [pc, #124]	; (7838 <_sercom_get_default_pad+0x16c>)
    77bc:	e00e      	b.n	77dc <_sercom_get_default_pad+0x110>
    77be:	481f      	ldr	r0, [pc, #124]	; (783c <_sercom_get_default_pad+0x170>)
    77c0:	e00c      	b.n	77dc <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    77c2:	2000      	movs	r0, #0
    77c4:	e00a      	b.n	77dc <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    77c6:	481e      	ldr	r0, [pc, #120]	; (7840 <_sercom_get_default_pad+0x174>)
    77c8:	e008      	b.n	77dc <_sercom_get_default_pad+0x110>
    77ca:	481e      	ldr	r0, [pc, #120]	; (7844 <_sercom_get_default_pad+0x178>)
    77cc:	e006      	b.n	77dc <_sercom_get_default_pad+0x110>
    77ce:	481e      	ldr	r0, [pc, #120]	; (7848 <_sercom_get_default_pad+0x17c>)
    77d0:	e004      	b.n	77dc <_sercom_get_default_pad+0x110>
    77d2:	481e      	ldr	r0, [pc, #120]	; (784c <_sercom_get_default_pad+0x180>)
    77d4:	e002      	b.n	77dc <_sercom_get_default_pad+0x110>
    77d6:	481e      	ldr	r0, [pc, #120]	; (7850 <_sercom_get_default_pad+0x184>)
    77d8:	e000      	b.n	77dc <_sercom_get_default_pad+0x110>
    77da:	481e      	ldr	r0, [pc, #120]	; (7854 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    77dc:	4770      	bx	lr
    77de:	46c0      	nop			; (mov r8, r8)
    77e0:	42000c00 	.word	0x42000c00
    77e4:	42000400 	.word	0x42000400
    77e8:	42000800 	.word	0x42000800
    77ec:	42001400 	.word	0x42001400
    77f0:	42001800 	.word	0x42001800
    77f4:	42001000 	.word	0x42001000
    77f8:	00050003 	.word	0x00050003
    77fc:	00060003 	.word	0x00060003
    7800:	00070003 	.word	0x00070003
    7804:	00110002 	.word	0x00110002
    7808:	00120002 	.word	0x00120002
    780c:	00130002 	.word	0x00130002
    7810:	000d0002 	.word	0x000d0002
    7814:	000e0002 	.word	0x000e0002
    7818:	000f0002 	.word	0x000f0002
    781c:	00170002 	.word	0x00170002
    7820:	00180002 	.word	0x00180002
    7824:	00190002 	.word	0x00190002
    7828:	00290003 	.word	0x00290003
    782c:	002a0003 	.word	0x002a0003
    7830:	002b0003 	.word	0x002b0003
    7834:	00230003 	.word	0x00230003
    7838:	00200003 	.word	0x00200003
    783c:	00210003 	.word	0x00210003
    7840:	00040003 	.word	0x00040003
    7844:	00100002 	.word	0x00100002
    7848:	000c0002 	.word	0x000c0002
    784c:	00160002 	.word	0x00160002
    7850:	00280003 	.word	0x00280003
    7854:	00220003 	.word	0x00220003

00007858 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    7858:	b530      	push	{r4, r5, lr}
    785a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    785c:	4b0c      	ldr	r3, [pc, #48]	; (7890 <_sercom_get_sercom_inst_index+0x38>)
    785e:	466a      	mov	r2, sp
    7860:	cb32      	ldmia	r3!, {r1, r4, r5}
    7862:	c232      	stmia	r2!, {r1, r4, r5}
    7864:	cb32      	ldmia	r3!, {r1, r4, r5}
    7866:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    7868:	9b00      	ldr	r3, [sp, #0]
    786a:	4283      	cmp	r3, r0
    786c:	d006      	beq.n	787c <_sercom_get_sercom_inst_index+0x24>
    786e:	2301      	movs	r3, #1
    7870:	009a      	lsls	r2, r3, #2
    7872:	4669      	mov	r1, sp
    7874:	5852      	ldr	r2, [r2, r1]
    7876:	4282      	cmp	r2, r0
    7878:	d103      	bne.n	7882 <_sercom_get_sercom_inst_index+0x2a>
    787a:	e000      	b.n	787e <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    787c:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    787e:	b2d8      	uxtb	r0, r3
    7880:	e003      	b.n	788a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    7882:	3301      	adds	r3, #1
    7884:	2b06      	cmp	r3, #6
    7886:	d1f3      	bne.n	7870 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    7888:	2000      	movs	r0, #0
}
    788a:	b007      	add	sp, #28
    788c:	bd30      	pop	{r4, r5, pc}
    788e:	46c0      	nop			; (mov r8, r8)
    7890:	00008eb8 	.word	0x00008eb8

00007894 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    7894:	b510      	push	{r4, lr}
    7896:	4b02      	ldr	r3, [pc, #8]	; (78a0 <SERCOM0_Handler+0xc>)
    7898:	681b      	ldr	r3, [r3, #0]
    789a:	2000      	movs	r0, #0
    789c:	4798      	blx	r3
    789e:	bd10      	pop	{r4, pc}
    78a0:	20000cb0 	.word	0x20000cb0

000078a4 <SERCOM1_Handler>:
    78a4:	b510      	push	{r4, lr}
    78a6:	4b02      	ldr	r3, [pc, #8]	; (78b0 <SERCOM1_Handler+0xc>)
    78a8:	685b      	ldr	r3, [r3, #4]
    78aa:	2001      	movs	r0, #1
    78ac:	4798      	blx	r3
    78ae:	bd10      	pop	{r4, pc}
    78b0:	20000cb0 	.word	0x20000cb0

000078b4 <SERCOM2_Handler>:
    78b4:	b510      	push	{r4, lr}
    78b6:	4b02      	ldr	r3, [pc, #8]	; (78c0 <SERCOM2_Handler+0xc>)
    78b8:	689b      	ldr	r3, [r3, #8]
    78ba:	2002      	movs	r0, #2
    78bc:	4798      	blx	r3
    78be:	bd10      	pop	{r4, pc}
    78c0:	20000cb0 	.word	0x20000cb0

000078c4 <SERCOM3_Handler>:
    78c4:	b510      	push	{r4, lr}
    78c6:	4b02      	ldr	r3, [pc, #8]	; (78d0 <SERCOM3_Handler+0xc>)
    78c8:	68db      	ldr	r3, [r3, #12]
    78ca:	2003      	movs	r0, #3
    78cc:	4798      	blx	r3
    78ce:	bd10      	pop	{r4, pc}
    78d0:	20000cb0 	.word	0x20000cb0

000078d4 <SERCOM4_Handler>:
    78d4:	b510      	push	{r4, lr}
    78d6:	4b02      	ldr	r3, [pc, #8]	; (78e0 <SERCOM4_Handler+0xc>)
    78d8:	691b      	ldr	r3, [r3, #16]
    78da:	2004      	movs	r0, #4
    78dc:	4798      	blx	r3
    78de:	bd10      	pop	{r4, pc}
    78e0:	20000cb0 	.word	0x20000cb0

000078e4 <SERCOM5_Handler>:
    78e4:	b510      	push	{r4, lr}
    78e6:	4b02      	ldr	r3, [pc, #8]	; (78f0 <SERCOM5_Handler+0xc>)
    78e8:	695b      	ldr	r3, [r3, #20]
    78ea:	2005      	movs	r0, #5
    78ec:	4798      	blx	r3
    78ee:	bd10      	pop	{r4, pc}
    78f0:	20000cb0 	.word	0x20000cb0

000078f4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    78f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    78f6:	4657      	mov	r7, sl
    78f8:	464e      	mov	r6, r9
    78fa:	4645      	mov	r5, r8
    78fc:	b4e0      	push	{r5, r6, r7}
    78fe:	b088      	sub	sp, #32
    7900:	4680      	mov	r8, r0
    7902:	000e      	movs	r6, r1
    7904:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    7906:	0003      	movs	r3, r0
    7908:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    790a:	680b      	ldr	r3, [r1, #0]
    790c:	079b      	lsls	r3, r3, #30
    790e:	d400      	bmi.n	7912 <spi_init+0x1e>
    7910:	e0a7      	b.n	7a62 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    7912:	6a93      	ldr	r3, [r2, #40]	; 0x28
    7914:	9303      	str	r3, [sp, #12]
    7916:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    7918:	9304      	str	r3, [sp, #16]
    791a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    791c:	9305      	str	r3, [sp, #20]
    791e:	6b53      	ldr	r3, [r2, #52]	; 0x34
    7920:	9306      	str	r3, [sp, #24]
    7922:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    7924:	231f      	movs	r3, #31
    7926:	4699      	mov	r9, r3
    7928:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    792a:	00bb      	lsls	r3, r7, #2
    792c:	aa03      	add	r2, sp, #12
    792e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    7930:	2800      	cmp	r0, #0
    7932:	d102      	bne.n	793a <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    7934:	0030      	movs	r0, r6
    7936:	4baf      	ldr	r3, [pc, #700]	; (7bf4 <spi_init+0x300>)
    7938:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    793a:	1c43      	adds	r3, r0, #1
    793c:	d028      	beq.n	7990 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    793e:	0402      	lsls	r2, r0, #16
    7940:	0c13      	lsrs	r3, r2, #16
    7942:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    7944:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7946:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7948:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    794a:	0603      	lsls	r3, r0, #24
    794c:	d404      	bmi.n	7958 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    794e:	094b      	lsrs	r3, r1, #5
    7950:	01db      	lsls	r3, r3, #7
    7952:	2282      	movs	r2, #130	; 0x82
    7954:	05d2      	lsls	r2, r2, #23
    7956:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    7958:	464b      	mov	r3, r9
    795a:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    795c:	18e8      	adds	r0, r5, r3
    795e:	3040      	adds	r0, #64	; 0x40
    7960:	7800      	ldrb	r0, [r0, #0]
    7962:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    7964:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    7966:	4652      	mov	r2, sl
    7968:	07d2      	lsls	r2, r2, #31
    796a:	d50a      	bpl.n	7982 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    796c:	085b      	lsrs	r3, r3, #1
    796e:	18eb      	adds	r3, r5, r3
    7970:	3330      	adds	r3, #48	; 0x30
    7972:	7818      	ldrb	r0, [r3, #0]
    7974:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    7976:	07cb      	lsls	r3, r1, #31
    7978:	d501      	bpl.n	797e <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    797a:	0900      	lsrs	r0, r0, #4
    797c:	e001      	b.n	7982 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    797e:	230f      	movs	r3, #15
    7980:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    7982:	4584      	cmp	ip, r0
    7984:	d004      	beq.n	7990 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    7986:	2300      	movs	r3, #0
    7988:	4642      	mov	r2, r8
    798a:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    798c:	201c      	movs	r0, #28
    798e:	e12b      	b.n	7be8 <spi_init+0x2f4>
    7990:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    7992:	2f04      	cmp	r7, #4
    7994:	d1c8      	bne.n	7928 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    7996:	2012      	movs	r0, #18
    7998:	4b97      	ldr	r3, [pc, #604]	; (7bf8 <spi_init+0x304>)
    799a:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    799c:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    799e:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    79a0:	2b01      	cmp	r3, #1
    79a2:	d112      	bne.n	79ca <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    79a4:	aa02      	add	r2, sp, #8
    79a6:	0001      	movs	r1, r0
    79a8:	69a0      	ldr	r0, [r4, #24]
    79aa:	4b94      	ldr	r3, [pc, #592]	; (7bfc <spi_init+0x308>)
    79ac:	4798      	blx	r3
    79ae:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    79b0:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    79b2:	2b00      	cmp	r3, #0
    79b4:	d000      	beq.n	79b8 <spi_init+0xc4>
    79b6:	e117      	b.n	7be8 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    79b8:	7b33      	ldrb	r3, [r6, #12]
    79ba:	b2db      	uxtb	r3, r3
    79bc:	aa02      	add	r2, sp, #8
    79be:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    79c0:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    79c2:	429a      	cmp	r2, r3
    79c4:	d000      	beq.n	79c8 <spi_init+0xd4>
    79c6:	e10f      	b.n	7be8 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    79c8:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    79ca:	7825      	ldrb	r5, [r4, #0]
    79cc:	2d00      	cmp	r5, #0
    79ce:	d114      	bne.n	79fa <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    79d0:	6832      	ldr	r2, [r6, #0]
    79d2:	7fe3      	ldrb	r3, [r4, #31]
    79d4:	041b      	lsls	r3, r3, #16
    79d6:	7fa1      	ldrb	r1, [r4, #30]
    79d8:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    79da:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    79dc:	4293      	cmp	r3, r2
    79de:	d000      	beq.n	79e2 <spi_init+0xee>
    79e0:	e102      	b.n	7be8 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    79e2:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    79e4:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    79e6:	2220      	movs	r2, #32
    79e8:	5ca2      	ldrb	r2, [r4, r2]
    79ea:	2a00      	cmp	r2, #0
    79ec:	d001      	beq.n	79f2 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    79ee:	2240      	movs	r2, #64	; 0x40
    79f0:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    79f2:	2208      	movs	r2, #8
    79f4:	430a      	orrs	r2, r1
    79f6:	4317      	orrs	r7, r2
    79f8:	e000      	b.n	79fc <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    79fa:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    79fc:	6862      	ldr	r2, [r4, #4]
    79fe:	68a1      	ldr	r1, [r4, #8]
    7a00:	430a      	orrs	r2, r1
    7a02:	68e1      	ldr	r1, [r4, #12]
    7a04:	430a      	orrs	r2, r1
    7a06:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    7a08:	7c21      	ldrb	r1, [r4, #16]
    7a0a:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    7a0c:	7c61      	ldrb	r1, [r4, #17]
    7a0e:	2900      	cmp	r1, #0
    7a10:	d001      	beq.n	7a16 <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    7a12:	2180      	movs	r1, #128	; 0x80
    7a14:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    7a16:	7ca1      	ldrb	r1, [r4, #18]
    7a18:	2900      	cmp	r1, #0
    7a1a:	d002      	beq.n	7a22 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    7a1c:	2180      	movs	r1, #128	; 0x80
    7a1e:	0289      	lsls	r1, r1, #10
    7a20:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    7a22:	7ce1      	ldrb	r1, [r4, #19]
    7a24:	2900      	cmp	r1, #0
    7a26:	d002      	beq.n	7a2e <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    7a28:	2180      	movs	r1, #128	; 0x80
    7a2a:	0089      	lsls	r1, r1, #2
    7a2c:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    7a2e:	7d21      	ldrb	r1, [r4, #20]
    7a30:	2900      	cmp	r1, #0
    7a32:	d002      	beq.n	7a3a <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    7a34:	2180      	movs	r1, #128	; 0x80
    7a36:	0189      	lsls	r1, r1, #6
    7a38:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    7a3a:	6830      	ldr	r0, [r6, #0]
    7a3c:	2102      	movs	r1, #2
    7a3e:	430a      	orrs	r2, r1
    7a40:	4282      	cmp	r2, r0
    7a42:	d109      	bne.n	7a58 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    7a44:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    7a46:	429a      	cmp	r2, r3
    7a48:	d106      	bne.n	7a58 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    7a4a:	4643      	mov	r3, r8
    7a4c:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    7a4e:	7c23      	ldrb	r3, [r4, #16]
    7a50:	4642      	mov	r2, r8
    7a52:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    7a54:	2000      	movs	r0, #0
    7a56:	e0c7      	b.n	7be8 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    7a58:	2300      	movs	r3, #0
    7a5a:	4642      	mov	r2, r8
    7a5c:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    7a5e:	201c      	movs	r0, #28
    7a60:	e0c2      	b.n	7be8 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    7a62:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    7a64:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    7a66:	07db      	lsls	r3, r3, #31
    7a68:	d500      	bpl.n	7a6c <spi_init+0x178>
    7a6a:	e0bd      	b.n	7be8 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7a6c:	0008      	movs	r0, r1
    7a6e:	4b64      	ldr	r3, [pc, #400]	; (7c00 <spi_init+0x30c>)
    7a70:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    7a72:	2805      	cmp	r0, #5
    7a74:	d002      	beq.n	7a7c <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    7a76:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    7a78:	3013      	adds	r0, #19
    7a7a:	e001      	b.n	7a80 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    7a7c:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    7a7e:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    7a80:	4960      	ldr	r1, [pc, #384]	; (7c04 <spi_init+0x310>)
    7a82:	69ca      	ldr	r2, [r1, #28]
    7a84:	2301      	movs	r3, #1
    7a86:	40ab      	lsls	r3, r5
    7a88:	4313      	orrs	r3, r2
    7a8a:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    7a8c:	a907      	add	r1, sp, #28
    7a8e:	2724      	movs	r7, #36	; 0x24
    7a90:	5de3      	ldrb	r3, [r4, r7]
    7a92:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    7a94:	b2c5      	uxtb	r5, r0
    7a96:	0028      	movs	r0, r5
    7a98:	4b5b      	ldr	r3, [pc, #364]	; (7c08 <spi_init+0x314>)
    7a9a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    7a9c:	0028      	movs	r0, r5
    7a9e:	4b5b      	ldr	r3, [pc, #364]	; (7c0c <spi_init+0x318>)
    7aa0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    7aa2:	5de0      	ldrb	r0, [r4, r7]
    7aa4:	2100      	movs	r1, #0
    7aa6:	4b5a      	ldr	r3, [pc, #360]	; (7c10 <spi_init+0x31c>)
    7aa8:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    7aaa:	7823      	ldrb	r3, [r4, #0]
    7aac:	2b01      	cmp	r3, #1
    7aae:	d103      	bne.n	7ab8 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    7ab0:	6832      	ldr	r2, [r6, #0]
    7ab2:	330b      	adds	r3, #11
    7ab4:	4313      	orrs	r3, r2
    7ab6:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    7ab8:	7823      	ldrb	r3, [r4, #0]
    7aba:	2b00      	cmp	r3, #0
    7abc:	d103      	bne.n	7ac6 <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    7abe:	6832      	ldr	r2, [r6, #0]
    7ac0:	3308      	adds	r3, #8
    7ac2:	4313      	orrs	r3, r2
    7ac4:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7ac6:	4643      	mov	r3, r8
    7ac8:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    7aca:	ab02      	add	r3, sp, #8
    7acc:	2280      	movs	r2, #128	; 0x80
    7ace:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7ad0:	2200      	movs	r2, #0
    7ad2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    7ad4:	2101      	movs	r1, #1
    7ad6:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    7ad8:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    7ada:	7823      	ldrb	r3, [r4, #0]
    7adc:	2b00      	cmp	r3, #0
    7ade:	d101      	bne.n	7ae4 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    7ae0:	ab02      	add	r3, sp, #8
    7ae2:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    7ae4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7ae6:	9303      	str	r3, [sp, #12]
    7ae8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    7aea:	9304      	str	r3, [sp, #16]
    7aec:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7aee:	9305      	str	r3, [sp, #20]
    7af0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7af2:	9306      	str	r3, [sp, #24]
    7af4:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    7af6:	ad02      	add	r5, sp, #8
    7af8:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    7afa:	00bb      	lsls	r3, r7, #2
    7afc:	aa03      	add	r2, sp, #12
    7afe:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    7b00:	2800      	cmp	r0, #0
    7b02:	d102      	bne.n	7b0a <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    7b04:	0030      	movs	r0, r6
    7b06:	4b3b      	ldr	r3, [pc, #236]	; (7bf4 <spi_init+0x300>)
    7b08:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    7b0a:	1c43      	adds	r3, r0, #1
    7b0c:	d005      	beq.n	7b1a <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    7b0e:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    7b10:	0c00      	lsrs	r0, r0, #16
    7b12:	b2c0      	uxtb	r0, r0
    7b14:	0029      	movs	r1, r5
    7b16:	4b3f      	ldr	r3, [pc, #252]	; (7c14 <spi_init+0x320>)
    7b18:	4798      	blx	r3
    7b1a:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    7b1c:	2f04      	cmp	r7, #4
    7b1e:	d1eb      	bne.n	7af8 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    7b20:	7823      	ldrb	r3, [r4, #0]
    7b22:	4642      	mov	r2, r8
    7b24:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    7b26:	7c23      	ldrb	r3, [r4, #16]
    7b28:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    7b2a:	7ca3      	ldrb	r3, [r4, #18]
    7b2c:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    7b2e:	7d23      	ldrb	r3, [r4, #20]
    7b30:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    7b32:	2200      	movs	r2, #0
    7b34:	466b      	mov	r3, sp
    7b36:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    7b38:	7823      	ldrb	r3, [r4, #0]
    7b3a:	2b01      	cmp	r3, #1
    7b3c:	d115      	bne.n	7b6a <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    7b3e:	4643      	mov	r3, r8
    7b40:	6818      	ldr	r0, [r3, #0]
    7b42:	4b2f      	ldr	r3, [pc, #188]	; (7c00 <spi_init+0x30c>)
    7b44:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    7b46:	3013      	adds	r0, #19
    7b48:	b2c0      	uxtb	r0, r0
    7b4a:	4b2b      	ldr	r3, [pc, #172]	; (7bf8 <spi_init+0x304>)
    7b4c:	4798      	blx	r3
    7b4e:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    7b50:	466b      	mov	r3, sp
    7b52:	1d9a      	adds	r2, r3, #6
    7b54:	69a0      	ldr	r0, [r4, #24]
    7b56:	4b29      	ldr	r3, [pc, #164]	; (7bfc <spi_init+0x308>)
    7b58:	4798      	blx	r3
    7b5a:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    7b5c:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    7b5e:	2b00      	cmp	r3, #0
    7b60:	d142      	bne.n	7be8 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    7b62:	466b      	mov	r3, sp
    7b64:	3306      	adds	r3, #6
    7b66:	781b      	ldrb	r3, [r3, #0]
    7b68:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    7b6a:	7823      	ldrb	r3, [r4, #0]
    7b6c:	2b00      	cmp	r3, #0
    7b6e:	d10f      	bne.n	7b90 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    7b70:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    7b72:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    7b74:	6a70      	ldr	r0, [r6, #36]	; 0x24
    7b76:	7fe1      	ldrb	r1, [r4, #31]
    7b78:	0409      	lsls	r1, r1, #16
    7b7a:	7fa5      	ldrb	r5, [r4, #30]
    7b7c:	4329      	orrs	r1, r5
    7b7e:	4301      	orrs	r1, r0
    7b80:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    7b82:	2220      	movs	r2, #32
    7b84:	5ca2      	ldrb	r2, [r4, r2]
    7b86:	2a00      	cmp	r2, #0
    7b88:	d004      	beq.n	7b94 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    7b8a:	2140      	movs	r1, #64	; 0x40
    7b8c:	430b      	orrs	r3, r1
    7b8e:	e001      	b.n	7b94 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    7b90:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    7b92:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    7b94:	6862      	ldr	r2, [r4, #4]
    7b96:	68a1      	ldr	r1, [r4, #8]
    7b98:	430a      	orrs	r2, r1
    7b9a:	68e1      	ldr	r1, [r4, #12]
    7b9c:	430a      	orrs	r2, r1
    7b9e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    7ba0:	7c21      	ldrb	r1, [r4, #16]
    7ba2:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    7ba4:	7c61      	ldrb	r1, [r4, #17]
    7ba6:	2900      	cmp	r1, #0
    7ba8:	d103      	bne.n	7bb2 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    7baa:	491b      	ldr	r1, [pc, #108]	; (7c18 <spi_init+0x324>)
    7bac:	7889      	ldrb	r1, [r1, #2]
    7bae:	0789      	lsls	r1, r1, #30
    7bb0:	d501      	bpl.n	7bb6 <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    7bb2:	2180      	movs	r1, #128	; 0x80
    7bb4:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    7bb6:	7ca1      	ldrb	r1, [r4, #18]
    7bb8:	2900      	cmp	r1, #0
    7bba:	d002      	beq.n	7bc2 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    7bbc:	2180      	movs	r1, #128	; 0x80
    7bbe:	0289      	lsls	r1, r1, #10
    7bc0:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    7bc2:	7ce1      	ldrb	r1, [r4, #19]
    7bc4:	2900      	cmp	r1, #0
    7bc6:	d002      	beq.n	7bce <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    7bc8:	2180      	movs	r1, #128	; 0x80
    7bca:	0089      	lsls	r1, r1, #2
    7bcc:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    7bce:	7d21      	ldrb	r1, [r4, #20]
    7bd0:	2900      	cmp	r1, #0
    7bd2:	d002      	beq.n	7bda <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    7bd4:	2180      	movs	r1, #128	; 0x80
    7bd6:	0189      	lsls	r1, r1, #6
    7bd8:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    7bda:	6831      	ldr	r1, [r6, #0]
    7bdc:	430a      	orrs	r2, r1
    7bde:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    7be0:	6872      	ldr	r2, [r6, #4]
    7be2:	4313      	orrs	r3, r2
    7be4:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    7be6:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    7be8:	b008      	add	sp, #32
    7bea:	bc1c      	pop	{r2, r3, r4}
    7bec:	4690      	mov	r8, r2
    7bee:	4699      	mov	r9, r3
    7bf0:	46a2      	mov	sl, r4
    7bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7bf4:	000076cd 	.word	0x000076cd
    7bf8:	00008479 	.word	0x00008479
    7bfc:	00007659 	.word	0x00007659
    7c00:	00007859 	.word	0x00007859
    7c04:	40000800 	.word	0x40000800
    7c08:	00008455 	.word	0x00008455
    7c0c:	000083e5 	.word	0x000083e5
    7c10:	00007681 	.word	0x00007681
    7c14:	00008551 	.word	0x00008551
    7c18:	41002000 	.word	0x41002000

00007c1c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    7c1c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    7c1e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    7c20:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    7c22:	2c01      	cmp	r4, #1
    7c24:	d172      	bne.n	7d0c <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    7c26:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    7c28:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    7c2a:	2c00      	cmp	r4, #0
    7c2c:	d16e      	bne.n	7d0c <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    7c2e:	2a00      	cmp	r2, #0
    7c30:	d05b      	beq.n	7cea <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    7c32:	784b      	ldrb	r3, [r1, #1]
    7c34:	2b00      	cmp	r3, #0
    7c36:	d046      	beq.n	7cc6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7c38:	6803      	ldr	r3, [r0, #0]
    7c3a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    7c3c:	07db      	lsls	r3, r3, #31
    7c3e:	d411      	bmi.n	7c64 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    7c40:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7c42:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7c44:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7c46:	2900      	cmp	r1, #0
    7c48:	d105      	bne.n	7c56 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    7c4a:	095a      	lsrs	r2, r3, #5
    7c4c:	01d2      	lsls	r2, r2, #7
    7c4e:	2182      	movs	r1, #130	; 0x82
    7c50:	05c9      	lsls	r1, r1, #23
    7c52:	468c      	mov	ip, r1
    7c54:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7c56:	211f      	movs	r1, #31
    7c58:	400b      	ands	r3, r1
    7c5a:	391e      	subs	r1, #30
    7c5c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    7c5e:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    7c60:	2305      	movs	r3, #5
    7c62:	e053      	b.n	7d0c <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    7c64:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7c66:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7c68:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7c6a:	2c00      	cmp	r4, #0
    7c6c:	d105      	bne.n	7c7a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    7c6e:	095a      	lsrs	r2, r3, #5
    7c70:	01d2      	lsls	r2, r2, #7
    7c72:	2482      	movs	r4, #130	; 0x82
    7c74:	05e4      	lsls	r4, r4, #23
    7c76:	46a4      	mov	ip, r4
    7c78:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7c7a:	241f      	movs	r4, #31
    7c7c:	4023      	ands	r3, r4
    7c7e:	3c1e      	subs	r4, #30
    7c80:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7c82:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7c84:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7c86:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    7c88:	07d2      	lsls	r2, r2, #31
    7c8a:	d501      	bpl.n	7c90 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7c8c:	788a      	ldrb	r2, [r1, #2]
    7c8e:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    7c90:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    7c92:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    7c94:	2a00      	cmp	r2, #0
    7c96:	d139      	bne.n	7d0c <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7c98:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    7c9a:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7c9c:	7e13      	ldrb	r3, [r2, #24]
    7c9e:	420b      	tst	r3, r1
    7ca0:	d0fc      	beq.n	7c9c <spi_select_slave+0x80>
    7ca2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    7ca4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    7ca6:	0749      	lsls	r1, r1, #29
    7ca8:	d530      	bpl.n	7d0c <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7caa:	8b53      	ldrh	r3, [r2, #26]
    7cac:	075b      	lsls	r3, r3, #29
    7cae:	d501      	bpl.n	7cb4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7cb0:	2304      	movs	r3, #4
    7cb2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7cb4:	7983      	ldrb	r3, [r0, #6]
    7cb6:	2b01      	cmp	r3, #1
    7cb8:	d102      	bne.n	7cc0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7cba:	6a93      	ldr	r3, [r2, #40]	; 0x28
    7cbc:	2300      	movs	r3, #0
    7cbe:	e025      	b.n	7d0c <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7cc0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    7cc2:	2300      	movs	r3, #0
    7cc4:	e022      	b.n	7d0c <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    7cc6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7cc8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7cca:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7ccc:	2900      	cmp	r1, #0
    7cce:	d105      	bne.n	7cdc <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    7cd0:	095a      	lsrs	r2, r3, #5
    7cd2:	01d2      	lsls	r2, r2, #7
    7cd4:	2182      	movs	r1, #130	; 0x82
    7cd6:	05c9      	lsls	r1, r1, #23
    7cd8:	468c      	mov	ip, r1
    7cda:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7cdc:	211f      	movs	r1, #31
    7cde:	400b      	ands	r3, r1
    7ce0:	391e      	subs	r1, #30
    7ce2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7ce4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    7ce6:	2300      	movs	r3, #0
    7ce8:	e010      	b.n	7d0c <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    7cea:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7cec:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7cee:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7cf0:	2900      	cmp	r1, #0
    7cf2:	d105      	bne.n	7d00 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    7cf4:	095a      	lsrs	r2, r3, #5
    7cf6:	01d2      	lsls	r2, r2, #7
    7cf8:	2182      	movs	r1, #130	; 0x82
    7cfa:	05c9      	lsls	r1, r1, #23
    7cfc:	468c      	mov	ip, r1
    7cfe:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7d00:	211f      	movs	r1, #31
    7d02:	400b      	ands	r3, r1
    7d04:	391e      	subs	r1, #30
    7d06:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    7d08:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    7d0a:	2300      	movs	r3, #0
}
    7d0c:	0018      	movs	r0, r3
    7d0e:	bd10      	pop	{r4, pc}

00007d10 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    7d10:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d12:	465f      	mov	r7, fp
    7d14:	4656      	mov	r6, sl
    7d16:	464d      	mov	r5, r9
    7d18:	4644      	mov	r4, r8
    7d1a:	b4f0      	push	{r4, r5, r6, r7}
    7d1c:	b083      	sub	sp, #12
    7d1e:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    7d20:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    7d22:	2a00      	cmp	r2, #0
    7d24:	d100      	bne.n	7d28 <spi_write_buffer_wait+0x18>
    7d26:	e0e5      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    7d28:	7943      	ldrb	r3, [r0, #5]
    7d2a:	2b00      	cmp	r3, #0
    7d2c:	d105      	bne.n	7d3a <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d2e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7d30:	7e1c      	ldrb	r4, [r3, #24]
    7d32:	07a2      	lsls	r2, r4, #30
    7d34:	d501      	bpl.n	7d3a <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    7d36:	2402      	movs	r4, #2
    7d38:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    7d3a:	465d      	mov	r5, fp
    7d3c:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    7d3e:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    7d40:	2202      	movs	r2, #2
    7d42:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    7d44:	3202      	adds	r2, #2
    7d46:	4690      	mov	r8, r2
    7d48:	e08c      	b.n	7e64 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    7d4a:	7942      	ldrb	r2, [r0, #5]
    7d4c:	2a00      	cmp	r2, #0
    7d4e:	d116      	bne.n	7d7e <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d50:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7d52:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    7d54:	421e      	tst	r6, r3
    7d56:	d106      	bne.n	7d66 <spi_write_buffer_wait+0x56>
    7d58:	4e6a      	ldr	r6, [pc, #424]	; (7f04 <spi_write_buffer_wait+0x1f4>)
    7d5a:	7e17      	ldrb	r7, [r2, #24]
    7d5c:	421f      	tst	r7, r3
    7d5e:	d102      	bne.n	7d66 <spi_write_buffer_wait+0x56>
    7d60:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    7d62:	2e00      	cmp	r6, #0
    7d64:	d1f9      	bne.n	7d5a <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7d66:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    7d68:	4661      	mov	r1, ip
    7d6a:	420e      	tst	r6, r1
    7d6c:	d003      	beq.n	7d76 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    7d6e:	2302      	movs	r3, #2
    7d70:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    7d72:	3302      	adds	r3, #2
    7d74:	e0be      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7d76:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    7d78:	421a      	tst	r2, r3
    7d7a:	d100      	bne.n	7d7e <spi_write_buffer_wait+0x6e>
    7d7c:	e0b1      	b.n	7ee2 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7d7e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7d80:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    7d82:	421a      	tst	r2, r3
    7d84:	d0fc      	beq.n	7d80 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    7d86:	1c62      	adds	r2, r4, #1
    7d88:	b297      	uxth	r7, r2
    7d8a:	4652      	mov	r2, sl
    7d8c:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7d8e:	7981      	ldrb	r1, [r0, #6]
    7d90:	2901      	cmp	r1, #1
    7d92:	d002      	beq.n	7d9a <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    7d94:	b292      	uxth	r2, r2
    7d96:	003c      	movs	r4, r7
    7d98:	e005      	b.n	7da6 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    7d9a:	3402      	adds	r4, #2
    7d9c:	b2a4      	uxth	r4, r4
    7d9e:	4651      	mov	r1, sl
    7da0:	5dcf      	ldrb	r7, [r1, r7]
    7da2:	023f      	lsls	r7, r7, #8
    7da4:	433a      	orrs	r2, r7
    7da6:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    7da8:	421f      	tst	r7, r3
    7daa:	d002      	beq.n	7db2 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7dac:	05d2      	lsls	r2, r2, #23
    7dae:	0dd2      	lsrs	r2, r2, #23
    7db0:	62b2      	str	r2, [r6, #40]	; 0x28
    7db2:	1e6a      	subs	r2, r5, #1
    7db4:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    7db6:	79c6      	ldrb	r6, [r0, #7]
    7db8:	2e00      	cmp	r6, #0
    7dba:	d057      	beq.n	7e6c <spi_write_buffer_wait+0x15c>
    7dbc:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    7dbe:	7942      	ldrb	r2, [r0, #5]
    7dc0:	2a00      	cmp	r2, #0
    7dc2:	d139      	bne.n	7e38 <spi_write_buffer_wait+0x128>
    7dc4:	4a50      	ldr	r2, [pc, #320]	; (7f08 <spi_write_buffer_wait+0x1f8>)
    7dc6:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    7dc8:	2d00      	cmp	r5, #0
    7dca:	d020      	beq.n	7e0e <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7dcc:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7dce:	7e37      	ldrb	r7, [r6, #24]
    7dd0:	421f      	tst	r7, r3
    7dd2:	d01c      	beq.n	7e0e <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    7dd4:	1c67      	adds	r7, r4, #1
    7dd6:	b2b9      	uxth	r1, r7
    7dd8:	4689      	mov	r9, r1
    7dda:	9901      	ldr	r1, [sp, #4]
    7ddc:	5d09      	ldrb	r1, [r1, r4]
    7dde:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7de0:	7981      	ldrb	r1, [r0, #6]
    7de2:	2901      	cmp	r1, #1
    7de4:	d003      	beq.n	7dee <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    7de6:	4669      	mov	r1, sp
    7de8:	880f      	ldrh	r7, [r1, #0]
    7dea:	464c      	mov	r4, r9
    7dec:	e007      	b.n	7dfe <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    7dee:	3402      	adds	r4, #2
    7df0:	b2a4      	uxth	r4, r4
    7df2:	4649      	mov	r1, r9
    7df4:	9f01      	ldr	r7, [sp, #4]
    7df6:	5c79      	ldrb	r1, [r7, r1]
    7df8:	0209      	lsls	r1, r1, #8
    7dfa:	9f00      	ldr	r7, [sp, #0]
    7dfc:	430f      	orrs	r7, r1
    7dfe:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    7e00:	4219      	tst	r1, r3
    7e02:	d002      	beq.n	7e0a <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7e04:	05ff      	lsls	r7, r7, #23
    7e06:	0dff      	lsrs	r7, r7, #23
    7e08:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    7e0a:	3d01      	subs	r5, #1
    7e0c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7e0e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7e10:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    7e12:	4641      	mov	r1, r8
    7e14:	420f      	tst	r7, r1
    7e16:	d102      	bne.n	7e1e <spi_write_buffer_wait+0x10e>
    7e18:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    7e1a:	2a00      	cmp	r2, #0
    7e1c:	d1d4      	bne.n	7dc8 <spi_write_buffer_wait+0xb8>
    7e1e:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7e20:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    7e22:	4667      	mov	r7, ip
    7e24:	423a      	tst	r2, r7
    7e26:	d003      	beq.n	7e30 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    7e28:	2302      	movs	r3, #2
    7e2a:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    7e2c:	3302      	adds	r3, #2
    7e2e:	e061      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7e30:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    7e32:	4646      	mov	r6, r8
    7e34:	4232      	tst	r2, r6
    7e36:	d056      	beq.n	7ee6 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7e38:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7e3a:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    7e3c:	4647      	mov	r7, r8
    7e3e:	423a      	tst	r2, r7
    7e40:	d0fb      	beq.n	7e3a <spi_write_buffer_wait+0x12a>
    7e42:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    7e44:	423a      	tst	r2, r7
    7e46:	d009      	beq.n	7e5c <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7e48:	8b72      	ldrh	r2, [r6, #26]
    7e4a:	423a      	tst	r2, r7
    7e4c:	d000      	beq.n	7e50 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7e4e:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7e50:	7982      	ldrb	r2, [r0, #6]
    7e52:	2a01      	cmp	r2, #1
    7e54:	d101      	bne.n	7e5a <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7e56:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    7e58:	e000      	b.n	7e5c <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7e5a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    7e5c:	465a      	mov	r2, fp
    7e5e:	3a01      	subs	r2, #1
    7e60:	b292      	uxth	r2, r2
    7e62:	4693      	mov	fp, r2
    7e64:	3d01      	subs	r5, #1
    7e66:	b2ad      	uxth	r5, r5
    7e68:	468a      	mov	sl, r1
    7e6a:	e000      	b.n	7e6e <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    7e6c:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    7e6e:	4a27      	ldr	r2, [pc, #156]	; (7f0c <spi_write_buffer_wait+0x1fc>)
    7e70:	4295      	cmp	r5, r2
    7e72:	d000      	beq.n	7e76 <spi_write_buffer_wait+0x166>
    7e74:	e769      	b.n	7d4a <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    7e76:	7943      	ldrb	r3, [r0, #5]
    7e78:	2b01      	cmp	r3, #1
    7e7a:	d106      	bne.n	7e8a <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7e7c:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    7e7e:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7e80:	7e0b      	ldrb	r3, [r1, #24]
    7e82:	4213      	tst	r3, r2
    7e84:	d0fc      	beq.n	7e80 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    7e86:	2300      	movs	r3, #0
    7e88:	e034      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    7e8a:	2b00      	cmp	r3, #0
    7e8c:	d12d      	bne.n	7eea <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    7e8e:	79c1      	ldrb	r1, [r0, #7]
    7e90:	2900      	cmp	r1, #0
    7e92:	d02f      	beq.n	7ef4 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    7e94:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    7e96:	465b      	mov	r3, fp
    7e98:	465c      	mov	r4, fp
    7e9a:	2b00      	cmp	r3, #0
    7e9c:	d11b      	bne.n	7ed6 <spi_write_buffer_wait+0x1c6>
    7e9e:	e029      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7ea0:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    7ea2:	422a      	tst	r2, r5
    7ea4:	d102      	bne.n	7eac <spi_write_buffer_wait+0x19c>
    7ea6:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    7ea8:	2b00      	cmp	r3, #0
    7eaa:	d1f9      	bne.n	7ea0 <spi_write_buffer_wait+0x190>
    7eac:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    7eae:	422b      	tst	r3, r5
    7eb0:	d01d      	beq.n	7eee <spi_write_buffer_wait+0x1de>
    7eb2:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    7eb4:	422b      	tst	r3, r5
    7eb6:	d009      	beq.n	7ecc <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7eb8:	8b4b      	ldrh	r3, [r1, #26]
    7eba:	422b      	tst	r3, r5
    7ebc:	d000      	beq.n	7ec0 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7ebe:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7ec0:	7983      	ldrb	r3, [r0, #6]
    7ec2:	2b01      	cmp	r3, #1
    7ec4:	d101      	bne.n	7eca <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7ec6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    7ec8:	e000      	b.n	7ecc <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7eca:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    7ecc:	3c01      	subs	r4, #1
    7ece:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    7ed0:	2c00      	cmp	r4, #0
    7ed2:	d00e      	beq.n	7ef2 <spi_write_buffer_wait+0x1e2>
    7ed4:	e7ff      	b.n	7ed6 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    7ed6:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7ed8:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    7eda:	422b      	tst	r3, r5
    7edc:	d1e6      	bne.n	7eac <spi_write_buffer_wait+0x19c>
    7ede:	4b09      	ldr	r3, [pc, #36]	; (7f04 <spi_write_buffer_wait+0x1f4>)
    7ee0:	e7de      	b.n	7ea0 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    7ee2:	2312      	movs	r3, #18
    7ee4:	e006      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    7ee6:	2312      	movs	r3, #18
    7ee8:	e004      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    7eea:	2300      	movs	r3, #0
    7eec:	e002      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    7eee:	2312      	movs	r3, #18
    7ef0:	e000      	b.n	7ef4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    7ef2:	2300      	movs	r3, #0
}
    7ef4:	0018      	movs	r0, r3
    7ef6:	b003      	add	sp, #12
    7ef8:	bc3c      	pop	{r2, r3, r4, r5}
    7efa:	4690      	mov	r8, r2
    7efc:	4699      	mov	r9, r3
    7efe:	46a2      	mov	sl, r4
    7f00:	46ab      	mov	fp, r5
    7f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f04:	00002710 	.word	0x00002710
    7f08:	00002711 	.word	0x00002711
    7f0c:	0000ffff 	.word	0x0000ffff

00007f10 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    7f10:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f12:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    7f14:	ac01      	add	r4, sp, #4
    7f16:	2501      	movs	r5, #1
    7f18:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    7f1a:	2300      	movs	r3, #0
    7f1c:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    7f1e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    7f20:	0021      	movs	r1, r4
    7f22:	201b      	movs	r0, #27
    7f24:	4f07      	ldr	r7, [pc, #28]	; (7f44 <Configure_Led+0x34>)
    7f26:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7f28:	2682      	movs	r6, #130	; 0x82
    7f2a:	05f6      	lsls	r6, r6, #23
    7f2c:	2380      	movs	r3, #128	; 0x80
    7f2e:	051b      	lsls	r3, r3, #20
    7f30:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    7f32:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    7f34:	0021      	movs	r1, r4
    7f36:	201c      	movs	r0, #28
    7f38:	47b8      	blx	r7
    7f3a:	2380      	movs	r3, #128	; 0x80
    7f3c:	055b      	lsls	r3, r3, #21
    7f3e:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    7f40:	b003      	add	sp, #12
    7f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f44:	00007635 	.word	0x00007635

00007f48 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    7f48:	4770      	bx	lr
    7f4a:	46c0      	nop			; (mov r8, r8)

00007f4c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    7f4c:	4b0c      	ldr	r3, [pc, #48]	; (7f80 <cpu_irq_enter_critical+0x34>)
    7f4e:	681b      	ldr	r3, [r3, #0]
    7f50:	2b00      	cmp	r3, #0
    7f52:	d110      	bne.n	7f76 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7f54:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    7f58:	2b00      	cmp	r3, #0
    7f5a:	d109      	bne.n	7f70 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    7f5c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    7f5e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    7f62:	2200      	movs	r2, #0
    7f64:	4b07      	ldr	r3, [pc, #28]	; (7f84 <cpu_irq_enter_critical+0x38>)
    7f66:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    7f68:	3201      	adds	r2, #1
    7f6a:	4b07      	ldr	r3, [pc, #28]	; (7f88 <cpu_irq_enter_critical+0x3c>)
    7f6c:	701a      	strb	r2, [r3, #0]
    7f6e:	e002      	b.n	7f76 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    7f70:	2200      	movs	r2, #0
    7f72:	4b05      	ldr	r3, [pc, #20]	; (7f88 <cpu_irq_enter_critical+0x3c>)
    7f74:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    7f76:	4a02      	ldr	r2, [pc, #8]	; (7f80 <cpu_irq_enter_critical+0x34>)
    7f78:	6813      	ldr	r3, [r2, #0]
    7f7a:	3301      	adds	r3, #1
    7f7c:	6013      	str	r3, [r2, #0]
}
    7f7e:	4770      	bx	lr
    7f80:	20000cc8 	.word	0x20000cc8
    7f84:	2000000c 	.word	0x2000000c
    7f88:	20000ccc 	.word	0x20000ccc

00007f8c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    7f8c:	4b08      	ldr	r3, [pc, #32]	; (7fb0 <cpu_irq_leave_critical+0x24>)
    7f8e:	681a      	ldr	r2, [r3, #0]
    7f90:	3a01      	subs	r2, #1
    7f92:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    7f94:	681b      	ldr	r3, [r3, #0]
    7f96:	2b00      	cmp	r3, #0
    7f98:	d109      	bne.n	7fae <cpu_irq_leave_critical+0x22>
    7f9a:	4b06      	ldr	r3, [pc, #24]	; (7fb4 <cpu_irq_leave_critical+0x28>)
    7f9c:	781b      	ldrb	r3, [r3, #0]
    7f9e:	2b00      	cmp	r3, #0
    7fa0:	d005      	beq.n	7fae <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    7fa2:	2201      	movs	r2, #1
    7fa4:	4b04      	ldr	r3, [pc, #16]	; (7fb8 <cpu_irq_leave_critical+0x2c>)
    7fa6:	701a      	strb	r2, [r3, #0]
    7fa8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    7fac:	b662      	cpsie	i
	}
}
    7fae:	4770      	bx	lr
    7fb0:	20000cc8 	.word	0x20000cc8
    7fb4:	20000ccc 	.word	0x20000ccc
    7fb8:	2000000c 	.word	0x2000000c

00007fbc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    7fbc:	b510      	push	{r4, lr}
	switch (clock_source) {
    7fbe:	2807      	cmp	r0, #7
    7fc0:	d803      	bhi.n	7fca <system_clock_source_get_hz+0xe>
    7fc2:	0080      	lsls	r0, r0, #2
    7fc4:	4b0f      	ldr	r3, [pc, #60]	; (8004 <system_clock_source_get_hz+0x48>)
    7fc6:	581b      	ldr	r3, [r3, r0]
    7fc8:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    7fca:	2000      	movs	r0, #0
    7fcc:	e018      	b.n	8000 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    7fce:	4b0e      	ldr	r3, [pc, #56]	; (8008 <system_clock_source_get_hz+0x4c>)
    7fd0:	6858      	ldr	r0, [r3, #4]
    7fd2:	e015      	b.n	8000 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    7fd4:	4b0d      	ldr	r3, [pc, #52]	; (800c <system_clock_source_get_hz+0x50>)
    7fd6:	7d59      	ldrb	r1, [r3, #21]
    7fd8:	0709      	lsls	r1, r1, #28
    7fda:	0f09      	lsrs	r1, r1, #28
    7fdc:	3101      	adds	r1, #1
    7fde:	480c      	ldr	r0, [pc, #48]	; (8010 <system_clock_source_get_hz+0x54>)
    7fe0:	4b0c      	ldr	r3, [pc, #48]	; (8014 <system_clock_source_get_hz+0x58>)
    7fe2:	4798      	blx	r3
    7fe4:	e00c      	b.n	8000 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    7fe6:	4b08      	ldr	r3, [pc, #32]	; (8008 <system_clock_source_get_hz+0x4c>)
    7fe8:	6898      	ldr	r0, [r3, #8]
    7fea:	e009      	b.n	8000 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    7fec:	4b07      	ldr	r3, [pc, #28]	; (800c <system_clock_source_get_hz+0x50>)
    7fee:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    7ff0:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    7ff2:	079b      	lsls	r3, r3, #30
    7ff4:	d504      	bpl.n	8000 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    7ff6:	4b04      	ldr	r3, [pc, #16]	; (8008 <system_clock_source_get_hz+0x4c>)
    7ff8:	6818      	ldr	r0, [r3, #0]
    7ffa:	e001      	b.n	8000 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    7ffc:	2080      	movs	r0, #128	; 0x80
    7ffe:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    8000:	bd10      	pop	{r4, pc}
    8002:	46c0      	nop			; (mov r8, r8)
    8004:	00008ed0 	.word	0x00008ed0
    8008:	20000cd0 	.word	0x20000cd0
    800c:	40001000 	.word	0x40001000
    8010:	02dc6c00 	.word	0x02dc6c00
    8014:	00008791 	.word	0x00008791

00008018 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    8018:	b5f0      	push	{r4, r5, r6, r7, lr}
    801a:	465f      	mov	r7, fp
    801c:	4656      	mov	r6, sl
    801e:	464d      	mov	r5, r9
    8020:	4644      	mov	r4, r8
    8022:	b4f0      	push	{r4, r5, r6, r7}
    8024:	b083      	sub	sp, #12
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    8026:	4f30      	ldr	r7, [pc, #192]	; (80e8 <system_clock_source_xosc32k_set_config+0xd0>)
    8028:	8abb      	ldrh	r3, [r7, #20]
    802a:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    802c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    802e:	7803      	ldrb	r3, [r0, #0]
    8030:	425a      	negs	r2, r3
    8032:	415a      	adcs	r2, r3
    8034:	4690      	mov	r8, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    8036:	7883      	ldrb	r3, [r0, #2]
    8038:	469b      	mov	fp, r3
	temp.bit.EN32K = config->enable_32khz_output;
    803a:	78c3      	ldrb	r3, [r0, #3]

	temp.bit.ONDEMAND = config->on_demand;
    803c:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    803e:	7a02      	ldrb	r2, [r0, #8]
    8040:	9200      	str	r2, [sp, #0]
	temp.bit.WRTLOCK  = config->write_once;
    8042:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    8044:	4a29      	ldr	r2, [pc, #164]	; (80ec <system_clock_source_xosc32k_set_config+0xd4>)
    8046:	6841      	ldr	r1, [r0, #4]
    8048:	6091      	str	r1, [r2, #8]

	OSC32KCTRL->CFDCTRL.reg =
    804a:	7ac2      	ldrb	r2, [r0, #11]
    804c:	0092      	lsls	r2, r2, #2
    804e:	4692      	mov	sl, r2
    8050:	7b82      	ldrb	r2, [r0, #14]
    8052:	0052      	lsls	r2, r2, #1
    8054:	4691      	mov	r9, r2
    8056:	4652      	mov	r2, sl
    8058:	4649      	mov	r1, r9
    805a:	430a      	orrs	r2, r1
    805c:	4691      	mov	r9, r2
    805e:	7b42      	ldrb	r2, [r0, #13]
    8060:	4692      	mov	sl, r2
    8062:	464a      	mov	r2, r9
    8064:	4651      	mov	r1, sl
    8066:	430a      	orrs	r2, r1
    8068:	4669      	mov	r1, sp
    806a:	71ca      	strb	r2, [r1, #7]
    806c:	79ca      	ldrb	r2, [r1, #7]
    806e:	75ba      	strb	r2, [r7, #22]
		(config->clock_failure_detector_prescaler << OSC32KCTRL_CFDCTRL_CFDPRESC_Pos) |
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
		(config->enable_clock_switch_back << OSC32KCTRL_CFDCTRL_SWBACK_Pos);

	OSC32KCTRL->EVCTRL.reg =
    8070:	7b00      	ldrb	r0, [r0, #12]
    8072:	75f8      	strb	r0, [r7, #23]
			(config->enable_clock_failure_detector_event_outut << OSC32KCTRL_EVCTRL_CFDEO_Pos);

	OSC32KCTRL->XOSC32K = temp;
    8074:	2001      	movs	r0, #1
    8076:	4642      	mov	r2, r8
    8078:	0092      	lsls	r2, r2, #2
    807a:	4690      	mov	r8, r2
    807c:	2204      	movs	r2, #4
    807e:	4691      	mov	r9, r2
    8080:	4662      	mov	r2, ip
    8082:	4649      	mov	r1, r9
    8084:	438a      	bics	r2, r1
    8086:	4694      	mov	ip, r2
    8088:	4642      	mov	r2, r8
    808a:	4661      	mov	r1, ip
    808c:	430a      	orrs	r2, r1
    808e:	4694      	mov	ip, r2
    8090:	4003      	ands	r3, r0
    8092:	00db      	lsls	r3, r3, #3
    8094:	2208      	movs	r2, #8
    8096:	4690      	mov	r8, r2
    8098:	4662      	mov	r2, ip
    809a:	4641      	mov	r1, r8
    809c:	438a      	bics	r2, r1
    809e:	4313      	orrs	r3, r2
    80a0:	4659      	mov	r1, fp
    80a2:	4001      	ands	r1, r0
    80a4:	0109      	lsls	r1, r1, #4
    80a6:	2210      	movs	r2, #16
    80a8:	4393      	bics	r3, r2
    80aa:	430b      	orrs	r3, r1
    80ac:	9a00      	ldr	r2, [sp, #0]
    80ae:	4002      	ands	r2, r0
    80b0:	0192      	lsls	r2, r2, #6
    80b2:	2140      	movs	r1, #64	; 0x40
    80b4:	438b      	bics	r3, r1
    80b6:	4313      	orrs	r3, r2
    80b8:	4006      	ands	r6, r0
    80ba:	01f6      	lsls	r6, r6, #7
    80bc:	2280      	movs	r2, #128	; 0x80
    80be:	4393      	bics	r3, r2
    80c0:	4333      	orrs	r3, r6
    80c2:	3a79      	subs	r2, #121	; 0x79
    80c4:	4015      	ands	r5, r2
    80c6:	022d      	lsls	r5, r5, #8
    80c8:	4e09      	ldr	r6, [pc, #36]	; (80f0 <system_clock_source_xosc32k_set_config+0xd8>)
    80ca:	4033      	ands	r3, r6
    80cc:	432b      	orrs	r3, r5
    80ce:	4004      	ands	r4, r0
    80d0:	0320      	lsls	r0, r4, #12
    80d2:	4c08      	ldr	r4, [pc, #32]	; (80f4 <system_clock_source_xosc32k_set_config+0xdc>)
    80d4:	401c      	ands	r4, r3
    80d6:	4304      	orrs	r4, r0
    80d8:	82bc      	strh	r4, [r7, #20]
}
    80da:	b003      	add	sp, #12
    80dc:	bc3c      	pop	{r2, r3, r4, r5}
    80de:	4690      	mov	r8, r2
    80e0:	4699      	mov	r9, r3
    80e2:	46a2      	mov	sl, r4
    80e4:	46ab      	mov	fp, r5
    80e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    80e8:	40001400 	.word	0x40001400
    80ec:	20000cd0 	.word	0x20000cd0
    80f0:	fffff8ff 	.word	0xfffff8ff
    80f4:	ffffefff 	.word	0xffffefff

000080f8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    80f8:	2807      	cmp	r0, #7
    80fa:	d803      	bhi.n	8104 <system_clock_source_enable+0xc>
    80fc:	0080      	lsls	r0, r0, #2
    80fe:	4b18      	ldr	r3, [pc, #96]	; (8160 <system_clock_source_enable+0x68>)
    8100:	581b      	ldr	r3, [r3, r0]
    8102:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    8104:	2017      	movs	r0, #23
    8106:	e029      	b.n	815c <system_clock_source_enable+0x64>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC48M:
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
    8108:	4a16      	ldr	r2, [pc, #88]	; (8164 <system_clock_source_enable+0x6c>)
    810a:	7d11      	ldrb	r1, [r2, #20]
    810c:	2302      	movs	r3, #2
    810e:	430b      	orrs	r3, r1
    8110:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    8112:	2000      	movs	r0, #0
    8114:	e022      	b.n	815c <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    8116:	4a14      	ldr	r2, [pc, #80]	; (8168 <system_clock_source_enable+0x70>)
    8118:	6991      	ldr	r1, [r2, #24]
    811a:	2302      	movs	r3, #2
    811c:	430b      	orrs	r3, r1
    811e:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8120:	2000      	movs	r0, #0
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;
    8122:	e01b      	b.n	815c <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    8124:	4a0f      	ldr	r2, [pc, #60]	; (8164 <system_clock_source_enable+0x6c>)
    8126:	8a11      	ldrh	r1, [r2, #16]
    8128:	2302      	movs	r3, #2
    812a:	430b      	orrs	r3, r1
    812c:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    812e:	2000      	movs	r0, #0
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;
    8130:	e014      	b.n	815c <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    8132:	4a0d      	ldr	r2, [pc, #52]	; (8168 <system_clock_source_enable+0x70>)
    8134:	8a91      	ldrh	r1, [r2, #20]
    8136:	2302      	movs	r3, #2
    8138:	430b      	orrs	r3, r1
    813a:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    813c:	2000      	movs	r0, #0
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
		break;
    813e:	e00d      	b.n	815c <system_clock_source_enable+0x64>
	case SYSTEM_CLOCK_SOURCE_DPLL:
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    8140:	4a08      	ldr	r2, [pc, #32]	; (8164 <system_clock_source_enable+0x6c>)
    8142:	7f11      	ldrb	r1, [r2, #28]
    8144:	2302      	movs	r3, #2
    8146:	430b      	orrs	r3, r1
    8148:	7713      	strb	r3, [r2, #28]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    814a:	0010      	movs	r0, r2
    814c:	212c      	movs	r1, #44	; 0x2c
    814e:	2202      	movs	r2, #2
    8150:	5c43      	ldrb	r3, [r0, r1]
    8152:	4213      	tst	r3, r2
    8154:	d1fc      	bne.n	8150 <system_clock_source_enable+0x58>
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8156:	2000      	movs	r0, #0
    8158:	e000      	b.n	815c <system_clock_source_enable+0x64>
		}
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    815a:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    815c:	4770      	bx	lr
    815e:	46c0      	nop			; (mov r8, r8)
    8160:	00008ef0 	.word	0x00008ef0
    8164:	40001000 	.word	0x40001000
    8168:	40001400 	.word	0x40001400

0000816c <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    816c:	b5f0      	push	{r4, r5, r6, r7, lr}
    816e:	464f      	mov	r7, r9
    8170:	4646      	mov	r6, r8
    8172:	b4c0      	push	{r6, r7}
    8174:	b089      	sub	sp, #36	; 0x24
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    8176:	2203      	movs	r2, #3
    8178:	4b31      	ldr	r3, [pc, #196]	; (8240 <system_clock_init+0xd4>)
    817a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    817c:	4a31      	ldr	r2, [pc, #196]	; (8244 <system_clock_init+0xd8>)
    817e:	6853      	ldr	r3, [r2, #4]
    8180:	211e      	movs	r1, #30
    8182:	438b      	bics	r3, r1
    8184:	6053      	str	r3, [r2, #4]
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    8186:	a804      	add	r0, sp, #16
    8188:	2300      	movs	r3, #0
    818a:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->frequency           = 32768UL;
    818c:	2280      	movs	r2, #128	; 0x80
    818e:	0212      	lsls	r2, r2, #8
    8190:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    8192:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    8194:	2201      	movs	r2, #1
    8196:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    8198:	7203      	strb	r3, [r0, #8]
	config->on_demand           = true;
	config->write_once          = false;
    819a:	7283      	strb	r3, [r0, #10]
	config->clock_failure_detector_prescaler = SYSTEM_CLOCK_XOSC32K_FAILURE_DETECTOR_PRESCALER_1;
    819c:	72c3      	strb	r3, [r0, #11]
	config->enable_clock_failure_detector_event_outut = false;
    819e:	7303      	strb	r3, [r0, #12]
	config->enable_clock_failure_detector = false;
    81a0:	7343      	strb	r3, [r0, #13]
	config->enable_clock_switch_back = false;
    81a2:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    81a4:	3203      	adds	r2, #3
    81a6:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    81a8:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.enable_clock_failure_detector    = CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_ENABLE;
	xosc32k_conf.enable_clock_failure_detector_event_outut =
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    81aa:	4b27      	ldr	r3, [pc, #156]	; (8248 <system_clock_init+0xdc>)
    81ac:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    81ae:	2005      	movs	r0, #5
    81b0:	4b26      	ldr	r3, [pc, #152]	; (824c <system_clock_init+0xe0>)
    81b2:	4798      	blx	r3
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    81b4:	4926      	ldr	r1, [pc, #152]	; (8250 <system_clock_init+0xe4>)
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    81b6:	2201      	movs	r2, #1
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    81b8:	68cb      	ldr	r3, [r1, #12]
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    81ba:	421a      	tst	r2, r3
    81bc:	d0fc      	beq.n	81b8 <system_clock_init+0x4c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    81be:	4a24      	ldr	r2, [pc, #144]	; (8250 <system_clock_init+0xe4>)
    81c0:	8a91      	ldrh	r1, [r2, #20]
    81c2:	2380      	movs	r3, #128	; 0x80
    81c4:	430b      	orrs	r3, r1
    81c6:	8293      	strh	r3, [r2, #20]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    81c8:	4b22      	ldr	r3, [pc, #136]	; (8254 <system_clock_init+0xe8>)
    81ca:	7d19      	ldrb	r1, [r3, #20]
    81cc:	2280      	movs	r2, #128	; 0x80
    81ce:	430a      	orrs	r2, r1
    81d0:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    81d2:	2202      	movs	r2, #2
    81d4:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    81d6:	001a      	movs	r2, r3
    81d8:	6993      	ldr	r3, [r2, #24]
    81da:	2b00      	cmp	r3, #0
    81dc:	d1fc      	bne.n	81d8 <system_clock_init+0x6c>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    81de:	4b1e      	ldr	r3, [pc, #120]	; (8258 <system_clock_init+0xec>)
    81e0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    81e2:	ac01      	add	r4, sp, #4
    81e4:	2601      	movs	r6, #1
    81e6:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    81e8:	2500      	movs	r5, #0
    81ea:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    81ec:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    81ee:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    81f0:	2305      	movs	r3, #5
    81f2:	7023      	strb	r3, [r4, #0]
    81f4:	0021      	movs	r1, r4
    81f6:	2001      	movs	r0, #1
    81f8:	4b18      	ldr	r3, [pc, #96]	; (825c <system_clock_init+0xf0>)
    81fa:	4698      	mov	r8, r3
    81fc:	4798      	blx	r3
    81fe:	2001      	movs	r0, #1
    8200:	4f17      	ldr	r7, [pc, #92]	; (8260 <system_clock_init+0xf4>)
    8202:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    8204:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    8206:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    8208:	2306      	movs	r3, #6
    820a:	4699      	mov	r9, r3
    820c:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    820e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    8210:	7265      	strb	r5, [r4, #9]
    8212:	0021      	movs	r1, r4
    8214:	2008      	movs	r0, #8
    8216:	47c0      	blx	r8
    8218:	2008      	movs	r0, #8
    821a:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    821c:	4b11      	ldr	r3, [pc, #68]	; (8264 <system_clock_init+0xf8>)
    821e:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    8220:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    8222:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    8224:	464b      	mov	r3, r9
    8226:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    8228:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    822a:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    822c:	0021      	movs	r1, r4
    822e:	2000      	movs	r0, #0
    8230:	47c0      	blx	r8
    8232:	2000      	movs	r0, #0
    8234:	47b8      	blx	r7
#endif

}
    8236:	b009      	add	sp, #36	; 0x24
    8238:	bc0c      	pop	{r2, r3}
    823a:	4690      	mov	r8, r2
    823c:	4699      	mov	r9, r3
    823e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8240:	40001800 	.word	0x40001800
    8244:	41004000 	.word	0x41004000
    8248:	00008019 	.word	0x00008019
    824c:	000080f9 	.word	0x000080f9
    8250:	40001400 	.word	0x40001400
    8254:	40001000 	.word	0x40001000
    8258:	00008269 	.word	0x00008269
    825c:	0000828d 	.word	0x0000828d
    8260:	00008339 	.word	0x00008339
    8264:	40000800 	.word	0x40000800

00008268 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    8268:	4a06      	ldr	r2, [pc, #24]	; (8284 <system_gclk_init+0x1c>)
    826a:	6951      	ldr	r1, [r2, #20]
    826c:	2380      	movs	r3, #128	; 0x80
    826e:	430b      	orrs	r3, r1
    8270:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    8272:	2201      	movs	r2, #1
    8274:	4b04      	ldr	r3, [pc, #16]	; (8288 <system_gclk_init+0x20>)
    8276:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    8278:	0019      	movs	r1, r3
    827a:	780b      	ldrb	r3, [r1, #0]
    827c:	4213      	tst	r3, r2
    827e:	d1fc      	bne.n	827a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    8280:	4770      	bx	lr
    8282:	46c0      	nop			; (mov r8, r8)
    8284:	40000800 	.word	0x40000800
    8288:	40001c00 	.word	0x40001c00

0000828c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    828c:	b570      	push	{r4, r5, r6, lr}
    828e:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    8290:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    8292:	784b      	ldrb	r3, [r1, #1]
    8294:	2b00      	cmp	r3, #0
    8296:	d002      	beq.n	829e <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    8298:	2380      	movs	r3, #128	; 0x80
    829a:	00db      	lsls	r3, r3, #3
    829c:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    829e:	7a4b      	ldrb	r3, [r1, #9]
    82a0:	2b00      	cmp	r3, #0
    82a2:	d002      	beq.n	82aa <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    82a4:	2380      	movs	r3, #128	; 0x80
    82a6:	011b      	lsls	r3, r3, #4
    82a8:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    82aa:	684a      	ldr	r2, [r1, #4]
    82ac:	2a01      	cmp	r2, #1
    82ae:	d917      	bls.n	82e0 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    82b0:	1e53      	subs	r3, r2, #1
    82b2:	421a      	tst	r2, r3
    82b4:	d10f      	bne.n	82d6 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    82b6:	2a02      	cmp	r2, #2
    82b8:	d906      	bls.n	82c8 <system_gclk_gen_set_config+0x3c>
    82ba:	2302      	movs	r3, #2
    82bc:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    82be:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    82c0:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    82c2:	429a      	cmp	r2, r3
    82c4:	d8fb      	bhi.n	82be <system_gclk_gen_set_config+0x32>
    82c6:	e000      	b.n	82ca <system_gclk_gen_set_config+0x3e>
    82c8:	2000      	movs	r0, #0
    82ca:	2380      	movs	r3, #128	; 0x80
    82cc:	015b      	lsls	r3, r3, #5
    82ce:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    82d0:	0400      	lsls	r0, r0, #16
    82d2:	4304      	orrs	r4, r0
    82d4:	e004      	b.n	82e0 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    82d6:	0412      	lsls	r2, r2, #16
    82d8:	2380      	movs	r3, #128	; 0x80
    82da:	009b      	lsls	r3, r3, #2
    82dc:	431a      	orrs	r2, r3
    82de:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    82e0:	7a0b      	ldrb	r3, [r1, #8]
    82e2:	2b00      	cmp	r3, #0
    82e4:	d002      	beq.n	82ec <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    82e6:	2380      	movs	r3, #128	; 0x80
    82e8:	019b      	lsls	r3, r3, #6
    82ea:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    82ec:	2604      	movs	r6, #4
    82ee:	40ae      	lsls	r6, r5
    82f0:	490d      	ldr	r1, [pc, #52]	; (8328 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    82f2:	4a0e      	ldr	r2, [pc, #56]	; (832c <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    82f4:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    82f6:	4013      	ands	r3, r2
    82f8:	421e      	tst	r6, r3
    82fa:	d1fb      	bne.n	82f4 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    82fc:	4b0c      	ldr	r3, [pc, #48]	; (8330 <system_gclk_gen_set_config+0xa4>)
    82fe:	4798      	blx	r3
    8300:	00ad      	lsls	r5, r5, #2
    8302:	4b09      	ldr	r3, [pc, #36]	; (8328 <system_gclk_gen_set_config+0x9c>)
    8304:	469c      	mov	ip, r3
    8306:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    8308:	6a28      	ldr	r0, [r5, #32]
    830a:	2380      	movs	r3, #128	; 0x80
    830c:	005b      	lsls	r3, r3, #1
    830e:	4018      	ands	r0, r3
    8310:	4320      	orrs	r0, r4
    8312:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    8314:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    8316:	4a05      	ldr	r2, [pc, #20]	; (832c <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    8318:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    831a:	4013      	ands	r3, r2
    831c:	421e      	tst	r6, r3
    831e:	d1fb      	bne.n	8318 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    8320:	4b04      	ldr	r3, [pc, #16]	; (8334 <system_gclk_gen_set_config+0xa8>)
    8322:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    8324:	bd70      	pop	{r4, r5, r6, pc}
    8326:	46c0      	nop			; (mov r8, r8)
    8328:	40001c00 	.word	0x40001c00
    832c:	000007fc 	.word	0x000007fc
    8330:	00007f4d 	.word	0x00007f4d
    8334:	00007f8d 	.word	0x00007f8d

00008338 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    8338:	b510      	push	{r4, lr}
    833a:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    833c:	2204      	movs	r2, #4
    833e:	4082      	lsls	r2, r0
    8340:	4809      	ldr	r0, [pc, #36]	; (8368 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    8342:	490a      	ldr	r1, [pc, #40]	; (836c <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    8344:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    8346:	400b      	ands	r3, r1
    8348:	421a      	tst	r2, r3
    834a:	d1fb      	bne.n	8344 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    834c:	4b08      	ldr	r3, [pc, #32]	; (8370 <system_gclk_gen_enable+0x38>)
    834e:	4798      	blx	r3
    8350:	00a4      	lsls	r4, r4, #2
    8352:	4b05      	ldr	r3, [pc, #20]	; (8368 <system_gclk_gen_enable+0x30>)
    8354:	469c      	mov	ip, r3
    8356:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    8358:	6a23      	ldr	r3, [r4, #32]
    835a:	2280      	movs	r2, #128	; 0x80
    835c:	0052      	lsls	r2, r2, #1
    835e:	4313      	orrs	r3, r2
    8360:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    8362:	4b04      	ldr	r3, [pc, #16]	; (8374 <system_gclk_gen_enable+0x3c>)
    8364:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    8366:	bd10      	pop	{r4, pc}
    8368:	40001c00 	.word	0x40001c00
    836c:	000007fc 	.word	0x000007fc
    8370:	00007f4d 	.word	0x00007f4d
    8374:	00007f8d 	.word	0x00007f8d

00008378 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    8378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    837a:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    837c:	2204      	movs	r2, #4
    837e:	4082      	lsls	r2, r0
    8380:	4812      	ldr	r0, [pc, #72]	; (83cc <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    8382:	4913      	ldr	r1, [pc, #76]	; (83d0 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    8384:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    8386:	400b      	ands	r3, r1
    8388:	421a      	tst	r2, r3
    838a:	d1fb      	bne.n	8384 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    838c:	4b11      	ldr	r3, [pc, #68]	; (83d4 <system_gclk_gen_get_hz+0x5c>)
    838e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    8390:	4f0e      	ldr	r7, [pc, #56]	; (83cc <system_gclk_gen_get_hz+0x54>)
    8392:	3408      	adds	r4, #8
    8394:	00a4      	lsls	r4, r4, #2
    8396:	59e0      	ldr	r0, [r4, r7]
    8398:	0740      	lsls	r0, r0, #29
    839a:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    839c:	4b0e      	ldr	r3, [pc, #56]	; (83d8 <system_gclk_gen_get_hz+0x60>)
    839e:	4798      	blx	r3
    83a0:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    83a2:	59e5      	ldr	r5, [r4, r7]
    83a4:	04ed      	lsls	r5, r5, #19
    83a6:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    83a8:	59e4      	ldr	r4, [r4, r7]
    83aa:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    83ac:	4b0b      	ldr	r3, [pc, #44]	; (83dc <system_gclk_gen_get_hz+0x64>)
    83ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    83b0:	2d00      	cmp	r5, #0
    83b2:	d107      	bne.n	83c4 <system_gclk_gen_get_hz+0x4c>
    83b4:	2c01      	cmp	r4, #1
    83b6:	d907      	bls.n	83c8 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    83b8:	0021      	movs	r1, r4
    83ba:	0030      	movs	r0, r6
    83bc:	4b08      	ldr	r3, [pc, #32]	; (83e0 <system_gclk_gen_get_hz+0x68>)
    83be:	4798      	blx	r3
    83c0:	0006      	movs	r6, r0
    83c2:	e001      	b.n	83c8 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    83c4:	3401      	adds	r4, #1
    83c6:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    83c8:	0030      	movs	r0, r6
    83ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    83cc:	40001c00 	.word	0x40001c00
    83d0:	000007fc 	.word	0x000007fc
    83d4:	00007f4d 	.word	0x00007f4d
    83d8:	00007fbd 	.word	0x00007fbd
    83dc:	00007f8d 	.word	0x00007f8d
    83e0:	00008791 	.word	0x00008791

000083e4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    83e4:	b510      	push	{r4, lr}
    83e6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    83e8:	4b09      	ldr	r3, [pc, #36]	; (8410 <system_gclk_chan_enable+0x2c>)
    83ea:	4798      	blx	r3
    83ec:	00a0      	lsls	r0, r4, #2
    83ee:	4b09      	ldr	r3, [pc, #36]	; (8414 <system_gclk_chan_enable+0x30>)
    83f0:	469c      	mov	ip, r3
    83f2:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    83f4:	2280      	movs	r2, #128	; 0x80
    83f6:	5881      	ldr	r1, [r0, r2]
    83f8:	2340      	movs	r3, #64	; 0x40
    83fa:	430b      	orrs	r3, r1
    83fc:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    83fe:	2180      	movs	r1, #128	; 0x80
    8400:	3a40      	subs	r2, #64	; 0x40
    8402:	5843      	ldr	r3, [r0, r1]
    8404:	421a      	tst	r2, r3
    8406:	d0fc      	beq.n	8402 <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    8408:	4b03      	ldr	r3, [pc, #12]	; (8418 <system_gclk_chan_enable+0x34>)
    840a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    840c:	bd10      	pop	{r4, pc}
    840e:	46c0      	nop			; (mov r8, r8)
    8410:	00007f4d 	.word	0x00007f4d
    8414:	40001c00 	.word	0x40001c00
    8418:	00007f8d 	.word	0x00007f8d

0000841c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    841c:	b510      	push	{r4, lr}
    841e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    8420:	4b09      	ldr	r3, [pc, #36]	; (8448 <system_gclk_chan_disable+0x2c>)
    8422:	4798      	blx	r3
    8424:	00a0      	lsls	r0, r4, #2
    8426:	4b09      	ldr	r3, [pc, #36]	; (844c <system_gclk_chan_disable+0x30>)
    8428:	469c      	mov	ip, r3
    842a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    842c:	2280      	movs	r2, #128	; 0x80
    842e:	5883      	ldr	r3, [r0, r2]
    8430:	2140      	movs	r1, #64	; 0x40
    8432:	438b      	bics	r3, r1
    8434:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    8436:	3140      	adds	r1, #64	; 0x40
    8438:	3a40      	subs	r2, #64	; 0x40
    843a:	5843      	ldr	r3, [r0, r1]
    843c:	421a      	tst	r2, r3
    843e:	d1fc      	bne.n	843a <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    8440:	4b03      	ldr	r3, [pc, #12]	; (8450 <system_gclk_chan_disable+0x34>)
    8442:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    8444:	bd10      	pop	{r4, pc}
    8446:	46c0      	nop			; (mov r8, r8)
    8448:	00007f4d 	.word	0x00007f4d
    844c:	40001c00 	.word	0x40001c00
    8450:	00007f8d 	.word	0x00007f8d

00008454 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    8454:	b570      	push	{r4, r5, r6, lr}
    8456:	0004      	movs	r4, r0
    8458:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    845a:	4b05      	ldr	r3, [pc, #20]	; (8470 <system_gclk_chan_set_config+0x1c>)
    845c:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    845e:	782b      	ldrb	r3, [r5, #0]
    8460:	220f      	movs	r2, #15
    8462:	4013      	ands	r3, r2
    8464:	3420      	adds	r4, #32
    8466:	00a4      	lsls	r4, r4, #2
    8468:	4a02      	ldr	r2, [pc, #8]	; (8474 <system_gclk_chan_set_config+0x20>)
    846a:	50a3      	str	r3, [r4, r2]


}
    846c:	bd70      	pop	{r4, r5, r6, pc}
    846e:	46c0      	nop			; (mov r8, r8)
    8470:	0000841d 	.word	0x0000841d
    8474:	40001c00 	.word	0x40001c00

00008478 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    8478:	b510      	push	{r4, lr}
    847a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    847c:	4b06      	ldr	r3, [pc, #24]	; (8498 <system_gclk_chan_get_hz+0x20>)
    847e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    8480:	3420      	adds	r4, #32
    8482:	00a4      	lsls	r4, r4, #2
    8484:	4b05      	ldr	r3, [pc, #20]	; (849c <system_gclk_chan_get_hz+0x24>)
    8486:	58e4      	ldr	r4, [r4, r3]
    8488:	0724      	lsls	r4, r4, #28
    848a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    848c:	4b04      	ldr	r3, [pc, #16]	; (84a0 <system_gclk_chan_get_hz+0x28>)
    848e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    8490:	0020      	movs	r0, r4
    8492:	4b04      	ldr	r3, [pc, #16]	; (84a4 <system_gclk_chan_get_hz+0x2c>)
    8494:	4798      	blx	r3
}
    8496:	bd10      	pop	{r4, pc}
    8498:	00007f4d 	.word	0x00007f4d
    849c:	40001c00 	.word	0x40001c00
    84a0:	00007f8d 	.word	0x00007f8d
    84a4:	00008379 	.word	0x00008379

000084a8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    84a8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    84aa:	78d3      	ldrb	r3, [r2, #3]
    84ac:	2b00      	cmp	r3, #0
    84ae:	d11e      	bne.n	84ee <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    84b0:	7813      	ldrb	r3, [r2, #0]
    84b2:	2b80      	cmp	r3, #128	; 0x80
    84b4:	d004      	beq.n	84c0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    84b6:	061b      	lsls	r3, r3, #24
    84b8:	2480      	movs	r4, #128	; 0x80
    84ba:	0264      	lsls	r4, r4, #9
    84bc:	4323      	orrs	r3, r4
    84be:	e000      	b.n	84c2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    84c0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    84c2:	7854      	ldrb	r4, [r2, #1]
    84c4:	2502      	movs	r5, #2
    84c6:	43ac      	bics	r4, r5
    84c8:	d10a      	bne.n	84e0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    84ca:	7894      	ldrb	r4, [r2, #2]
    84cc:	2c00      	cmp	r4, #0
    84ce:	d103      	bne.n	84d8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    84d0:	2480      	movs	r4, #128	; 0x80
    84d2:	02a4      	lsls	r4, r4, #10
    84d4:	4323      	orrs	r3, r4
    84d6:	e002      	b.n	84de <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    84d8:	24c0      	movs	r4, #192	; 0xc0
    84da:	02e4      	lsls	r4, r4, #11
    84dc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    84de:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    84e0:	7854      	ldrb	r4, [r2, #1]
    84e2:	3c01      	subs	r4, #1
    84e4:	2c01      	cmp	r4, #1
    84e6:	d812      	bhi.n	850e <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    84e8:	4c18      	ldr	r4, [pc, #96]	; (854c <_system_pinmux_config+0xa4>)
    84ea:	4023      	ands	r3, r4
    84ec:	e00f      	b.n	850e <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    84ee:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    84f0:	040b      	lsls	r3, r1, #16
    84f2:	0c1b      	lsrs	r3, r3, #16
    84f4:	24a0      	movs	r4, #160	; 0xa0
    84f6:	05e4      	lsls	r4, r4, #23
    84f8:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    84fa:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    84fc:	0c0b      	lsrs	r3, r1, #16
    84fe:	24d0      	movs	r4, #208	; 0xd0
    8500:	0624      	lsls	r4, r4, #24
    8502:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8504:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    8506:	78d3      	ldrb	r3, [r2, #3]
    8508:	2b00      	cmp	r3, #0
    850a:	d018      	beq.n	853e <_system_pinmux_config+0x96>
    850c:	e01c      	b.n	8548 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    850e:	040c      	lsls	r4, r1, #16
    8510:	0c24      	lsrs	r4, r4, #16
    8512:	25a0      	movs	r5, #160	; 0xa0
    8514:	05ed      	lsls	r5, r5, #23
    8516:	432c      	orrs	r4, r5
    8518:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    851a:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    851c:	0c0c      	lsrs	r4, r1, #16
    851e:	25d0      	movs	r5, #208	; 0xd0
    8520:	062d      	lsls	r5, r5, #24
    8522:	432c      	orrs	r4, r5
    8524:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    8526:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    8528:	78d4      	ldrb	r4, [r2, #3]
    852a:	2c00      	cmp	r4, #0
    852c:	d10c      	bne.n	8548 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    852e:	035b      	lsls	r3, r3, #13
    8530:	d505      	bpl.n	853e <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    8532:	7893      	ldrb	r3, [r2, #2]
    8534:	2b01      	cmp	r3, #1
    8536:	d101      	bne.n	853c <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    8538:	6181      	str	r1, [r0, #24]
    853a:	e000      	b.n	853e <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    853c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    853e:	7853      	ldrb	r3, [r2, #1]
    8540:	3b01      	subs	r3, #1
    8542:	2b01      	cmp	r3, #1
    8544:	d800      	bhi.n	8548 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    8546:	6081      	str	r1, [r0, #8]
		}
	}
}
    8548:	bd30      	pop	{r4, r5, pc}
    854a:	46c0      	nop			; (mov r8, r8)
    854c:	fffbffff 	.word	0xfffbffff

00008550 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    8550:	b510      	push	{r4, lr}
    8552:	0003      	movs	r3, r0
    8554:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8556:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8558:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    855a:	2900      	cmp	r1, #0
    855c:	d105      	bne.n	856a <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    855e:	0958      	lsrs	r0, r3, #5
    8560:	01c0      	lsls	r0, r0, #7
    8562:	2182      	movs	r1, #130	; 0x82
    8564:	05c9      	lsls	r1, r1, #23
    8566:	468c      	mov	ip, r1
    8568:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    856a:	211f      	movs	r1, #31
    856c:	400b      	ands	r3, r1
    856e:	391e      	subs	r1, #30
    8570:	4099      	lsls	r1, r3
    8572:	4b01      	ldr	r3, [pc, #4]	; (8578 <system_pinmux_pin_set_config+0x28>)
    8574:	4798      	blx	r3
}
    8576:	bd10      	pop	{r4, pc}
    8578:	000084a9 	.word	0x000084a9

0000857c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    857c:	4770      	bx	lr
    857e:	46c0      	nop			; (mov r8, r8)

00008580 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    8580:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    8582:	4b05      	ldr	r3, [pc, #20]	; (8598 <system_init+0x18>)
    8584:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    8586:	4b05      	ldr	r3, [pc, #20]	; (859c <system_init+0x1c>)
    8588:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    858a:	4b05      	ldr	r3, [pc, #20]	; (85a0 <system_init+0x20>)
    858c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    858e:	4b05      	ldr	r3, [pc, #20]	; (85a4 <system_init+0x24>)
    8590:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    8592:	4b05      	ldr	r3, [pc, #20]	; (85a8 <system_init+0x28>)
    8594:	4798      	blx	r3
}
    8596:	bd10      	pop	{r4, pc}
    8598:	0000816d 	.word	0x0000816d
    859c:	00007f49 	.word	0x00007f49
    85a0:	0000857d 	.word	0x0000857d
    85a4:	00007209 	.word	0x00007209
    85a8:	0000857d 	.word	0x0000857d

000085ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    85ac:	e7fe      	b.n	85ac <Dummy_Handler>
    85ae:	46c0      	nop			; (mov r8, r8)

000085b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    85b0:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    85b2:	4b1b      	ldr	r3, [pc, #108]	; (8620 <Reset_Handler+0x70>)
    85b4:	4a1b      	ldr	r2, [pc, #108]	; (8624 <Reset_Handler+0x74>)
    85b6:	429a      	cmp	r2, r3
    85b8:	d003      	beq.n	85c2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    85ba:	4b1b      	ldr	r3, [pc, #108]	; (8628 <Reset_Handler+0x78>)
    85bc:	4a18      	ldr	r2, [pc, #96]	; (8620 <Reset_Handler+0x70>)
    85be:	429a      	cmp	r2, r3
    85c0:	d304      	bcc.n	85cc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    85c2:	4b1a      	ldr	r3, [pc, #104]	; (862c <Reset_Handler+0x7c>)
    85c4:	4a1a      	ldr	r2, [pc, #104]	; (8630 <Reset_Handler+0x80>)
    85c6:	429a      	cmp	r2, r3
    85c8:	d310      	bcc.n	85ec <Reset_Handler+0x3c>
    85ca:	e01e      	b.n	860a <Reset_Handler+0x5a>
    85cc:	4a19      	ldr	r2, [pc, #100]	; (8634 <Reset_Handler+0x84>)
    85ce:	4b16      	ldr	r3, [pc, #88]	; (8628 <Reset_Handler+0x78>)
    85d0:	3303      	adds	r3, #3
    85d2:	1a9b      	subs	r3, r3, r2
    85d4:	089b      	lsrs	r3, r3, #2
    85d6:	3301      	adds	r3, #1
    85d8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    85da:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    85dc:	4810      	ldr	r0, [pc, #64]	; (8620 <Reset_Handler+0x70>)
    85de:	4911      	ldr	r1, [pc, #68]	; (8624 <Reset_Handler+0x74>)
    85e0:	588c      	ldr	r4, [r1, r2]
    85e2:	5084      	str	r4, [r0, r2]
    85e4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    85e6:	429a      	cmp	r2, r3
    85e8:	d1fa      	bne.n	85e0 <Reset_Handler+0x30>
    85ea:	e7ea      	b.n	85c2 <Reset_Handler+0x12>
    85ec:	4a12      	ldr	r2, [pc, #72]	; (8638 <Reset_Handler+0x88>)
    85ee:	4b0f      	ldr	r3, [pc, #60]	; (862c <Reset_Handler+0x7c>)
    85f0:	3303      	adds	r3, #3
    85f2:	1a9b      	subs	r3, r3, r2
    85f4:	089b      	lsrs	r3, r3, #2
    85f6:	3301      	adds	r3, #1
    85f8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    85fa:	2200      	movs	r2, #0
                *pDest++ = 0;
    85fc:	480c      	ldr	r0, [pc, #48]	; (8630 <Reset_Handler+0x80>)
    85fe:	2100      	movs	r1, #0
    8600:	1814      	adds	r4, r2, r0
    8602:	6021      	str	r1, [r4, #0]
    8604:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    8606:	429a      	cmp	r2, r3
    8608:	d1fa      	bne.n	8600 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    860a:	4a0c      	ldr	r2, [pc, #48]	; (863c <Reset_Handler+0x8c>)
    860c:	21ff      	movs	r1, #255	; 0xff
    860e:	4b0c      	ldr	r3, [pc, #48]	; (8640 <Reset_Handler+0x90>)
    8610:	438b      	bics	r3, r1
    8612:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    8614:	4b0b      	ldr	r3, [pc, #44]	; (8644 <Reset_Handler+0x94>)
    8616:	4798      	blx	r3

        /* Branch to main function */
        main();
    8618:	4b0b      	ldr	r3, [pc, #44]	; (8648 <Reset_Handler+0x98>)
    861a:	4798      	blx	r3
    861c:	e7fe      	b.n	861c <Reset_Handler+0x6c>
    861e:	46c0      	nop			; (mov r8, r8)
    8620:	20000000 	.word	0x20000000
    8624:	00008f30 	.word	0x00008f30
    8628:	20000010 	.word	0x20000010
    862c:	200010b4 	.word	0x200010b4
    8630:	20000010 	.word	0x20000010
    8634:	20000004 	.word	0x20000004
    8638:	20000014 	.word	0x20000014
    863c:	e000ed00 	.word	0xe000ed00
    8640:	00004000 	.word	0x00004000
    8644:	00008a7d 	.word	0x00008a7d
    8648:	0000864d 	.word	0x0000864d

0000864c <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    864c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    864e:	4b31      	ldr	r3, [pc, #196]	; (8714 <main+0xc8>)
    8650:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    8652:	4b31      	ldr	r3, [pc, #196]	; (8718 <main+0xcc>)
    8654:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    8656:	4b31      	ldr	r3, [pc, #196]	; (871c <main+0xd0>)
    8658:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    865a:	4b31      	ldr	r3, [pc, #196]	; (8720 <main+0xd4>)
    865c:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    865e:	4b31      	ldr	r3, [pc, #196]	; (8724 <main+0xd8>)
    8660:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    8662:	4b31      	ldr	r3, [pc, #196]	; (8728 <main+0xdc>)
    8664:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    8666:	4b31      	ldr	r3, [pc, #196]	; (872c <main+0xe0>)
    8668:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    866a:	4b31      	ldr	r3, [pc, #196]	; (8730 <main+0xe4>)
    866c:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    866e:	4b31      	ldr	r3, [pc, #196]	; (8734 <main+0xe8>)
    8670:	4798      	blx	r3
	can_set_standard_filter_1();
    8672:	4b31      	ldr	r3, [pc, #196]	; (8738 <main+0xec>)
    8674:	4798      	blx	r3
	buff_init();
    8676:	4b31      	ldr	r3, [pc, #196]	; (873c <main+0xf0>)
    8678:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    867a:	4b31      	ldr	r3, [pc, #196]	; (8740 <main+0xf4>)
    867c:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    867e:	2482      	movs	r4, #130	; 0x82
    8680:	05e4      	lsls	r4, r4, #23
    8682:	0025      	movs	r5, r4
    8684:	3580      	adds	r5, #128	; 0x80
    8686:	2780      	movs	r7, #128	; 0x80
    8688:	02bf      	lsls	r7, r7, #10
    868a:	61af      	str	r7, [r5, #24]
	
	VPC_High();
	delay_ms(50);
    868c:	2032      	movs	r0, #50	; 0x32
    868e:	4e2d      	ldr	r6, [pc, #180]	; (8744 <main+0xf8>)
    8690:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8692:	616f      	str	r7, [r5, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    8694:	2201      	movs	r2, #1
    8696:	4b2c      	ldr	r3, [pc, #176]	; (8748 <main+0xfc>)
    8698:	701a      	strb	r2, [r3, #0]
    869a:	f3bf 8f5f 	dmb	sy
    869e:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    86a0:	4b2a      	ldr	r3, [pc, #168]	; (874c <main+0x100>)
    86a2:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    86a4:	4b2a      	ldr	r3, [pc, #168]	; (8750 <main+0x104>)
    86a6:	881b      	ldrh	r3, [r3, #0]
    86a8:	b29b      	uxth	r3, r3
    86aa:	4d2a      	ldr	r5, [pc, #168]	; (8754 <main+0x108>)
    86ac:	802b      	strh	r3, [r5, #0]
	
	/* 初始化AFE */
    AFE_Init();
    86ae:	4b2a      	ldr	r3, [pc, #168]	; (8758 <main+0x10c>)
    86b0:	4798      	blx	r3
	delay_ms(300);
    86b2:	2096      	movs	r0, #150	; 0x96
    86b4:	0040      	lsls	r0, r0, #1
    86b6:	47b0      	blx	r6
	
    sleep_delay_cycle = 0;
    86b8:	2600      	movs	r6, #0
    86ba:	4b28      	ldr	r3, [pc, #160]	; (875c <main+0x110>)
    86bc:	701e      	strb	r6, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    86be:	4a28      	ldr	r2, [pc, #160]	; (8760 <main+0x114>)
    86c0:	7853      	ldrb	r3, [r2, #1]
    86c2:	2110      	movs	r1, #16
    86c4:	438b      	bics	r3, r1
    86c6:	7053      	strb	r3, [r2, #1]
    86c8:	2380      	movs	r3, #128	; 0x80
    86ca:	051b      	lsls	r3, r3, #20
    86cc:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    86ce:	2380      	movs	r3, #128	; 0x80
    86d0:	055b      	lsls	r3, r3, #21
    86d2:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	Address_Init(); //初始化设备地址
    86d4:	4b23      	ldr	r3, [pc, #140]	; (8764 <main+0x118>)
    86d6:	4798      	blx	r3
	BatteryState.val.ActionState = 1; // 电池状态设定为停止
    86d8:	4923      	ldr	r1, [pc, #140]	; (8768 <main+0x11c>)
    86da:	780b      	ldrb	r3, [r1, #0]
    86dc:	2203      	movs	r2, #3
    86de:	4393      	bics	r3, r2
    86e0:	001a      	movs	r2, r3
    86e2:	2301      	movs	r3, #1
    86e4:	4313      	orrs	r3, r2
    86e6:	700b      	strb	r3, [r1, #0]
	//printf("address is %d. \r\n",ID_address);
	
#ifdef SIMULATION_AFE
	Configure_Tc();
    86e8:	4b20      	ldr	r3, [pc, #128]	; (876c <main+0x120>)
    86ea:	4798      	blx	r3
	nADC_CELL_MAX = (uint16_t)(12000);
    86ec:	4b20      	ldr	r3, [pc, #128]	; (8770 <main+0x124>)
    86ee:	4a21      	ldr	r2, [pc, #132]	; (8774 <main+0x128>)
    86f0:	8013      	strh	r3, [r2, #0]
	nADC_CELL_MIN = (uint16_t)(12000);
    86f2:	4a21      	ldr	r2, [pc, #132]	; (8778 <main+0x12c>)
    86f4:	8013      	strh	r3, [r2, #0]
	nADC_CURRENT  = (int16_t)(0);
    86f6:	4b21      	ldr	r3, [pc, #132]	; (877c <main+0x130>)
    86f8:	801e      	strh	r6, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)24;
    86fa:	2318      	movs	r3, #24
    86fc:	4a20      	ldr	r2, [pc, #128]	; (8780 <main+0x134>)
    86fe:	7013      	strb	r3, [r2, #0]
	nADC_TMONI_BAT_MIN = (int8_t)24;
    8700:	4a20      	ldr	r2, [pc, #128]	; (8784 <main+0x138>)
    8702:	7013      	strb	r3, [r2, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)50;
    8704:	331a      	adds	r3, #26
    8706:	74ab      	strb	r3, [r5, #18]
#endif
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    8708:	4d1f      	ldr	r5, [pc, #124]	; (8788 <main+0x13c>)
		//}
		//else
		//{
			//AFE_Reg_Read();
		//}
		Sim_process();
    870a:	4c20      	ldr	r4, [pc, #128]	; (878c <main+0x140>)
#endif
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    870c:	47a8      	blx	r5
		//}
		//else
		//{
			//AFE_Reg_Read();
		//}
		Sim_process();
    870e:	47a0      	blx	r4
    8710:	e7fc      	b.n	870c <main+0xc0>
    8712:	46c0      	nop			; (mov r8, r8)
    8714:	00003000 	.word	0x00003000
    8718:	00008581 	.word	0x00008581
    871c:	000066f5 	.word	0x000066f5
    8720:	00007f11 	.word	0x00007f11
    8724:	00006445 	.word	0x00006445
    8728:	00005081 	.word	0x00005081
    872c:	00004509 	.word	0x00004509
    8730:	00005371 	.word	0x00005371
    8734:	0000460d 	.word	0x0000460d
    8738:	000046c9 	.word	0x000046c9
    873c:	00004775 	.word	0x00004775
    8740:	00005671 	.word	0x00005671
    8744:	00006761 	.word	0x00006761
    8748:	2000000c 	.word	0x2000000c
    874c:	00005319 	.word	0x00005319
    8750:	20000ece 	.word	0x20000ece
    8754:	20000e98 	.word	0x20000e98
    8758:	00004581 	.word	0x00004581
    875c:	20000ef4 	.word	0x20000ef4
    8760:	2000108c 	.word	0x2000108c
    8764:	00004fad 	.word	0x00004fad
    8768:	20001090 	.word	0x20001090
    876c:	000062f1 	.word	0x000062f1
    8770:	00002ee0 	.word	0x00002ee0
    8774:	20000ecc 	.word	0x20000ecc
    8778:	20000e92 	.word	0x20000e92
    877c:	20000ef6 	.word	0x20000ef6
    8780:	20001060 	.word	0x20001060
    8784:	20000dd4 	.word	0x20000dd4
    8788:	00004d6d 	.word	0x00004d6d
    878c:	00006371 	.word	0x00006371

00008790 <__aeabi_uidiv>:
    8790:	2200      	movs	r2, #0
    8792:	0843      	lsrs	r3, r0, #1
    8794:	428b      	cmp	r3, r1
    8796:	d374      	bcc.n	8882 <__aeabi_uidiv+0xf2>
    8798:	0903      	lsrs	r3, r0, #4
    879a:	428b      	cmp	r3, r1
    879c:	d35f      	bcc.n	885e <__aeabi_uidiv+0xce>
    879e:	0a03      	lsrs	r3, r0, #8
    87a0:	428b      	cmp	r3, r1
    87a2:	d344      	bcc.n	882e <__aeabi_uidiv+0x9e>
    87a4:	0b03      	lsrs	r3, r0, #12
    87a6:	428b      	cmp	r3, r1
    87a8:	d328      	bcc.n	87fc <__aeabi_uidiv+0x6c>
    87aa:	0c03      	lsrs	r3, r0, #16
    87ac:	428b      	cmp	r3, r1
    87ae:	d30d      	bcc.n	87cc <__aeabi_uidiv+0x3c>
    87b0:	22ff      	movs	r2, #255	; 0xff
    87b2:	0209      	lsls	r1, r1, #8
    87b4:	ba12      	rev	r2, r2
    87b6:	0c03      	lsrs	r3, r0, #16
    87b8:	428b      	cmp	r3, r1
    87ba:	d302      	bcc.n	87c2 <__aeabi_uidiv+0x32>
    87bc:	1212      	asrs	r2, r2, #8
    87be:	0209      	lsls	r1, r1, #8
    87c0:	d065      	beq.n	888e <__aeabi_uidiv+0xfe>
    87c2:	0b03      	lsrs	r3, r0, #12
    87c4:	428b      	cmp	r3, r1
    87c6:	d319      	bcc.n	87fc <__aeabi_uidiv+0x6c>
    87c8:	e000      	b.n	87cc <__aeabi_uidiv+0x3c>
    87ca:	0a09      	lsrs	r1, r1, #8
    87cc:	0bc3      	lsrs	r3, r0, #15
    87ce:	428b      	cmp	r3, r1
    87d0:	d301      	bcc.n	87d6 <__aeabi_uidiv+0x46>
    87d2:	03cb      	lsls	r3, r1, #15
    87d4:	1ac0      	subs	r0, r0, r3
    87d6:	4152      	adcs	r2, r2
    87d8:	0b83      	lsrs	r3, r0, #14
    87da:	428b      	cmp	r3, r1
    87dc:	d301      	bcc.n	87e2 <__aeabi_uidiv+0x52>
    87de:	038b      	lsls	r3, r1, #14
    87e0:	1ac0      	subs	r0, r0, r3
    87e2:	4152      	adcs	r2, r2
    87e4:	0b43      	lsrs	r3, r0, #13
    87e6:	428b      	cmp	r3, r1
    87e8:	d301      	bcc.n	87ee <__aeabi_uidiv+0x5e>
    87ea:	034b      	lsls	r3, r1, #13
    87ec:	1ac0      	subs	r0, r0, r3
    87ee:	4152      	adcs	r2, r2
    87f0:	0b03      	lsrs	r3, r0, #12
    87f2:	428b      	cmp	r3, r1
    87f4:	d301      	bcc.n	87fa <__aeabi_uidiv+0x6a>
    87f6:	030b      	lsls	r3, r1, #12
    87f8:	1ac0      	subs	r0, r0, r3
    87fa:	4152      	adcs	r2, r2
    87fc:	0ac3      	lsrs	r3, r0, #11
    87fe:	428b      	cmp	r3, r1
    8800:	d301      	bcc.n	8806 <__aeabi_uidiv+0x76>
    8802:	02cb      	lsls	r3, r1, #11
    8804:	1ac0      	subs	r0, r0, r3
    8806:	4152      	adcs	r2, r2
    8808:	0a83      	lsrs	r3, r0, #10
    880a:	428b      	cmp	r3, r1
    880c:	d301      	bcc.n	8812 <__aeabi_uidiv+0x82>
    880e:	028b      	lsls	r3, r1, #10
    8810:	1ac0      	subs	r0, r0, r3
    8812:	4152      	adcs	r2, r2
    8814:	0a43      	lsrs	r3, r0, #9
    8816:	428b      	cmp	r3, r1
    8818:	d301      	bcc.n	881e <__aeabi_uidiv+0x8e>
    881a:	024b      	lsls	r3, r1, #9
    881c:	1ac0      	subs	r0, r0, r3
    881e:	4152      	adcs	r2, r2
    8820:	0a03      	lsrs	r3, r0, #8
    8822:	428b      	cmp	r3, r1
    8824:	d301      	bcc.n	882a <__aeabi_uidiv+0x9a>
    8826:	020b      	lsls	r3, r1, #8
    8828:	1ac0      	subs	r0, r0, r3
    882a:	4152      	adcs	r2, r2
    882c:	d2cd      	bcs.n	87ca <__aeabi_uidiv+0x3a>
    882e:	09c3      	lsrs	r3, r0, #7
    8830:	428b      	cmp	r3, r1
    8832:	d301      	bcc.n	8838 <__aeabi_uidiv+0xa8>
    8834:	01cb      	lsls	r3, r1, #7
    8836:	1ac0      	subs	r0, r0, r3
    8838:	4152      	adcs	r2, r2
    883a:	0983      	lsrs	r3, r0, #6
    883c:	428b      	cmp	r3, r1
    883e:	d301      	bcc.n	8844 <__aeabi_uidiv+0xb4>
    8840:	018b      	lsls	r3, r1, #6
    8842:	1ac0      	subs	r0, r0, r3
    8844:	4152      	adcs	r2, r2
    8846:	0943      	lsrs	r3, r0, #5
    8848:	428b      	cmp	r3, r1
    884a:	d301      	bcc.n	8850 <__aeabi_uidiv+0xc0>
    884c:	014b      	lsls	r3, r1, #5
    884e:	1ac0      	subs	r0, r0, r3
    8850:	4152      	adcs	r2, r2
    8852:	0903      	lsrs	r3, r0, #4
    8854:	428b      	cmp	r3, r1
    8856:	d301      	bcc.n	885c <__aeabi_uidiv+0xcc>
    8858:	010b      	lsls	r3, r1, #4
    885a:	1ac0      	subs	r0, r0, r3
    885c:	4152      	adcs	r2, r2
    885e:	08c3      	lsrs	r3, r0, #3
    8860:	428b      	cmp	r3, r1
    8862:	d301      	bcc.n	8868 <__aeabi_uidiv+0xd8>
    8864:	00cb      	lsls	r3, r1, #3
    8866:	1ac0      	subs	r0, r0, r3
    8868:	4152      	adcs	r2, r2
    886a:	0883      	lsrs	r3, r0, #2
    886c:	428b      	cmp	r3, r1
    886e:	d301      	bcc.n	8874 <__aeabi_uidiv+0xe4>
    8870:	008b      	lsls	r3, r1, #2
    8872:	1ac0      	subs	r0, r0, r3
    8874:	4152      	adcs	r2, r2
    8876:	0843      	lsrs	r3, r0, #1
    8878:	428b      	cmp	r3, r1
    887a:	d301      	bcc.n	8880 <__aeabi_uidiv+0xf0>
    887c:	004b      	lsls	r3, r1, #1
    887e:	1ac0      	subs	r0, r0, r3
    8880:	4152      	adcs	r2, r2
    8882:	1a41      	subs	r1, r0, r1
    8884:	d200      	bcs.n	8888 <__aeabi_uidiv+0xf8>
    8886:	4601      	mov	r1, r0
    8888:	4152      	adcs	r2, r2
    888a:	4610      	mov	r0, r2
    888c:	4770      	bx	lr
    888e:	e7ff      	b.n	8890 <__aeabi_uidiv+0x100>
    8890:	b501      	push	{r0, lr}
    8892:	2000      	movs	r0, #0
    8894:	f000 f8f0 	bl	8a78 <__aeabi_idiv0>
    8898:	bd02      	pop	{r1, pc}
    889a:	46c0      	nop			; (mov r8, r8)

0000889c <__aeabi_uidivmod>:
    889c:	2900      	cmp	r1, #0
    889e:	d0f7      	beq.n	8890 <__aeabi_uidiv+0x100>
    88a0:	e776      	b.n	8790 <__aeabi_uidiv>
    88a2:	4770      	bx	lr

000088a4 <__aeabi_idiv>:
    88a4:	4603      	mov	r3, r0
    88a6:	430b      	orrs	r3, r1
    88a8:	d47f      	bmi.n	89aa <__aeabi_idiv+0x106>
    88aa:	2200      	movs	r2, #0
    88ac:	0843      	lsrs	r3, r0, #1
    88ae:	428b      	cmp	r3, r1
    88b0:	d374      	bcc.n	899c <__aeabi_idiv+0xf8>
    88b2:	0903      	lsrs	r3, r0, #4
    88b4:	428b      	cmp	r3, r1
    88b6:	d35f      	bcc.n	8978 <__aeabi_idiv+0xd4>
    88b8:	0a03      	lsrs	r3, r0, #8
    88ba:	428b      	cmp	r3, r1
    88bc:	d344      	bcc.n	8948 <__aeabi_idiv+0xa4>
    88be:	0b03      	lsrs	r3, r0, #12
    88c0:	428b      	cmp	r3, r1
    88c2:	d328      	bcc.n	8916 <__aeabi_idiv+0x72>
    88c4:	0c03      	lsrs	r3, r0, #16
    88c6:	428b      	cmp	r3, r1
    88c8:	d30d      	bcc.n	88e6 <__aeabi_idiv+0x42>
    88ca:	22ff      	movs	r2, #255	; 0xff
    88cc:	0209      	lsls	r1, r1, #8
    88ce:	ba12      	rev	r2, r2
    88d0:	0c03      	lsrs	r3, r0, #16
    88d2:	428b      	cmp	r3, r1
    88d4:	d302      	bcc.n	88dc <__aeabi_idiv+0x38>
    88d6:	1212      	asrs	r2, r2, #8
    88d8:	0209      	lsls	r1, r1, #8
    88da:	d065      	beq.n	89a8 <__aeabi_idiv+0x104>
    88dc:	0b03      	lsrs	r3, r0, #12
    88de:	428b      	cmp	r3, r1
    88e0:	d319      	bcc.n	8916 <__aeabi_idiv+0x72>
    88e2:	e000      	b.n	88e6 <__aeabi_idiv+0x42>
    88e4:	0a09      	lsrs	r1, r1, #8
    88e6:	0bc3      	lsrs	r3, r0, #15
    88e8:	428b      	cmp	r3, r1
    88ea:	d301      	bcc.n	88f0 <__aeabi_idiv+0x4c>
    88ec:	03cb      	lsls	r3, r1, #15
    88ee:	1ac0      	subs	r0, r0, r3
    88f0:	4152      	adcs	r2, r2
    88f2:	0b83      	lsrs	r3, r0, #14
    88f4:	428b      	cmp	r3, r1
    88f6:	d301      	bcc.n	88fc <__aeabi_idiv+0x58>
    88f8:	038b      	lsls	r3, r1, #14
    88fa:	1ac0      	subs	r0, r0, r3
    88fc:	4152      	adcs	r2, r2
    88fe:	0b43      	lsrs	r3, r0, #13
    8900:	428b      	cmp	r3, r1
    8902:	d301      	bcc.n	8908 <__aeabi_idiv+0x64>
    8904:	034b      	lsls	r3, r1, #13
    8906:	1ac0      	subs	r0, r0, r3
    8908:	4152      	adcs	r2, r2
    890a:	0b03      	lsrs	r3, r0, #12
    890c:	428b      	cmp	r3, r1
    890e:	d301      	bcc.n	8914 <__aeabi_idiv+0x70>
    8910:	030b      	lsls	r3, r1, #12
    8912:	1ac0      	subs	r0, r0, r3
    8914:	4152      	adcs	r2, r2
    8916:	0ac3      	lsrs	r3, r0, #11
    8918:	428b      	cmp	r3, r1
    891a:	d301      	bcc.n	8920 <__aeabi_idiv+0x7c>
    891c:	02cb      	lsls	r3, r1, #11
    891e:	1ac0      	subs	r0, r0, r3
    8920:	4152      	adcs	r2, r2
    8922:	0a83      	lsrs	r3, r0, #10
    8924:	428b      	cmp	r3, r1
    8926:	d301      	bcc.n	892c <__aeabi_idiv+0x88>
    8928:	028b      	lsls	r3, r1, #10
    892a:	1ac0      	subs	r0, r0, r3
    892c:	4152      	adcs	r2, r2
    892e:	0a43      	lsrs	r3, r0, #9
    8930:	428b      	cmp	r3, r1
    8932:	d301      	bcc.n	8938 <__aeabi_idiv+0x94>
    8934:	024b      	lsls	r3, r1, #9
    8936:	1ac0      	subs	r0, r0, r3
    8938:	4152      	adcs	r2, r2
    893a:	0a03      	lsrs	r3, r0, #8
    893c:	428b      	cmp	r3, r1
    893e:	d301      	bcc.n	8944 <__aeabi_idiv+0xa0>
    8940:	020b      	lsls	r3, r1, #8
    8942:	1ac0      	subs	r0, r0, r3
    8944:	4152      	adcs	r2, r2
    8946:	d2cd      	bcs.n	88e4 <__aeabi_idiv+0x40>
    8948:	09c3      	lsrs	r3, r0, #7
    894a:	428b      	cmp	r3, r1
    894c:	d301      	bcc.n	8952 <__aeabi_idiv+0xae>
    894e:	01cb      	lsls	r3, r1, #7
    8950:	1ac0      	subs	r0, r0, r3
    8952:	4152      	adcs	r2, r2
    8954:	0983      	lsrs	r3, r0, #6
    8956:	428b      	cmp	r3, r1
    8958:	d301      	bcc.n	895e <__aeabi_idiv+0xba>
    895a:	018b      	lsls	r3, r1, #6
    895c:	1ac0      	subs	r0, r0, r3
    895e:	4152      	adcs	r2, r2
    8960:	0943      	lsrs	r3, r0, #5
    8962:	428b      	cmp	r3, r1
    8964:	d301      	bcc.n	896a <__aeabi_idiv+0xc6>
    8966:	014b      	lsls	r3, r1, #5
    8968:	1ac0      	subs	r0, r0, r3
    896a:	4152      	adcs	r2, r2
    896c:	0903      	lsrs	r3, r0, #4
    896e:	428b      	cmp	r3, r1
    8970:	d301      	bcc.n	8976 <__aeabi_idiv+0xd2>
    8972:	010b      	lsls	r3, r1, #4
    8974:	1ac0      	subs	r0, r0, r3
    8976:	4152      	adcs	r2, r2
    8978:	08c3      	lsrs	r3, r0, #3
    897a:	428b      	cmp	r3, r1
    897c:	d301      	bcc.n	8982 <__aeabi_idiv+0xde>
    897e:	00cb      	lsls	r3, r1, #3
    8980:	1ac0      	subs	r0, r0, r3
    8982:	4152      	adcs	r2, r2
    8984:	0883      	lsrs	r3, r0, #2
    8986:	428b      	cmp	r3, r1
    8988:	d301      	bcc.n	898e <__aeabi_idiv+0xea>
    898a:	008b      	lsls	r3, r1, #2
    898c:	1ac0      	subs	r0, r0, r3
    898e:	4152      	adcs	r2, r2
    8990:	0843      	lsrs	r3, r0, #1
    8992:	428b      	cmp	r3, r1
    8994:	d301      	bcc.n	899a <__aeabi_idiv+0xf6>
    8996:	004b      	lsls	r3, r1, #1
    8998:	1ac0      	subs	r0, r0, r3
    899a:	4152      	adcs	r2, r2
    899c:	1a41      	subs	r1, r0, r1
    899e:	d200      	bcs.n	89a2 <__aeabi_idiv+0xfe>
    89a0:	4601      	mov	r1, r0
    89a2:	4152      	adcs	r2, r2
    89a4:	4610      	mov	r0, r2
    89a6:	4770      	bx	lr
    89a8:	e05d      	b.n	8a66 <__aeabi_idiv+0x1c2>
    89aa:	0fca      	lsrs	r2, r1, #31
    89ac:	d000      	beq.n	89b0 <__aeabi_idiv+0x10c>
    89ae:	4249      	negs	r1, r1
    89b0:	1003      	asrs	r3, r0, #32
    89b2:	d300      	bcc.n	89b6 <__aeabi_idiv+0x112>
    89b4:	4240      	negs	r0, r0
    89b6:	4053      	eors	r3, r2
    89b8:	2200      	movs	r2, #0
    89ba:	469c      	mov	ip, r3
    89bc:	0903      	lsrs	r3, r0, #4
    89be:	428b      	cmp	r3, r1
    89c0:	d32d      	bcc.n	8a1e <__aeabi_idiv+0x17a>
    89c2:	0a03      	lsrs	r3, r0, #8
    89c4:	428b      	cmp	r3, r1
    89c6:	d312      	bcc.n	89ee <__aeabi_idiv+0x14a>
    89c8:	22fc      	movs	r2, #252	; 0xfc
    89ca:	0189      	lsls	r1, r1, #6
    89cc:	ba12      	rev	r2, r2
    89ce:	0a03      	lsrs	r3, r0, #8
    89d0:	428b      	cmp	r3, r1
    89d2:	d30c      	bcc.n	89ee <__aeabi_idiv+0x14a>
    89d4:	0189      	lsls	r1, r1, #6
    89d6:	1192      	asrs	r2, r2, #6
    89d8:	428b      	cmp	r3, r1
    89da:	d308      	bcc.n	89ee <__aeabi_idiv+0x14a>
    89dc:	0189      	lsls	r1, r1, #6
    89de:	1192      	asrs	r2, r2, #6
    89e0:	428b      	cmp	r3, r1
    89e2:	d304      	bcc.n	89ee <__aeabi_idiv+0x14a>
    89e4:	0189      	lsls	r1, r1, #6
    89e6:	d03a      	beq.n	8a5e <__aeabi_idiv+0x1ba>
    89e8:	1192      	asrs	r2, r2, #6
    89ea:	e000      	b.n	89ee <__aeabi_idiv+0x14a>
    89ec:	0989      	lsrs	r1, r1, #6
    89ee:	09c3      	lsrs	r3, r0, #7
    89f0:	428b      	cmp	r3, r1
    89f2:	d301      	bcc.n	89f8 <__aeabi_idiv+0x154>
    89f4:	01cb      	lsls	r3, r1, #7
    89f6:	1ac0      	subs	r0, r0, r3
    89f8:	4152      	adcs	r2, r2
    89fa:	0983      	lsrs	r3, r0, #6
    89fc:	428b      	cmp	r3, r1
    89fe:	d301      	bcc.n	8a04 <__aeabi_idiv+0x160>
    8a00:	018b      	lsls	r3, r1, #6
    8a02:	1ac0      	subs	r0, r0, r3
    8a04:	4152      	adcs	r2, r2
    8a06:	0943      	lsrs	r3, r0, #5
    8a08:	428b      	cmp	r3, r1
    8a0a:	d301      	bcc.n	8a10 <__aeabi_idiv+0x16c>
    8a0c:	014b      	lsls	r3, r1, #5
    8a0e:	1ac0      	subs	r0, r0, r3
    8a10:	4152      	adcs	r2, r2
    8a12:	0903      	lsrs	r3, r0, #4
    8a14:	428b      	cmp	r3, r1
    8a16:	d301      	bcc.n	8a1c <__aeabi_idiv+0x178>
    8a18:	010b      	lsls	r3, r1, #4
    8a1a:	1ac0      	subs	r0, r0, r3
    8a1c:	4152      	adcs	r2, r2
    8a1e:	08c3      	lsrs	r3, r0, #3
    8a20:	428b      	cmp	r3, r1
    8a22:	d301      	bcc.n	8a28 <__aeabi_idiv+0x184>
    8a24:	00cb      	lsls	r3, r1, #3
    8a26:	1ac0      	subs	r0, r0, r3
    8a28:	4152      	adcs	r2, r2
    8a2a:	0883      	lsrs	r3, r0, #2
    8a2c:	428b      	cmp	r3, r1
    8a2e:	d301      	bcc.n	8a34 <__aeabi_idiv+0x190>
    8a30:	008b      	lsls	r3, r1, #2
    8a32:	1ac0      	subs	r0, r0, r3
    8a34:	4152      	adcs	r2, r2
    8a36:	d2d9      	bcs.n	89ec <__aeabi_idiv+0x148>
    8a38:	0843      	lsrs	r3, r0, #1
    8a3a:	428b      	cmp	r3, r1
    8a3c:	d301      	bcc.n	8a42 <__aeabi_idiv+0x19e>
    8a3e:	004b      	lsls	r3, r1, #1
    8a40:	1ac0      	subs	r0, r0, r3
    8a42:	4152      	adcs	r2, r2
    8a44:	1a41      	subs	r1, r0, r1
    8a46:	d200      	bcs.n	8a4a <__aeabi_idiv+0x1a6>
    8a48:	4601      	mov	r1, r0
    8a4a:	4663      	mov	r3, ip
    8a4c:	4152      	adcs	r2, r2
    8a4e:	105b      	asrs	r3, r3, #1
    8a50:	4610      	mov	r0, r2
    8a52:	d301      	bcc.n	8a58 <__aeabi_idiv+0x1b4>
    8a54:	4240      	negs	r0, r0
    8a56:	2b00      	cmp	r3, #0
    8a58:	d500      	bpl.n	8a5c <__aeabi_idiv+0x1b8>
    8a5a:	4249      	negs	r1, r1
    8a5c:	4770      	bx	lr
    8a5e:	4663      	mov	r3, ip
    8a60:	105b      	asrs	r3, r3, #1
    8a62:	d300      	bcc.n	8a66 <__aeabi_idiv+0x1c2>
    8a64:	4240      	negs	r0, r0
    8a66:	b501      	push	{r0, lr}
    8a68:	2000      	movs	r0, #0
    8a6a:	f000 f805 	bl	8a78 <__aeabi_idiv0>
    8a6e:	bd02      	pop	{r1, pc}

00008a70 <__aeabi_idivmod>:
    8a70:	2900      	cmp	r1, #0
    8a72:	d0f8      	beq.n	8a66 <__aeabi_idiv+0x1c2>
    8a74:	e716      	b.n	88a4 <__aeabi_idiv>
    8a76:	4770      	bx	lr

00008a78 <__aeabi_idiv0>:
    8a78:	4770      	bx	lr
    8a7a:	46c0      	nop			; (mov r8, r8)

00008a7c <__libc_init_array>:
    8a7c:	4b0e      	ldr	r3, [pc, #56]	; (8ab8 <__libc_init_array+0x3c>)
    8a7e:	b570      	push	{r4, r5, r6, lr}
    8a80:	2500      	movs	r5, #0
    8a82:	001e      	movs	r6, r3
    8a84:	4c0d      	ldr	r4, [pc, #52]	; (8abc <__libc_init_array+0x40>)
    8a86:	1ae4      	subs	r4, r4, r3
    8a88:	10a4      	asrs	r4, r4, #2
    8a8a:	42a5      	cmp	r5, r4
    8a8c:	d004      	beq.n	8a98 <__libc_init_array+0x1c>
    8a8e:	00ab      	lsls	r3, r5, #2
    8a90:	58f3      	ldr	r3, [r6, r3]
    8a92:	4798      	blx	r3
    8a94:	3501      	adds	r5, #1
    8a96:	e7f8      	b.n	8a8a <__libc_init_array+0xe>
    8a98:	f000 fa3a 	bl	8f10 <_init>
    8a9c:	4b08      	ldr	r3, [pc, #32]	; (8ac0 <__libc_init_array+0x44>)
    8a9e:	2500      	movs	r5, #0
    8aa0:	001e      	movs	r6, r3
    8aa2:	4c08      	ldr	r4, [pc, #32]	; (8ac4 <__libc_init_array+0x48>)
    8aa4:	1ae4      	subs	r4, r4, r3
    8aa6:	10a4      	asrs	r4, r4, #2
    8aa8:	42a5      	cmp	r5, r4
    8aaa:	d004      	beq.n	8ab6 <__libc_init_array+0x3a>
    8aac:	00ab      	lsls	r3, r5, #2
    8aae:	58f3      	ldr	r3, [r6, r3]
    8ab0:	4798      	blx	r3
    8ab2:	3501      	adds	r5, #1
    8ab4:	e7f8      	b.n	8aa8 <__libc_init_array+0x2c>
    8ab6:	bd70      	pop	{r4, r5, r6, pc}
    8ab8:	00008f1c 	.word	0x00008f1c
    8abc:	00008f1c 	.word	0x00008f1c
    8ac0:	00008f1c 	.word	0x00008f1c
    8ac4:	00008f20 	.word	0x00008f20

00008ac8 <memcpy>:
    8ac8:	2300      	movs	r3, #0
    8aca:	b510      	push	{r4, lr}
    8acc:	429a      	cmp	r2, r3
    8ace:	d003      	beq.n	8ad8 <memcpy+0x10>
    8ad0:	5ccc      	ldrb	r4, [r1, r3]
    8ad2:	54c4      	strb	r4, [r0, r3]
    8ad4:	3301      	adds	r3, #1
    8ad6:	e7f9      	b.n	8acc <memcpy+0x4>
    8ad8:	bd10      	pop	{r4, pc}

00008ada <memset>:
    8ada:	0003      	movs	r3, r0
    8adc:	1882      	adds	r2, r0, r2
    8ade:	4293      	cmp	r3, r2
    8ae0:	d002      	beq.n	8ae8 <memset+0xe>
    8ae2:	7019      	strb	r1, [r3, #0]
    8ae4:	3301      	adds	r3, #1
    8ae6:	e7fa      	b.n	8ade <memset+0x4>
    8ae8:	4770      	bx	lr
    8aea:	0000      	movs	r0, r0
    8aec:	42003000 	.word	0x42003000
    8af0:	42003400 	.word	0x42003400
    8af4:	42003800 	.word	0x42003800
    8af8:	42003c00 	.word	0x42003c00
    8afc:	42004000 	.word	0x42004000
    8b00:	1f1f1e1e 	.word	0x1f1f1e1e
    8b04:	00000020 	.word	0x00000020
    8b08:	00000002 	.word	0x00000002
    8b0c:	00001000 	.word	0x00001000
    8b10:	00000002 	.word	0x00000002
    8b14:	00002000 	.word	0x00002000
    8b18:	00000002 	.word	0x00000002
    8b1c:	00004000 	.word	0x00004000
    8b20:	00000002 	.word	0x00000002
    8b24:	00008000 	.word	0x00008000
    8b28:	00000002 	.word	0x00000002
    8b2c:	00010000 	.word	0x00010000

00008b30 <tc_interrupt_vectors.15485>:
    8b30:	17161514 00000018                       ........

00008b38 <ucCRC_tCalc>:
    8b38:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    8b48:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    8b58:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    8b68:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    8b78:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    8b88:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    8b98:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    8ba8:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    8bb8:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    8bc8:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    8bd8:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    8be8:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    8bf8:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    8c08:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    8c18:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    8c28:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    8c38:	00006a30 00006c90 00006c90 00006c90     0j...l...l...l..
    8c48:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8c58:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8c68:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8c78:	00006a18 00006c90 00006c90 00006c90     .j...l...l...l..
    8c88:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8c98:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8ca8:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8cb8:	00006a28 00006c90 00006c90 00006c90     (j...l...l...l..
    8cc8:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8cd8:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8ce8:	00006c90 00006c90 00006c90 00006c90     .l...l...l...l..
    8cf8:	00006a20 00006a38 00006a00 00006a10      j..8j...j...j..
    8d08:	00006a08 42004400 42004800 00000002     .j...D.B.H.B....
    8d18:	00000003 00000028 00000029 00000004     ....(...).......
    8d28:	00000005 00000006 00000007 00000008     ................
    8d38:	00000009 0000000a 0000000b 00000020     ............ ...
    8d48:	00000021 00000022 00000023 00000028     !..."...#...(...
    8d58:	00000029 00000024 00000025 00000026     )...$...%...&...
    8d68:	00000027 00000008 00000009              '...........

00008d74 <_adc_biasrefbuf_pos>:
    8d74:	00000600                                ....

00008d78 <_adc_apbcmasks>:
    8d78:	00020000 00040000                       ........

00008d80 <_adc_biascomp_pos>:
    8d80:	00000903                                ....

00008d84 <_adc_gclk_ids>:
    8d84:	00002221                                !"..

00008d88 <_adc_extchannel_msb>:
    8d88:	0000000b 0000000b                       ........

00008d90 <_adc_biascomp_addr>:
    8d90:	00806020 00806020                        `.. `..

00008d98 <_adc_biasrefbuf_addr>:
    8d98:	00806020 00806020 0000742e 0000742e      `.. `...t...t..
    8da8:	00007424 0000742e 00007424 0000740a     $t...t..$t...t..
    8db8:	0000740a 0000742e 0000742e 0000742e     .t...t...t...t..
    8dc8:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8dd8:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8de8:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8df8:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e08:	00007424 0000742e 00007424 0000742e     $t...t..$t...t..
    8e18:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e28:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e38:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e48:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e58:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e68:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e78:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e88:	0000742e 0000742e 0000742e 0000742e     .t...t...t...t..
    8e98:	0000742e 0000742e 00007424 00007424     .t...t..$t..$t..
    8ea8:	00007436 00007436 00007436 00007436     6t..6t..6t..6t..
    8eb8:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    8ec8:	42001400 42001800 00007fce 00007fca     ...B...B........
    8ed8:	00007fca 00007ffc 00007ffc 00007fe6     ................
    8ee8:	00007fd4 00007fec 00008124 00008104     ........$.......
    8ef8:	00008104 0000815a 00008116 00008132     ....Z.......2...
    8f08:	00008108 00008140                       ....@...

00008f10 <_init>:
    8f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f12:	46c0      	nop			; (mov r8, r8)
    8f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8f16:	bc08      	pop	{r3}
    8f18:	469e      	mov	lr, r3
    8f1a:	4770      	bx	lr

00008f1c <__init_array_start>:
    8f1c:	000040e5 	.word	0x000040e5

00008f20 <_fini>:
    8f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8f22:	46c0      	nop			; (mov r8, r8)
    8f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8f26:	bc08      	pop	{r3}
    8f28:	469e      	mov	lr, r3
    8f2a:	4770      	bx	lr

00008f2c <__fini_array_start>:
    8f2c:	000040bd 	.word	0x000040bd
