Simulator report for Register
Sun Dec 28 22:49:34 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 146 nodes    ;
; Simulation Coverage         ;      45.89 % ;
; Total Number of Transitions ; 395          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      45.89 % ;
; Total nodes checked                                 ; 146          ;
; Total output ports checked                          ; 146          ;
; Total output ports with complete 1/0-value coverage ; 67           ;
; Total output ports with no 1/0-value coverage       ; 57           ;
; Total output ports with no 1-value coverage         ; 64           ;
; Total output ports with no 0-value coverage         ; 72           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |Register|output[6]                                                                                      ; |Register|output[6]                                                                                      ; pin_out          ;
; |Register|output[5]                                                                                      ; |Register|output[5]                                                                                      ; pin_out          ;
; |Register|output[4]                                                                                      ; |Register|output[4]                                                                                      ; pin_out          ;
; |Register|output[2]                                                                                      ; |Register|output[2]                                                                                      ; pin_out          ;
; |Register|output[1]                                                                                      ; |Register|output[1]                                                                                      ; pin_out          ;
; |Register|output[0]                                                                                      ; |Register|output[0]                                                                                      ; pin_out          ;
; |Register|inst4[6]                                                                                       ; |Register|inst4[6]                                                                                       ; out              ;
; |Register|inst4[5]                                                                                       ; |Register|inst4[5]                                                                                       ; out              ;
; |Register|inst4[4]                                                                                       ; |Register|inst4[4]                                                                                       ; out              ;
; |Register|inst4[2]                                                                                       ; |Register|inst4[2]                                                                                       ; out              ;
; |Register|inst4[1]                                                                                       ; |Register|inst4[1]                                                                                       ; out              ;
; |Register|inst4[0]                                                                                       ; |Register|inst4[0]                                                                                       ; out              ;
; |Register|clock                                                                                          ; |Register|clock                                                                                          ; out              ;
; |Register|inst3[0]                                                                                       ; |Register|inst3[0]                                                                                       ; out              ;
; |Register|waddr[1]                                                                                       ; |Register|waddr[1]                                                                                       ; out              ;
; |Register|waddr[0]                                                                                       ; |Register|waddr[0]                                                                                       ; out              ;
; |Register|data[6]                                                                                        ; |Register|data[6]                                                                                        ; out              ;
; |Register|data[5]                                                                                        ; |Register|data[5]                                                                                        ; out              ;
; |Register|data[4]                                                                                        ; |Register|data[4]                                                                                        ; out              ;
; |Register|data[2]                                                                                        ; |Register|data[2]                                                                                        ; out              ;
; |Register|data[1]                                                                                        ; |Register|data[1]                                                                                        ; out              ;
; |Register|data[0]                                                                                        ; |Register|data[0]                                                                                        ; out              ;
; |Register|raddr[1]                                                                                       ; |Register|raddr[1]                                                                                       ; out              ;
; |Register|raddr[0]                                                                                       ; |Register|raddr[0]                                                                                       ; out              ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1] ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; out0             ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1] ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w0_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w2_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w4_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout          ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~0        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1        ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout~1        ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout          ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w6_n0_mux_dataout          ; out0             ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |Register|output[7]                                                                                     ; |Register|output[7]                                                                                     ; pin_out          ;
; |Register|output[3]                                                                                     ; |Register|output[3]                                                                                     ; pin_out          ;
; |Register|inst4[7]                                                                                      ; |Register|inst4[7]                                                                                      ; out              ;
; |Register|inst4[3]                                                                                      ; |Register|inst4[3]                                                                                      ; out              ;
; |Register|wren                                                                                          ; |Register|wren                                                                                          ; out              ;
; |Register|clr                                                                                           ; |Register|clr                                                                                           ; out              ;
; |Register|set                                                                                           ; |Register|set                                                                                           ; out              ;
; |Register|data[7]                                                                                       ; |Register|data[7]                                                                                       ; out              ;
; |Register|data[3]                                                                                       ; |Register|data[3]                                                                                       ; out              ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7]                                               ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7]                                               ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[5]                                               ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[5]                                               ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[3]                                               ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[2]                                               ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                               ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] ; |Register|GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] ; out0             ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout         ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1       ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1       ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout         ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout         ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |Register|inst3[1]                                                                                ; |Register|inst3[1]                                                                                ; out              ;
; |Register|set                                                                                     ; |Register|set                                                                                     ; out              ;
; |Register|data[7]                                                                                 ; |Register|data[7]                                                                                 ; out              ;
; |Register|data[3]                                                                                 ; |Register|data[3]                                                                                 ; out              ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[2]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                         ; |Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[7]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[7]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[6]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[6]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[5]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[4]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[4]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[3]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[2]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[1]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                          ; |Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; |Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n0_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w1_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w2_n1_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w3_n1_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w6_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l1_w7_n1_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w1_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w3_n0_mux_dataout   ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1 ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout   ; |Register|lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout   ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 28 22:49:34 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Register -c Register
Info: Using vector source file "C:/Users/29817/Desktop/Quartus/Register/Register.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 70.0 ns on register "|Register|lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 70.0 ns on register "|Register|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 70.0 ns on register "|Register|lpm_dff1:inst9|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 70.0 ns on register "|Register|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      45.89 %
Info: Number of transitions in simulation is 395
Info: Quartus II Simulator was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Sun Dec 28 22:49:36 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


