Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  3 16:08:10 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AlarmClock_timing_summary_routed.rpt -pb AlarmClock_timing_summary_routed.pb -rpx AlarmClock_timing_summary_routed.rpx -warn_on_violation
| Design       : AlarmClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmMinute_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmSecond_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmSecond_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmSecond_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmSecond_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alarmSecond_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cgn/clk1Hz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cgn/clk400Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: db1/FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: db1/FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: db1/FSM_onehot_state_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: db1/FSM_onehot_state_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dck/cgn/clk1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dck/cgn/clk400Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/min/Q_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dck/sec/Q_reg[4]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dck/sec/Q_reg[5]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dck/sec/Q_reg[5]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dck/sec/Q_reg[5]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.750    -1664.894                    134                  557        0.167        0.000                      0                  557        4.500        0.000                       0                   308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.750    -1664.894                    134                  557        0.167        0.000                      0                  557        4.500        0.000                       0                   308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          134  Failing Endpoints,  Worst Slack      -13.750ns,  Total Violation    -1664.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.750ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/number_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 10.230ns (43.585%)  route 13.242ns (56.415%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.622    27.662    sgn/sp1/time1_reg[30]_0[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124    27.786 r  sgn/sp1/number[9]_i_2/O
                         net (fo=10, routed)          1.102    28.887    sgn/sp1/number[9]_i_2_n_0
    SLICE_X13Y37         FDSE                                         r  sgn/sp1/number_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.688    15.110    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y37         FDSE                                         r  sgn/sp1/number_reg[6]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X13Y37         FDSE (Setup_fdse_C_CE)      -0.205    15.137    sgn/sp1/number_reg[6]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -28.887    
  -------------------------------------------------------------------
                         slack                                -13.750    

Slack (VIOLATED) :        -13.648ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.364ns  (logic 10.612ns (45.420%)  route 12.752ns (54.580%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.817     5.420    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDSE                                         r  sgn/sp1/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDSE (Prop_fdse_C_Q)         0.456     5.876 r  sgn/sp1/number_reg[2]/Q
                         net (fo=84, routed)          1.046     6.922    sgn/sp1/Q[2]
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.046 r  sgn/sp1/time13_i_11/O
                         net (fo=1, routed)           0.000     7.046    sgn/sp1/time13_i_11_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I0_O)      0.209     7.255 r  sgn/sp1/time13_i_7/O
                         net (fo=3, routed)           0.591     7.845    sgn/sp1/time13_i_7_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.297     8.142 r  sgn/sp1/time13_i_2/O
                         net (fo=2, routed)           0.403     8.546    sgn/sp1/duration1[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.202 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.990    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.114 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.114    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.361 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.252    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.551 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.477    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.003 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.003    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.337 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.172    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.475 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.341    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.465 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.993    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.391 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.391    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.630 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.763    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.065 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.696    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.246 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.246    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.569 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.152    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.458 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.458    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.949 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.529    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.858 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.436    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.560 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.311    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.696 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.696    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.810 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.810    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.924 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.924    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.038 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.622    27.661    sgn/sp1/time1_reg[30]_0[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124    27.785 r  sgn/sp1/number[9]_i_2/O
                         net (fo=10, routed)          0.999    28.784    sgn/sp1/number[9]_i_2_n_0
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.687    15.109    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X11Y34         FDRE (Setup_fdre_C_CE)      -0.205    15.136    sgn/sp1/number_reg[3]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -28.784    
  -------------------------------------------------------------------
                         slack                                -13.648    

Slack (VIOLATED) :        -13.648ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/number_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.364ns  (logic 10.612ns (45.420%)  route 12.752ns (54.580%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.817     5.420    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDSE                                         r  sgn/sp1/number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDSE (Prop_fdse_C_Q)         0.456     5.876 r  sgn/sp1/number_reg[2]/Q
                         net (fo=84, routed)          1.046     6.922    sgn/sp1/Q[2]
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.046 r  sgn/sp1/time13_i_11/O
                         net (fo=1, routed)           0.000     7.046    sgn/sp1/time13_i_11_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I0_O)      0.209     7.255 r  sgn/sp1/time13_i_7/O
                         net (fo=3, routed)           0.591     7.845    sgn/sp1/time13_i_7_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.297     8.142 r  sgn/sp1/time13_i_2/O
                         net (fo=2, routed)           0.403     8.546    sgn/sp1/duration1[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.202 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.990    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.114 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.114    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.361 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.252    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.551 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.477    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.003 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.003    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.337 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.172    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.475 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.341    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.465 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.993    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.391 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.391    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.630 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.763    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.065 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.696    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.246 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.246    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.569 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.152    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.458 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.458    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.949 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.529    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.858 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.436    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.560 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.311    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.696 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.696    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.810 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.810    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.924 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.924    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.038 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.622    27.661    sgn/sp1/time1_reg[30]_0[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124    27.785 r  sgn/sp1/number[9]_i_2/O
                         net (fo=10, routed)          0.999    28.784    sgn/sp1/number[9]_i_2_n_0
    SLICE_X11Y34         FDSE                                         r  sgn/sp1/number_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.687    15.109    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDSE                                         r  sgn/sp1/number_reg[5]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X11Y34         FDSE (Setup_fdse_C_CE)      -0.205    15.136    sgn/sp1/number_reg[5]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -28.784    
  -------------------------------------------------------------------
                         slack                                -13.648    

Slack (VIOLATED) :        -13.630ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 10.230ns (44.077%)  route 12.979ns (55.923%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.620    27.659    atm/time1_reg[0][0]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    27.783 r  atm/time1[0]_i_1/O
                         net (fo=32, routed)          0.842    28.625    sgn/sp1/time1_reg[0]_0
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.770    15.192    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[4]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.995    sgn/sp1/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -28.625    
  -------------------------------------------------------------------
                         slack                                -13.630    

Slack (VIOLATED) :        -13.630ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 10.230ns (44.077%)  route 12.979ns (55.923%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.620    27.659    atm/time1_reg[0][0]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    27.783 r  atm/time1[0]_i_1/O
                         net (fo=32, routed)          0.842    28.625    sgn/sp1/time1_reg[0]_0
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.770    15.192    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[5]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.995    sgn/sp1/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -28.625    
  -------------------------------------------------------------------
                         slack                                -13.630    

Slack (VIOLATED) :        -13.630ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 10.230ns (44.077%)  route 12.979ns (55.923%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.620    27.659    atm/time1_reg[0][0]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    27.783 r  atm/time1[0]_i_1/O
                         net (fo=32, routed)          0.842    28.625    sgn/sp1/time1_reg[0]_0
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.770    15.192    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[6]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.995    sgn/sp1/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -28.625    
  -------------------------------------------------------------------
                         slack                                -13.630    

Slack (VIOLATED) :        -13.630ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 10.230ns (44.077%)  route 12.979ns (55.923%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.620    27.659    atm/time1_reg[0][0]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    27.783 r  atm/time1[0]_i_1/O
                         net (fo=32, routed)          0.842    28.625    sgn/sp1/time1_reg[0]_0
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.770    15.192    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  sgn/sp1/time1_reg[7]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.995    sgn/sp1/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -28.625    
  -------------------------------------------------------------------
                         slack                                -13.630    

Slack (VIOLATED) :        -13.609ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/number_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 10.230ns (43.846%)  route 13.102ns (56.154%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.622    27.662    sgn/sp1/time1_reg[30]_0[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124    27.786 r  sgn/sp1/number[9]_i_2/O
                         net (fo=10, routed)          0.962    28.748    sgn/sp1/number[9]_i_2_n_0
    SLICE_X13Y38         FDSE                                         r  sgn/sp1/number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.689    15.111    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDSE                                         r  sgn/sp1/number_reg[2]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X13Y38         FDSE (Setup_fdse_C_CE)      -0.205    15.138    sgn/sp1/number_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -28.748    
  -------------------------------------------------------------------
                         slack                                -13.609    

Slack (VIOLATED) :        -13.584ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/number_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.342ns  (logic 10.230ns (43.827%)  route 13.112ns (56.173%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.622    27.662    sgn/sp1/time1_reg[30]_0[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124    27.786 r  sgn/sp1/number[9]_i_2/O
                         net (fo=10, routed)          0.972    28.757    sgn/sp1/number[9]_i_2_n_0
    SLICE_X12Y37         FDSE                                         r  sgn/sp1/number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.688    15.110    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y37         FDSE                                         r  sgn/sp1/number_reg[1]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X12Y37         FDSE (Setup_fdse_C_CE)      -0.169    15.173    sgn/sp1/number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -28.757    
  -------------------------------------------------------------------
                         slack                                -13.584    

Slack (VIOLATED) :        -13.553ns  (required time - arrival time)
  Source:                 sgn/sp1/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp1/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.133ns  (logic 10.230ns (44.223%)  route 12.903ns (55.777%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.813     5.416    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  sgn/sp1/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  sgn/sp1/number_reg[3]/Q
                         net (fo=85, routed)          1.087     6.958    sgn/sp1/Q[3]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.082 r  sgn/sp1/time13_i_8/O
                         net (fo=4, routed)           0.790     7.872    sgn/sp1/time13_i_8_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  sgn/sp1/time13_i_3/O
                         net (fo=1, routed)           0.550     8.547    sgn/sp1/duration1[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.203 r  sgn/sp1/time13/P[24]
                         net (fo=2, routed)           0.789    12.991    sgn/sp1/C[0]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.115 r  sgn/sp1/number[9]_i_161/O
                         net (fo=1, routed)           0.000    13.115    sgn/sp1/number[9]_i_161_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.362 r  sgn/sp1/number_reg[9]_i_95/O[0]
                         net (fo=33, routed)          0.891    14.253    sgn/sp1/O[0]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.299    14.552 r  sgn/sp1/number[9]_i_329/O
                         net (fo=1, routed)           0.926    15.478    sgn/sp1/number[9]_i_329_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.004 r  sgn/sp1/number_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    16.004    sgn/sp1/number_reg[9]_i_213_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.338 r  sgn/sp1/number_reg[9]_i_149/O[1]
                         net (fo=4, routed)           0.835    17.173    sgn_n_94
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.303    17.476 r  number[9]_i_212/O
                         net (fo=2, routed)           0.866    18.342    number[9]_i_212_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.124    18.466 r  number[9]_i_125/O
                         net (fo=1, routed)           0.528    18.994    sgn/sp1/number_reg[9]_i_69[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.392 r  sgn/sp1/number_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.392    sgn/sp1/number_reg[9]_i_68_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.631 r  sgn/sp1/number_reg[9]_i_46/O[2]
                         net (fo=12, routed)          1.133    20.764    sgn/sp1/number[9]_i_94[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.302    21.066 r  sgn/sp1/number[9]_i_168/O
                         net (fo=1, routed)           0.631    21.697    sgn/sp1/number[9]_i_168_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.247 r  sgn/sp1/number_reg[9]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.247    sgn/sp1/number_reg[9]_i_98_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.570 r  sgn/sp1/number_reg[9]_i_54/O[1]
                         net (fo=3, routed)           0.583    23.153    sgn/sp1/number_reg[9]_i_54_n_6
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.306    23.459 r  sgn/sp1/number[9]_i_106/O
                         net (fo=1, routed)           0.000    23.459    sgn/sp1/number[9]_i_106_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.950 r  sgn/sp1/number_reg[9]_i_55/CO[1]
                         net (fo=27, routed)          0.580    24.530    sgn/sp1/number_reg[9]_i_55_n_2
    SLICE_X4Y44          LUT3 (Prop_lut3_I2_O)        0.329    24.859 r  sgn/sp1/number[9]_i_29/O
                         net (fo=26, routed)          0.578    25.437    sgn/sp1/number[9]_i_29_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.124    25.561 r  sgn/sp1/number[9]_i_59/O
                         net (fo=1, routed)           0.751    26.312    sgn/sp1/number[9]_i_59_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.697 r  sgn/sp1/number_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.697    sgn/sp1/number_reg[9]_i_32_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.811 r  sgn/sp1/number_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.811    sgn/sp1/number_reg[9]_i_18_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.925 r  sgn/sp1/number_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.925    sgn/sp1/number_reg[9]_i_9_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.039 r  sgn/sp1/number_reg[9]_i_5/CO[3]
                         net (fo=2, routed)           0.620    27.659    atm/time1_reg[0][0]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124    27.783 r  atm/time1[0]_i_1/O
                         net (fo=32, routed)          0.765    28.549    sgn/sp1/time1_reg[0]_0
    SLICE_X0Y41          FDRE                                         r  sgn/sp1/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.770    15.192    sgn/sp1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  sgn/sp1/time1_reg[0]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    14.995    sgn/sp1/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -28.549    
  -------------------------------------------------------------------
                         slack                                -13.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  sgn/sp2/time1_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.062    sgn/sp2/time1_reg[24]_i_1__0_n_7
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[24]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  sgn/sp2/time1_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.075    sgn/sp2/time1_reg[24]_i_1__0_n_5
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[26]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.098 r  sgn/sp2/time1_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.098    sgn/sp2/time1_reg[24]_i_1__0_n_6
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[25]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.100 r  sgn/sp2/time1_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.100    sgn/sp2/time1_reg[24]_i_1__0_n_4
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  sgn/sp2/time1_reg[27]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.049 r  sgn/sp2/time1_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.049    sgn/sp2/time1_reg[24]_i_1__0_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.102 r  sgn/sp2/time1_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.102    sgn/sp2/time1_reg[28]_i_1__0_n_7
    SLICE_X14Y51         FDRE                                         r  sgn/sp2/time1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  sgn/sp2/time1_reg[28]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dck/cgn/counter1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dck/cgn/counter1Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.211%)  route 0.123ns (39.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.602     1.521    dck/cgn/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  dck/cgn/counter1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dck/cgn/counter1Hz_reg[7]/Q
                         net (fo=4, routed)           0.123     1.785    dck/cgn/counter1Hz_reg_n_0_[7]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  dck/cgn/counter1Hz[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    dck/cgn/counter1Hz[7]
    SLICE_X5Y92          FDRE                                         r  dck/cgn/counter1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.873     2.038    dck/cgn/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  dck/cgn/counter1Hz_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.091     1.612    dck/cgn/counter1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sgn/sp3/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp3/number_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.377%)  route 0.143ns (40.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.624     1.544    sgn/sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  sgn/sp3/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.164     1.708 r  sgn/sp3/number_reg[4]/Q
                         net (fo=52, routed)          0.143     1.851    sgn/sp3/number3[4]
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  sgn/sp3/number[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.896    sgn/sp3/number[5]_i_1__1_n_0
    SLICE_X60Y29         FDSE                                         r  sgn/sp3/number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.896     2.061    sgn/sp3/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y29         FDSE                                         r  sgn/sp3/number_reg[5]/C
                         clock pessimism             -0.504     1.557    
    SLICE_X60Y29         FDSE (Hold_fdse_C_D)         0.121     1.678    sgn/sp3/number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sgn/sp2/time1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/time1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.642     1.562    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sgn/sp2/time1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  sgn/sp2/time1_reg[22]/Q
                         net (fo=3, routed)           0.127     1.853    sgn/sp2/time1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.009 r  sgn/sp2/time1_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    sgn/sp2/time1_reg[20]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.049 r  sgn/sp2/time1_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.049    sgn/sp2/time1_reg[24]_i_1__0_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.115 r  sgn/sp2/time1_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.115    sgn/sp2/time1_reg[28]_i_1__0_n_5
    SLICE_X14Y51         FDRE                                         r  sgn/sp2/time1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  sgn/sp2/time1_reg[30]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.895    sgn/sp2/time1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cgn/counter1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgn/counter1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.855%)  route 0.156ns (45.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.591     1.510    cgn/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cgn/counter1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cgn/counter1Hz_reg[0]/Q
                         net (fo=12, routed)          0.156     1.807    cgn/counter1Hz[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.855 r  cgn/counter1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    cgn/counter1Hz_1[3]
    SLICE_X4Y73          FDRE                                         r  cgn/counter1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.859     2.024    cgn/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cgn/counter1Hz_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.107     1.630    cgn/counter1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sgn/sp2/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sgn/sp2/number_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.963%)  route 0.123ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.637     1.557    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  sgn/sp2/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  sgn/sp2/number_reg[3]/Q
                         net (fo=60, routed)          0.123     1.844    sgn/sp2/Q[3]
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  sgn/sp2/number[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    sgn/sp2/number[5]_i_1__0_n_0
    SLICE_X15Y35         FDSE                                         r  sgn/sp2/number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.911     2.076    sgn/sp2/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y35         FDSE                                         r  sgn/sp2/number_reg[5]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X15Y35         FDSE (Hold_fdse_C_D)         0.092     1.662    sgn/sp2/number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     sgn/sp1/time1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     sgn/sp1/time1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     sgn/sp1/time1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     sgn/sp1/time1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     sgn/sp1/time1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     sgn/sp1/time1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     sgn/sp1/time1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45     sgn/sp1/time1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y44    sgn/sp2/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     cgn/counter1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     cgn/counter1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     cgn/counter1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     cgn/counter1Hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35    sgn/sp3/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35    sgn/sp3/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35    sgn/sp3/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35    sgn/sp3/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29    sgn/sp3/number_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y41    sgn/sp3/time1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    alarmMinute_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     alarmMinute_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50    sgn/sp2/time1_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     alarmMinute_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     alarmMinute_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     alarmSecond_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50    sgn/sp2/time1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50    sgn/sp2/time1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y50    sgn/sp2/time1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y51    sgn/sp2/time1_reg[28]/C



