[
    {
        "line": 11,
        "fullcodeline": "xdev->opregs.crcr |= XHCI_CRCR_LO_CRR;"
    },
    {
        "line": 14,
        "fullcodeline": "ccs = xdev->opregs.crcr & XHCI_CRCR_LO_RCS;"
    },
    {
        "line": 15,
        "fullcodeline": "crcr = xdev->opregs.crcr & ~0xF;"
    },
    {
        "line": 148,
        "fullcodeline": "xdev->opregs.crcr = crcr | (xdev->opregs.crcr & XHCI_CRCR_LO_CA) | ccs;"
    },
    {
        "line": 149,
        "fullcodeline": "xdev->opregs.crcr &= ~XHCI_CRCR_LO_CRR;"
    },
    {
        "line": 18,
        "fullcodeline": "xdev->opregs.cr_p = trb;"
    },
    {
        "line": 20,
        "fullcodeline": "type = XHCI_TRB_3_TYPE_GET(trb->dwTrb3);"
    },
    {
        "line": 26,
        "fullcodeline": "UPRINTF(LDBG, \"cmd type 0x%x, Trb0 x%016lx dwTrb2 x%08x\""
    },
    {
        "line": 31,
        "fullcodeline": "cmderr = XHCI_TRB_ERROR_SUCCESS;"
    },
    {
        "line": 32,
        "fullcodeline": "evtrb.dwTrb2 = 0;"
    },
    {
        "line": 33,
        "fullcodeline": "evtrb.dwTrb3 = (ccs & XHCI_TRB_3_CYCLE_BIT) |"
    },
    {
        "line": 35,
        "fullcodeline": "slot = 0;"
    },
    {
        "line": 141,
        "fullcodeline": "trb = pci_xhci_trb_next(xdev, trb, &crcr);"
    },
    {
        "line": 22,
        "fullcodeline": "if ((trb->dwTrb3 & XHCI_TRB_3_CYCLE_BIT) !="
    },
    {
        "line": 29,
        "fullcodeline": "trb->dwTrb3 & XHCI_TRB_3_CYCLE_BIT, ccs);"
    },
    {
        "line": 126,
        "fullcodeline": "if (type != XHCI_TRB_TYPE_LINK) {"
    },
    {
        "line": 142,
        "fullcodeline": "if (!trb) {"
    },
    {
        "line": 23,
        "fullcodeline": "(ccs & XHCI_TRB_3_CYCLE_BIT))"
    },
    {
        "line": 34,
        "fullcodeline": "XHCI_TRB_3_TYPE_SET(XHCI_TRB_EVENT_CMD_COMPLETE);"
    },
    {
        "line": 49,
        "fullcodeline": "cmderr = pci_xhci_cmd_enable_slot(xdev, &slot);"
    },
    {
        "line": 53,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 59,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 65,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 71,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 77,
        "fullcodeline": "UPRINTF(LDBG, \"Reset Endpoint on slot %d\\r\\n\", slot);"
    },
    {
        "line": 78,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 84,
        "fullcodeline": "UPRINTF(LDBG, \"Stop Endpoint on slot %d\\r\\n\", slot);"
    },
    {
        "line": 85,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 91,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 97,
        "fullcodeline": "XHCI_GET_SLOT(xdev, trb, slot, cmderr);"
    },
    {
        "line": 122,
        "fullcodeline": "UPRINTF(LDBG, \"unsupported cmd %x\\r\\n\", type);"
    },
    {
        "line": 130,
        "fullcodeline": "evtrb.qwTrb0 = crcr;"
    },
    {
        "line": 131,
        "fullcodeline": "evtrb.dwTrb2 |= XHCI_TRB_2_ERROR_SET(cmderr);"
    },
    {
        "line": 132,
        "fullcodeline": "evtrb.dwTrb3 |= XHCI_TRB_3_SLOT_SET(slot);"
    },
    {
        "line": 133,
        "fullcodeline": "UPRINTF(LDBG, \"command 0x%x result: 0x%x\\r\\n\","
    },
    {
        "line": 143,
        "fullcodeline": "UPRINTF(LDBG, \"Get the invalid trb in %s!\\r\\n\", __func__);"
    },
    {
        "line": 39,
        "fullcodeline": "if (trb->dwTrb3 & XHCI_TRB_3_TC_BIT)"
    },
    {
        "line": 135,
        "fullcodeline": "if (pci_xhci_insert_event(xdev, &evtrb, 1) != 0) {"
    },
    {
        "line": 40,
        "fullcodeline": "ccs ^= XHCI_CRCR_LO_RCS;"
    },
    {
        "line": 55,
        "fullcodeline": "cmderr = pci_xhci_cmd_disable_slot(xdev, slot);"
    },
    {
        "line": 61,
        "fullcodeline": "cmderr = pci_xhci_cmd_address_device(xdev, slot, trb);"
    },
    {
        "line": 67,
        "fullcodeline": "cmderr = pci_xhci_cmd_config_ep(xdev, slot, trb);"
    },
    {
        "line": 73,
        "fullcodeline": "cmderr = pci_xhci_cmd_eval_ctx(xdev, slot, trb);"
    },
    {
        "line": 80,
        "fullcodeline": "cmderr = pci_xhci_cmd_reset_ep(xdev, slot, trb);"
    },
    {
        "line": 87,
        "fullcodeline": "cmderr = pci_xhci_cmd_reset_ep(xdev, slot, trb);"
    },
    {
        "line": 93,
        "fullcodeline": "cmderr = pci_xhci_cmd_set_tr(xdev, slot, trb);"
    },
    {
        "line": 99,
        "fullcodeline": "cmderr = pci_xhci_cmd_reset_device(xdev, slot);"
    },
    {
        "line": 136,
        "fullcodeline": "UPRINTF(LFTL, \"Failed to inject command completion event!\\r\\n\");"
    },
    {
        "line": 137,
        "fullcodeline": "return -ENAVAIL;"
    }
]