Info (10281): Verilog HDL Declaration information at master_example.sv(64): object "HEX7" differs only in case from object "hex7" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 64
Info (10281): Verilog HDL Declaration information at master_example.sv(63): object "HEX6" differs only in case from object "hex6" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 63
Info (10281): Verilog HDL Declaration information at master_example.sv(62): object "HEX5" differs only in case from object "hex5" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 62
Info (10281): Verilog HDL Declaration information at master_example.sv(61): object "HEX4" differs only in case from object "hex4" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 61
Info (10281): Verilog HDL Declaration information at master_example.sv(60): object "HEX3" differs only in case from object "hex3" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 60
Info (10281): Verilog HDL Declaration information at master_example.sv(59): object "HEX2" differs only in case from object "hex2" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 59
Info (10281): Verilog HDL Declaration information at master_example.sv(58): object "HEX1" differs only in case from object "hex1" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 58
Info (10281): Verilog HDL Declaration information at master_example.sv(57): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 57
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 253
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object "RX_CHECK_HEADER" differs only in case from object "rx_check_header" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v Line: 172
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object "RX_IDLE" differs only in case from object "rx_idle" in the same scope File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v Line: 167
