{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 15:35:14 2018 " "Info: Processing started: Mon Jul 30 15:35:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw11 -c hw11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw11 -c hw11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u1\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u1\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u3\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u3\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u2\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u2\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u0\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u0\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u1\|D_latch:M\|Q~2 " "Warning: Node \"latch8:u1\|_DFF:u1\|D_latch:M\|Q~2\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u3\|D_latch:M\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u3\|D_latch:M\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u2\|D_latch:M\|Q~2 " "Warning: Node \"latch8:u1\|_DFF:u2\|D_latch:M\|Q~2\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u0\|D_latch:M\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u0\|D_latch:M\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u4\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u4\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u6\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u6\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u5\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u5\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u7\|D_latch:S\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u7\|D_latch:S\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u4\|D_latch:M\|Q~2 " "Warning: Node \"latch8:u1\|_DFF:u4\|D_latch:M\|Q~2\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u6\|D_latch:M\|Q~1 " "Warning: Node \"latch8:u1\|_DFF:u6\|D_latch:M\|Q~1\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 " "Warning: Node \"latch8:u1\|_DFF:u5\|D_latch:M\|Q~10\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch8:u1\|_DFF:u7\|D_latch:M\|Q~4 " "Warning: Node \"latch8:u1\|_DFF:u7\|D_latch:M\|Q~4\" is a latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bt " "Info: Assuming node \"bt\" is a latch enable. Will not compute fmax for this pin." {  } { { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bt register latch8:u1\|_DFF:u2\|D_latch:S\|Q~1 register latch8:u1\|_DFF:u6\|D_latch:M\|Q~1 148.1 MHz 6.752 ns Internal " "Info: Clock \"bt\" has Internal fmax of 148.1 MHz between source register \"latch8:u1\|_DFF:u2\|D_latch:S\|Q~1\" and destination register \"latch8:u1\|_DFF:u6\|D_latch:M\|Q~1\" (period= 6.752 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.128 ns + Longest register register " "Info: + Longest register to register delay is 2.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch8:u1\|_DFF:u2\|D_latch:S\|Q~1 1 REG LCCOMB_X62_Y4_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X62_Y4_N8; Fanout = 10; REG Node = 'latch8:u1\|_DFF:u2\|D_latch:S\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch8:u1|_DFF:u2|D_latch:S|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.398 ns) 0.870 ns latch8:u1\|_DFF:u7\|D_latch:M\|Q~1 2 COMB LCCOMB_X62_Y4_N16 1 " "Info: 2: + IC(0.472 ns) + CELL(0.398 ns) = 0.870 ns; Loc. = LCCOMB_X62_Y4_N16; Fanout = 1; COMB Node = 'latch8:u1\|_DFF:u7\|D_latch:M\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { latch8:u1|_DFF:u2|D_latch:S|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 1.416 ns latch8:u1\|_DFF:u7\|D_latch:M\|Q~2 3 COMB LCCOMB_X62_Y4_N10 2 " "Info: 3: + IC(0.271 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X62_Y4_N10; Fanout = 2; COMB Node = 'latch8:u1\|_DFF:u7\|D_latch:M\|Q~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { latch8:u1|_DFF:u7|D_latch:M|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~2 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.437 ns) 2.128 ns latch8:u1\|_DFF:u6\|D_latch:M\|Q~1 4 REG LCCOMB_X62_Y4_N30 1 " "Info: 4: + IC(0.275 ns) + CELL(0.437 ns) = 2.128 ns; Loc. = LCCOMB_X62_Y4_N30; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u6\|D_latch:M\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { latch8:u1|_DFF:u7|D_latch:M|Q~2 latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.110 ns ( 52.16 % ) " "Info: Total cell delay = 1.110 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.018 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { latch8:u1|_DFF:u2|D_latch:S|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~2 latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.128 ns" { latch8:u1|_DFF:u2|D_latch:S|Q~1 {} latch8:u1|_DFF:u7|D_latch:M|Q~1 {} latch8:u1|_DFF:u7|D_latch:M|Q~2 {} latch8:u1|_DFF:u6|D_latch:M|Q~1 {} } { 0.000ns 0.472ns 0.271ns 0.275ns } { 0.000ns 0.398ns 0.275ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bt destination 3.394 ns + Shortest register " "Info: + Shortest clock path from clock \"bt\" to destination register is 3.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns bt 1 CLK PIN_G26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bt } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.150 ns) 3.394 ns latch8:u1\|_DFF:u6\|D_latch:M\|Q~1 2 REG LCCOMB_X62_Y4_N30 1 " "Info: 2: + IC(2.382 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X62_Y4_N30; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u6\|D_latch:M\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { bt latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.82 % ) " "Info: Total cell delay = 1.012 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 70.18 % ) " "Info: Total interconnect delay = 2.382 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { bt latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { bt {} bt~combout {} latch8:u1|_DFF:u6|D_latch:M|Q~1 {} } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bt source 3.389 ns - Longest register " "Info: - Longest clock path from clock \"bt\" to source register is 3.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns bt 1 CLK PIN_G26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bt } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.377 ns) + CELL(0.150 ns) 3.389 ns latch8:u1\|_DFF:u2\|D_latch:S\|Q~1 2 REG LCCOMB_X62_Y4_N8 10 " "Info: 2: + IC(2.377 ns) + CELL(0.150 ns) = 3.389 ns; Loc. = LCCOMB_X62_Y4_N8; Fanout = 10; REG Node = 'latch8:u1\|_DFF:u2\|D_latch:S\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { bt latch8:u1|_DFF:u2|D_latch:S|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.86 % ) " "Info: Total cell delay = 1.012 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.377 ns ( 70.14 % ) " "Info: Total interconnect delay = 2.377 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { bt latch8:u1|_DFF:u2|D_latch:S|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { bt {} bt~combout {} latch8:u1|_DFF:u2|D_latch:S|Q~1 {} } { 0.000ns 0.000ns 2.377ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { bt latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { bt {} bt~combout {} latch8:u1|_DFF:u6|D_latch:M|Q~1 {} } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { bt latch8:u1|_DFF:u2|D_latch:S|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { bt {} bt~combout {} latch8:u1|_DFF:u2|D_latch:S|Q~1 {} } { 0.000ns 0.000ns 2.377ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.253 ns + " "Info: + Micro setup delay of destination is 1.253 ns" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { latch8:u1|_DFF:u2|D_latch:S|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~1 latch8:u1|_DFF:u7|D_latch:M|Q~2 latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.128 ns" { latch8:u1|_DFF:u2|D_latch:S|Q~1 {} latch8:u1|_DFF:u7|D_latch:M|Q~1 {} latch8:u1|_DFF:u7|D_latch:M|Q~2 {} latch8:u1|_DFF:u6|D_latch:M|Q~1 {} } { 0.000ns 0.472ns 0.271ns 0.275ns } { 0.000ns 0.398ns 0.275ns 0.437ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { bt latch8:u1|_DFF:u6|D_latch:M|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { bt {} bt~combout {} latch8:u1|_DFF:u6|D_latch:M|Q~1 {} } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { bt latch8:u1|_DFF:u2|D_latch:S|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { bt {} bt~combout {} latch8:u1|_DFF:u2|D_latch:S|Q~1 {} } { 0.000ns 0.000ns 2.377ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 reset bt 2.253 ns register " "Info: tsu for register \"latch8:u1\|_DFF:u5\|D_latch:M\|Q~10\" (data pin = \"reset\", clock pin = \"bt\") is 2.253 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.780 ns + Longest pin register " "Info: + Longest pin to register delay is 4.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'reset'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.438 ns) 3.153 ns SADD:u0\|CADD8:v0\|CADD4:u0\|c2~0 2 COMB LCCOMB_X62_Y4_N20 3 " "Info: 2: + IC(1.716 ns) + CELL(0.438 ns) = 3.153 ns; Loc. = LCCOMB_X62_Y4_N20; Fanout = 3; COMB Node = 'SADD:u0\|CADD8:v0\|CADD4:u0\|c2~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { reset SADD:u0|CADD8:v0|CADD4:u0|c2~0 } "NODE_NAME" } } { "../hw8/CADD4.v" "" { Text "D:/计歙t参/hw8/CADD4.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 3.707 ns latch8:u1\|_DFF:u5\|D_latch:M\|Q~9 3 COMB LCCOMB_X62_Y4_N12 1 " "Info: 3: + IC(0.279 ns) + CELL(0.275 ns) = 3.707 ns; Loc. = LCCOMB_X62_Y4_N12; Fanout = 1; COMB Node = 'latch8:u1\|_DFF:u5\|D_latch:M\|Q~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { SADD:u0|CADD8:v0|CADD4:u0|c2~0 latch8:u1|_DFF:u5|D_latch:M|Q~9 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.420 ns) 4.780 ns latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 4 REG LCCOMB_X62_Y4_N6 1 " "Info: 4: + IC(0.653 ns) + CELL(0.420 ns) = 4.780 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u5\|D_latch:M\|Q~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { latch8:u1|_DFF:u5|D_latch:M|Q~9 latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 44.60 % ) " "Info: Total cell delay = 2.132 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.648 ns ( 55.40 % ) " "Info: Total interconnect delay = 2.648 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.780 ns" { reset SADD:u0|CADD8:v0|CADD4:u0|c2~0 latch8:u1|_DFF:u5|D_latch:M|Q~9 latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.780 ns" { reset {} reset~combout {} SADD:u0|CADD8:v0|CADD4:u0|c2~0 {} latch8:u1|_DFF:u5|D_latch:M|Q~9 {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 1.716ns 0.279ns 0.653ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.861 ns + " "Info: + Micro setup delay of destination is 0.861 ns" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bt destination 3.388 ns - Shortest register " "Info: - Shortest clock path from clock \"bt\" to destination register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns bt 1 CLK PIN_G26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bt } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.150 ns) 3.388 ns latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 2 REG LCCOMB_X62_Y4_N6 1 " "Info: 2: + IC(2.376 ns) + CELL(0.150 ns) = 3.388 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u5\|D_latch:M\|Q~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.87 % ) " "Info: Total cell delay = 1.012 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.376 ns ( 70.13 % ) " "Info: Total interconnect delay = 2.376 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { bt {} bt~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.780 ns" { reset SADD:u0|CADD8:v0|CADD4:u0|c2~0 latch8:u1|_DFF:u5|D_latch:M|Q~9 latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.780 ns" { reset {} reset~combout {} SADD:u0|CADD8:v0|CADD4:u0|c2~0 {} latch8:u1|_DFF:u5|D_latch:M|Q~9 {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 1.716ns 0.279ns 0.653ns } { 0.000ns 0.999ns 0.438ns 0.275ns 0.420ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { bt {} bt~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bt led1\[5\] latch8:u1\|_DFF:u1\|D_latch:S\|Q~1 10.459 ns register " "Info: tco from clock \"bt\" to destination pin \"led1\[5\]\" through register \"latch8:u1\|_DFF:u1\|D_latch:S\|Q~1\" is 10.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bt source 3.343 ns + Longest register " "Info: + Longest clock path from clock \"bt\" to source register is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns bt 1 CLK PIN_G26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bt } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.331 ns) + CELL(0.150 ns) 3.343 ns latch8:u1\|_DFF:u1\|D_latch:S\|Q~1 2 REG LCCOMB_X61_Y4_N0 11 " "Info: 2: + IC(2.331 ns) + CELL(0.150 ns) = 3.343 ns; Loc. = LCCOMB_X61_Y4_N0; Fanout = 11; REG Node = 'latch8:u1\|_DFF:u1\|D_latch:S\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { bt latch8:u1|_DFF:u1|D_latch:S|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 30.27 % ) " "Info: Total cell delay = 1.012 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.331 ns ( 69.73 % ) " "Info: Total interconnect delay = 2.331 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { bt latch8:u1|_DFF:u1|D_latch:S|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { bt {} bt~combout {} latch8:u1|_DFF:u1|D_latch:S|Q~1 {} } { 0.000ns 0.000ns 2.331ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.116 ns + Longest register pin " "Info: + Longest register to pin delay is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch8:u1\|_DFF:u1\|D_latch:S\|Q~1 1 REG LCCOMB_X61_Y4_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X61_Y4_N0; Fanout = 11; REG Node = 'latch8:u1\|_DFF:u1\|D_latch:S\|Q~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch8:u1|_DFF:u1|D_latch:S|Q~1 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.438 ns) 0.992 ns _7Seg:v1\|WideOr5~0 2 COMB LCCOMB_X61_Y4_N18 1 " "Info: 2: + IC(0.554 ns) + CELL(0.438 ns) = 0.992 ns; Loc. = LCCOMB_X61_Y4_N18; Fanout = 1; COMB Node = '_7Seg:v1\|WideOr5~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { latch8:u1|_DFF:u1|D_latch:S|Q~1 _7Seg:v1|WideOr5~0 } "NODE_NAME" } } { "../hw8/_7Seg.v" "" { Text "D:/计歙t参/hw8/_7Seg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.336 ns) + CELL(2.788 ns) 7.116 ns led1\[5\] 3 PIN PIN_V14 0 " "Info: 3: + IC(3.336 ns) + CELL(2.788 ns) = 7.116 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'led1\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.124 ns" { _7Seg:v1|WideOr5~0 led1[5] } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 45.33 % ) " "Info: Total cell delay = 3.226 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 54.67 % ) " "Info: Total interconnect delay = 3.890 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { latch8:u1|_DFF:u1|D_latch:S|Q~1 _7Seg:v1|WideOr5~0 led1[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { latch8:u1|_DFF:u1|D_latch:S|Q~1 {} _7Seg:v1|WideOr5~0 {} led1[5] {} } { 0.000ns 0.554ns 3.336ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { bt latch8:u1|_DFF:u1|D_latch:S|Q~1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { bt {} bt~combout {} latch8:u1|_DFF:u1|D_latch:S|Q~1 {} } { 0.000ns 0.000ns 2.331ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { latch8:u1|_DFF:u1|D_latch:S|Q~1 _7Seg:v1|WideOr5~0 led1[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { latch8:u1|_DFF:u1|D_latch:S|Q~1 {} _7Seg:v1|WideOr5~0 {} led1[5] {} } { 0.000ns 0.554ns 3.336ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 reset bt 0.406 ns register " "Info: th for register \"latch8:u1\|_DFF:u5\|D_latch:M\|Q~10\" (data pin = \"reset\", clock pin = \"bt\") is 0.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bt destination 3.388 ns + Longest register " "Info: + Longest clock path from clock \"bt\" to destination register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns bt 1 CLK PIN_G26 18 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 18; CLK Node = 'bt'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { bt } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.150 ns) 3.388 ns latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 2 REG LCCOMB_X62_Y4_N6 1 " "Info: 2: + IC(2.376 ns) + CELL(0.150 ns) = 3.388 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u5\|D_latch:M\|Q~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.87 % ) " "Info: Total cell delay = 1.012 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.376 ns ( 70.13 % ) " "Info: Total interconnect delay = 2.376 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { bt {} bt~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.982 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'reset'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.275 ns) 2.982 ns latch8:u1\|_DFF:u5\|D_latch:M\|Q~10 2 REG LCCOMB_X62_Y4_N6 1 " "Info: 2: + IC(1.708 ns) + CELL(0.275 ns) = 2.982 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 1; REG Node = 'latch8:u1\|_DFF:u5\|D_latch:M\|Q~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { reset latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 42.72 % ) " "Info: Total cell delay = 1.274 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.708 ns ( 57.28 % ) " "Info: Total interconnect delay = 1.708 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { reset latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { reset {} reset~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 1.708ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { bt latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { bt {} bt~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 2.376ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { reset latch8:u1|_DFF:u5|D_latch:M|Q~10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { reset {} reset~combout {} latch8:u1|_DFF:u5|D_latch:M|Q~10 {} } { 0.000ns 0.000ns 1.708ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 15:35:14 2018 " "Info: Processing ended: Mon Jul 30 15:35:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
