Time resolution is 1 ps
Block Memory Generator module top_tb.uut.bram.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 70 ns : File "C:/Users/user/Documents/nguyen vivado/UARTtestvector/UARTtestvector.srcs/sim_1/new/top_tb.v" Line 63
