# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../input_counter.srcs/sources_1/imports/input_counter/input_conter.v" \
"../../../../input_counter.srcs/sim_1/imports/input_counter/t_input_counter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
