Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU_Nios_platform/CPU_Nios.qsys
Progress: Reading input file
Progress: Adding clk_cpu [clock_source 18.1]
Progress: Parameterizing module clk_cpu
Progress: Adding cpu_Nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_Nios
Progress: Adding memory_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory_RAM
Progress: Adding pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pio
Progress: Adding timer_interruption [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_interruption
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: CPU_Nios.timer_interruption: timer_interruption.s1 must be connected to an Avalon-MM master
Info: CPU_Nios: Generating CPU_Nios "CPU_Nios" for SIM_VERILOG
Info: cpu_Nios: "CPU_Nios" instantiated altera_nios2_gen2 "cpu_Nios"
Info: memory_RAM: Starting RTL generation for module 'CPU_Nios_memory_RAM'
Info: memory_RAM:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_Nios_memory_RAM --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0029_memory_RAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0029_memory_RAM_gen//CPU_Nios_memory_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0029_memory_RAM_gen/  ]
Info: memory_RAM: Done RTL generation for module 'CPU_Nios_memory_RAM'
Info: memory_RAM: "CPU_Nios" instantiated altera_avalon_onchip_memory2 "memory_RAM"
Info: pio: Starting RTL generation for module 'CPU_Nios_pio'
Info: pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_Nios_pio --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0030_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0030_pio_gen//CPU_Nios_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0030_pio_gen/  ]
Info: pio: Done RTL generation for module 'CPU_Nios_pio'
Info: pio: "CPU_Nios" instantiated altera_avalon_pio "pio"
Info: timer_interruption: Starting RTL generation for module 'CPU_Nios_timer_interruption'
Info: timer_interruption:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_Nios_timer_interruption --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0031_timer_interruption_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0031_timer_interruption_gen//CPU_Nios_timer_interruption_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0031_timer_interruption_gen/  ]
Info: timer_interruption: Done RTL generation for module 'CPU_Nios_timer_interruption'
Info: timer_interruption: "CPU_Nios" instantiated altera_avalon_timer "timer_interruption"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU_Nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU_Nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU_Nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU_Nios_cpu_Nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_Nios_cpu_Nios_cpu --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0034_cpu_gen//CPU_Nios_cpu_Nios_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0034_cpu_gen/  ]
Info: cpu: # 2024.08.12 12:54:28 (*) Starting Nios II generation
Info: cpu: # 2024.08.12 12:54:28 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.12 12:54:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2024.08.12 12:54:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.12 12:54:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.12 12:54:28 (*)   Plaintext license not found.
Info: cpu: # 2024.08.12 12:54:28 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.12 12:54:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.12 12:54:28 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.12 12:54:29 (*)   Creating 'C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0034_cpu_gen//CPU_Nios_cpu_Nios_cpu_nios2_waves.do'
Info: cpu: # 2024.08.12 12:54:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.12 12:54:29 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.12 12:54:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU_Nios_cpu_Nios_cpu'
Info: cpu: "cpu_Nios" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_Nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_Nios_data_master_translator"
Info: cpu_Nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_Nios_debug_mem_slave_translator"
Info: cpu_Nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_Nios_data_master_agent"
Info: cpu_Nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_Nios_debug_mem_slave_agent"
Info: cpu_Nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_Nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU_Nios: Done "CPU_Nios" with 27 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios\CPU_Nios.spd --output-directory=C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios\CPU_Nios.spd --output-directory=C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios.qsys --block-symbol-file --output-directory=C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU_Nios_platform/CPU_Nios.qsys
Progress: Reading input file
Progress: Adding clk_cpu [clock_source 18.1]
Progress: Parameterizing module clk_cpu
Progress: Adding cpu_Nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_Nios
Progress: Adding memory_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory_RAM
Progress: Adding pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pio
Progress: Adding timer_interruption [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_interruption
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: CPU_Nios.timer_interruption: timer_interruption.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\Joseph\Documents\ProyectosQuartus\Procesador_NIOS\CPU_Nios_platform\CPU_Nios\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU_Nios_platform/CPU_Nios.qsys
Progress: Reading input file
Progress: Adding clk_cpu [clock_source 18.1]
Progress: Parameterizing module clk_cpu
Progress: Adding cpu_Nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_Nios
Progress: Adding memory_RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory_RAM
Progress: Adding pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pio
Progress: Adding timer_interruption [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_interruption
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: CPU_Nios.timer_interruption: timer_interruption.s1 must be connected to an Avalon-MM master
Info: CPU_Nios: Generating CPU_Nios "CPU_Nios" for QUARTUS_SYNTH
Info: cpu_Nios: "CPU_Nios" instantiated altera_nios2_gen2 "cpu_Nios"
Info: memory_RAM: Starting RTL generation for module 'CPU_Nios_memory_RAM'
Info: memory_RAM:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_Nios_memory_RAM --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0053_memory_RAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0053_memory_RAM_gen//CPU_Nios_memory_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: memory_RAM: Done RTL generation for module 'CPU_Nios_memory_RAM'
Info: memory_RAM: "CPU_Nios" instantiated altera_avalon_onchip_memory2 "memory_RAM"
Info: pio: Starting RTL generation for module 'CPU_Nios_pio'
Info: pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_Nios_pio --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0054_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0054_pio_gen//CPU_Nios_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pio: Done RTL generation for module 'CPU_Nios_pio'
Info: pio: "CPU_Nios" instantiated altera_avalon_pio "pio"
Info: timer_interruption: Starting RTL generation for module 'CPU_Nios_timer_interruption'
Info: timer_interruption:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_Nios_timer_interruption --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0055_timer_interruption_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0055_timer_interruption_gen//CPU_Nios_timer_interruption_component_configuration.pl  --do_build_sim=0  ]
Info: timer_interruption: Done RTL generation for module 'CPU_Nios_timer_interruption'
Info: timer_interruption: "CPU_Nios" instantiated altera_avalon_timer "timer_interruption"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU_Nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU_Nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU_Nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU_Nios_cpu_Nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_Nios_cpu_Nios_cpu --dir=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0058_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Joseph/AppData/Local/Temp/alt9947_7137491327998129131.dir/0058_cpu_gen//CPU_Nios_cpu_Nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.12 12:54:41 (*) Starting Nios II generation
Info: cpu: # 2024.08.12 12:54:41 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.12 12:54:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2024.08.12 12:54:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.12 12:54:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.12 12:54:41 (*)   Plaintext license not found.
Info: cpu: # 2024.08.12 12:54:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.12 12:54:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.12 12:54:41 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.12 12:54:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.12 12:54:42 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.12 12:54:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU_Nios_cpu_Nios_cpu'
Info: cpu: "cpu_Nios" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_Nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_Nios_data_master_translator"
Info: cpu_Nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_Nios_debug_mem_slave_translator"
Info: cpu_Nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_Nios_data_master_agent"
Info: cpu_Nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_Nios_debug_mem_slave_agent"
Info: cpu_Nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_Nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Joseph/Documents/ProyectosQuartus/Procesador_NIOS/CPU_Nios_platform/CPU_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU_Nios: Done "CPU_Nios" with 27 modules, 40 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
