<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.11.29.21:20:30"
 outputDirectory="C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUD_BCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUD_BCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AUD_BCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="AUD_BCLK" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="AUD_BCLK" direction="input" role="clk" width="1" />
  </interface>
  <interface name="AUD_LRCLK" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="AUD_LRCLK" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="soc_audio_lrclk:1.0:AUTO_AUD_BCLK_CLOCK_DOMAIN=-1,AUTO_AUD_BCLK_CLOCK_RATE=-1,AUTO_AUD_BCLK_RESET_DOMAIN=-1,AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1575084029,AUTO_UNIQUE_ID=(intel_up_avalon_audio_clks:18.0:AUTO_AUD_BCLK_CLOCK_RATE=0,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,dw=24)"
   instancePathKey="soc_audio_lrclk"
   kind="soc_audio_lrclk"
   version="1.0"
   name="soc_audio_lrclk">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AUD_BCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1575084029" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_AUD_BCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_AUD_BCLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/soc_audio_lrclk.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/wchen/Documents/de1_soc_audio/soc_audio_lrclk.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/clocks/intel_up_avalon_audio_clks/intel_up_avalon_audio_clks_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="soc_audio_lrclk">queue size: 0 starting:soc_audio_lrclk "soc_audio_lrclk"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="soc_audio_lrclk"><![CDATA["<b>soc_audio_lrclk</b>" reuses <b>intel_up_avalon_audio_clks</b> "<b>submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0</b>"]]></message>
   <message level="Debug" culprit="soc_audio_lrclk">queue size: 0 starting:intel_up_avalon_audio_clks "submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0"</message>
   <message level="Info" culprit="intel_up_avalon_audio_clks_0">Starting Generation of Audio LR Clock</message>
   <message level="Info" culprit="intel_up_avalon_audio_clks_0"><![CDATA["<b>soc_audio_lrclk</b>" instantiated <b>intel_up_avalon_audio_clks</b> "<b>intel_up_avalon_audio_clks_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_up_avalon_audio_clks:18.0:AUTO_AUD_BCLK_CLOCK_RATE=0,AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,dw=24"
   instancePathKey="soc_audio_lrclk:.:intel_up_avalon_audio_clks_0"
   kind="intel_up_avalon_audio_clks"
   version="18.0"
   name="soc_audio_lrclk_intel_up_avalon_audio_clks_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="dw" value="24" />
  <parameter name="AUTO_AUD_BCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/clocks/intel_up_avalon_audio_clks/intel_up_avalon_audio_clks_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="soc_audio_lrclk" as="intel_up_avalon_audio_clks_0" />
  <messages>
   <message level="Debug" culprit="soc_audio_lrclk">queue size: 0 starting:intel_up_avalon_audio_clks "submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0"</message>
   <message level="Info" culprit="intel_up_avalon_audio_clks_0">Starting Generation of Audio LR Clock</message>
   <message level="Info" culprit="intel_up_avalon_audio_clks_0"><![CDATA["<b>soc_audio_lrclk</b>" instantiated <b>intel_up_avalon_audio_clks</b> "<b>intel_up_avalon_audio_clks_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
