Analysis & Synthesis Status : Successful - Mon Apr 22 18:44:44 2024
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : tp1_Ula
Top-level Entity Name : tp1_Ula
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 80
    Dedicated logic registers : 0
Total registers : 0
Total pins : 32
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
