// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Fri Dec 12 09:22:20 2025
// Host        : LAPTOP-3JDOGFA0 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top Seg7_Dev_2 -prefix
//               Seg7_Dev_2_ Seg7_Dev_2_stub.v
// Design      : Seg7_Dev_2
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "Seg7_Dev_2,Seg7_Dev,{}" *) (* CORE_GENERATION_INFO = "Seg7_Dev_2,Seg7_Dev,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=Seg7_Dev,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* IP_DEFINITION_SOURCE = "package_project" *) (* X_CORE_INFO = "Seg7_Dev,Vivado 2024.2" *) 
module Seg7_Dev_2(disp_num, point, les, scan, AN, segment)
/* synthesis syn_black_box black_box_pad_pin="disp_num[31:0],point[7:0],les[7:0],scan[2:0],AN[7:0],segment[7:0]" */;
  input [31:0]disp_num;
  input [7:0]point;
  input [7:0]les;
  input [2:0]scan;
  output [7:0]AN;
  output [7:0]segment;
endmodule
