# MIPS-Pipelined-Datapath
A 5 stage pipelined data path written in Verilog that implements the MIPS architecture.
