{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 16:58:52 2024 " "Info: Processing started: Sun Jun 30 16:58:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[0\] " "Warning: Node \"port_io:inst4\|latch\[0\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[0\] " "Warning: Node \"port_io:inst8\|latch\[0\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[1\] " "Warning: Node \"port_io:inst8\|latch\[1\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[1\] " "Warning: Node \"port_io:inst4\|latch\[1\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[2\] " "Warning: Node \"port_io:inst4\|latch\[2\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[2\] " "Warning: Node \"port_io:inst8\|latch\[2\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[7\] " "Warning: Node \"port_io:inst8\|latch\[7\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[7\] " "Warning: Node \"port_io:inst4\|latch\[7\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[3\] " "Warning: Node \"port_io:inst4\|latch\[3\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[3\] " "Warning: Node \"port_io:inst8\|latch\[3\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[4\] " "Warning: Node \"port_io:inst8\|latch\[4\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[4\] " "Warning: Node \"port_io:inst4\|latch\[4\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[6\] " "Warning: Node \"port_io:inst4\|latch\[6\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[6\] " "Warning: Node \"port_io:inst8\|latch\[6\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[5\] " "Warning: Node \"port_io:inst8\|latch\[5\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[5\] " "Warning: Node \"port_io:inst4\|latch\[5\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|inp~1 " "Info: Detected gated clock \"puc_241:inst6\|inp~1\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|inp~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|latch\[1\]~1 " "Info: Detected gated clock \"port_io:inst4\|latch\[1\]~1\" as buffer" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|latch\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|outp~0 " "Info: Detected gated clock \"puc_241:inst6\|outp~0\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|outp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|Equal0~0 " "Info: Detected gated clock \"port_io:inst4\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|Equal0~1 " "Info: Detected gated clock \"port_io:inst4\|Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|inp~0 " "Info: Detected gated clock \"puc_241:inst6\|inp~0\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|inp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "puc_241:inst6\|pres_state.fetch_dec_ex " "Info: Detected ripple clock \"puc_241:inst6\|pres_state.fetch_dec_ex\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|pres_state.fetch_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register port_io:inst4\|latch\[2\] register ram_256x8:inst5\|memory\[254\]\[2\] 39.26 MHz 25.468 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 39.26 MHz between source register \"port_io:inst4\|latch\[2\]\" and destination register \"ram_256x8:inst5\|memory\[254\]\[2\]\" (period= 25.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.384 ns + Longest register register " "Info: + Longest register to register delay is 5.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst4\|latch\[2\] 1 REG LCCOMB_X30_Y18_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 1; REG Node = 'port_io:inst4\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst4|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 0.540 ns inst10\[2\]~14 2 COMB LCCOMB_X30_Y18_N0 1 " "Info: 2: + IC(0.269 ns) + CELL(0.271 ns) = 0.540 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'inst10\[2\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { port_io:inst4|latch[2] inst10[2]~14 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.933 ns inst10\[2\]~15 3 COMB LCCOMB_X30_Y18_N10 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.933 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 1; COMB Node = 'inst10\[2\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst10[2]~14 inst10[2]~15 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.150 ns) 2.139 ns inst10\[2\]~17 4 COMB LCCOMB_X30_Y25_N10 3 " "Info: 4: + IC(1.056 ns) + CELL(0.150 ns) = 2.139 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 3; COMB Node = 'inst10\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { inst10[2]~15 inst10[2]~17 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.149 ns) 3.367 ns inst10\[2\]~45 5 COMB LCCOMB_X31_Y18_N0 259 " "Info: 5: + IC(1.079 ns) + CELL(0.149 ns) = 3.367 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 259; COMB Node = 'inst10\[2\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { inst10[2]~17 inst10[2]~45 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.366 ns) 5.384 ns ram_256x8:inst5\|memory\[254\]\[2\] 6 REG LCFF_X23_Y21_N3 1 " "Info: 6: + IC(1.651 ns) + CELL(0.366 ns) = 5.384 ns; Loc. = LCFF_X23_Y21_N3; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[254\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { inst10[2]~45 ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 20.17 % ) " "Info: Total cell delay = 1.086 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.298 ns ( 79.83 % ) " "Info: Total interconnect delay = 4.298 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { port_io:inst4|latch[2] inst10[2]~14 inst10[2]~15 inst10[2]~17 inst10[2]~45 ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { port_io:inst4|latch[2] {} inst10[2]~14 {} inst10[2]~15 {} inst10[2]~17 {} inst10[2]~45 {} ram_256x8:inst5|memory[254][2] {} } { 0.000ns 0.269ns 0.243ns 1.056ns 1.079ns 1.651ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.386 ns - Smallest " "Info: - Smallest clock skew is -7.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2262 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2262; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns ram_256x8:inst5\|memory\[254\]\[2\] 3 REG LCFF_X23_Y21_N3 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X23_Y21_N3; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[254\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_in~clkctrl ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[254][2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.072 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 10.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.932 ns) 3.748 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\] 2 MEM M4K_X26_Y24 24 " "Info: 2: + IC(1.817 ns) + CELL(0.932 ns) = 3.748 ns; Loc. = M4K_X26_Y24; Fanout = 24; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.275 ns) 4.834 ns puc_241:inst6\|inp~0 3 COMB LCCOMB_X25_Y26_N18 9 " "Info: 3: + IC(0.811 ns) + CELL(0.275 ns) = 4.834 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 9; COMB Node = 'puc_241:inst6\|inp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.275 ns) 5.949 ns puc_241:inst6\|outp~0 4 COMB LCCOMB_X25_Y23_N10 4 " "Info: 4: + IC(0.840 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 4; COMB Node = 'puc_241:inst6\|outp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { puc_241:inst6|inp~0 puc_241:inst6|outp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 6.656 ns port_io:inst4\|latch\[1\]~1 5 COMB LCCOMB_X25_Y23_N0 1 " "Info: 5: + IC(0.270 ns) + CELL(0.437 ns) = 6.656 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.532 ns port_io:inst4\|latch\[1\]~1clkctrl 6 COMB CLKCTRL_G8 16 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.532 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 10.072 ns port_io:inst4\|latch\[2\] 7 REG LCCOMB_X30_Y18_N24 1 " "Info: 7: + IC(1.390 ns) + CELL(0.150 ns) = 10.072 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 1; REG Node = 'port_io:inst4\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 30.46 % ) " "Info: Total cell delay = 3.068 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.004 ns ( 69.54 % ) " "Info: Total interconnect delay = 7.004 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[254][2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { port_io:inst4|latch[2] inst10[2]~14 inst10[2]~15 inst10[2]~17 inst10[2]~45 ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { port_io:inst4|latch[2] {} inst10[2]~14 {} inst10[2]~15 {} inst10[2]~17 {} inst10[2]~45 {} ram_256x8:inst5|memory[254][2] {} } { 0.000ns 0.269ns 0.243ns 1.056ns 1.079ns 1.651ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[254][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[254][2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 112 " "Warning: Circuit may not operate. Detected 112 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "port_io:inst4\|dir_reg\[2\] port_io:inst8\|latch\[2\] clk_in 5.81 ns " "Info: Found hold time violation between source  pin or register \"port_io:inst4\|dir_reg\[2\]\" and destination pin or register \"port_io:inst8\|latch\[2\]\" for clock \"clk_in\" (Hold time is 5.81 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.375 ns + Largest " "Info: + Largest clock skew is 7.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 10.072 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 10.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.932 ns) 3.748 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\] 2 MEM M4K_X26_Y24 24 " "Info: 2: + IC(1.817 ns) + CELL(0.932 ns) = 3.748 ns; Loc. = M4K_X26_Y24; Fanout = 24; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.275 ns) 4.834 ns puc_241:inst6\|inp~0 3 COMB LCCOMB_X25_Y26_N18 9 " "Info: 3: + IC(0.811 ns) + CELL(0.275 ns) = 4.834 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 9; COMB Node = 'puc_241:inst6\|inp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.275 ns) 5.949 ns puc_241:inst6\|outp~0 4 COMB LCCOMB_X25_Y23_N10 4 " "Info: 4: + IC(0.840 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 4; COMB Node = 'puc_241:inst6\|outp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { puc_241:inst6|inp~0 puc_241:inst6|outp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 6.656 ns port_io:inst4\|latch\[1\]~1 5 COMB LCCOMB_X25_Y23_N0 1 " "Info: 5: + IC(0.270 ns) + CELL(0.437 ns) = 6.656 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.532 ns port_io:inst4\|latch\[1\]~1clkctrl 6 COMB CLKCTRL_G8 16 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.532 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 10.072 ns port_io:inst8\|latch\[2\] 7 REG LCCOMB_X30_Y18_N18 1 " "Info: 7: + IC(1.390 ns) + CELL(0.150 ns) = 10.072 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 1; REG Node = 'port_io:inst8\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 30.46 % ) " "Info: Total cell delay = 3.068 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.004 ns ( 69.54 % ) " "Info: Total interconnect delay = 7.004 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2262 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2262; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns port_io:inst4\|dir_reg\[2\] 3 REG LCFF_X30_Y18_N11 5 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'port_io:inst4\|dir_reg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk_in~clkctrl port_io:inst4|dir_reg[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.315 ns - Shortest register register " "Info: - Shortest register to register delay is 1.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst4\|dir_reg\[2\] 1 REG LCFF_X30_Y18_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'port_io:inst4\|dir_reg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst4|dir_reg[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.275 ns) 0.787 ns port_io:inst8\|latch\[2\]~0 2 COMB LCCOMB_X30_Y18_N14 1 " "Info: 2: + IC(0.512 ns) + CELL(0.275 ns) = 0.787 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'port_io:inst8\|latch\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { port_io:inst4|dir_reg[2] port_io:inst8|latch[2]~0 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 1.315 ns port_io:inst8\|latch\[2\] 3 REG LCCOMB_X30_Y18_N18 1 " "Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 1.315 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 1; REG Node = 'port_io:inst8\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { port_io:inst8|latch[2]~0 port_io:inst8|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 41.52 % ) " "Info: Total cell delay = 0.546 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 58.48 % ) " "Info: Total interconnect delay = 0.769 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { port_io:inst4|dir_reg[2] port_io:inst8|latch[2]~0 port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.315 ns" { port_io:inst4|dir_reg[2] {} port_io:inst8|latch[2]~0 {} port_io:inst8|latch[2] {} } { 0.000ns 0.512ns 0.257ns } { 0.000ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { port_io:inst4|dir_reg[2] port_io:inst8|latch[2]~0 port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.315 ns" { port_io:inst4|dir_reg[2] {} port_io:inst8|latch[2]~0 {} port_io:inst8|latch[2] {} } { 0.000ns 0.512ns 0.257ns } { 0.000ns 0.275ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_io:inst8\|latch\[3\] sw\[3\] clk_in 1.133 ns register " "Info: tsu for register \"port_io:inst8\|latch\[3\]\" (data pin = \"sw\[3\]\", clock pin = \"clk_in\") is 1.133 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.311 ns + Longest pin register " "Info: + Longest pin to register delay is 8.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[3\] 1 PIN PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD15; Fanout = 1; PIN Node = 'sw\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sw~4 2 COMB IOC_X35_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X35_Y0_N2; Fanout = 1; COMB Node = 'sw~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { sw[3] sw~4 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.489 ns) + CELL(0.275 ns) 7.604 ns port_io:inst8\|latch\[3\]~7 3 COMB LCCOMB_X30_Y19_N6 1 " "Info: 3: + IC(6.489 ns) + CELL(0.275 ns) = 7.604 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 1; COMB Node = 'port_io:inst8\|latch\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.764 ns" { sw~4 port_io:inst8|latch[3]~7 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 8.311 ns port_io:inst8\|latch\[3\] 4 REG LCCOMB_X30_Y19_N18 1 " "Info: 4: + IC(0.270 ns) + CELL(0.437 ns) = 8.311 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 1; REG Node = 'port_io:inst8\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { port_io:inst8|latch[3]~7 port_io:inst8|latch[3] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.552 ns ( 18.67 % ) " "Info: Total cell delay = 1.552 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 81.33 % ) " "Info: Total interconnect delay = 6.759 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.311 ns" { sw[3] sw~4 port_io:inst8|latch[3]~7 port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.311 ns" { sw[3] {} sw~4 {} port_io:inst8|latch[3]~7 {} port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 6.489ns 0.270ns } { 0.000ns 0.840ns 0.275ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.828 ns + " "Info: + Micro setup delay of destination is 0.828 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.006 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.932 ns) 3.282 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y18 272 " "Info: 2: + IC(1.351 ns) + CELL(0.932 ns) = 3.282 ns; Loc. = M4K_X26_Y18; Fanout = 272; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.275 ns) 4.601 ns port_io:inst4\|latch\[1\]~1 3 COMB LCCOMB_X25_Y23_N0 1 " "Info: 3: + IC(1.044 ns) + CELL(0.275 ns) = 4.601 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 6.477 ns port_io:inst4\|latch\[1\]~1clkctrl 4 COMB CLKCTRL_G8 16 " "Info: 4: + IC(1.876 ns) + CELL(0.000 ns) = 6.477 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.150 ns) 8.006 ns port_io:inst8\|latch\[3\] 5 REG LCCOMB_X30_Y19_N18 1 " "Info: 5: + IC(1.379 ns) + CELL(0.150 ns) = 8.006 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 1; REG Node = 'port_io:inst8\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[3] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.356 ns ( 29.43 % ) " "Info: Total cell delay = 2.356 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.650 ns ( 70.57 % ) " "Info: Total interconnect delay = 5.650 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 1.351ns 1.044ns 1.876ns 1.379ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.311 ns" { sw[3] sw~4 port_io:inst8|latch[3]~7 port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.311 ns" { sw[3] {} sw~4 {} port_io:inst8|latch[3]~7 {} port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 6.489ns 0.270ns } { 0.000ns 0.840ns 0.275ns 0.437ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0] {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 1.351ns 1.044ns 1.876ns 1.379ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dext\[2\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\] 20.397 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"dext\[2\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]\" is 20.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.092 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.635 ns) 3.092 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y19 286 " "Info: 2: + IC(1.458 ns) + CELL(0.635 ns) = 3.092 ns; Loc. = M4K_X26_Y19; Fanout = 286; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 52.85 % ) " "Info: Total cell delay = 1.634 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.458 ns ( 47.15 % ) " "Info: Total interconnect delay = 1.458 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 1.458ns } { 0.000ns 0.999ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.096 ns + Longest memory pin " "Info: + Longest memory to pin delay is 17.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\] 1 MEM M4K_X26_Y19 286 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y19; Fanout = 286; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.420 ns) 2.451 ns ram_256x8:inst5\|Mux5~108 2 COMB LCCOMB_X29_Y12_N10 1 " "Info: 2: + IC(1.943 ns) + CELL(0.420 ns) = 2.451 ns; Loc. = LCCOMB_X29_Y12_N10; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] ram_256x8:inst5|Mux5~108 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.420 ns) 3.926 ns ram_256x8:inst5\|Mux5~109 3 COMB LCCOMB_X28_Y20_N2 1 " "Info: 3: + IC(1.055 ns) + CELL(0.420 ns) = 3.926 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { ram_256x8:inst5|Mux5~108 ram_256x8:inst5|Mux5~109 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.275 ns) 5.762 ns ram_256x8:inst5\|Mux5~110 4 COMB LCCOMB_X35_Y14_N10 1 " "Info: 4: + IC(1.561 ns) + CELL(0.275 ns) = 5.762 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { ram_256x8:inst5|Mux5~109 ram_256x8:inst5|Mux5~110 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.155 ns ram_256x8:inst5\|Mux5~113 5 COMB LCCOMB_X35_Y14_N30 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ram_256x8:inst5|Mux5~110 ram_256x8:inst5|Mux5~113 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.549 ns ram_256x8:inst5\|Mux5~114 6 COMB LCCOMB_X35_Y14_N16 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 6.549 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ram_256x8:inst5|Mux5~113 ram_256x8:inst5|Mux5~114 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.275 ns) 8.128 ns ram_256x8:inst5\|Mux5~125 7 COMB LCCOMB_X38_Y21_N8 1 " "Info: 7: + IC(1.304 ns) + CELL(0.275 ns) = 8.128 ns; Loc. = LCCOMB_X38_Y21_N8; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { ram_256x8:inst5|Mux5~114 ram_256x8:inst5|Mux5~125 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 8.655 ns ram_256x8:inst5\|Mux5~126 8 COMB LCCOMB_X38_Y21_N26 1 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 8.655 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { ram_256x8:inst5|Mux5~125 ram_256x8:inst5|Mux5~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 9.328 ns ram_256x8:inst5\|Mux5~169 9 COMB LCCOMB_X38_Y21_N6 1 " "Info: 9: + IC(0.254 ns) + CELL(0.419 ns) = 9.328 ns; Loc. = LCCOMB_X38_Y21_N6; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux5~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { ram_256x8:inst5|Mux5~126 ram_256x8:inst5|Mux5~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.413 ns) 10.944 ns inst10\[2\]~17 10 COMB LCCOMB_X30_Y25_N10 3 " "Info: 10: + IC(1.203 ns) + CELL(0.413 ns) = 10.944 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 3; COMB Node = 'inst10\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { ram_256x8:inst5|Mux5~169 inst10[2]~17 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.374 ns) + CELL(2.778 ns) 17.096 ns dext\[2\] 11 PIN PIN_AC14 0 " "Info: 11: + IC(3.374 ns) + CELL(2.778 ns) = 17.096 ns; Loc. = PIN_AC14; Fanout = 0; PIN Node = 'dext\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { inst10[2]~17 dext[2] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 224 608 784 240 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.663 ns ( 33.12 % ) " "Info: Total cell delay = 5.663 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.433 ns ( 66.88 % ) " "Info: Total interconnect delay = 11.433 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.096 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] ram_256x8:inst5|Mux5~108 ram_256x8:inst5|Mux5~109 ram_256x8:inst5|Mux5~110 ram_256x8:inst5|Mux5~113 ram_256x8:inst5|Mux5~114 ram_256x8:inst5|Mux5~125 ram_256x8:inst5|Mux5~126 ram_256x8:inst5|Mux5~169 inst10[2]~17 dext[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.096 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] {} ram_256x8:inst5|Mux5~108 {} ram_256x8:inst5|Mux5~109 {} ram_256x8:inst5|Mux5~110 {} ram_256x8:inst5|Mux5~113 {} ram_256x8:inst5|Mux5~114 {} ram_256x8:inst5|Mux5~125 {} ram_256x8:inst5|Mux5~126 {} ram_256x8:inst5|Mux5~169 {} inst10[2]~17 {} dext[2] {} } { 0.000ns 1.943ns 1.055ns 1.561ns 0.243ns 0.244ns 1.304ns 0.252ns 0.254ns 1.203ns 3.374ns } { 0.088ns 0.420ns 0.420ns 0.275ns 0.150ns 0.150ns 0.275ns 0.275ns 0.419ns 0.413ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 1.458ns } { 0.000ns 0.999ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.096 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] ram_256x8:inst5|Mux5~108 ram_256x8:inst5|Mux5~109 ram_256x8:inst5|Mux5~110 ram_256x8:inst5|Mux5~113 ram_256x8:inst5|Mux5~114 ram_256x8:inst5|Mux5~125 ram_256x8:inst5|Mux5~126 ram_256x8:inst5|Mux5~169 inst10[2]~17 dext[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.096 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5] {} ram_256x8:inst5|Mux5~108 {} ram_256x8:inst5|Mux5~109 {} ram_256x8:inst5|Mux5~110 {} ram_256x8:inst5|Mux5~113 {} ram_256x8:inst5|Mux5~114 {} ram_256x8:inst5|Mux5~125 {} ram_256x8:inst5|Mux5~126 {} ram_256x8:inst5|Mux5~169 {} inst10[2]~17 {} dext[2] {} } { 0.000ns 1.943ns 1.055ns 1.561ns 0.243ns 0.244ns 1.304ns 0.252ns 0.254ns 1.203ns 3.374ns } { 0.088ns 0.420ns 0.420ns 0.275ns 0.150ns 0.150ns 0.275ns 0.275ns 0.419ns 0.413ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst4\|latch\[1\] ledr\[1\] clk_in 2.927 ns register " "Info: th for register \"port_io:inst4\|latch\[1\]\" (data pin = \"ledr\[1\]\", clock pin = \"clk_in\") is 2.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 10.072 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 10.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.932 ns) 3.748 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\] 2 MEM M4K_X26_Y24 24 " "Info: 2: + IC(1.817 ns) + CELL(0.932 ns) = 3.748 ns; Loc. = M4K_X26_Y24; Fanout = 24; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.275 ns) 4.834 ns puc_241:inst6\|inp~0 3 COMB LCCOMB_X25_Y26_N18 9 " "Info: 3: + IC(0.811 ns) + CELL(0.275 ns) = 4.834 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 9; COMB Node = 'puc_241:inst6\|inp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.275 ns) 5.949 ns puc_241:inst6\|outp~0 4 COMB LCCOMB_X25_Y23_N10 4 " "Info: 4: + IC(0.840 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 4; COMB Node = 'puc_241:inst6\|outp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { puc_241:inst6|inp~0 puc_241:inst6|outp~0 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 6.656 ns port_io:inst4\|latch\[1\]~1 5 COMB LCCOMB_X25_Y23_N0 1 " "Info: 5: + IC(0.270 ns) + CELL(0.437 ns) = 6.656 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.532 ns port_io:inst4\|latch\[1\]~1clkctrl 6 COMB CLKCTRL_G8 16 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.532 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 10.072 ns port_io:inst4\|latch\[1\] 7 REG LCCOMB_X30_Y18_N20 1 " "Info: 7: + IC(1.390 ns) + CELL(0.150 ns) = 10.072 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 1; REG Node = 'port_io:inst4\|latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[1] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 30.46 % ) " "Info: Total cell delay = 3.068 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.004 ns ( 69.54 % ) " "Info: Total interconnect delay = 7.004 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[1] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.145 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[1\] 1 PIN PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'ledr\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ledr~6 2 COMB IOC_X29_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X29_Y36_N0; Fanout = 1; COMB Node = 'ledr~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { ledr[1] ledr~6 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.318 ns) + CELL(0.275 ns) 6.433 ns port_io:inst4\|latch\[1\]~2 3 COMB LCCOMB_X30_Y18_N16 1 " "Info: 3: + IC(5.318 ns) + CELL(0.275 ns) = 6.433 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.593 ns" { ledr~6 port_io:inst4|latch[1]~2 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 7.145 ns port_io:inst4\|latch\[1\] 4 REG LCCOMB_X30_Y18_N20 1 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 7.145 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 1; REG Node = 'port_io:inst4\|latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { port_io:inst4|latch[1]~2 port_io:inst4|latch[1] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.553 ns ( 21.74 % ) " "Info: Total cell delay = 1.553 ns ( 21.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.592 ns ( 78.26 % ) " "Info: Total interconnect delay = 5.592 ns ( 78.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { ledr[1] ledr~6 port_io:inst4|latch[1]~2 port_io:inst4|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { ledr[1] {} ledr~6 {} port_io:inst4|latch[1]~2 {} port_io:inst4|latch[1] {} } { 0.000ns 0.000ns 5.318ns 0.274ns } { 0.000ns 0.840ns 0.275ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.072 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] puc_241:inst6|inp~0 puc_241:inst6|outp~0 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.072 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] {} puc_241:inst6|inp~0 {} puc_241:inst6|outp~0 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[1] {} } { 0.000ns 0.000ns 1.817ns 0.811ns 0.840ns 0.270ns 1.876ns 1.390ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.275ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { ledr[1] ledr~6 port_io:inst4|latch[1]~2 port_io:inst4|latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { ledr[1] {} ledr~6 {} port_io:inst4|latch[1]~2 {} port_io:inst4|latch[1] {} } { 0.000ns 0.000ns 5.318ns 0.274ns } { 0.000ns 0.840ns 0.275ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 16:58:53 2024 " "Info: Processing ended: Sun Jun 30 16:58:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
