$date
	Sat Nov  4 13:37:54 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_siso_register_4bit $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module siso4bit $end
$var wire 1 % clk $end
$var wire 1 & in $end
$var wire 4 ' out [0:3] $end
$var wire 1 ( rst $end
$scope module d1 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ( rst $end
$var reg 1 ) q $end
$upscope $end
$scope module d2 $end
$var wire 1 % clk $end
$var wire 1 * d $end
$var wire 1 ( rst $end
$var reg 1 + q $end
$upscope $end
$scope module d3 $end
$var wire 1 % clk $end
$var wire 1 , d $end
$var wire 1 ( rst $end
$var reg 1 - q $end
$upscope $end
$scope module d4 $end
$var wire 1 % clk $end
$var wire 1 . d $end
$var wire 1 ( rst $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
1(
b0 '
0&
1%
1$
0#
1"
b0 !
$end
#7000
0"
0%
#14000
1"
1%
#20000
1#
1&
0$
0(
#21000
0"
0%
#28000
1*
1)
b1000 !
b1000 '
1"
1%
#35000
0"
0%
#40000
0#
0&
#42000
1,
0*
1+
0)
b100 !
b100 '
1"
1%
#49000
0"
0%
#56000
0,
1.
0+
1-
b10 !
b10 '
1"
1%
#60000
1#
1&
#63000
0"
0%
#70000
0.
1*
1/
0-
1)
b1001 !
b1001 '
1"
1%
#77000
0"
0%
#80000
0#
0&
#84000
0*
1,
0)
1+
0/
b100 !
b100 '
1"
1%
#91000
0"
0%
#98000
1.
0,
1-
0+
b10 !
b10 '
1"
1%
#105000
0"
0%
#112000
0.
0-
1/
b1 !
b1 '
1"
1%
#119000
0"
0%
#120000
1#
1&
#126000
1*
0/
1)
b1000 !
b1000 '
1"
1%
#133000
0"
0%
#140000
1,
1+
b1100 !
b1100 '
1"
1%
