// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition"

// DATE "02/04/2020 12:20:14"

// 
// Device: Altera 10AX115S2F45I1SG Package FBGA1932
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rx_do_nothing_tx_channel (
	CHNL_RX_CLK,
	CHNL_RX_ACK,
	CHNL_RX_LAST,
	CHNL_RX_OFF,
	CHNL_RX_DATA_REN,
	CHNL_TX_CLK,
	CHNL_TX,
	CHNL_TX_LAST,
	CHNL_TX_LEN,
	CHNL_TX_OFF,
	CHNL_TX_DATA,
	CHNL_TX_DATA_VALID,
	CLK,
	CHNL_RX_DATA_VALID,
	CHNL_RX,
	RST,
	CHNL_RX_LEN,
	CHNL_TX_DATA_REN,
	CHNL_TX_ACK,
	CHNL_RX_DATA);
output 	CHNL_RX_CLK;
output 	CHNL_RX_ACK;
input 	CHNL_RX_LAST;
input 	[30:0] CHNL_RX_OFF;
output 	CHNL_RX_DATA_REN;
output 	CHNL_TX_CLK;
output 	CHNL_TX;
output 	CHNL_TX_LAST;
output 	[31:0] CHNL_TX_LEN;
output 	[30:0] CHNL_TX_OFF;
output 	[127:0] CHNL_TX_DATA;
output 	CHNL_TX_DATA_VALID;
input 	CLK;
input 	CHNL_RX_DATA_VALID;
input 	CHNL_RX;
input 	RST;
input 	[31:0] CHNL_RX_LEN;
input 	CHNL_TX_DATA_REN;
input 	CHNL_TX_ACK;
input 	[127:0] CHNL_RX_DATA;

// Design Ports Information
// CHNL_RX_CLK	=>  Location: PIN_AH34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_ACK	=>  Location: PIN_D29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LAST	=>  Location: PIN_AK14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[0]	=>  Location: PIN_AH11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[1]	=>  Location: PIN_AM16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[2]	=>  Location: PIN_AK15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[3]	=>  Location: PIN_AL10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[4]	=>  Location: PIN_AH13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[5]	=>  Location: PIN_AJ11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[6]	=>  Location: PIN_AE11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[7]	=>  Location: PIN_AL17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[8]	=>  Location: PIN_AN16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[9]	=>  Location: PIN_AM11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[10]	=>  Location: PIN_AN14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[11]	=>  Location: PIN_AG13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[12]	=>  Location: PIN_K16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[13]	=>  Location: PIN_G15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[14]	=>  Location: PIN_J16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[15]	=>  Location: PIN_E16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[16]	=>  Location: PIN_L20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[17]	=>  Location: PIN_H14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[18]	=>  Location: PIN_F14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[19]	=>  Location: PIN_H19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[20]	=>  Location: PIN_M20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[21]	=>  Location: PIN_E20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[22]	=>  Location: PIN_M15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[23]	=>  Location: PIN_E14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[24]	=>  Location: PIN_G21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[25]	=>  Location: PIN_H16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[26]	=>  Location: PIN_J18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[27]	=>  Location: PIN_G18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[28]	=>  Location: PIN_AR22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[29]	=>  Location: PIN_AM13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_OFF[30]	=>  Location: PIN_AJ12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA_REN	=>  Location: PIN_B28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_CLK	=>  Location: PIN_AF30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX	=>  Location: PIN_C29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LAST	=>  Location: PIN_G30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[0]	=>  Location: PIN_E26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[1]	=>  Location: PIN_L30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[2]	=>  Location: PIN_F29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[3]	=>  Location: PIN_J27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[4]	=>  Location: PIN_G25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[5]	=>  Location: PIN_K31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[6]	=>  Location: PIN_C31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[7]	=>  Location: PIN_F27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[8]	=>  Location: PIN_G27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[9]	=>  Location: PIN_C30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[10]	=>  Location: PIN_B31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[11]	=>  Location: PIN_J29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[12]	=>  Location: PIN_C28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[13]	=>  Location: PIN_L29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[14]	=>  Location: PIN_B26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[15]	=>  Location: PIN_H25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[16]	=>  Location: PIN_D31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[17]	=>  Location: PIN_H29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[18]	=>  Location: PIN_H28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[19]	=>  Location: PIN_H30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[20]	=>  Location: PIN_A27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[21]	=>  Location: PIN_E31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[22]	=>  Location: PIN_K27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[23]	=>  Location: PIN_D26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[24]	=>  Location: PIN_F30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[25]	=>  Location: PIN_A28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[26]	=>  Location: PIN_K29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[27]	=>  Location: PIN_F28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[28]	=>  Location: PIN_D27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[29]	=>  Location: PIN_G31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[30]	=>  Location: PIN_D28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_LEN[31]	=>  Location: PIN_C26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[0]	=>  Location: PIN_E27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[1]	=>  Location: PIN_K30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[2]	=>  Location: PIN_B30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[3]	=>  Location: PIN_G28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[4]	=>  Location: PIN_E29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[5]	=>  Location: PIN_E30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[6]	=>  Location: PIN_B27,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[7]	=>  Location: PIN_J28,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[8]	=>  Location: PIN_H26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[9]	=>  Location: PIN_A29,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[10]	=>  Location: PIN_A30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[11]	=>  Location: PIN_AP22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[12]	=>  Location: PIN_BA17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[13]	=>  Location: PIN_BC25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[14]	=>  Location: PIN_BA18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[15]	=>  Location: PIN_BB23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[16]	=>  Location: PIN_AP23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[17]	=>  Location: PIN_BA20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[18]	=>  Location: PIN_AY24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[19]	=>  Location: PIN_BD23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[20]	=>  Location: PIN_BC19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[21]	=>  Location: PIN_AR25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[22]	=>  Location: PIN_BC20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[23]	=>  Location: PIN_AP24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[24]	=>  Location: PIN_AT24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[25]	=>  Location: PIN_BC26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[26]	=>  Location: PIN_BA19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[27]	=>  Location: PIN_AU22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[28]	=>  Location: PIN_BD26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[29]	=>  Location: PIN_BA23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_OFF[30]	=>  Location: PIN_BA25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[0]	=>  Location: PIN_BB21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[1]	=>  Location: PIN_BD19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[2]	=>  Location: PIN_BA22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[3]	=>  Location: PIN_AT23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[4]	=>  Location: PIN_AP26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[5]	=>  Location: PIN_BB25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[6]	=>  Location: PIN_AU25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[7]	=>  Location: PIN_BC23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[8]	=>  Location: PIN_BA24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[9]	=>  Location: PIN_AY22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[10]	=>  Location: PIN_AW23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[11]	=>  Location: PIN_AV25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[12]	=>  Location: PIN_AT25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[13]	=>  Location: PIN_AY25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[14]	=>  Location: PIN_BD21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[15]	=>  Location: PIN_BD22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[16]	=>  Location: PIN_AU23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[17]	=>  Location: PIN_BC21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[18]	=>  Location: PIN_AR26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[19]	=>  Location: PIN_AR24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[20]	=>  Location: PIN_BB22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[21]	=>  Location: PIN_AV23,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[22]	=>  Location: PIN_BB20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[23]	=>  Location: PIN_AW22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[24]	=>  Location: PIN_AV24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[25]	=>  Location: PIN_AW24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[26]	=>  Location: PIN_BC24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[27]	=>  Location: PIN_BD24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[28]	=>  Location: PIN_AU8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[29]	=>  Location: PIN_BC15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[30]	=>  Location: PIN_AR12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[31]	=>  Location: PIN_AP12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[32]	=>  Location: PIN_BB16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[33]	=>  Location: PIN_BD14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[34]	=>  Location: PIN_BD17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[35]	=>  Location: PIN_AY12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[36]	=>  Location: PIN_BB11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[37]	=>  Location: PIN_BD12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[38]	=>  Location: PIN_AT9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[39]	=>  Location: PIN_BB15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[40]	=>  Location: PIN_AW11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[41]	=>  Location: PIN_AR9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[42]	=>  Location: PIN_BB18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[43]	=>  Location: PIN_AP13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[44]	=>  Location: PIN_BB12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[45]	=>  Location: PIN_AT13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[46]	=>  Location: PIN_AY10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[47]	=>  Location: PIN_BA14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[48]	=>  Location: PIN_BC13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[49]	=>  Location: PIN_AV11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[50]	=>  Location: PIN_BB10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[51]	=>  Location: PIN_BC18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[52]	=>  Location: PIN_AW13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[53]	=>  Location: PIN_BC14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[54]	=>  Location: PIN_AU11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[55]	=>  Location: PIN_BB13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[56]	=>  Location: PIN_AV10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[57]	=>  Location: PIN_AY11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[58]	=>  Location: PIN_BC16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[59]	=>  Location: PIN_BA15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[60]	=>  Location: PIN_BD13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[61]	=>  Location: PIN_AU12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[62]	=>  Location: PIN_AU13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[63]	=>  Location: PIN_AW12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[64]	=>  Location: PIN_AV13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[65]	=>  Location: PIN_BD16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[66]	=>  Location: PIN_BD18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[67]	=>  Location: PIN_BA10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[68]	=>  Location: PIN_AU10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[69]	=>  Location: PIN_BB17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[70]	=>  Location: PIN_AT8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[71]	=>  Location: PIN_AP14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[72]	=>  Location: PIN_AT10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[73]	=>  Location: PIN_BA13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[74]	=>  Location: PIN_BA12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[75]	=>  Location: PIN_A13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[76]	=>  Location: PIN_C16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[77]	=>  Location: PIN_D17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[78]	=>  Location: PIN_B15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[79]	=>  Location: PIN_J13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[80]	=>  Location: PIN_G12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[81]	=>  Location: PIN_F12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[82]	=>  Location: PIN_C14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[83]	=>  Location: PIN_H10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[84]	=>  Location: PIN_L14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[85]	=>  Location: PIN_J11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[86]	=>  Location: PIN_A17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[87]	=>  Location: PIN_F13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[88]	=>  Location: PIN_G10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[89]	=>  Location: PIN_M12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[90]	=>  Location: PIN_B16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[91]	=>  Location: PIN_D16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[92]	=>  Location: PIN_B18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[93]	=>  Location: PIN_F10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[94]	=>  Location: PIN_A12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[95]	=>  Location: PIN_K11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[96]	=>  Location: PIN_L13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[97]	=>  Location: PIN_J14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[98]	=>  Location: PIN_K14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[99]	=>  Location: PIN_B13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[100]	=>  Location: PIN_E12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[101]	=>  Location: PIN_D14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[102]	=>  Location: PIN_B12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[103]	=>  Location: PIN_C13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[104]	=>  Location: PIN_A15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[105]	=>  Location: PIN_E11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[106]	=>  Location: PIN_E10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[107]	=>  Location: PIN_M13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[108]	=>  Location: PIN_A18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[109]	=>  Location: PIN_H13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[110]	=>  Location: PIN_B17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[111]	=>  Location: PIN_G11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[112]	=>  Location: PIN_D12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[113]	=>  Location: PIN_A14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[114]	=>  Location: PIN_C15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[115]	=>  Location: PIN_D11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[116]	=>  Location: PIN_H11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[117]	=>  Location: PIN_G13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[118]	=>  Location: PIN_D13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[119]	=>  Location: PIN_C10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[120]	=>  Location: PIN_C11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[121]	=>  Location: PIN_K12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[122]	=>  Location: PIN_J12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[123]	=>  Location: PIN_F32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[124]	=>  Location: PIN_T35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[125]	=>  Location: PIN_L34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[126]	=>  Location: PIN_G32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA[127]	=>  Location: PIN_G35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA_VALID	=>  Location: PIN_E35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CLK	=>  Location: PIN_G26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA_VALID	=>  Location: PIN_AU36,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX	=>  Location: PIN_AV33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// RST	=>  Location: PIN_AR11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[0]	=>  Location: PIN_AT32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[1]	=>  Location: PIN_AU31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[2]	=>  Location: PIN_AN31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[3]	=>  Location: PIN_AM31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[4]	=>  Location: PIN_AY35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[5]	=>  Location: PIN_AK34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[6]	=>  Location: PIN_AM30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[7]	=>  Location: PIN_AL34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[8]	=>  Location: PIN_AP33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[9]	=>  Location: PIN_AN34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[10]	=>  Location: PIN_AU32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[11]	=>  Location: PIN_AR35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[12]	=>  Location: PIN_AT30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[13]	=>  Location: PIN_AR34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[14]	=>  Location: PIN_AR36,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[15]	=>  Location: PIN_AR37,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[16]	=>  Location: PIN_AT33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[17]	=>  Location: PIN_AU33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[18]	=>  Location: PIN_K24,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[19]	=>  Location: PIN_D21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[20]	=>  Location: PIN_K26,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[21]	=>  Location: PIN_A25,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[22]	=>  Location: PIN_AE12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[23]	=>  Location: PIN_AF15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[24]	=>  Location: PIN_AL12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[25]	=>  Location: PIN_AL19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[26]	=>  Location: PIN_AN13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[27]	=>  Location: PIN_AP11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[28]	=>  Location: PIN_AM12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[29]	=>  Location: PIN_AN15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[30]	=>  Location: PIN_AN11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_LEN[31]	=>  Location: PIN_AL14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_DATA_REN	=>  Location: PIN_AF12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_TX_ACK	=>  Location: PIN_AE15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[0]	=>  Location: PIN_AL15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[1]	=>  Location: PIN_AK12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[2]	=>  Location: PIN_AF13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[3]	=>  Location: PIN_AM18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[4]	=>  Location: PIN_H21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[5]	=>  Location: PIN_M17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[6]	=>  Location: PIN_G16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[7]	=>  Location: PIN_L22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[8]	=>  Location: PIN_F20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[9]	=>  Location: PIN_K17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[10]	=>  Location: PIN_E19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[11]	=>  Location: PIN_M16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[12]	=>  Location: PIN_L19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[13]	=>  Location: PIN_J19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[14]	=>  Location: PIN_H18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[15]	=>  Location: PIN_F15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[16]	=>  Location: PIN_J22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[17]	=>  Location: PIN_H20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[18]	=>  Location: PIN_F18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[19]	=>  Location: PIN_F17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[20]	=>  Location: PIN_AL20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[21]	=>  Location: PIN_AK11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[22]	=>  Location: PIN_AH10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[23]	=>  Location: PIN_AF14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[24]	=>  Location: PIN_AN10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[25]	=>  Location: PIN_AG11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[26]	=>  Location: PIN_AM17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[27]	=>  Location: PIN_AJ14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[28]	=>  Location: PIN_AM15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[29]	=>  Location: PIN_AD12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[30]	=>  Location: PIN_AG12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[31]	=>  Location: PIN_AH14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[32]	=>  Location: PIN_AL13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[33]	=>  Location: PIN_AR10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[34]	=>  Location: PIN_AE14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[35]	=>  Location: PIN_AL18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[36]	=>  Location: PIN_K20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[37]	=>  Location: PIN_L18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[38]	=>  Location: PIN_J21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[39]	=>  Location: PIN_M18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[40]	=>  Location: PIN_K19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[41]	=>  Location: PIN_J17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[42]	=>  Location: PIN_K21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[43]	=>  Location: PIN_M21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[44]	=>  Location: PIN_E17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[45]	=>  Location: PIN_E15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[46]	=>  Location: PIN_H15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[47]	=>  Location: PIN_G20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[48]	=>  Location: PIN_K22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[49]	=>  Location: PIN_L15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[50]	=>  Location: PIN_F19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[51]	=>  Location: PIN_G17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[52]	=>  Location: PIN_AJ13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[53]	=>  Location: PIN_AV19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[54]	=>  Location: PIN_AV16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[55]	=>  Location: PIN_AU17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[56]	=>  Location: PIN_AT14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[57]	=>  Location: PIN_AT20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[58]	=>  Location: PIN_AY21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[59]	=>  Location: PIN_AW18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[60]	=>  Location: PIN_AP21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[61]	=>  Location: PIN_AN19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[62]	=>  Location: PIN_AV21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[63]	=>  Location: PIN_AY16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[64]	=>  Location: PIN_AY14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[65]	=>  Location: PIN_AT15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[66]	=>  Location: PIN_AY17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[67]	=>  Location: PIN_AU21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[68]	=>  Location: PIN_AR19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[69]	=>  Location: PIN_AN20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[70]	=>  Location: PIN_AR20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[71]	=>  Location: PIN_AW21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[72]	=>  Location: PIN_AU18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[73]	=>  Location: PIN_AW14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[74]	=>  Location: PIN_AT17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[75]	=>  Location: PIN_AT19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[76]	=>  Location: PIN_AU16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[77]	=>  Location: PIN_AP17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[78]	=>  Location: PIN_AV14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[79]	=>  Location: PIN_AU20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[80]	=>  Location: PIN_AV20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[81]	=>  Location: PIN_AW16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[82]	=>  Location: PIN_AR15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[83]	=>  Location: PIN_AR21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[84]	=>  Location: PIN_AR14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[85]	=>  Location: PIN_AV18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[86]	=>  Location: PIN_AP18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[87]	=>  Location: PIN_AW17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[88]	=>  Location: PIN_AR17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[89]	=>  Location: PIN_AT22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[90]	=>  Location: PIN_AW19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[91]	=>  Location: PIN_AP16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[92]	=>  Location: PIN_AT18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[93]	=>  Location: PIN_AP19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[94]	=>  Location: PIN_AR16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[95]	=>  Location: PIN_AY15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[96]	=>  Location: PIN_AU15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[97]	=>  Location: PIN_AV15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[98]	=>  Location: PIN_AY19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[99]	=>  Location: PIN_AY20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[100]	=>  Location: PIN_AT34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[101]	=>  Location: PIN_AN30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[102]	=>  Location: PIN_AY34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[103]	=>  Location: PIN_AW32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[104]	=>  Location: PIN_AU35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[105]	=>  Location: PIN_AV34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[106]	=>  Location: PIN_AR31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[107]	=>  Location: PIN_AM35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[108]	=>  Location: PIN_AU30,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[109]	=>  Location: PIN_AL33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[110]	=>  Location: PIN_AL32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[111]	=>  Location: PIN_AM33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[112]	=>  Location: PIN_AK32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[113]	=>  Location: PIN_AN33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[114]	=>  Location: PIN_AW33,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[115]	=>  Location: PIN_AP34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[116]	=>  Location: PIN_AT35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[117]	=>  Location: PIN_AY32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[118]	=>  Location: PIN_AK31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[119]	=>  Location: PIN_AU37,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[120]	=>  Location: PIN_AT37,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[121]	=>  Location: PIN_AW34,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[122]	=>  Location: PIN_AM32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[123]	=>  Location: PIN_AP32,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[124]	=>  Location: PIN_BA35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[125]	=>  Location: PIN_AP31,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[126]	=>  Location: PIN_AV35,	 I/O Standard: 1.8 V,	 Current Strength: Default
// CHNL_RX_DATA[127]	=>  Location: PIN_AR32,	 I/O Standard: 1.8 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~VCC~combout ;
wire \~GND~combout ;
wire \CHNL_RX_CLK~pad_padout ;
wire \CHNL_RX_CLK~padSIMOUT ;
wire \CHNL_RX_ACK~pad_padout ;
wire \CHNL_RX_ACK~padSIMOUT ;
wire \CHNL_RX_LAST~input_o ;
wire \CHNL_RX_LAST~pad_padout ;
wire \CHNL_RX_OFF[0]~input_o ;
wire \CHNL_RX_OFF(0)~pad_padout ;
wire \CHNL_RX_OFF[1]~input_o ;
wire \CHNL_RX_OFF(1)~pad_padout ;
wire \CHNL_RX_OFF[2]~input_o ;
wire \CHNL_RX_OFF(2)~pad_padout ;
wire \CHNL_RX_OFF[3]~input_o ;
wire \CHNL_RX_OFF(3)~pad_padout ;
wire \CHNL_RX_OFF[4]~input_o ;
wire \CHNL_RX_OFF(4)~pad_padout ;
wire \CHNL_RX_OFF[5]~input_o ;
wire \CHNL_RX_OFF(5)~pad_padout ;
wire \CHNL_RX_OFF[6]~input_o ;
wire \CHNL_RX_OFF(6)~pad_padout ;
wire \CHNL_RX_OFF[7]~input_o ;
wire \CHNL_RX_OFF(7)~pad_padout ;
wire \CHNL_RX_OFF[8]~input_o ;
wire \CHNL_RX_OFF(8)~pad_padout ;
wire \CHNL_RX_OFF[9]~input_o ;
wire \CHNL_RX_OFF(9)~pad_padout ;
wire \CHNL_RX_OFF[10]~input_o ;
wire \CHNL_RX_OFF(10)~pad_padout ;
wire \CHNL_RX_OFF[11]~input_o ;
wire \CHNL_RX_OFF(11)~pad_padout ;
wire \CHNL_RX_OFF[12]~input_o ;
wire \CHNL_RX_OFF(12)~pad_padout ;
wire \CHNL_RX_OFF[13]~input_o ;
wire \CHNL_RX_OFF(13)~pad_padout ;
wire \CHNL_RX_OFF[14]~input_o ;
wire \CHNL_RX_OFF(14)~pad_padout ;
wire \CHNL_RX_OFF[15]~input_o ;
wire \CHNL_RX_OFF(15)~pad_padout ;
wire \CHNL_RX_OFF[16]~input_o ;
wire \CHNL_RX_OFF(16)~pad_padout ;
wire \CHNL_RX_OFF[17]~input_o ;
wire \CHNL_RX_OFF(17)~pad_padout ;
wire \CHNL_RX_OFF[18]~input_o ;
wire \CHNL_RX_OFF(18)~pad_padout ;
wire \CHNL_RX_OFF[19]~input_o ;
wire \CHNL_RX_OFF(19)~pad_padout ;
wire \CHNL_RX_OFF[20]~input_o ;
wire \CHNL_RX_OFF(20)~pad_padout ;
wire \CHNL_RX_OFF[21]~input_o ;
wire \CHNL_RX_OFF(21)~pad_padout ;
wire \CHNL_RX_OFF[22]~input_o ;
wire \CHNL_RX_OFF(22)~pad_padout ;
wire \CHNL_RX_OFF[23]~input_o ;
wire \CHNL_RX_OFF(23)~pad_padout ;
wire \CHNL_RX_OFF[24]~input_o ;
wire \CHNL_RX_OFF(24)~pad_padout ;
wire \CHNL_RX_OFF[25]~input_o ;
wire \CHNL_RX_OFF(25)~pad_padout ;
wire \CHNL_RX_OFF[26]~input_o ;
wire \CHNL_RX_OFF(26)~pad_padout ;
wire \CHNL_RX_OFF[27]~input_o ;
wire \CHNL_RX_OFF(27)~pad_padout ;
wire \CHNL_RX_OFF[28]~input_o ;
wire \CHNL_RX_OFF(28)~pad_padout ;
wire \CHNL_RX_OFF[29]~input_o ;
wire \CHNL_RX_OFF(29)~pad_padout ;
wire \CHNL_RX_OFF[30]~input_o ;
wire \CHNL_RX_OFF(30)~pad_padout ;
wire \CHNL_RX_DATA_REN~pad_padout ;
wire \CHNL_RX_DATA_REN~padSIMOUT ;
wire \CHNL_TX_CLK~pad_padout ;
wire \CHNL_TX_CLK~padSIMOUT ;
wire \CHNL_TX~pad_padout ;
wire \CHNL_TX~padSIMOUT ;
wire \CHNL_TX_LAST~pad_padout ;
wire \CHNL_TX_LAST~padSIMOUT ;
wire \CHNL_TX_LEN(0)~pad_padout ;
wire \CHNL_TX_LEN(0)~padSIMOUT ;
wire \CHNL_TX_LEN(1)~pad_padout ;
wire \CHNL_TX_LEN(1)~padSIMOUT ;
wire \CHNL_TX_LEN(2)~pad_padout ;
wire \CHNL_TX_LEN(2)~padSIMOUT ;
wire \CHNL_TX_LEN(3)~pad_padout ;
wire \CHNL_TX_LEN(3)~padSIMOUT ;
wire \CHNL_TX_LEN(4)~pad_padout ;
wire \CHNL_TX_LEN(4)~padSIMOUT ;
wire \CHNL_TX_LEN(5)~pad_padout ;
wire \CHNL_TX_LEN(5)~padSIMOUT ;
wire \CHNL_TX_LEN(6)~pad_padout ;
wire \CHNL_TX_LEN(6)~padSIMOUT ;
wire \CHNL_TX_LEN(7)~pad_padout ;
wire \CHNL_TX_LEN(7)~padSIMOUT ;
wire \CHNL_TX_LEN(8)~pad_padout ;
wire \CHNL_TX_LEN(8)~padSIMOUT ;
wire \CHNL_TX_LEN(9)~pad_padout ;
wire \CHNL_TX_LEN(9)~padSIMOUT ;
wire \CHNL_TX_LEN(10)~pad_padout ;
wire \CHNL_TX_LEN(10)~padSIMOUT ;
wire \CHNL_TX_LEN(11)~pad_padout ;
wire \CHNL_TX_LEN(11)~padSIMOUT ;
wire \CHNL_TX_LEN(12)~pad_padout ;
wire \CHNL_TX_LEN(12)~padSIMOUT ;
wire \CHNL_TX_LEN(13)~pad_padout ;
wire \CHNL_TX_LEN(13)~padSIMOUT ;
wire \CHNL_TX_LEN(14)~pad_padout ;
wire \CHNL_TX_LEN(14)~padSIMOUT ;
wire \CHNL_TX_LEN(15)~pad_padout ;
wire \CHNL_TX_LEN(15)~padSIMOUT ;
wire \CHNL_TX_LEN(16)~pad_padout ;
wire \CHNL_TX_LEN(16)~padSIMOUT ;
wire \CHNL_TX_LEN(17)~pad_padout ;
wire \CHNL_TX_LEN(17)~padSIMOUT ;
wire \CHNL_TX_LEN(18)~pad_padout ;
wire \CHNL_TX_LEN(18)~padSIMOUT ;
wire \CHNL_TX_LEN(19)~pad_padout ;
wire \CHNL_TX_LEN(19)~padSIMOUT ;
wire \CHNL_TX_LEN(20)~pad_padout ;
wire \CHNL_TX_LEN(20)~padSIMOUT ;
wire \CHNL_TX_LEN(21)~pad_padout ;
wire \CHNL_TX_LEN(21)~padSIMOUT ;
wire \CHNL_TX_LEN(22)~pad_padout ;
wire \CHNL_TX_LEN(22)~padSIMOUT ;
wire \CHNL_TX_LEN(23)~pad_padout ;
wire \CHNL_TX_LEN(23)~padSIMOUT ;
wire \CHNL_TX_LEN(24)~pad_padout ;
wire \CHNL_TX_LEN(24)~padSIMOUT ;
wire \CHNL_TX_LEN(25)~pad_padout ;
wire \CHNL_TX_LEN(25)~padSIMOUT ;
wire \CHNL_TX_LEN(26)~pad_padout ;
wire \CHNL_TX_LEN(26)~padSIMOUT ;
wire \CHNL_TX_LEN(27)~pad_padout ;
wire \CHNL_TX_LEN(27)~padSIMOUT ;
wire \CHNL_TX_LEN(28)~pad_padout ;
wire \CHNL_TX_LEN(28)~padSIMOUT ;
wire \CHNL_TX_LEN(29)~pad_padout ;
wire \CHNL_TX_LEN(29)~padSIMOUT ;
wire \CHNL_TX_LEN(30)~pad_padout ;
wire \CHNL_TX_LEN(30)~padSIMOUT ;
wire \CHNL_TX_LEN(31)~pad_padout ;
wire \CHNL_TX_LEN(31)~padSIMOUT ;
wire \CHNL_TX_OFF(0)~pad_padout ;
wire \CHNL_TX_OFF(0)~padSIMOUT ;
wire \CHNL_TX_OFF(1)~pad_padout ;
wire \CHNL_TX_OFF(1)~padSIMOUT ;
wire \CHNL_TX_OFF(2)~pad_padout ;
wire \CHNL_TX_OFF(2)~padSIMOUT ;
wire \CHNL_TX_OFF(3)~pad_padout ;
wire \CHNL_TX_OFF(3)~padSIMOUT ;
wire \CHNL_TX_OFF(4)~pad_padout ;
wire \CHNL_TX_OFF(4)~padSIMOUT ;
wire \CHNL_TX_OFF(5)~pad_padout ;
wire \CHNL_TX_OFF(5)~padSIMOUT ;
wire \CHNL_TX_OFF(6)~pad_padout ;
wire \CHNL_TX_OFF(6)~padSIMOUT ;
wire \CHNL_TX_OFF(7)~pad_padout ;
wire \CHNL_TX_OFF(7)~padSIMOUT ;
wire \CHNL_TX_OFF(8)~pad_padout ;
wire \CHNL_TX_OFF(8)~padSIMOUT ;
wire \CHNL_TX_OFF(9)~pad_padout ;
wire \CHNL_TX_OFF(9)~padSIMOUT ;
wire \CHNL_TX_OFF(10)~pad_padout ;
wire \CHNL_TX_OFF(10)~padSIMOUT ;
wire \CHNL_TX_OFF(11)~pad_padout ;
wire \CHNL_TX_OFF(11)~padSIMOUT ;
wire \CHNL_TX_OFF(12)~pad_padout ;
wire \CHNL_TX_OFF(12)~padSIMOUT ;
wire \CHNL_TX_OFF(13)~pad_padout ;
wire \CHNL_TX_OFF(13)~padSIMOUT ;
wire \CHNL_TX_OFF(14)~pad_padout ;
wire \CHNL_TX_OFF(14)~padSIMOUT ;
wire \CHNL_TX_OFF(15)~pad_padout ;
wire \CHNL_TX_OFF(15)~padSIMOUT ;
wire \CHNL_TX_OFF(16)~pad_padout ;
wire \CHNL_TX_OFF(16)~padSIMOUT ;
wire \CHNL_TX_OFF(17)~pad_padout ;
wire \CHNL_TX_OFF(17)~padSIMOUT ;
wire \CHNL_TX_OFF(18)~pad_padout ;
wire \CHNL_TX_OFF(18)~padSIMOUT ;
wire \CHNL_TX_OFF(19)~pad_padout ;
wire \CHNL_TX_OFF(19)~padSIMOUT ;
wire \CHNL_TX_OFF(20)~pad_padout ;
wire \CHNL_TX_OFF(20)~padSIMOUT ;
wire \CHNL_TX_OFF(21)~pad_padout ;
wire \CHNL_TX_OFF(21)~padSIMOUT ;
wire \CHNL_TX_OFF(22)~pad_padout ;
wire \CHNL_TX_OFF(22)~padSIMOUT ;
wire \CHNL_TX_OFF(23)~pad_padout ;
wire \CHNL_TX_OFF(23)~padSIMOUT ;
wire \CHNL_TX_OFF(24)~pad_padout ;
wire \CHNL_TX_OFF(24)~padSIMOUT ;
wire \CHNL_TX_OFF(25)~pad_padout ;
wire \CHNL_TX_OFF(25)~padSIMOUT ;
wire \CHNL_TX_OFF(26)~pad_padout ;
wire \CHNL_TX_OFF(26)~padSIMOUT ;
wire \CHNL_TX_OFF(27)~pad_padout ;
wire \CHNL_TX_OFF(27)~padSIMOUT ;
wire \CHNL_TX_OFF(28)~pad_padout ;
wire \CHNL_TX_OFF(28)~padSIMOUT ;
wire \CHNL_TX_OFF(29)~pad_padout ;
wire \CHNL_TX_OFF(29)~padSIMOUT ;
wire \CHNL_TX_OFF(30)~pad_padout ;
wire \CHNL_TX_OFF(30)~padSIMOUT ;
wire \CHNL_TX_DATA(0)~pad_padout ;
wire \CHNL_TX_DATA(0)~padSIMOUT ;
wire \CHNL_TX_DATA(1)~pad_padout ;
wire \CHNL_TX_DATA(1)~padSIMOUT ;
wire \CHNL_TX_DATA(2)~pad_padout ;
wire \CHNL_TX_DATA(2)~padSIMOUT ;
wire \CHNL_TX_DATA(3)~pad_padout ;
wire \CHNL_TX_DATA(3)~padSIMOUT ;
wire \CHNL_TX_DATA(4)~pad_padout ;
wire \CHNL_TX_DATA(4)~padSIMOUT ;
wire \CHNL_TX_DATA(5)~pad_padout ;
wire \CHNL_TX_DATA(5)~padSIMOUT ;
wire \CHNL_TX_DATA(6)~pad_padout ;
wire \CHNL_TX_DATA(6)~padSIMOUT ;
wire \CHNL_TX_DATA(7)~pad_padout ;
wire \CHNL_TX_DATA(7)~padSIMOUT ;
wire \CHNL_TX_DATA(8)~pad_padout ;
wire \CHNL_TX_DATA(8)~padSIMOUT ;
wire \CHNL_TX_DATA(9)~pad_padout ;
wire \CHNL_TX_DATA(9)~padSIMOUT ;
wire \CHNL_TX_DATA(10)~pad_padout ;
wire \CHNL_TX_DATA(10)~padSIMOUT ;
wire \CHNL_TX_DATA(11)~pad_padout ;
wire \CHNL_TX_DATA(11)~padSIMOUT ;
wire \CHNL_TX_DATA(12)~pad_padout ;
wire \CHNL_TX_DATA(12)~padSIMOUT ;
wire \CHNL_TX_DATA(13)~pad_padout ;
wire \CHNL_TX_DATA(13)~padSIMOUT ;
wire \CHNL_TX_DATA(14)~pad_padout ;
wire \CHNL_TX_DATA(14)~padSIMOUT ;
wire \CHNL_TX_DATA(15)~pad_padout ;
wire \CHNL_TX_DATA(15)~padSIMOUT ;
wire \CHNL_TX_DATA(16)~pad_padout ;
wire \CHNL_TX_DATA(16)~padSIMOUT ;
wire \CHNL_TX_DATA(17)~pad_padout ;
wire \CHNL_TX_DATA(17)~padSIMOUT ;
wire \CHNL_TX_DATA(18)~pad_padout ;
wire \CHNL_TX_DATA(18)~padSIMOUT ;
wire \CHNL_TX_DATA(19)~pad_padout ;
wire \CHNL_TX_DATA(19)~padSIMOUT ;
wire \CHNL_TX_DATA(20)~pad_padout ;
wire \CHNL_TX_DATA(20)~padSIMOUT ;
wire \CHNL_TX_DATA(21)~pad_padout ;
wire \CHNL_TX_DATA(21)~padSIMOUT ;
wire \CHNL_TX_DATA(22)~pad_padout ;
wire \CHNL_TX_DATA(22)~padSIMOUT ;
wire \CHNL_TX_DATA(23)~pad_padout ;
wire \CHNL_TX_DATA(23)~padSIMOUT ;
wire \CHNL_TX_DATA(24)~pad_padout ;
wire \CHNL_TX_DATA(24)~padSIMOUT ;
wire \CHNL_TX_DATA(25)~pad_padout ;
wire \CHNL_TX_DATA(25)~padSIMOUT ;
wire \CHNL_TX_DATA(26)~pad_padout ;
wire \CHNL_TX_DATA(26)~padSIMOUT ;
wire \CHNL_TX_DATA(27)~pad_padout ;
wire \CHNL_TX_DATA(27)~padSIMOUT ;
wire \CHNL_TX_DATA(28)~pad_padout ;
wire \CHNL_TX_DATA(28)~padSIMOUT ;
wire \CHNL_TX_DATA(29)~pad_padout ;
wire \CHNL_TX_DATA(29)~padSIMOUT ;
wire \CHNL_TX_DATA(30)~pad_padout ;
wire \CHNL_TX_DATA(30)~padSIMOUT ;
wire \CHNL_TX_DATA(31)~pad_padout ;
wire \CHNL_TX_DATA(31)~padSIMOUT ;
wire \CHNL_TX_DATA(32)~pad_padout ;
wire \CHNL_TX_DATA(32)~padSIMOUT ;
wire \CHNL_TX_DATA(33)~pad_padout ;
wire \CHNL_TX_DATA(33)~padSIMOUT ;
wire \CHNL_TX_DATA(34)~pad_padout ;
wire \CHNL_TX_DATA(34)~padSIMOUT ;
wire \CHNL_TX_DATA(35)~pad_padout ;
wire \CHNL_TX_DATA(35)~padSIMOUT ;
wire \CHNL_TX_DATA(36)~pad_padout ;
wire \CHNL_TX_DATA(36)~padSIMOUT ;
wire \CHNL_TX_DATA(37)~pad_padout ;
wire \CHNL_TX_DATA(37)~padSIMOUT ;
wire \CHNL_TX_DATA(38)~pad_padout ;
wire \CHNL_TX_DATA(38)~padSIMOUT ;
wire \CHNL_TX_DATA(39)~pad_padout ;
wire \CHNL_TX_DATA(39)~padSIMOUT ;
wire \CHNL_TX_DATA(40)~pad_padout ;
wire \CHNL_TX_DATA(40)~padSIMOUT ;
wire \CHNL_TX_DATA(41)~pad_padout ;
wire \CHNL_TX_DATA(41)~padSIMOUT ;
wire \CHNL_TX_DATA(42)~pad_padout ;
wire \CHNL_TX_DATA(42)~padSIMOUT ;
wire \CHNL_TX_DATA(43)~pad_padout ;
wire \CHNL_TX_DATA(43)~padSIMOUT ;
wire \CHNL_TX_DATA(44)~pad_padout ;
wire \CHNL_TX_DATA(44)~padSIMOUT ;
wire \CHNL_TX_DATA(45)~pad_padout ;
wire \CHNL_TX_DATA(45)~padSIMOUT ;
wire \CHNL_TX_DATA(46)~pad_padout ;
wire \CHNL_TX_DATA(46)~padSIMOUT ;
wire \CHNL_TX_DATA(47)~pad_padout ;
wire \CHNL_TX_DATA(47)~padSIMOUT ;
wire \CHNL_TX_DATA(48)~pad_padout ;
wire \CHNL_TX_DATA(48)~padSIMOUT ;
wire \CHNL_TX_DATA(49)~pad_padout ;
wire \CHNL_TX_DATA(49)~padSIMOUT ;
wire \CHNL_TX_DATA(50)~pad_padout ;
wire \CHNL_TX_DATA(50)~padSIMOUT ;
wire \CHNL_TX_DATA(51)~pad_padout ;
wire \CHNL_TX_DATA(51)~padSIMOUT ;
wire \CHNL_TX_DATA(52)~pad_padout ;
wire \CHNL_TX_DATA(52)~padSIMOUT ;
wire \CHNL_TX_DATA(53)~pad_padout ;
wire \CHNL_TX_DATA(53)~padSIMOUT ;
wire \CHNL_TX_DATA(54)~pad_padout ;
wire \CHNL_TX_DATA(54)~padSIMOUT ;
wire \CHNL_TX_DATA(55)~pad_padout ;
wire \CHNL_TX_DATA(55)~padSIMOUT ;
wire \CHNL_TX_DATA(56)~pad_padout ;
wire \CHNL_TX_DATA(56)~padSIMOUT ;
wire \CHNL_TX_DATA(57)~pad_padout ;
wire \CHNL_TX_DATA(57)~padSIMOUT ;
wire \CHNL_TX_DATA(58)~pad_padout ;
wire \CHNL_TX_DATA(58)~padSIMOUT ;
wire \CHNL_TX_DATA(59)~pad_padout ;
wire \CHNL_TX_DATA(59)~padSIMOUT ;
wire \CHNL_TX_DATA(60)~pad_padout ;
wire \CHNL_TX_DATA(60)~padSIMOUT ;
wire \CHNL_TX_DATA(61)~pad_padout ;
wire \CHNL_TX_DATA(61)~padSIMOUT ;
wire \CHNL_TX_DATA(62)~pad_padout ;
wire \CHNL_TX_DATA(62)~padSIMOUT ;
wire \CHNL_TX_DATA(63)~pad_padout ;
wire \CHNL_TX_DATA(63)~padSIMOUT ;
wire \CHNL_TX_DATA(64)~pad_padout ;
wire \CHNL_TX_DATA(64)~padSIMOUT ;
wire \CHNL_TX_DATA(65)~pad_padout ;
wire \CHNL_TX_DATA(65)~padSIMOUT ;
wire \CHNL_TX_DATA(66)~pad_padout ;
wire \CHNL_TX_DATA(66)~padSIMOUT ;
wire \CHNL_TX_DATA(67)~pad_padout ;
wire \CHNL_TX_DATA(67)~padSIMOUT ;
wire \CHNL_TX_DATA(68)~pad_padout ;
wire \CHNL_TX_DATA(68)~padSIMOUT ;
wire \CHNL_TX_DATA(69)~pad_padout ;
wire \CHNL_TX_DATA(69)~padSIMOUT ;
wire \CHNL_TX_DATA(70)~pad_padout ;
wire \CHNL_TX_DATA(70)~padSIMOUT ;
wire \CHNL_TX_DATA(71)~pad_padout ;
wire \CHNL_TX_DATA(71)~padSIMOUT ;
wire \CHNL_TX_DATA(72)~pad_padout ;
wire \CHNL_TX_DATA(72)~padSIMOUT ;
wire \CHNL_TX_DATA(73)~pad_padout ;
wire \CHNL_TX_DATA(73)~padSIMOUT ;
wire \CHNL_TX_DATA(74)~pad_padout ;
wire \CHNL_TX_DATA(74)~padSIMOUT ;
wire \CHNL_TX_DATA(75)~pad_padout ;
wire \CHNL_TX_DATA(75)~padSIMOUT ;
wire \CHNL_TX_DATA(76)~pad_padout ;
wire \CHNL_TX_DATA(76)~padSIMOUT ;
wire \CHNL_TX_DATA(77)~pad_padout ;
wire \CHNL_TX_DATA(77)~padSIMOUT ;
wire \CHNL_TX_DATA(78)~pad_padout ;
wire \CHNL_TX_DATA(78)~padSIMOUT ;
wire \CHNL_TX_DATA(79)~pad_padout ;
wire \CHNL_TX_DATA(79)~padSIMOUT ;
wire \CHNL_TX_DATA(80)~pad_padout ;
wire \CHNL_TX_DATA(80)~padSIMOUT ;
wire \CHNL_TX_DATA(81)~pad_padout ;
wire \CHNL_TX_DATA(81)~padSIMOUT ;
wire \CHNL_TX_DATA(82)~pad_padout ;
wire \CHNL_TX_DATA(82)~padSIMOUT ;
wire \CHNL_TX_DATA(83)~pad_padout ;
wire \CHNL_TX_DATA(83)~padSIMOUT ;
wire \CHNL_TX_DATA(84)~pad_padout ;
wire \CHNL_TX_DATA(84)~padSIMOUT ;
wire \CHNL_TX_DATA(85)~pad_padout ;
wire \CHNL_TX_DATA(85)~padSIMOUT ;
wire \CHNL_TX_DATA(86)~pad_padout ;
wire \CHNL_TX_DATA(86)~padSIMOUT ;
wire \CHNL_TX_DATA(87)~pad_padout ;
wire \CHNL_TX_DATA(87)~padSIMOUT ;
wire \CHNL_TX_DATA(88)~pad_padout ;
wire \CHNL_TX_DATA(88)~padSIMOUT ;
wire \CHNL_TX_DATA(89)~pad_padout ;
wire \CHNL_TX_DATA(89)~padSIMOUT ;
wire \CHNL_TX_DATA(90)~pad_padout ;
wire \CHNL_TX_DATA(90)~padSIMOUT ;
wire \CHNL_TX_DATA(91)~pad_padout ;
wire \CHNL_TX_DATA(91)~padSIMOUT ;
wire \CHNL_TX_DATA(92)~pad_padout ;
wire \CHNL_TX_DATA(92)~padSIMOUT ;
wire \CHNL_TX_DATA(93)~pad_padout ;
wire \CHNL_TX_DATA(93)~padSIMOUT ;
wire \CHNL_TX_DATA(94)~pad_padout ;
wire \CHNL_TX_DATA(94)~padSIMOUT ;
wire \CHNL_TX_DATA(95)~pad_padout ;
wire \CHNL_TX_DATA(95)~padSIMOUT ;
wire \CHNL_TX_DATA(96)~pad_padout ;
wire \CHNL_TX_DATA(96)~padSIMOUT ;
wire \CHNL_TX_DATA(97)~pad_padout ;
wire \CHNL_TX_DATA(97)~padSIMOUT ;
wire \CHNL_TX_DATA(98)~pad_padout ;
wire \CHNL_TX_DATA(98)~padSIMOUT ;
wire \CHNL_TX_DATA(99)~pad_padout ;
wire \CHNL_TX_DATA(99)~padSIMOUT ;
wire \CHNL_TX_DATA(100)~pad_padout ;
wire \CHNL_TX_DATA(100)~padSIMOUT ;
wire \CHNL_TX_DATA(101)~pad_padout ;
wire \CHNL_TX_DATA(101)~padSIMOUT ;
wire \CHNL_TX_DATA(102)~pad_padout ;
wire \CHNL_TX_DATA(102)~padSIMOUT ;
wire \CHNL_TX_DATA(103)~pad_padout ;
wire \CHNL_TX_DATA(103)~padSIMOUT ;
wire \CHNL_TX_DATA(104)~pad_padout ;
wire \CHNL_TX_DATA(104)~padSIMOUT ;
wire \CHNL_TX_DATA(105)~pad_padout ;
wire \CHNL_TX_DATA(105)~padSIMOUT ;
wire \CHNL_TX_DATA(106)~pad_padout ;
wire \CHNL_TX_DATA(106)~padSIMOUT ;
wire \CHNL_TX_DATA(107)~pad_padout ;
wire \CHNL_TX_DATA(107)~padSIMOUT ;
wire \CHNL_TX_DATA(108)~pad_padout ;
wire \CHNL_TX_DATA(108)~padSIMOUT ;
wire \CHNL_TX_DATA(109)~pad_padout ;
wire \CHNL_TX_DATA(109)~padSIMOUT ;
wire \CHNL_TX_DATA(110)~pad_padout ;
wire \CHNL_TX_DATA(110)~padSIMOUT ;
wire \CHNL_TX_DATA(111)~pad_padout ;
wire \CHNL_TX_DATA(111)~padSIMOUT ;
wire \CHNL_TX_DATA(112)~pad_padout ;
wire \CHNL_TX_DATA(112)~padSIMOUT ;
wire \CHNL_TX_DATA(113)~pad_padout ;
wire \CHNL_TX_DATA(113)~padSIMOUT ;
wire \CHNL_TX_DATA(114)~pad_padout ;
wire \CHNL_TX_DATA(114)~padSIMOUT ;
wire \CHNL_TX_DATA(115)~pad_padout ;
wire \CHNL_TX_DATA(115)~padSIMOUT ;
wire \CHNL_TX_DATA(116)~pad_padout ;
wire \CHNL_TX_DATA(116)~padSIMOUT ;
wire \CHNL_TX_DATA(117)~pad_padout ;
wire \CHNL_TX_DATA(117)~padSIMOUT ;
wire \CHNL_TX_DATA(118)~pad_padout ;
wire \CHNL_TX_DATA(118)~padSIMOUT ;
wire \CHNL_TX_DATA(119)~pad_padout ;
wire \CHNL_TX_DATA(119)~padSIMOUT ;
wire \CHNL_TX_DATA(120)~pad_padout ;
wire \CHNL_TX_DATA(120)~padSIMOUT ;
wire \CHNL_TX_DATA(121)~pad_padout ;
wire \CHNL_TX_DATA(121)~padSIMOUT ;
wire \CHNL_TX_DATA(122)~pad_padout ;
wire \CHNL_TX_DATA(122)~padSIMOUT ;
wire \CHNL_TX_DATA(123)~pad_padout ;
wire \CHNL_TX_DATA(123)~padSIMOUT ;
wire \CHNL_TX_DATA(124)~pad_padout ;
wire \CHNL_TX_DATA(124)~padSIMOUT ;
wire \CHNL_TX_DATA(125)~pad_padout ;
wire \CHNL_TX_DATA(125)~padSIMOUT ;
wire \CHNL_TX_DATA(126)~pad_padout ;
wire \CHNL_TX_DATA(126)~padSIMOUT ;
wire \CHNL_TX_DATA(127)~pad_padout ;
wire \CHNL_TX_DATA(127)~padSIMOUT ;
wire \CHNL_TX_DATA_VALID~pad_padout ;
wire \CHNL_TX_DATA_VALID~padSIMOUT ;
wire \CLK~pad_padout ;
wire \CHNL_RX_DATA_VALID~pad_padout ;
wire \CHNL_RX~pad_padout ;
wire \RST~pad_padout ;
wire \CHNL_RX_LEN(0)~pad_padout ;
wire \CHNL_RX_LEN(1)~pad_padout ;
wire \CHNL_RX_LEN(2)~pad_padout ;
wire \CHNL_RX_LEN(3)~pad_padout ;
wire \CHNL_RX_LEN(4)~pad_padout ;
wire \CHNL_RX_LEN(5)~pad_padout ;
wire \CHNL_RX_LEN(6)~pad_padout ;
wire \CHNL_RX_LEN(7)~pad_padout ;
wire \CHNL_RX_LEN(8)~pad_padout ;
wire \CHNL_RX_LEN(9)~pad_padout ;
wire \CHNL_RX_LEN(10)~pad_padout ;
wire \CHNL_RX_LEN(11)~pad_padout ;
wire \CHNL_RX_LEN(12)~pad_padout ;
wire \CHNL_RX_LEN(13)~pad_padout ;
wire \CHNL_RX_LEN(14)~pad_padout ;
wire \CHNL_RX_LEN(15)~pad_padout ;
wire \CHNL_RX_LEN(16)~pad_padout ;
wire \CHNL_RX_LEN(17)~pad_padout ;
wire \CHNL_RX_LEN(18)~pad_padout ;
wire \CHNL_RX_LEN(19)~pad_padout ;
wire \CHNL_RX_LEN(20)~pad_padout ;
wire \CHNL_RX_LEN(21)~pad_padout ;
wire \CHNL_RX_LEN(22)~pad_padout ;
wire \CHNL_RX_LEN(23)~pad_padout ;
wire \CHNL_RX_LEN(24)~pad_padout ;
wire \CHNL_RX_LEN(25)~pad_padout ;
wire \CHNL_RX_LEN(26)~pad_padout ;
wire \CHNL_RX_LEN(27)~pad_padout ;
wire \CHNL_RX_LEN(28)~pad_padout ;
wire \CHNL_RX_LEN(29)~pad_padout ;
wire \CHNL_RX_LEN(30)~pad_padout ;
wire \CHNL_RX_LEN(31)~pad_padout ;
wire \CHNL_TX_DATA_REN~pad_padout ;
wire \CHNL_TX_ACK~pad_padout ;
wire \CHNL_RX_DATA(0)~pad_padout ;
wire \CHNL_RX_DATA(1)~pad_padout ;
wire \CHNL_RX_DATA(2)~pad_padout ;
wire \CHNL_RX_DATA(3)~pad_padout ;
wire \CHNL_RX_DATA(4)~pad_padout ;
wire \CHNL_RX_DATA(5)~pad_padout ;
wire \CHNL_RX_DATA(6)~pad_padout ;
wire \CHNL_RX_DATA(7)~pad_padout ;
wire \CHNL_RX_DATA(8)~pad_padout ;
wire \CHNL_RX_DATA(9)~pad_padout ;
wire \CHNL_RX_DATA(10)~pad_padout ;
wire \CHNL_RX_DATA(11)~pad_padout ;
wire \CHNL_RX_DATA(12)~pad_padout ;
wire \CHNL_RX_DATA(13)~pad_padout ;
wire \CHNL_RX_DATA(14)~pad_padout ;
wire \CHNL_RX_DATA(15)~pad_padout ;
wire \CHNL_RX_DATA(16)~pad_padout ;
wire \CHNL_RX_DATA(17)~pad_padout ;
wire \CHNL_RX_DATA(18)~pad_padout ;
wire \CHNL_RX_DATA(19)~pad_padout ;
wire \CHNL_RX_DATA(20)~pad_padout ;
wire \CHNL_RX_DATA(21)~pad_padout ;
wire \CHNL_RX_DATA(22)~pad_padout ;
wire \CHNL_RX_DATA(23)~pad_padout ;
wire \CHNL_RX_DATA(24)~pad_padout ;
wire \CHNL_RX_DATA(25)~pad_padout ;
wire \CHNL_RX_DATA(26)~pad_padout ;
wire \CHNL_RX_DATA(27)~pad_padout ;
wire \CHNL_RX_DATA(28)~pad_padout ;
wire \CHNL_RX_DATA(29)~pad_padout ;
wire \CHNL_RX_DATA(30)~pad_padout ;
wire \CHNL_RX_DATA(31)~pad_padout ;
wire \CHNL_RX_DATA(32)~pad_padout ;
wire \CHNL_RX_DATA(33)~pad_padout ;
wire \CHNL_RX_DATA(34)~pad_padout ;
wire \CHNL_RX_DATA(35)~pad_padout ;
wire \CHNL_RX_DATA(36)~pad_padout ;
wire \CHNL_RX_DATA(37)~pad_padout ;
wire \CHNL_RX_DATA(38)~pad_padout ;
wire \CHNL_RX_DATA(39)~pad_padout ;
wire \CHNL_RX_DATA(40)~pad_padout ;
wire \CHNL_RX_DATA(41)~pad_padout ;
wire \CHNL_RX_DATA(42)~pad_padout ;
wire \CHNL_RX_DATA(43)~pad_padout ;
wire \CHNL_RX_DATA(44)~pad_padout ;
wire \CHNL_RX_DATA(45)~pad_padout ;
wire \CHNL_RX_DATA(46)~pad_padout ;
wire \CHNL_RX_DATA(47)~pad_padout ;
wire \CHNL_RX_DATA(48)~pad_padout ;
wire \CHNL_RX_DATA(49)~pad_padout ;
wire \CHNL_RX_DATA(50)~pad_padout ;
wire \CHNL_RX_DATA(51)~pad_padout ;
wire \CHNL_RX_DATA(52)~pad_padout ;
wire \CHNL_RX_DATA(53)~pad_padout ;
wire \CHNL_RX_DATA(54)~pad_padout ;
wire \CHNL_RX_DATA(55)~pad_padout ;
wire \CHNL_RX_DATA(56)~pad_padout ;
wire \CHNL_RX_DATA(57)~pad_padout ;
wire \CHNL_RX_DATA(58)~pad_padout ;
wire \CHNL_RX_DATA(59)~pad_padout ;
wire \CHNL_RX_DATA(60)~pad_padout ;
wire \CHNL_RX_DATA(61)~pad_padout ;
wire \CHNL_RX_DATA(62)~pad_padout ;
wire \CHNL_RX_DATA(63)~pad_padout ;
wire \CHNL_RX_DATA(64)~pad_padout ;
wire \CHNL_RX_DATA(65)~pad_padout ;
wire \CHNL_RX_DATA(66)~pad_padout ;
wire \CHNL_RX_DATA(67)~pad_padout ;
wire \CHNL_RX_DATA(68)~pad_padout ;
wire \CHNL_RX_DATA(69)~pad_padout ;
wire \CHNL_RX_DATA(70)~pad_padout ;
wire \CHNL_RX_DATA(71)~pad_padout ;
wire \CHNL_RX_DATA(72)~pad_padout ;
wire \CHNL_RX_DATA(73)~pad_padout ;
wire \CHNL_RX_DATA(74)~pad_padout ;
wire \CHNL_RX_DATA(75)~pad_padout ;
wire \CHNL_RX_DATA(76)~pad_padout ;
wire \CHNL_RX_DATA(77)~pad_padout ;
wire \CHNL_RX_DATA(78)~pad_padout ;
wire \CHNL_RX_DATA(79)~pad_padout ;
wire \CHNL_RX_DATA(80)~pad_padout ;
wire \CHNL_RX_DATA(81)~pad_padout ;
wire \CHNL_RX_DATA(82)~pad_padout ;
wire \CHNL_RX_DATA(83)~pad_padout ;
wire \CHNL_RX_DATA(84)~pad_padout ;
wire \CHNL_RX_DATA(85)~pad_padout ;
wire \CHNL_RX_DATA(86)~pad_padout ;
wire \CHNL_RX_DATA(87)~pad_padout ;
wire \CHNL_RX_DATA(88)~pad_padout ;
wire \CHNL_RX_DATA(89)~pad_padout ;
wire \CHNL_RX_DATA(90)~pad_padout ;
wire \CHNL_RX_DATA(91)~pad_padout ;
wire \CHNL_RX_DATA(92)~pad_padout ;
wire \CHNL_RX_DATA(93)~pad_padout ;
wire \CHNL_RX_DATA(94)~pad_padout ;
wire \CHNL_RX_DATA(95)~pad_padout ;
wire \CHNL_RX_DATA(96)~pad_padout ;
wire \CHNL_RX_DATA(97)~pad_padout ;
wire \CHNL_RX_DATA(98)~pad_padout ;
wire \CHNL_RX_DATA(99)~pad_padout ;
wire \CHNL_RX_DATA(100)~pad_padout ;
wire \CHNL_RX_DATA(101)~pad_padout ;
wire \CHNL_RX_DATA(102)~pad_padout ;
wire \CHNL_RX_DATA(103)~pad_padout ;
wire \CHNL_RX_DATA(104)~pad_padout ;
wire \CHNL_RX_DATA(105)~pad_padout ;
wire \CHNL_RX_DATA(106)~pad_padout ;
wire \CHNL_RX_DATA(107)~pad_padout ;
wire \CHNL_RX_DATA(108)~pad_padout ;
wire \CHNL_RX_DATA(109)~pad_padout ;
wire \CHNL_RX_DATA(110)~pad_padout ;
wire \CHNL_RX_DATA(111)~pad_padout ;
wire \CHNL_RX_DATA(112)~pad_padout ;
wire \CHNL_RX_DATA(113)~pad_padout ;
wire \CHNL_RX_DATA(114)~pad_padout ;
wire \CHNL_RX_DATA(115)~pad_padout ;
wire \CHNL_RX_DATA(116)~pad_padout ;
wire \CHNL_RX_DATA(117)~pad_padout ;
wire \CHNL_RX_DATA(118)~pad_padout ;
wire \CHNL_RX_DATA(119)~pad_padout ;
wire \CHNL_RX_DATA(120)~pad_padout ;
wire \CHNL_RX_DATA(121)~pad_padout ;
wire \CHNL_RX_DATA(122)~pad_padout ;
wire \CHNL_RX_DATA(123)~pad_padout ;
wire \CHNL_RX_DATA(124)~pad_padout ;
wire \CHNL_RX_DATA(125)~pad_padout ;
wire \CHNL_RX_DATA(126)~pad_padout ;
wire \CHNL_RX_DATA(127)~pad_padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLK~input_o ;
wire \CLK~inputCLKENA0_outclk ;
wire \CHNL_RX_DATA_VALID~input_o ;
wire \fifo_out|add_0~1_sumout ;
wire \RST~input_o ;
wire \RST~inputCLKENA0_outclk ;
wire \fifo_out|add_1~1_sumout ;
wire \push_s~0_combout ;
wire \push_s~q ;
wire \fifo_out|i183~0_combout ;
wire \fifo_out|Wadd[1]~DUPLICATE_q ;
wire \fifo_out|add_1~2 ;
wire \fifo_out|add_1~5_sumout ;
wire \fifo_out|i183~1_combout ;
wire \fifo_out|add_1~6 ;
wire \fifo_out|add_1~9_sumout ;
wire \fifo_out|add_1~10 ;
wire \fifo_out|add_1~13_sumout ;
wire \fifo_out|add_1~14 ;
wire \fifo_out|add_1~17_sumout ;
wire \fifo_out|add_1~18 ;
wire \fifo_out|add_1~21_sumout ;
wire \fifo_out|add_1~22 ;
wire \fifo_out|add_1~25_sumout ;
wire \fifo_out|add_1~26 ;
wire \fifo_out|add_1~29_sumout ;
wire \fifo_out|add_1~30 ;
wire \fifo_out|add_1~33_sumout ;
wire \fifo_out|add_0~26 ;
wire \fifo_out|add_0~29_sumout ;
wire \fifo_out|add_0~30 ;
wire \fifo_out|add_0~33_sumout ;
wire \fifo_out|add_0~34 ;
wire \fifo_out|add_0~37_sumout ;
wire \fifo_out|add_1~34 ;
wire \fifo_out|add_1~37_sumout ;
wire \fifo_out|i183~4_combout ;
wire \fifo_out|i183~2_combout ;
wire \fifo_out|i183~3_combout ;
wire \fifo_out|i183~5_combout ;
wire \fifo_out|empty~q ;
wire \CHNL_RX_LEN[26]~input_o ;
wire \CHNL_RX~input_o ;
wire \i276~0_combout ;
wire \add_0~89_sumout ;
wire \i342~22_combout ;
wire \add_0~90 ;
wire \add_0~85_sumout ;
wire \i342~21_combout ;
wire \add_0~86 ;
wire \add_0~81_sumout ;
wire \i342~20_combout ;
wire \add_0~82 ;
wire \add_0~77_sumout ;
wire \i342~19_combout ;
wire \add_0~78 ;
wire \add_0~73_sumout ;
wire \i342~18_combout ;
wire \add_0~74 ;
wire \add_0~69_sumout ;
wire \i342~17_combout ;
wire \add_0~70 ;
wire \add_0~117_sumout ;
wire \i342~29_combout ;
wire \add_0~118 ;
wire \add_0~113_sumout ;
wire \i342~28_combout ;
wire \add_0~114 ;
wire \add_0~97_sumout ;
wire \i342~24_combout ;
wire \add_0~98 ;
wire \add_0~93_sumout ;
wire \i342~23_combout ;
wire \add_0~94 ;
wire \add_0~109_sumout ;
wire \i342~27_combout ;
wire \add_0~110 ;
wire \add_0~105_sumout ;
wire \i342~26_combout ;
wire \add_0~106 ;
wire \add_0~101_sumout ;
wire \i342~25_combout ;
wire \add_0~102 ;
wire \add_0~45_sumout ;
wire \i342~11_combout ;
wire \add_0~46 ;
wire \add_0~41_sumout ;
wire \i342~10_combout ;
wire \add_0~42 ;
wire \add_0~53_sumout ;
wire \i342~13_combout ;
wire \add_0~54 ;
wire \add_0~49_sumout ;
wire \i342~12_combout ;
wire \add_0~50 ;
wire \add_0~65_sumout ;
wire \i342~16_combout ;
wire \add_0~66 ;
wire \add_0~61_sumout ;
wire \i342~15_combout ;
wire \add_0~62 ;
wire \add_0~57_sumout ;
wire \i342~14_combout ;
wire \add_0~58 ;
wire \add_0~25_sumout ;
wire \i342~6_combout ;
wire \add_0~26 ;
wire \add_0~21_sumout ;
wire \i342~5_combout ;
wire \add_0~22 ;
wire \add_0~17_sumout ;
wire \i342~4_combout ;
wire \CHNL_RX_LEN[24]~input_o ;
wire \LessThan_0~0_combout ;
wire \CHNL_RX_LEN[23]~input_o ;
wire \LessThan_0~1_combout ;
wire \CHNL_RX_LEN[25]~input_o ;
wire \CHNL_RX_LEN[28]~input_o ;
wire \add_0~18 ;
wire \add_0~13_sumout ;
wire \i342~3_combout ;
wire \add_0~14 ;
wire \add_0~37_sumout ;
wire \i342~9_combout ;
wire \add_0~38 ;
wire \add_0~33_sumout ;
wire \i342~8_combout ;
wire \add_0~34 ;
wire \add_0~29_sumout ;
wire \i342~7_combout ;
wire \CHNL_RX_LEN[27]~input_o ;
wire \LessThan_0~3_combout ;
wire \CHNL_RX_LEN[22]~input_o ;
wire \LessThan_0~2_combout ;
wire \LessThan_0~4_combout ;
wire \CHNL_RX_LEN[30]~input_o ;
wire \add_0~30 ;
wire \add_0~1_sumout ;
wire \i342~0_combout ;
wire \add_0~2 ;
wire \add_0~9_sumout ;
wire \i342~2_combout ;
wire \CHNL_RX_LEN[31]~input_o ;
wire \add_0~10 ;
wire \add_0~5_sumout ;
wire \i342~1_combout ;
wire \i345~0_combout ;
wire \CHNL_RX_LEN[29]~input_o ;
wire \i345~1_combout ;
wire \CHNL_RX_LEN[9]~input_o ;
wire \CHNL_RX_LEN[10]~input_o ;
wire \LessThan_0~23_combout ;
wire \CHNL_RX_LEN[11]~input_o ;
wire \LessThan_0~22_combout ;
wire \CHNL_RX_LEN[8]~input_o ;
wire \LessThan_0~24_combout ;
wire \CHNL_RX_LEN[14]~input_o ;
wire \CHNL_RX_LEN[12]~input_o ;
wire \CHNL_RX_LEN[13]~input_o ;
wire \LessThan_0~19_combout ;
wire \LessThan_0~25_combout ;
wire \LessThan_0~20_combout ;
wire \LessThan_0~21_combout ;
wire \CHNL_RX_LEN[18]~input_o ;
wire \CHNL_RX_LEN[15]~input_o ;
wire \LessThan_0~27_combout ;
wire \CHNL_RX_LEN[20]~input_o ;
wire \CHNL_RX_LEN[19]~input_o ;
wire \CHNL_RX_LEN[21]~input_o ;
wire \LessThan_0~6_combout ;
wire \CHNL_RX_LEN[16]~input_o ;
wire \LessThan_0~26_combout ;
wire \CHNL_RX_LEN[17]~input_o ;
wire \LessThan_0~5_combout ;
wire \LessThan_0~28_combout ;
wire \CHNL_RX_LEN[7]~input_o ;
wire \CHNL_RX_LEN[5]~input_o ;
wire \CHNL_RX_LEN[6]~input_o ;
wire \LessThan_0~15_combout ;
wire \CHNL_RX_LEN[3]~input_o ;
wire \CHNL_RX_LEN[4]~input_o ;
wire \LessThan_0~17_combout ;
wire \CHNL_RX_LEN[0]~input_o ;
wire \CHNL_RX_LEN[2]~input_o ;
wire \CHNL_RX_LEN[1]~input_o ;
wire \LessThan_0~16_combout ;
wire \LessThan_0~18_combout ;
wire \LessThan_0~29_combout ;
wire \LessThan_0~30_combout ;
wire \LessThan_0~31_combout ;
wire \LessThan_0~8_combout ;
wire \LessThan_0~9_combout ;
wire \LessThan_0~7_combout ;
wire \LessThan_0~10_combout ;
wire \i345~3_combout ;
wire \i345~2_combout ;
wire \i345~5_combout ;
wire \LessThan_0~11_combout ;
wire \LessThan_0~12_combout ;
wire \LessThan_0~13_combout ;
wire \LessThan_0~14_combout ;
wire \i345~4_combout ;
wire \rState~q ;
wire \rLen[30]~0_combout ;
wire \i408~1_combout ;
wire \add_1~89_sumout ;
wire \Select_29~22_combout ;
wire \add_1~90 ;
wire \add_1~85_sumout ;
wire \Select_29~21_combout ;
wire \add_1~86 ;
wire \add_1~81_sumout ;
wire \Select_29~20_combout ;
wire \add_1~82 ;
wire \add_1~77_sumout ;
wire \Select_29~19_combout ;
wire \add_1~78 ;
wire \add_1~73_sumout ;
wire \Select_29~18_combout ;
wire \sCount[6]~DUPLICATE_q ;
wire \add_1~74 ;
wire \add_1~69_sumout ;
wire \Select_29~17_combout ;
wire \add_1~70 ;
wire \add_1~117_sumout ;
wire \Select_29~29_combout ;
wire \add_1~118 ;
wire \add_1~113_sumout ;
wire \Select_29~28_combout ;
wire \add_1~114 ;
wire \add_1~97_sumout ;
wire \Select_29~24_combout ;
wire \sCount[10]~DUPLICATE_q ;
wire \add_1~98 ;
wire \add_1~93_sumout ;
wire \Select_29~23_combout ;
wire \add_1~94 ;
wire \add_1~109_sumout ;
wire \Select_29~27_combout ;
wire \sCount[12]~DUPLICATE_q ;
wire \add_1~110 ;
wire \add_1~105_sumout ;
wire \Select_29~26_combout ;
wire \add_1~106 ;
wire \add_1~101_sumout ;
wire \Select_29~25_combout ;
wire \add_1~102 ;
wire \add_1~45_sumout ;
wire \Select_29~11_combout ;
wire \add_1~46 ;
wire \add_1~41_sumout ;
wire \Select_29~10_combout ;
wire \add_1~42 ;
wire \add_1~53_sumout ;
wire \Select_29~13_combout ;
wire \add_1~54 ;
wire \add_1~49_sumout ;
wire \Select_29~12_combout ;
wire \LessThan_1~30_combout ;
wire \add_1~50 ;
wire \add_1~65_sumout ;
wire \Select_29~16_combout ;
wire \sCount[19]~DUPLICATE_q ;
wire \add_1~66 ;
wire \add_1~61_sumout ;
wire \Select_29~15_combout ;
wire \add_1~62 ;
wire \add_1~57_sumout ;
wire \Select_29~14_combout ;
wire \LessThan_1~8_combout ;
wire \LessThan_1~7_combout ;
wire \LessThan_1~29_combout ;
wire \LessThan_1~9_combout ;
wire \sCount[25]~RTM_2_q ;
wire \sCount[29]~RTM_q ;
wire \sCount[25]~RTM_1_q ;
wire \add_1~58 ;
wire \add_1~25_sumout ;
wire \Select_29~6_combout ;
wire \add_1~26 ;
wire \add_1~21_sumout ;
wire \Select_29~5_combout ;
wire \add_1~22 ;
wire \add_1~17_sumout ;
wire \sCount[24]~RTM_6_q ;
wire \sCount[24]~RTM_q ;
wire \Select_29~4_combout ;
wire \add_1~18 ;
wire \add_1~13_sumout ;
wire \sCount[25]~RTM_3_q ;
wire \sCount[25]~RTM_q ;
wire \Select_29~3_combout ;
wire \add_1~14 ;
wire \add_1~37_sumout ;
wire \Select_29~9_combout ;
wire \add_1~38 ;
wire \add_1~33_sumout ;
wire \Select_29~8_combout ;
wire \add_1~34 ;
wire \add_1~30 ;
wire \add_1~9_sumout ;
wire \sCount[29]~RTM_8_q ;
wire \Select_29~2_combout ;
wire \add_1~10 ;
wire \add_1~5_sumout ;
wire \sCount[30]~RTM_9_q ;
wire \sCount[30]~RTM_q ;
wire \Select_29~1_combout ;
wire \add_1~6 ;
wire \add_1~1_sumout ;
wire \sCount[31]~RTM_7_q ;
wire \sCount[31]~RTM_q ;
wire \Select_29~0_combout ;
wire \LessThan_1~1_combout ;
wire \LessThan_1~0_combout ;
wire \LessThan_1~13_combout ;
wire \LessThan_1~14_combout ;
wire \sCount[4]~DUPLICATE_q ;
wire \LessThan_1~15_combout ;
wire \LessThan_1~12_combout ;
wire \LessThan_1~25_combout ;
wire \LessThan_1~24_combout ;
wire \LessThan_1~19_combout ;
wire \LessThan_1~16_combout ;
wire \LessThan_1~17_combout ;
wire \LessThan_1~18_combout ;
wire \LessThan_1~26_combout ;
wire \LessThan_1~21_combout ;
wire \LessThan_1~28_combout ;
wire \LessThan_1~27_combout ;
wire \LessThan_1~20_combout ;
wire \LessThan_1~22_combout ;
wire \LessThan_1~4_combout ;
wire \LessThan_1~3_combout ;
wire \LessThan_1~2_combout ;
wire \LessThan_1~6_combout ;
wire \LessThan_1~23_combout ;
wire \Select_30~0_combout ;
wire \sState.00~q ;
wire \i408~0_combout ;
wire \add_1~29_sumout ;
wire \Select_29~7_combout ;
wire \sCount[28]~DUPLICATE_q ;
wire \LessThan_1~5_combout ;
wire \LessThan_1~10_combout ;
wire \LessThan_1~32_combout ;
wire \LessThan_1~31_combout ;
wire \LessThan_1~11_combout ;
wire \Select_31~2_combout ;
wire \CHNL_TX_DATA_REN~input_o ;
wire \Select_32~1_combout ;
wire \Select_32~0_combout ;
wire \sState.11~q ;
wire \CHNL_TX_ACK~input_o ;
wire \Select_33~0_combout ;
wire \sState.01~q ;
wire \Select_31~1_combout ;
wire \Select_31~0_combout ;
wire \sState.10~q ;
wire \fifo_out|i32~0_combout ;
wire \fifo_out|add_0~2 ;
wire \fifo_out|add_0~5_sumout ;
wire \fifo_out|add_0~6 ;
wire \fifo_out|add_0~9_sumout ;
wire \fifo_out|add_0~10 ;
wire \fifo_out|add_0~13_sumout ;
wire \fifo_out|add_0~14 ;
wire \fifo_out|add_0~17_sumout ;
wire \fifo_out|add_0~18 ;
wire \fifo_out|add_0~21_sumout ;
wire \fifo_out|add_0~22 ;
wire \fifo_out|add_0~25_sumout ;
wire \fifo_out|Radd[5]~DUPLICATE_q ;
wire \fifo_out|i184~2_combout ;
wire \fifo_out|i184~0_combout ;
wire \fifo_out|i184~3_combout ;
wire \fifo_out|full~q ;
wire \fifo_out|i184~1_combout ;
wire \fifo_out|i184~4_combout ;
wire \fifo_out|full~DUPLICATE_q ;
wire \fifo_in|add_0~5_sumout ;
wire \fifo_in|add_0~6 ;
wire \fifo_in|add_0~1_sumout ;
wire \fifo_in|add_0~2 ;
wire \fifo_in|add_0~9_sumout ;
wire \fifo_in|add_1~5_sumout ;
wire \fifo_in|add_1~6 ;
wire \fifo_in|add_1~1_sumout ;
wire \fifo_in|add_1~2 ;
wire \fifo_in|add_1~9_sumout ;
wire \fifo_in|add_1~10 ;
wire \fifo_in|add_1~13_sumout ;
wire \fifo_in|add_1~14 ;
wire \fifo_in|add_1~17_sumout ;
wire \fifo_in|add_0~10 ;
wire \fifo_in|add_0~13_sumout ;
wire \fifo_in|add_0~14 ;
wire \fifo_in|add_0~17_sumout ;
wire \fifo_in|i183~2_combout ;
wire \fifo_in|add_1~18 ;
wire \fifo_in|add_1~21_sumout ;
wire \fifo_in|add_1~22 ;
wire \fifo_in|add_1~25_sumout ;
wire \fifo_in|add_1~26 ;
wire \fifo_in|add_1~29_sumout ;
wire \fifo_in|add_0~18 ;
wire \fifo_in|add_0~21_sumout ;
wire \fifo_in|add_0~22 ;
wire \fifo_in|add_0~25_sumout ;
wire \fifo_in|add_0~26 ;
wire \fifo_in|add_0~29_sumout ;
wire \fifo_in|i183~3_combout ;
wire \fifo_in|i183~1_combout ;
wire \fifo_in|i33~0_combout ;
wire \fifo_in|add_1~30 ;
wire \fifo_in|add_1~33_sumout ;
wire \fifo_in|add_1~34 ;
wire \fifo_in|add_1~37_sumout ;
wire \fifo_in|add_0~30 ;
wire \fifo_in|add_0~33_sumout ;
wire \fifo_in|add_0~34 ;
wire \fifo_in|add_0~37_sumout ;
wire \fifo_in|i183~4_combout ;
wire \fifo_in|i183~0_combout ;
wire \fifo_in|i183~5_combout ;
wire \fifo_in|empty~q ;
wire \fifo_in|i32~0_combout ;
wire \fifo_in|i184~0_combout ;
wire \fifo_in|i184~3_combout ;
wire \fifo_in|i7~0_combout ;
wire \fifo_in|i184~4_combout ;
wire \fifo_in|i184~2_combout ;
wire \fifo_in|i184~1_combout ;
wire \fifo_in|i184~5_combout ;
wire \fifo_in|full~q ;
wire \push_r~combout ;
wire \CHNL_RX_DATA[0]~input_o ;
wire \fifo_in|Dout[0]~RTM_q ;
wire \fifo_in|i335~0_combout ;
wire \fifo_in|i32~0_wirecell_combout ;
wire \fifo_in|Dout[0]~RTM_39_q ;
wire \fifo_in|mem~263_combout ;
wire \fifo_in|mem~262_combout ;
wire \fifo_in|mem~264_combout ;
wire \fifo_in|mem~1_q ;
wire \fifo_in|Dout[0]~RTM_40_q ;
wire \fifo_in|mem~0_q ;
wire \fifo_in|Dout[3]~RTM_q ;
wire \fifo_in|mem~130_combout ;
wire \fifo_in|mem~132_combout ;
wire \fifo_in|mem~131_combout ;
wire \fifo_in|mem~129_combout ;
wire \fifo_in|mem~133_combout ;
wire \fifo_in|Dout[3]~RTM_4DUPLICATE_q ;
wire \fifo_in|mem~134_combout ;
wire \fifo_out|mem~263_combout ;
wire \fifo_out|Wadd[3]~RTM_q ;
wire \fifo_out|mem~262_combout ;
wire \fifo_out|Wadd[9]~RTM_q ;
wire \fifo_out|mem~264_combout ;
wire \fifo_out|mem~1_q ;
wire \fifo_out|mem~0DUPLICATE_q ;
wire \fifo_out|i335~0_combout ;
wire \fifo_out|mem~129_combout ;
wire \fifo_out|mem~130_combout ;
wire \fifo_out|mem~132_combout ;
wire \fifo_out|mem~131_combout ;
wire \fifo_out|mem~133_combout ;
wire \fifo_out|mem~134_combout ;
wire \CHNL_RX_DATA[1]~input_o ;
wire \fifo_in|mem~2_q ;
wire \fifo_in|Dout[1]~RTM_104_q ;
wire \fifo_in|Dout[1]~RTM_103_q ;
wire \fifo_in|Dout[1]~RTM_q ;
wire \fifo_in|mem~135_combout ;
wire \fifo_out|mem~2_q ;
wire \fifo_out|mem~135_combout ;
wire \CHNL_RX_DATA[2]~input_o ;
wire \fifo_in|mem~3_q ;
wire \fifo_in|Dout[2]~RTM_100_q ;
wire \fifo_in|Dout[2]~RTM_q ;
wire \fifo_in|Dout[2]~RTM_99_q ;
wire \fifo_in|mem~136_combout ;
wire \fifo_out|mem~3_q ;
wire \fifo_out|mem~136_combout ;
wire \CHNL_RX_DATA[3]~input_o ;
wire \fifo_in|mem~4_q ;
wire \fifo_in|Dout[3]~RTM_3_q ;
wire \fifo_in|Dout[3]~RTM_2_q ;
wire \fifo_in|Dout[3]~RTM_1_q ;
wire \fifo_in|mem~137_combout ;
wire \fifo_out|mem~4_q ;
wire \fifo_out|mem~137_combout ;
wire \CHNL_RX_DATA[4]~input_o ;
wire \fifo_in|Dout[4]~RTM_101_q ;
wire \fifo_in|mem~5_q ;
wire \fifo_in|Dout[4]~RTM_102_q ;
wire \fifo_in|Dout[4]~RTM_q ;
wire \fifo_in|mem~138_combout ;
wire \fifo_out|mem~5_q ;
wire \fifo_out|mem~138_combout ;
wire \CHNL_RX_DATA[5]~input_o ;
wire \fifo_in|Dout[5]~RTM_139_q ;
wire \fifo_in|Dout[5]~RTM_q ;
wire \fifo_in|mem~6_q ;
wire \fifo_in|Dout[5]~RTM_140_q ;
wire \fifo_in|mem~139_combout ;
wire \fifo_out|mem~6_q ;
wire \fifo_out|mem~139_combout ;
wire \CHNL_RX_DATA[6]~input_o ;
wire \fifo_in|mem~7_q ;
wire \fifo_in|Dout[6]~RTM_142_q ;
wire \fifo_in|Dout[6]~RTM_q ;
wire \fifo_in|Dout[6]~RTM_141_q ;
wire \fifo_in|mem~140_combout ;
wire \fifo_out|mem~7_q ;
wire \fifo_out|mem~140_combout ;
wire \CHNL_RX_DATA[7]~input_o ;
wire \fifo_in|mem~8_q ;
wire \fifo_in|Dout[7]~RTM_144_q ;
wire \fifo_in|Dout[7]~RTM_q ;
wire \fifo_in|Dout[7]~RTM_143_q ;
wire \fifo_in|mem~141_combout ;
wire \fifo_out|mem~8_q ;
wire \fifo_out|mem~141_combout ;
wire \CHNL_RX_DATA[8]~input_o ;
wire \fifo_in|Dout[8]~RTM_q ;
wire \fifo_in|Dout[8]~RTM_145_q ;
wire \fifo_in|mem~9_q ;
wire \fifo_in|Dout[8]~RTM_146_q ;
wire \fifo_in|mem~142_combout ;
wire \fifo_out|mem~9_q ;
wire \fifo_out|mem~142_combout ;
wire \CHNL_RX_DATA[9]~input_o ;
wire \fifo_in|Dout[9]~RTM_q ;
wire \fifo_in|Dout[9]~RTM_147_q ;
wire \fifo_in|mem~10_q ;
wire \fifo_in|Dout[9]~RTM_148_q ;
wire \fifo_in|mem~143_combout ;
wire \fifo_out|mem~10_q ;
wire \fifo_out|mem~143_combout ;
wire \CHNL_RX_DATA[10]~input_o ;
wire \fifo_in|mem~11_q ;
wire \fifo_in|Dout[10]~RTM_150_q ;
wire \fifo_in|Dout[10]~RTM_149_q ;
wire \fifo_in|Dout[10]~RTM_q ;
wire \fifo_in|mem~144_combout ;
wire \fifo_out|mem~11_q ;
wire \fifo_out|mem~144_combout ;
wire \CHNL_RX_DATA[11]~input_o ;
wire \fifo_in|mem~12_q ;
wire \fifo_in|Dout[11]~RTM_152_q ;
wire \fifo_in|Dout[11]~RTM_q ;
wire \fifo_in|Dout[11]~RTM_151_q ;
wire \fifo_in|mem~145_combout ;
wire \fifo_out|mem~12_q ;
wire \fifo_out|mem~145_combout ;
wire \CHNL_RX_DATA[12]~input_o ;
wire \fifo_in|Dout[12]~RTM_153_q ;
wire \fifo_in|mem~13_q ;
wire \fifo_in|Dout[12]~RTM_154_q ;
wire \fifo_in|Dout[12]~RTM_q ;
wire \fifo_in|mem~146_combout ;
wire \fifo_out|mem~13_q ;
wire \fifo_out|mem~146_combout ;
wire \CHNL_RX_DATA[13]~input_o ;
wire \fifo_in|mem~14_q ;
wire \fifo_in|Dout[13]~RTM_156_q ;
wire \fifo_in|Dout[13]~RTM_q ;
wire \fifo_in|Dout[13]~RTM_155_q ;
wire \fifo_in|mem~147_combout ;
wire \fifo_out|mem~14_q ;
wire \fifo_out|mem~147_combout ;
wire \CHNL_RX_DATA[14]~input_o ;
wire \fifo_in|Dout[14]~RTM_q ;
wire \fifo_in|mem~15_q ;
wire \fifo_in|Dout[14]~RTM_158_q ;
wire \fifo_in|Dout[14]~RTM_157_q ;
wire \fifo_in|mem~148_combout ;
wire \fifo_out|mem~15_q ;
wire \fifo_out|mem~148_combout ;
wire \CHNL_RX_DATA[15]~input_o ;
wire \fifo_in|mem~16_q ;
wire \fifo_in|Dout[15]~RTM_160_q ;
wire \fifo_in|Dout[15]~RTM_q ;
wire \fifo_in|Dout[15]~RTM_159_q ;
wire \fifo_in|mem~149_combout ;
wire \fifo_out|mem~16_q ;
wire \fifo_out|mem~149_combout ;
wire \CHNL_RX_DATA[16]~input_o ;
wire \fifo_in|mem~17_q ;
wire \fifo_in|Dout[16]~RTM_162_q ;
wire \fifo_in|Dout[16]~RTM_q ;
wire \fifo_in|Dout[16]~RTM_161_q ;
wire \fifo_in|mem~150_combout ;
wire \fifo_out|mem~17_q ;
wire \fifo_out|mem~150_combout ;
wire \CHNL_RX_DATA[17]~input_o ;
wire \fifo_in|Dout[17]~RTM_163_q ;
wire \fifo_in|Dout[17]~RTM_q ;
wire \fifo_in|mem~18_q ;
wire \fifo_in|Dout[17]~RTM_164_q ;
wire \fifo_in|mem~151_combout ;
wire \fifo_out|mem~18_q ;
wire \fifo_out|mem~151_combout ;
wire \CHNL_RX_DATA[18]~input_o ;
wire \fifo_in|Dout[18]~RTM_105_q ;
wire \fifo_in|mem~19_q ;
wire \fifo_in|Dout[18]~RTM_106_q ;
wire \fifo_in|Dout[18]~RTM_q ;
wire \fifo_in|mem~152_combout ;
wire \fifo_out|mem~19_q ;
wire \fifo_out|mem~152_combout ;
wire \CHNL_RX_DATA[19]~input_o ;
wire \fifo_in|Dout[19]~RTM_165_q ;
wire \fifo_in|Dout[19]~RTM_q ;
wire \fifo_in|mem~20_q ;
wire \fifo_in|Dout[19]~RTM_166_q ;
wire \fifo_in|mem~153_combout ;
wire \fifo_out|mem~20_q ;
wire \fifo_out|mem~153_combout ;
wire \CHNL_RX_DATA[20]~input_o ;
wire \fifo_in|Dout[20]~RTM_47_q ;
wire \fifo_in|mem~21_q ;
wire \fifo_in|Dout[20]~RTM_48_q ;
wire \fifo_in|Dout[20]~RTM_q ;
wire \fifo_in|mem~154_combout ;
wire \fifo_out|mem~21_q ;
wire \fifo_out|mem~154_combout ;
wire \fifo_out|mem~0_q ;
wire \CHNL_RX_DATA[21]~input_o ;
wire \fifo_in|Dout[21]~RTM_37_q ;
wire \fifo_in|mem~22_q ;
wire \fifo_in|Dout[21]~RTM_38_q ;
wire \fifo_in|Dout[3]~RTM_4_q ;
wire \fifo_in|Dout[21]~RTM_q ;
wire \fifo_in|mem~155_combout ;
wire \fifo_out|mem~22_q ;
wire \fifo_out|mem~155_combout ;
wire \CHNL_RX_DATA[22]~input_o ;
wire \fifo_in|mem~23_q ;
wire \fifo_in|Dout[22]~RTM_184_q ;
wire \fifo_in|Dout[22]~RTM_q ;
wire \fifo_in|Dout[22]~RTM_183_q ;
wire \fifo_in|mem~156_combout ;
wire \fifo_out|mem~23_q ;
wire \fifo_out|mem~156_combout ;
wire \CHNL_RX_DATA[23]~input_o ;
wire \fifo_in|Dout[23]~RTM_233_q ;
wire \fifo_in|mem~24_q ;
wire \fifo_in|Dout[23]~RTM_234_q ;
wire \fifo_in|Dout[23]~RTM_q ;
wire \fifo_in|mem~157_combout ;
wire \fifo_out|mem~24_q ;
wire \fifo_out|mem~157_combout ;
wire \CHNL_RX_DATA[24]~input_o ;
wire \fifo_in|Dout[24]~RTM_q ;
wire \fifo_in|mem~25_q ;
wire \fifo_in|Dout[24]~RTM_66_q ;
wire \fifo_in|Dout[24]~RTM_65_q ;
wire \fifo_in|mem~158_combout ;
wire \fifo_out|mem~25_q ;
wire \fifo_out|mem~158_combout ;
wire \CHNL_RX_DATA[25]~input_o ;
wire \fifo_in|Dout[25]~RTM_185_q ;
wire \fifo_in|mem~26_q ;
wire \fifo_in|Dout[25]~RTM_186_q ;
wire \fifo_in|Dout[25]~RTM_q ;
wire \fifo_in|mem~159_combout ;
wire \fifo_out|mem~26_q ;
wire \fifo_out|mem~159_combout ;
wire \CHNL_RX_DATA[26]~input_o ;
wire \fifo_in|Dout[26]~RTM_69_q ;
wire \fifo_in|Dout[26]~RTM_q ;
wire \fifo_in|mem~27_q ;
wire \fifo_in|Dout[26]~RTM_70_q ;
wire \fifo_in|mem~160_combout ;
wire \fifo_out|mem~27_q ;
wire \fifo_out|mem~160_combout ;
wire \CHNL_RX_DATA[27]~input_o ;
wire \fifo_in|Dout[27]~RTM_q ;
wire \fifo_in|Dout[27]~RTM_243_q ;
wire \fifo_in|mem~28_q ;
wire \fifo_in|Dout[27]~RTM_244_q ;
wire \fifo_in|mem~161_combout ;
wire \fifo_out|mem~28_q ;
wire \fifo_out|mem~161_combout ;
wire \CHNL_RX_DATA[28]~input_o ;
wire \fifo_in|Dout[28]~RTM_q ;
wire \fifo_in|mem~29_q ;
wire \fifo_in|Dout[28]~RTM_72_q ;
wire \fifo_in|Dout[28]~RTM_71_q ;
wire \fifo_in|mem~162_combout ;
wire \fifo_out|mem~29_q ;
wire \fifo_out|mem~162_combout ;
wire \CHNL_RX_DATA[29]~input_o ;
wire \fifo_in|mem~30_q ;
wire \fifo_in|Dout[29]~RTM_240_q ;
wire \fifo_in|Dout[29]~RTM_q ;
wire \fifo_in|Dout[29]~RTM_239_q ;
wire \fifo_in|mem~163_combout ;
wire \fifo_out|mem~30_q ;
wire \fifo_out|mem~163_combout ;
wire \CHNL_RX_DATA[30]~input_o ;
wire \fifo_in|mem~31_q ;
wire \fifo_in|Dout[30]~RTM_188_q ;
wire \fifo_in|Dout[30]~RTM_187_q ;
wire \fifo_in|Dout[30]~RTM_q ;
wire \fifo_in|mem~164_combout ;
wire \fifo_out|mem~31_q ;
wire \fifo_out|mem~164_combout ;
wire \CHNL_RX_DATA[31]~input_o ;
wire \fifo_in|Dout[31]~RTM_q ;
wire \fifo_in|mem~32_q ;
wire \fifo_in|Dout[31]~RTM_246_q ;
wire \fifo_in|Dout[31]~RTM_245_q ;
wire \fifo_in|mem~165_combout ;
wire \fifo_out|mem~32_q ;
wire \fifo_out|mem~165_combout ;
wire \CHNL_RX_DATA[32]~input_o ;
wire \fifo_in|Dout[32]~RTM_q ;
wire \fifo_in|mem~33_q ;
wire \fifo_in|Dout[32]~RTM_248_q ;
wire \fifo_in|Dout[32]~RTM_247_q ;
wire \fifo_in|mem~166_combout ;
wire \fifo_out|mem~33_q ;
wire \fifo_out|mem~166_combout ;
wire \CHNL_RX_DATA[33]~input_o ;
wire \fifo_in|mem~34_q ;
wire \fifo_in|Dout[33]~RTM_46_q ;
wire \fifo_in|Dout[33]~RTM_45_q ;
wire \fifo_in|Dout[33]~RTM_q ;
wire \fifo_in|mem~167_combout ;
wire \fifo_out|mem~34_q ;
wire \fifo_out|mem~167_combout ;
wire \CHNL_RX_DATA[34]~input_o ;
wire \fifo_in|Dout[34]~RTM_249_q ;
wire \fifo_in|mem~35_q ;
wire \fifo_in|Dout[34]~RTM_250_q ;
wire \fifo_in|Dout[34]~RTM_q ;
wire \fifo_in|mem~168_combout ;
wire \fifo_out|mem~35_q ;
wire \fifo_out|mem~168_combout ;
wire \CHNL_RX_DATA[35]~input_o ;
wire \fifo_in|mem~36_q ;
wire \fifo_in|Dout[35]~RTM_130_q ;
wire \fifo_in|Dout[35]~RTM_q ;
wire \fifo_in|Dout[35]~RTM_129_q ;
wire \fifo_in|mem~169_combout ;
wire \fifo_out|mem~36_q ;
wire \fifo_out|mem~169_combout ;
wire \CHNL_RX_DATA[36]~input_o ;
wire \fifo_in|Dout[36]~RTM_189_q ;
wire \fifo_in|mem~37_q ;
wire \fifo_in|Dout[36]~RTM_190_q ;
wire \fifo_in|Dout[36]~RTM_q ;
wire \fifo_in|mem~170_combout ;
wire \fifo_out|mem~37_q ;
wire \fifo_out|mem~170_combout ;
wire \CHNL_RX_DATA[37]~input_o ;
wire \fifo_in|Dout[37]~RTM_q ;
wire \fifo_in|Dout[37]~RTM_251_q ;
wire \fifo_in|mem~38_q ;
wire \fifo_in|Dout[37]~RTM_252_q ;
wire \fifo_in|mem~171_combout ;
wire \fifo_out|mem~38_q ;
wire \fifo_out|mem~171_combout ;
wire \CHNL_RX_DATA[38]~input_o ;
wire \fifo_in|Dout[38]~RTM_191_q ;
wire \fifo_in|Dout[38]~RTM_q ;
wire \fifo_in|mem~39_q ;
wire \fifo_in|Dout[38]~RTM_192_q ;
wire \fifo_in|mem~172_combout ;
wire \fifo_out|mem~39_q ;
wire \fifo_out|mem~172_combout ;
wire \CHNL_RX_DATA[39]~input_o ;
wire \fifo_in|Dout[39]~RTM_q ;
wire \fifo_in|Dout[39]~RTM_235_q ;
wire \fifo_in|mem~40_q ;
wire \fifo_in|Dout[39]~RTM_236_q ;
wire \fifo_in|mem~173_combout ;
wire \fifo_out|mem~40_q ;
wire \fifo_out|mem~173_combout ;
wire \CHNL_RX_DATA[40]~input_o ;
wire \fifo_in|Dout[40]~RTM_131_q ;
wire \fifo_in|Dout[40]~RTM_q ;
wire \fifo_in|mem~41_q ;
wire \fifo_in|Dout[40]~RTM_132_q ;
wire \fifo_in|mem~174_combout ;
wire \fifo_out|mem~41_q ;
wire \fifo_out|mem~174_combout ;
wire \CHNL_RX_DATA[41]~input_o ;
wire \fifo_in|mem~42_q ;
wire \fifo_in|Dout[41]~RTM_196_q ;
wire \fifo_in|Dout[41]~RTM_q ;
wire \fifo_in|Dout[41]~RTM_195_q ;
wire \fifo_in|mem~175_combout ;
wire \fifo_out|mem~42_q ;
wire \fifo_out|mem~175_combout ;
wire \CHNL_RX_DATA[42]~input_o ;
wire \fifo_in|mem~43_q ;
wire \fifo_in|Dout[42]~RTM_24_q ;
wire \fifo_in|Dout[42]~RTM_23_q ;
wire \fifo_in|Dout[42]~RTM_q ;
wire \fifo_in|mem~176_combout ;
wire \fifo_out|mem~43_q ;
wire \fifo_out|mem~176_combout ;
wire \CHNL_RX_DATA[43]~input_o ;
wire \fifo_in|Dout[43]~RTM_25_q ;
wire \fifo_in|mem~44_q ;
wire \fifo_in|Dout[43]~RTM_26_q ;
wire \fifo_in|Dout[43]~RTM_q ;
wire \fifo_in|mem~177_combout ;
wire \fifo_out|mem~44_q ;
wire \fifo_out|mem~177_combout ;
wire \CHNL_RX_DATA[44]~input_o ;
wire \fifo_in|mem~45_q ;
wire \fifo_in|Dout[44]~RTM_254_q ;
wire \fifo_in|Dout[44]~RTM_253_q ;
wire \fifo_in|Dout[44]~RTM_q ;
wire \fifo_in|mem~178_combout ;
wire \fifo_out|mem~45_q ;
wire \fifo_out|mem~178_combout ;
wire \CHNL_RX_DATA[45]~input_o ;
wire \fifo_in|Dout[45]~RTM_197_q ;
wire \fifo_in|Dout[45]~RTM_q ;
wire \fifo_in|mem~46_q ;
wire \fifo_in|Dout[45]~RTM_198_q ;
wire \fifo_in|mem~179_combout ;
wire \fifo_out|mem~46_q ;
wire \fifo_out|mem~179_combout ;
wire \CHNL_RX_DATA[46]~input_o ;
wire \fifo_in|mem~47_q ;
wire \fifo_in|Dout[46]~RTM_256_q ;
wire \fifo_in|Dout[46]~RTM_q ;
wire \fifo_in|Dout[46]~RTM_255_q ;
wire \fifo_in|mem~180_combout ;
wire \fifo_out|mem~47_q ;
wire \fifo_out|mem~180_combout ;
wire \CHNL_RX_DATA[47]~input_o ;
wire \fifo_in|mem~48_q ;
wire \fifo_in|Dout[47]~RTM_238_q ;
wire \fifo_in|Dout[47]~RTM_237_q ;
wire \fifo_in|Dout[47]~RTM_q ;
wire \fifo_in|mem~181_combout ;
wire \fifo_out|mem~48_q ;
wire \fifo_out|mem~181_combout ;
wire \CHNL_RX_DATA[48]~input_o ;
wire \fifo_in|mem~49_q ;
wire \fifo_in|Dout[48]~RTM_258_q ;
wire \fifo_in|Dout[48]~RTM_257_q ;
wire \fifo_in|Dout[48]~RTM_q ;
wire \fifo_in|mem~182_combout ;
wire \fifo_out|mem~49_q ;
wire \fifo_out|mem~182_combout ;
wire \CHNL_RX_DATA[49]~input_o ;
wire \fifo_in|mem~50_q ;
wire \fifo_in|Dout[49]~RTM_114_q ;
wire \fifo_in|Dout[49]~RTM_113_q ;
wire \fifo_in|Dout[49]~RTM_q ;
wire \fifo_in|mem~183_combout ;
wire \fifo_out|mem~50_q ;
wire \fifo_out|mem~183_combout ;
wire \CHNL_RX_DATA[50]~input_o ;
wire \fifo_in|Dout[50]~RTM_q ;
wire \fifo_in|Dout[50]~RTM_241_q ;
wire \fifo_in|mem~51_q ;
wire \fifo_in|Dout[50]~RTM_242_q ;
wire \fifo_in|mem~184_combout ;
wire \fifo_out|mem~51_q ;
wire \fifo_out|mem~184_combout ;
wire \CHNL_RX_DATA[51]~input_o ;
wire \fifo_in|Dout[51]~RTM_231_q ;
wire \fifo_in|mem~52_q ;
wire \fifo_in|Dout[51]~RTM_232_q ;
wire \fifo_in|Dout[51]~RTM_q ;
wire \fifo_in|mem~185_combout ;
wire \fifo_out|mem~52_q ;
wire \fifo_out|mem~185_combout ;
wire \CHNL_RX_DATA[52]~input_o ;
wire \fifo_in|Dout[52]~RTM_q ;
wire \fifo_in|mem~53_q ;
wire \fifo_in|Dout[52]~RTM_194_q ;
wire \fifo_in|Dout[52]~RTM_193_q ;
wire \fifo_in|mem~186_combout ;
wire \fifo_out|mem~53_q ;
wire \fifo_out|mem~186_combout ;
wire \CHNL_RX_DATA[53]~input_o ;
wire \fifo_in|mem~54_q ;
wire \fifo_in|Dout[53]~RTM_34_q ;
wire \fifo_in|Dout[53]~RTM_33_q ;
wire \fifo_in|Dout[53]~RTM_q ;
wire \fifo_in|mem~187_combout ;
wire \fifo_out|mem~54_q ;
wire \fifo_out|mem~187_combout ;
wire \CHNL_RX_DATA[54]~input_o ;
wire \fifo_in|Dout[54]~RTM_29_q ;
wire \fifo_in|mem~55_q ;
wire \fifo_in|Dout[54]~RTM_30_q ;
wire \fifo_in|Dout[54]~RTM_q ;
wire \fifo_in|mem~188_combout ;
wire \fifo_out|mem~55_q ;
wire \fifo_out|mem~188_combout ;
wire \CHNL_RX_DATA[55]~input_o ;
wire \fifo_in|Dout[55]~RTM_43_q ;
wire \fifo_in|Dout[55]~RTM_q ;
wire \fifo_in|mem~56_q ;
wire \fifo_in|Dout[55]~RTM_44_q ;
wire \fifo_in|mem~189_combout ;
wire \fifo_out|mem~56_q ;
wire \fifo_out|mem~189_combout ;
wire \CHNL_RX_DATA[56]~input_o ;
wire \fifo_in|Dout[56]~RTM_31_q ;
wire \fifo_in|Dout[56]~RTM_q ;
wire \fifo_in|mem~57_q ;
wire \fifo_in|Dout[56]~RTM_32_q ;
wire \fifo_in|mem~190_combout ;
wire \fifo_out|mem~57_q ;
wire \fifo_out|mem~190_combout ;
wire \CHNL_RX_DATA[57]~input_o ;
wire \fifo_in|mem~58_q ;
wire \fifo_in|Dout[57]~RTM_36_q ;
wire \fifo_in|Dout[57]~RTM_q ;
wire \fifo_in|Dout[57]~RTM_35_q ;
wire \fifo_in|mem~191_combout ;
wire \fifo_out|mem~58_q ;
wire \fifo_out|mem~191_combout ;
wire \CHNL_RX_DATA[58]~input_o ;
wire \fifo_in|Dout[58]~RTM_q ;
wire \fifo_in|Dout[58]~RTM_27_q ;
wire \fifo_in|mem~59_q ;
wire \fifo_in|Dout[58]~RTM_28_q ;
wire \fifo_in|mem~192_combout ;
wire \fifo_out|mem~59_q ;
wire \fifo_out|mem~192_combout ;
wire \CHNL_RX_DATA[59]~input_o ;
wire \fifo_in|Dout[59]~RTM_q ;
wire \fifo_in|mem~60_q ;
wire \fifo_in|Dout[59]~RTM_42_q ;
wire \fifo_in|Dout[59]~RTM_41_q ;
wire \fifo_in|mem~193_combout ;
wire \fifo_out|mem~60_q ;
wire \fifo_out|mem~193_combout ;
wire \CHNL_RX_DATA[60]~input_o ;
wire \fifo_in|mem~61_q ;
wire \fifo_in|Dout[60]~RTM_108_q ;
wire \fifo_in|Dout[60]~RTM_107_q ;
wire \fifo_in|Dout[60]~RTM_q ;
wire \fifo_in|mem~194_combout ;
wire \fifo_out|mem~61_q ;
wire \fifo_out|mem~194_combout ;
wire \CHNL_RX_DATA[61]~input_o ;
wire \fifo_in|Dout[61]~RTM_179_q ;
wire \fifo_in|mem~62_q ;
wire \fifo_in|Dout[61]~RTM_180_q ;
wire \fifo_in|Dout[61]~RTM_q ;
wire \fifo_in|mem~195_combout ;
wire \fifo_out|mem~62_q ;
wire \fifo_out|mem~195_combout ;
wire \CHNL_RX_DATA[62]~input_o ;
wire \fifo_in|Dout[62]~RTM_q ;
wire \fifo_in|Dout[62]~RTM_89_q ;
wire \fifo_in|mem~63_q ;
wire \fifo_in|Dout[62]~RTM_90_q ;
wire \fifo_in|mem~196_combout ;
wire \fifo_out|mem~63_q ;
wire \fifo_out|mem~196_combout ;
wire \CHNL_RX_DATA[63]~input_o ;
wire \fifo_in|mem~64_q ;
wire \fifo_in|Dout[63]~RTM_134_q ;
wire \fifo_in|Dout[63]~RTM_133_q ;
wire \fifo_in|Dout[63]~RTM_q ;
wire \fifo_in|mem~197_combout ;
wire \fifo_out|mem~64_q ;
wire \fifo_out|mem~197_combout ;
wire \CHNL_RX_DATA[64]~input_o ;
wire \fifo_in|mem~65_q ;
wire \fifo_in|Dout[64]~RTM_182_q ;
wire \fifo_in|Dout[64]~RTM_181_q ;
wire \fifo_in|Dout[64]~RTM_q ;
wire \fifo_in|mem~198_combout ;
wire \fifo_out|mem~65_q ;
wire \fifo_out|mem~198_combout ;
wire \CHNL_RX_DATA[65]~input_o ;
wire \fifo_in|Dout[65]~RTM_q ;
wire \fifo_in|mem~66_q ;
wire \fifo_in|Dout[65]~RTM_174_q ;
wire \fifo_in|Dout[65]~RTM_173_q ;
wire \fifo_in|mem~199_combout ;
wire \fifo_out|mem~66_q ;
wire \fifo_out|mem~199_combout ;
wire \CHNL_RX_DATA[66]~input_o ;
wire \fifo_in|mem~67_q ;
wire \fifo_in|Dout[66]~RTM_138_q ;
wire \fifo_in|Dout[66]~RTM_q ;
wire \fifo_in|Dout[66]~RTM_137_q ;
wire \fifo_in|mem~200_combout ;
wire \fifo_out|mem~67_q ;
wire \fifo_out|mem~200_combout ;
wire \CHNL_RX_DATA[67]~input_o ;
wire \fifo_in|Dout[67]~RTM_167_q ;
wire \fifo_in|mem~68_q ;
wire \fifo_in|Dout[67]~RTM_168_q ;
wire \fifo_in|Dout[67]~RTM_q ;
wire \fifo_in|mem~201_combout ;
wire \fifo_out|mem~68_q ;
wire \fifo_out|mem~201_combout ;
wire \CHNL_RX_DATA[68]~input_o ;
wire \fifo_in|Dout[68]~RTM_175_q ;
wire \fifo_in|Dout[68]~RTM_q ;
wire \fifo_in|mem~69_q ;
wire \fifo_in|Dout[68]~RTM_176_q ;
wire \fifo_in|mem~202_combout ;
wire \fifo_out|mem~69_q ;
wire \fifo_out|mem~202_combout ;
wire \CHNL_RX_DATA[69]~input_o ;
wire \fifo_in|mem~70_q ;
wire \fifo_in|Dout[69]~RTM_110_q ;
wire \fifo_in|Dout[69]~RTM_109_q ;
wire \fifo_in|Dout[69]~RTM_q ;
wire \fifo_in|mem~203_combout ;
wire \fifo_out|mem~70_q ;
wire \fifo_out|mem~203_combout ;
wire \CHNL_RX_DATA[70]~input_o ;
wire \fifo_in|Dout[70]~RTM_135_q ;
wire \fifo_in|mem~71_q ;
wire \fifo_in|Dout[70]~RTM_136_q ;
wire \fifo_in|Dout[70]~RTM_q ;
wire \fifo_in|mem~204_combout ;
wire \fifo_out|mem~71_q ;
wire \fifo_out|mem~204_combout ;
wire \CHNL_RX_DATA[71]~input_o ;
wire \fifo_in|Dout[71]~RTM_169_q ;
wire \fifo_in|mem~72_q ;
wire \fifo_in|Dout[71]~RTM_170_q ;
wire \fifo_in|Dout[71]~RTM_q ;
wire \fifo_in|mem~205_combout ;
wire \fifo_out|mem~72_q ;
wire \fifo_out|mem~205_combout ;
wire \CHNL_RX_DATA[72]~input_o ;
wire \fifo_in|mem~73_q ;
wire \fifo_in|Dout[72]~RTM_172_q ;
wire \fifo_in|Dout[72]~RTM_q ;
wire \fifo_in|Dout[72]~RTM_171_q ;
wire \fifo_in|mem~206_combout ;
wire \fifo_out|mem~73_q ;
wire \fifo_out|mem~206_combout ;
wire \CHNL_RX_DATA[73]~input_o ;
wire \fifo_in|Dout[73]~RTM_q ;
wire \fifo_in|mem~74_q ;
wire \fifo_in|Dout[73]~RTM_112_q ;
wire \fifo_in|Dout[73]~RTM_111_q ;
wire \fifo_in|mem~207_combout ;
wire \fifo_out|mem~74_q ;
wire \fifo_out|mem~207_combout ;
wire \CHNL_RX_DATA[74]~input_o ;
wire \fifo_in|Dout[74]~RTM_177_q ;
wire \fifo_in|Dout[74]~RTM_q ;
wire \fifo_in|mem~75_q ;
wire \fifo_in|Dout[74]~RTM_178_q ;
wire \fifo_in|mem~208_combout ;
wire \fifo_out|mem~75_q ;
wire \fifo_out|mem~208_combout ;
wire \CHNL_RX_DATA[75]~input_o ;
wire \fifo_in|Dout[75]~RTM_91_q ;
wire \fifo_in|Dout[75]~RTM_q ;
wire \fifo_in|mem~76_q ;
wire \fifo_in|Dout[75]~RTM_92_q ;
wire \fifo_in|mem~209_combout ;
wire \fifo_out|mem~76_q ;
wire \fifo_out|mem~209_combout ;
wire \CHNL_RX_DATA[76]~input_o ;
wire \fifo_in|Dout[76]~RTM_q ;
wire \fifo_in|mem~77_q ;
wire \fifo_in|Dout[76]~RTM_94_q ;
wire \fifo_in|Dout[76]~RTM_93_q ;
wire \fifo_in|mem~210_combout ;
wire \fifo_out|mem~77_q ;
wire \fifo_out|mem~210_combout ;
wire \CHNL_RX_DATA[77]~input_o ;
wire \fifo_in|Dout[77]~RTM_q ;
wire \fifo_in|Dout[77]~RTM_95_q ;
wire \fifo_in|mem~78_q ;
wire \fifo_in|Dout[77]~RTM_96_q ;
wire \fifo_in|mem~211_combout ;
wire \fifo_out|mem~78_q ;
wire \fifo_out|mem~211_combout ;
wire \CHNL_RX_DATA[78]~input_o ;
wire \fifo_in|mem~79_q ;
wire \fifo_in|Dout[78]~RTM_98_q ;
wire \fifo_in|Dout[78]~RTM_97_q ;
wire \fifo_in|Dout[78]~RTM_q ;
wire \fifo_in|mem~212_combout ;
wire \fifo_out|mem~79_q ;
wire \fifo_out|mem~212_combout ;
wire \CHNL_RX_DATA[79]~input_o ;
wire \fifo_in|Dout[79]~RTM_q ;
wire \fifo_in|mem~80_q ;
wire \fifo_in|Dout[79]~RTM_88_q ;
wire \fifo_in|Dout[79]~RTM_87_q ;
wire \fifo_in|mem~213_combout ;
wire \fifo_out|mem~80_q ;
wire \fifo_out|mem~213_combout ;
wire \CHNL_RX_DATA[80]~input_o ;
wire \fifo_in|Dout[80]~RTM_115_q ;
wire \fifo_in|Dout[80]~RTM_q ;
wire \fifo_in|mem~81_q ;
wire \fifo_in|Dout[80]~RTM_116_q ;
wire \fifo_in|mem~214_combout ;
wire \fifo_out|mem~81_q ;
wire \fifo_out|mem~214_combout ;
wire \CHNL_RX_DATA[81]~input_o ;
wire \fifo_in|mem~82_q ;
wire \fifo_in|Dout[81]~RTM_118_q ;
wire \fifo_in|Dout[81]~RTM_117_q ;
wire \fifo_in|Dout[81]~RTM_q ;
wire \fifo_in|mem~215_combout ;
wire \fifo_out|mem~82_q ;
wire \fifo_out|mem~215_combout ;
wire \CHNL_RX_DATA[82]~input_o ;
wire \fifo_in|Dout[82]~RTM_q ;
wire \fifo_in|mem~83_q ;
wire \fifo_in|Dout[82]~RTM_120_q ;
wire \fifo_in|Dout[82]~RTM_119_q ;
wire \fifo_in|mem~216_combout ;
wire \fifo_out|mem~83_q ;
wire \fifo_out|mem~216_combout ;
wire \CHNL_RX_DATA[83]~input_o ;
wire \fifo_in|mem~84_q ;
wire \fifo_in|Dout[83]~RTM_50_q ;
wire \fifo_in|Dout[83]~RTM_49_q ;
wire \fifo_in|Dout[83]~RTM_q ;
wire \fifo_in|mem~217_combout ;
wire \fifo_out|mem~84_q ;
wire \fifo_out|mem~217_combout ;
wire \CHNL_RX_DATA[84]~input_o ;
wire \fifo_in|Dout[84]~RTM_51_q ;
wire \fifo_in|mem~85_q ;
wire \fifo_in|Dout[84]~RTM_52_q ;
wire \fifo_in|Dout[84]~RTM_q ;
wire \fifo_in|mem~218_combout ;
wire \fifo_out|mem~85_q ;
wire \fifo_out|mem~218_combout ;
wire \CHNL_RX_DATA[85]~input_o ;
wire \fifo_in|Dout[85]~RTM_67_q ;
wire \fifo_in|mem~86_q ;
wire \fifo_in|Dout[85]~RTM_68_q ;
wire \fifo_in|Dout[85]~RTM_q ;
wire \fifo_in|mem~219_combout ;
wire \fifo_out|mem~86_q ;
wire \fifo_out|mem~219_combout ;
wire \CHNL_RX_DATA[86]~input_o ;
wire \fifo_in|mem~87_q ;
wire \fifo_in|Dout[86]~RTM_54_q ;
wire \fifo_in|Dout[86]~RTM_q ;
wire \fifo_in|Dout[86]~RTM_53_q ;
wire \fifo_in|mem~220_combout ;
wire \fifo_out|mem~87_q ;
wire \fifo_out|mem~220_combout ;
wire \CHNL_RX_DATA[87]~input_o ;
wire \fifo_in|mem~88_q ;
wire \fifo_in|Dout[87]~RTM_56_q ;
wire \fifo_in|Dout[87]~RTM_55_q ;
wire \fifo_in|Dout[87]~RTM_q ;
wire \fifo_in|mem~221_combout ;
wire \fifo_out|mem~88_q ;
wire \fifo_out|mem~221_combout ;
wire \CHNL_RX_DATA[88]~input_o ;
wire \fifo_in|Dout[88]~RTM_127_q ;
wire \fifo_in|Dout[88]~RTM_q ;
wire \fifo_in|mem~89_q ;
wire \fifo_in|Dout[88]~RTM_128_q ;
wire \fifo_in|mem~222_combout ;
wire \fifo_out|mem~89_q ;
wire \fifo_out|mem~222_combout ;
wire \CHNL_RX_DATA[89]~input_o ;
wire \fifo_in|Dout[89]~RTM_q ;
wire \fifo_in|Dout[89]~RTM_5_q ;
wire \fifo_in|mem~90_q ;
wire \fifo_in|Dout[89]~RTM_6_q ;
wire \fifo_in|mem~223_combout ;
wire \fifo_out|mem~90_q ;
wire \fifo_out|mem~223_combout ;
wire \CHNL_RX_DATA[90]~input_o ;
wire \fifo_in|Dout[90]~RTM_57_q ;
wire \fifo_in|Dout[90]~RTM_q ;
wire \fifo_in|mem~91_q ;
wire \fifo_in|Dout[90]~RTM_58_q ;
wire \fifo_in|mem~224_combout ;
wire \fifo_out|mem~91_q ;
wire \fifo_out|mem~224_combout ;
wire \CHNL_RX_DATA[91]~input_o ;
wire \fifo_in|Dout[91]~RTM_q ;
wire \fifo_in|Dout[91]~RTM_121_q ;
wire \fifo_in|mem~92_q ;
wire \fifo_in|Dout[91]~RTM_122_q ;
wire \fifo_in|mem~225_combout ;
wire \fifo_out|mem~92_q ;
wire \fifo_out|mem~225_combout ;
wire \CHNL_RX_DATA[92]~input_o ;
wire \fifo_in|Dout[92]~RTM_59_q ;
wire \fifo_in|Dout[92]~RTM_q ;
wire \fifo_in|mem~93_q ;
wire \fifo_in|Dout[92]~RTM_60_q ;
wire \fifo_in|mem~226_combout ;
wire \fifo_out|mem~93_q ;
wire \fifo_out|mem~226_combout ;
wire \CHNL_RX_DATA[93]~input_o ;
wire \fifo_in|Dout[93]~RTM_q ;
wire \fifo_in|mem~94_q ;
wire \fifo_in|Dout[93]~RTM_62_q ;
wire \fifo_in|Dout[93]~RTM_61_q ;
wire \fifo_in|mem~227_combout ;
wire \fifo_out|mem~94_q ;
wire \fifo_out|mem~227_combout ;
wire \CHNL_RX_DATA[94]~input_o ;
wire \fifo_in|mem~95_q ;
wire \fifo_in|Dout[94]~RTM_8_q ;
wire \fifo_in|Dout[94]~RTM_q ;
wire \fifo_in|Dout[94]~RTM_7_q ;
wire \fifo_in|mem~228_combout ;
wire \fifo_out|mem~95_q ;
wire \fifo_out|mem~228_combout ;
wire \CHNL_RX_DATA[95]~input_o ;
wire \fifo_in|Dout[95]~RTM_63_q ;
wire \fifo_in|Dout[95]~RTM_q ;
wire \fifo_in|mem~96_q ;
wire \fifo_in|Dout[95]~RTM_64_q ;
wire \fifo_in|mem~229_combout ;
wire \fifo_out|mem~96_q ;
wire \fifo_out|mem~229_combout ;
wire \CHNL_RX_DATA[96]~input_o ;
wire \fifo_in|mem~97_q ;
wire \fifo_in|Dout[96]~RTM_10_q ;
wire \fifo_in|Dout[96]~RTM_q ;
wire \fifo_in|Dout[96]~RTM_9_q ;
wire \fifo_in|mem~230_combout ;
wire \fifo_out|mem~97_q ;
wire \fifo_out|mem~230_combout ;
wire \CHNL_RX_DATA[97]~input_o ;
wire \fifo_in|Dout[97]~RTM_123_q ;
wire \fifo_in|Dout[97]~RTM_q ;
wire \fifo_in|mem~98_q ;
wire \fifo_in|Dout[97]~RTM_124_q ;
wire \fifo_in|mem~231_combout ;
wire \fifo_out|mem~98_q ;
wire \fifo_out|mem~231_combout ;
wire \CHNL_RX_DATA[98]~input_o ;
wire \fifo_in|mem~99_q ;
wire \fifo_in|Dout[98]~RTM_126_q ;
wire \fifo_in|Dout[98]~RTM_q ;
wire \fifo_in|Dout[98]~RTM_125_q ;
wire \fifo_in|mem~232_combout ;
wire \fifo_out|mem~99_q ;
wire \fifo_out|mem~232_combout ;
wire \CHNL_RX_DATA[99]~input_o ;
wire \fifo_in|Dout[99]~RTM_11_q ;
wire \fifo_in|Dout[99]~RTM_q ;
wire \fifo_in|mem~100_q ;
wire \fifo_in|Dout[99]~RTM_12_q ;
wire \fifo_in|mem~233_combout ;
wire \fifo_out|mem~100_q ;
wire \fifo_out|mem~233_combout ;
wire \CHNL_RX_DATA[100]~input_o ;
wire \fifo_in|Dout[100]~RTM_73_q ;
wire \fifo_in|Dout[100]~RTM_q ;
wire \fifo_in|mem~101_q ;
wire \fifo_in|Dout[100]~RTM_74_q ;
wire \fifo_in|mem~234_combout ;
wire \fifo_out|mem~101_q ;
wire \fifo_out|mem~234_combout ;
wire \CHNL_RX_DATA[101]~input_o ;
wire \fifo_in|Dout[101]~RTM_q ;
wire \fifo_in|Dout[101]~RTM_75_q ;
wire \fifo_in|mem~102_q ;
wire \fifo_in|Dout[101]~RTM_76_q ;
wire \fifo_in|mem~235_combout ;
wire \fifo_out|mem~102_q ;
wire \fifo_out|mem~235_combout ;
wire \CHNL_RX_DATA[102]~input_o ;
wire \fifo_in|Dout[102]~RTM_q ;
wire \fifo_in|Dout[102]~RTM_199_q ;
wire \fifo_in|mem~103_q ;
wire \fifo_in|Dout[102]~RTM_200_q ;
wire \fifo_in|mem~236_combout ;
wire \fifo_out|mem~103_q ;
wire \fifo_out|mem~236_combout ;
wire \CHNL_RX_DATA[103]~input_o ;
wire \fifo_in|mem~104_q ;
wire \fifo_in|Dout[103]~RTM_78_q ;
wire \fifo_in|Dout[103]~RTM_q ;
wire \fifo_in|Dout[103]~RTM_77_q ;
wire \fifo_in|mem~237_combout ;
wire \fifo_out|mem~104_q ;
wire \fifo_out|mem~237_combout ;
wire \CHNL_RX_DATA[104]~input_o ;
wire \fifo_in|Dout[104]~RTM_201_q ;
wire \fifo_in|mem~105_q ;
wire \fifo_in|Dout[104]~RTM_202_q ;
wire \fifo_in|Dout[104]~RTM_q ;
wire \fifo_in|mem~238_combout ;
wire \fifo_out|mem~105_q ;
wire \fifo_out|mem~238_combout ;
wire \CHNL_RX_DATA[105]~input_o ;
wire \fifo_in|Dout[105]~RTM_203_q ;
wire \fifo_in|Dout[105]~RTM_q ;
wire \fifo_in|mem~106_q ;
wire \fifo_in|Dout[105]~RTM_204_q ;
wire \fifo_in|mem~239_combout ;
wire \fifo_out|mem~106_q ;
wire \fifo_out|mem~239_combout ;
wire \CHNL_RX_DATA[106]~input_o ;
wire \fifo_in|mem~107_q ;
wire \fifo_in|Dout[106]~RTM_80_q ;
wire \fifo_in|Dout[106]~RTM_79_q ;
wire \fifo_in|Dout[106]~RTM_q ;
wire \fifo_in|mem~240_combout ;
wire \fifo_out|mem~107_q ;
wire \fifo_out|mem~240_combout ;
wire \CHNL_RX_DATA[107]~input_o ;
wire \fifo_in|Dout[107]~RTM_81_q ;
wire \fifo_in|mem~108_q ;
wire \fifo_in|Dout[107]~RTM_82_q ;
wire \fifo_in|Dout[107]~RTM_q ;
wire \fifo_in|mem~241_combout ;
wire \fifo_out|mem~108_q ;
wire \fifo_out|mem~241_combout ;
wire \CHNL_RX_DATA[108]~input_o ;
wire \fifo_in|Dout[108]~RTM_205_q ;
wire \fifo_in|mem~109_q ;
wire \fifo_in|Dout[108]~RTM_206_q ;
wire \fifo_in|Dout[108]~RTM_q ;
wire \fifo_in|mem~242_combout ;
wire \fifo_out|mem~109_q ;
wire \fifo_out|mem~242_combout ;
wire \CHNL_RX_DATA[109]~input_o ;
wire \fifo_in|mem~110_q ;
wire \fifo_in|Dout[109]~RTM_84_q ;
wire \fifo_in|Dout[109]~RTM_q ;
wire \fifo_in|Dout[109]~RTM_83_q ;
wire \fifo_in|mem~243_combout ;
wire \fifo_out|mem~110_q ;
wire \fifo_out|mem~243_combout ;
wire \CHNL_RX_DATA[110]~input_o ;
wire \fifo_in|mem~111_q ;
wire \fifo_in|Dout[110]~RTM_218_q ;
wire \fifo_in|Dout[110]~RTM_q ;
wire \fifo_in|Dout[110]~RTM_217_q ;
wire \fifo_in|mem~244_combout ;
wire \fifo_out|mem~111_q ;
wire \fifo_out|mem~244_combout ;
wire \CHNL_RX_DATA[111]~input_o ;
wire \fifo_in|Dout[111]~RTM_q ;
wire \fifo_in|Dout[111]~RTM_219_q ;
wire \fifo_in|mem~112_q ;
wire \fifo_in|Dout[111]~RTM_220_q ;
wire \fifo_in|mem~245_combout ;
wire \fifo_out|mem~112_q ;
wire \fifo_out|mem~245_combout ;
wire \CHNL_RX_DATA[112]~input_o ;
wire \fifo_in|Dout[112]~RTM_q ;
wire \fifo_in|mem~113_q ;
wire \fifo_in|Dout[112]~RTM_222_q ;
wire \fifo_in|Dout[112]~RTM_221_q ;
wire \fifo_in|mem~246_combout ;
wire \fifo_out|mem~113_q ;
wire \fifo_out|mem~246_combout ;
wire \CHNL_RX_DATA[113]~input_o ;
wire \fifo_in|Dout[113]~RTM_q ;
wire \fifo_in|mem~114_q ;
wire \fifo_in|Dout[113]~RTM_224_q ;
wire \fifo_in|Dout[113]~RTM_223_q ;
wire \fifo_in|mem~247_combout ;
wire \fifo_out|mem~114_q ;
wire \fifo_out|mem~247_combout ;
wire \CHNL_RX_DATA[114]~input_o ;
wire \fifo_in|Dout[114]~RTM_207_q ;
wire \fifo_in|Dout[114]~RTM_q ;
wire \fifo_in|mem~115_q ;
wire \fifo_in|Dout[114]~RTM_208_q ;
wire \fifo_in|mem~248_combout ;
wire \fifo_out|mem~115_q ;
wire \fifo_out|mem~248_combout ;
wire \CHNL_RX_DATA[115]~input_o ;
wire \fifo_in|Dout[115]~RTM_q ;
wire \fifo_in|mem~116_q ;
wire \fifo_in|Dout[115]~RTM_226_q ;
wire \fifo_in|Dout[115]~RTM_225_q ;
wire \fifo_in|mem~249_combout ;
wire \fifo_out|mem~116_q ;
wire \fifo_out|mem~249_combout ;
wire \CHNL_RX_DATA[116]~input_o ;
wire \fifo_in|mem~117_q ;
wire \fifo_in|Dout[116]~RTM_210_q ;
wire \fifo_in|Dout[116]~RTM_q ;
wire \fifo_in|Dout[116]~RTM_209_q ;
wire \fifo_in|mem~250_combout ;
wire \fifo_out|mem~117_q ;
wire \fifo_out|mem~250_combout ;
wire \CHNL_RX_DATA[117]~input_o ;
wire \fifo_in|Dout[117]~RTM_85_q ;
wire \fifo_in|Dout[117]~RTM_q ;
wire \fifo_in|mem~118_q ;
wire \fifo_in|Dout[117]~RTM_86_q ;
wire \fifo_in|mem~251_combout ;
wire \fifo_out|mem~118_q ;
wire \fifo_out|mem~251_combout ;
wire \CHNL_RX_DATA[118]~input_o ;
wire \fifo_in|Dout[118]~RTM_q ;
wire \fifo_in|mem~119_q ;
wire \fifo_in|Dout[118]~RTM_228_q ;
wire \fifo_in|Dout[118]~RTM_227_q ;
wire \fifo_in|mem~252_combout ;
wire \fifo_out|mem~119_q ;
wire \fifo_out|mem~252_combout ;
wire \CHNL_RX_DATA[119]~input_o ;
wire \fifo_in|Dout[119]~RTM_q ;
wire \fifo_in|mem~120_q ;
wire \fifo_in|Dout[119]~RTM_212_q ;
wire \fifo_in|Dout[119]~RTM_211_q ;
wire \fifo_in|mem~253_combout ;
wire \fifo_out|mem~120_q ;
wire \fifo_out|mem~253_combout ;
wire \CHNL_RX_DATA[120]~input_o ;
wire \fifo_in|Dout[120]~RTM_q ;
wire \fifo_in|mem~121_q ;
wire \fifo_in|Dout[120]~RTM_214_q ;
wire \fifo_in|Dout[120]~RTM_213_q ;
wire \fifo_in|mem~254_combout ;
wire \fifo_out|mem~121_q ;
wire \fifo_out|mem~254_combout ;
wire \CHNL_RX_DATA[121]~input_o ;
wire \fifo_in|mem~122_q ;
wire \fifo_in|Dout[121]~RTM_216_q ;
wire \fifo_in|Dout[121]~RTM_q ;
wire \fifo_in|Dout[121]~RTM_215_q ;
wire \fifo_in|mem~255_combout ;
wire \fifo_out|mem~122_q ;
wire \fifo_out|mem~255_combout ;
wire \CHNL_RX_DATA[122]~input_o ;
wire \fifo_in|mem~123_q ;
wire \fifo_in|Dout[122]~RTM_230_q ;
wire \fifo_in|Dout[122]~RTM_229_q ;
wire \fifo_in|Dout[122]~RTM_q ;
wire \fifo_in|mem~256_combout ;
wire \fifo_out|mem~123_q ;
wire \fifo_out|mem~256_combout ;
wire \CHNL_RX_DATA[123]~input_o ;
wire \fifo_in|mem~124_q ;
wire \fifo_in|Dout[123]~RTM_14_q ;
wire \fifo_in|Dout[123]~RTM_13_q ;
wire \fifo_in|Dout[123]~RTM_q ;
wire \fifo_in|mem~257_combout ;
wire \fifo_out|mem~124_q ;
wire \fifo_out|mem~257_combout ;
wire \CHNL_RX_DATA[124]~input_o ;
wire \fifo_in|Dout[124]~RTM_q ;
wire \fifo_in|Dout[124]~RTM_15_q ;
wire \fifo_in|mem~125_q ;
wire \fifo_in|Dout[124]~RTM_16_q ;
wire \fifo_in|mem~258_combout ;
wire \fifo_out|mem~125_q ;
wire \fifo_out|mem~258_combout ;
wire \CHNL_RX_DATA[125]~input_o ;
wire \fifo_in|Dout[125]~RTM_17_q ;
wire \fifo_in|mem~126_q ;
wire \fifo_in|Dout[125]~RTM_18_q ;
wire \fifo_in|Dout[125]~RTM_q ;
wire \fifo_in|mem~259_combout ;
wire \fifo_out|mem~126_q ;
wire \fifo_out|mem~259_combout ;
wire \CHNL_RX_DATA[126]~input_o ;
wire \fifo_in|Dout[126]~RTM_q ;
wire \fifo_in|mem~127_q ;
wire \fifo_in|Dout[126]~RTM_20_q ;
wire \fifo_in|Dout[126]~RTM_19_q ;
wire \fifo_in|mem~260_combout ;
wire \fifo_out|mem~127_q ;
wire \fifo_out|mem~260_combout ;
wire \CHNL_RX_DATA[127]~input_o ;
wire \fifo_in|Dout[127]~RTM_21_q ;
wire \fifo_in|Dout[127]~RTM_q ;
wire \fifo_in|mem~128_q ;
wire \fifo_in|Dout[127]~RTM_22_q ;
wire \fifo_in|mem~261_combout ;
wire \fifo_out|mem~128_q ;
wire \fifo_out|mem~261_combout ;
wire [0:148] \fifo_out|mem_rtl_0_bypass ;
wire [127:0] \fifo_out|mem_rtl_0|auto_generated|q_b ;
wire [127:0] \fifo_out|Dout ;
wire [31:0] rLen;
wire [127:0] \fifo_in|mem_rtl_0|auto_generated|q_b ;
wire [9:0] \fifo_out|Radd ;
wire [31:0] rCount;
wire [9:0] \fifo_in|Radd ;
wire [9:0] \fifo_out|Wadd ;
wire [31:0] sCount;
wire [9:0] \fifo_in|Wadd ;
wire [0:148] \fifo_in|mem_rtl_0_bypass ;

wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \fifo_out|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \fifo_in|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;

assign \fifo_out|mem_rtl_0|auto_generated|q_b [0] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [1] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [2] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [3] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [4] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [5] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [6] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [7] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [8] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [9] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [10] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [11] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [12] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [13] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [14] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [15] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [16] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [17] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [18] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [19] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [20] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [21] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [22] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [23] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [24] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [25] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [26] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [27] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [28] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [29] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [30] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [31] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [32] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [33] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [34] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [35] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [36] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [37] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [38] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [39] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [40] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [41] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [42] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [43] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [44] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [45] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [46] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [47] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [48] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [49] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [50] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [51] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [52] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [53] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [54] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [55] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [56] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [57] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [58] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [59] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [60] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [61] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [62] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [63] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [64] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [65] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [66] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [67] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [68] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [69] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [70] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [71] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [72] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [73] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [74] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [75] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [76] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [77] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [78] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [79] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [80] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [81] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [82] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [83] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [84] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [85] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [86] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [87] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [88] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [89] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [90] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [91] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [92] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [93] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [94] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [95] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [96] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [97] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [98] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [99] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [100] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [101] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [102] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [103] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [104] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [105] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [106] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [107] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [108] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [109] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [110] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [111] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [112] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [113] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [114] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [115] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [116] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [117] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [118] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [119] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [120] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [121] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [122] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [123] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [124] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [125] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [126] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \fifo_out|mem_rtl_0|auto_generated|q_b [127] = \fifo_out|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [0] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [1] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [2] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [3] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [4] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [5] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [6] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [7] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [8] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [9] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [10] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [11] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [12] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [13] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [14] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [15] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [16] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [17] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [18] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [19] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [20] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [21] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [22] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [23] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [24] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [25] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [26] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [27] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [28] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [29] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [30] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [31] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [32] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [33] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [34] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [35] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [36] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [37] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [38] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [39] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [40] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [41] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [42] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [43] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [44] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [45] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [46] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [47] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [48] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [49] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [50] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [51] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [52] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [53] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [54] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [55] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [56] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [57] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [58] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [59] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [60] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [61] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [62] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [63] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [64] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [65] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [66] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [67] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [68] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [69] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [70] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [71] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [72] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [73] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [74] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [75] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [76] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [77] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [78] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [79] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [80] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [81] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [82] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [83] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [84] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [85] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [86] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [87] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [88] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [89] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [90] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [91] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [92] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [93] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [94] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [95] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [96] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [97] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [98] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [99] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [100] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [101] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [102] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [103] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [104] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [105] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [106] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [107] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [108] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [109] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [110] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [111] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [112] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [113] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [114] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [115] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [116] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [117] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [118] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [119] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [120] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [121] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [122] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [123] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [124] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [125] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [126] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \fifo_in|mem_rtl_0|auto_generated|q_b [127] = \fifo_in|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X78_Y142_N18
twentynm_io_obuf \CHNL_RX_CLK~output (
	.i(\CLK~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_RX_CLK),
	.obar());
defparam \CHNL_RX_CLK~output .bus_hold = "false";
defparam \CHNL_RX_CLK~output .open_drain_output = "false";
defparam \CHNL_RX_CLK~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y197_N33
twentynm_io_obuf \CHNL_RX_ACK~output (
	.i(\push_r~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_RX_ACK),
	.obar());
defparam \CHNL_RX_ACK~output .bus_hold = "false";
defparam \CHNL_RX_ACK~output .open_drain_output = "false";
defparam \CHNL_RX_ACK~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y202_N63
twentynm_io_obuf \CHNL_RX_DATA_REN~output (
	.i(\push_r~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_RX_DATA_REN),
	.obar());
defparam \CHNL_RX_DATA_REN~output .bus_hold = "false";
defparam \CHNL_RX_DATA_REN~output .open_drain_output = "false";
defparam \CHNL_RX_DATA_REN~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y151_N48
twentynm_io_obuf \CHNL_TX_CLK~output (
	.i(\CLK~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_CLK),
	.obar());
defparam \CHNL_TX_CLK~output .bus_hold = "false";
defparam \CHNL_TX_CLK~output .open_drain_output = "false";
defparam \CHNL_TX_CLK~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y201_N33
twentynm_io_obuf \CHNL_TX~output (
	.i(\sState.00~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX),
	.obar());
defparam \CHNL_TX~output .bus_hold = "false";
defparam \CHNL_TX~output .open_drain_output = "false";
defparam \CHNL_TX~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y198_N18
twentynm_io_obuf \CHNL_TX_LAST~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LAST),
	.obar());
defparam \CHNL_TX_LAST~output .bus_hold = "false";
defparam \CHNL_TX_LAST~output .open_drain_output = "false";
defparam \CHNL_TX_LAST~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y207_N63
twentynm_io_obuf \CHNL_TX_LEN[0]~output (
	.i(rLen[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[0]),
	.obar());
defparam \CHNL_TX_LEN[0]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[0]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[0]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y200_N18
twentynm_io_obuf \CHNL_TX_LEN[1]~output (
	.i(rLen[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[1]),
	.obar());
defparam \CHNL_TX_LEN[1]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[1]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[1]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y207_N18
twentynm_io_obuf \CHNL_TX_LEN[2]~output (
	.i(rLen[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[2]),
	.obar());
defparam \CHNL_TX_LEN[2]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[2]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[2]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y201_N48
twentynm_io_obuf \CHNL_TX_LEN[3]~output (
	.i(rLen[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[3]),
	.obar());
defparam \CHNL_TX_LEN[3]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[3]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[3]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y203_N48
twentynm_io_obuf \CHNL_TX_LEN[4]~output (
	.i(rLen[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[4]),
	.obar());
defparam \CHNL_TX_LEN[4]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[4]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[4]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y202_N18
twentynm_io_obuf \CHNL_TX_LEN[5]~output (
	.i(rLen[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[5]),
	.obar());
defparam \CHNL_TX_LEN[5]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[5]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[5]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y205_N33
twentynm_io_obuf \CHNL_TX_LEN[6]~output (
	.i(rLen[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[6]),
	.obar());
defparam \CHNL_TX_LEN[6]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[6]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[6]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y207_N48
twentynm_io_obuf \CHNL_TX_LEN[7]~output (
	.i(rLen[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[7]),
	.obar());
defparam \CHNL_TX_LEN[7]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[7]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[7]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y205_N48
twentynm_io_obuf \CHNL_TX_LEN[8]~output (
	.i(rLen[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[8]),
	.obar());
defparam \CHNL_TX_LEN[8]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[8]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[8]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y200_N33
twentynm_io_obuf \CHNL_TX_LEN[9]~output (
	.i(rLen[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[9]),
	.obar());
defparam \CHNL_TX_LEN[9]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[9]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[9]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y202_N33
twentynm_io_obuf \CHNL_TX_LEN[10]~output (
	.i(rLen[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[10]),
	.obar());
defparam \CHNL_TX_LEN[10]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[10]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[10]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y205_N18
twentynm_io_obuf \CHNL_TX_LEN[11]~output (
	.i(rLen[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[11]),
	.obar());
defparam \CHNL_TX_LEN[11]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[11]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[11]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y196_N63
twentynm_io_obuf \CHNL_TX_LEN[12]~output (
	.i(rLen[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[12]),
	.obar());
defparam \CHNL_TX_LEN[12]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[12]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[12]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y201_N18
twentynm_io_obuf \CHNL_TX_LEN[13]~output (
	.i(rLen[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[13]),
	.obar());
defparam \CHNL_TX_LEN[13]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[13]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[13]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y200_N63
twentynm_io_obuf \CHNL_TX_LEN[14]~output (
	.i(rLen[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[14]),
	.obar());
defparam \CHNL_TX_LEN[14]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[14]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[14]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y202_N48
twentynm_io_obuf \CHNL_TX_LEN[15]~output (
	.i(rLen[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[15]),
	.obar());
defparam \CHNL_TX_LEN[15]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[15]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[15]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y204_N33
twentynm_io_obuf \CHNL_TX_LEN[16]~output (
	.i(rLen[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[16]),
	.obar());
defparam \CHNL_TX_LEN[16]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[16]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[16]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y196_N18
twentynm_io_obuf \CHNL_TX_LEN[17]~output (
	.i(rLen[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[17]),
	.obar());
defparam \CHNL_TX_LEN[17]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[17]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[17]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y200_N48
twentynm_io_obuf \CHNL_TX_LEN[18]~output (
	.i(rLen[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[18]),
	.obar());
defparam \CHNL_TX_LEN[18]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[18]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[18]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y197_N18
twentynm_io_obuf \CHNL_TX_LEN[19]~output (
	.i(rLen[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[19]),
	.obar());
defparam \CHNL_TX_LEN[19]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[19]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[19]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y205_N63
twentynm_io_obuf \CHNL_TX_LEN[20]~output (
	.i(rLen[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[20]),
	.obar());
defparam \CHNL_TX_LEN[20]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[20]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[20]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y199_N33
twentynm_io_obuf \CHNL_TX_LEN[21]~output (
	.i(rLen[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[21]),
	.obar());
defparam \CHNL_TX_LEN[21]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[21]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[21]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y199_N48
twentynm_io_obuf \CHNL_TX_LEN[22]~output (
	.i(rLen[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[22]),
	.obar());
defparam \CHNL_TX_LEN[22]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[22]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[22]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y206_N63
twentynm_io_obuf \CHNL_TX_LEN[23]~output (
	.i(rLen[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[23]),
	.obar());
defparam \CHNL_TX_LEN[23]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[23]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[23]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y206_N18
twentynm_io_obuf \CHNL_TX_LEN[24]~output (
	.i(rLen[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[24]),
	.obar());
defparam \CHNL_TX_LEN[24]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[24]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[24]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y204_N63
twentynm_io_obuf \CHNL_TX_LEN[25]~output (
	.i(rLen[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[25]),
	.obar());
defparam \CHNL_TX_LEN[25]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[25]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[25]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y204_N18
twentynm_io_obuf \CHNL_TX_LEN[26]~output (
	.i(rLen[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[26]),
	.obar());
defparam \CHNL_TX_LEN[26]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[26]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[26]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y206_N48
twentynm_io_obuf \CHNL_TX_LEN[27]~output (
	.i(rLen[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[27]),
	.obar());
defparam \CHNL_TX_LEN[27]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[27]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[27]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y198_N63
twentynm_io_obuf \CHNL_TX_LEN[28]~output (
	.i(rLen[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[28]),
	.obar());
defparam \CHNL_TX_LEN[28]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[28]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[28]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y199_N18
twentynm_io_obuf \CHNL_TX_LEN[29]~output (
	.i(rLen[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[29]),
	.obar());
defparam \CHNL_TX_LEN[29]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[29]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[29]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y197_N63
twentynm_io_obuf \CHNL_TX_LEN[30]~output (
	.i(rLen[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[30]),
	.obar());
defparam \CHNL_TX_LEN[30]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[30]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[30]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y201_N63
twentynm_io_obuf \CHNL_TX_LEN[31]~output (
	.i(rLen[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_LEN[31]),
	.obar());
defparam \CHNL_TX_LEN[31]~output .bus_hold = "false";
defparam \CHNL_TX_LEN[31]~output .open_drain_output = "false";
defparam \CHNL_TX_LEN[31]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y199_N63
twentynm_io_obuf \CHNL_TX_OFF[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[0]),
	.obar());
defparam \CHNL_TX_OFF[0]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[0]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[0]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y203_N18
twentynm_io_obuf \CHNL_TX_OFF[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[1]),
	.obar());
defparam \CHNL_TX_OFF[1]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[1]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[1]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y203_N33
twentynm_io_obuf \CHNL_TX_OFF[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[2]),
	.obar());
defparam \CHNL_TX_OFF[2]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[2]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[2]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y204_N48
twentynm_io_obuf \CHNL_TX_OFF[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[3]),
	.obar());
defparam \CHNL_TX_OFF[3]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[3]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[3]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y196_N33
twentynm_io_obuf \CHNL_TX_OFF[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[4]),
	.obar());
defparam \CHNL_TX_OFF[4]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[4]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[4]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y198_N33
twentynm_io_obuf \CHNL_TX_OFF[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[5]),
	.obar());
defparam \CHNL_TX_OFF[5]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[5]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[5]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y203_N63
twentynm_io_obuf \CHNL_TX_OFF[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[6]),
	.obar());
defparam \CHNL_TX_OFF[6]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[6]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[6]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y198_N48
twentynm_io_obuf \CHNL_TX_OFF[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[7]),
	.obar());
defparam \CHNL_TX_OFF[7]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[7]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[7]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y197_N48
twentynm_io_obuf \CHNL_TX_OFF[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[8]),
	.obar());
defparam \CHNL_TX_OFF[8]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[8]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[8]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y207_N33
twentynm_io_obuf \CHNL_TX_OFF[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[9]),
	.obar());
defparam \CHNL_TX_OFF[9]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[9]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[9]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y206_N33
twentynm_io_obuf \CHNL_TX_OFF[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[10]),
	.obar());
defparam \CHNL_TX_OFF[10]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[10]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[10]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y16_N63
twentynm_io_obuf \CHNL_TX_OFF[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[11]),
	.obar());
defparam \CHNL_TX_OFF[11]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[11]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[11]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y10_N18
twentynm_io_obuf \CHNL_TX_OFF[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[12]),
	.obar());
defparam \CHNL_TX_OFF[12]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[12]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[12]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y14_N33
twentynm_io_obuf \CHNL_TX_OFF[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[13]),
	.obar());
defparam \CHNL_TX_OFF[13]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[13]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[13]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y11_N18
twentynm_io_obuf \CHNL_TX_OFF[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[14]),
	.obar());
defparam \CHNL_TX_OFF[14]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[14]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[14]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y10_N33
twentynm_io_obuf \CHNL_TX_OFF[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[15]),
	.obar());
defparam \CHNL_TX_OFF[15]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[15]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[15]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y17_N63
twentynm_io_obuf \CHNL_TX_OFF[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[16]),
	.obar());
defparam \CHNL_TX_OFF[16]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[16]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[16]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y13_N18
twentynm_io_obuf \CHNL_TX_OFF[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[17]),
	.obar());
defparam \CHNL_TX_OFF[17]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[17]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[17]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y14_N48
twentynm_io_obuf \CHNL_TX_OFF[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[18]),
	.obar());
defparam \CHNL_TX_OFF[18]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[18]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[18]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y13_N33
twentynm_io_obuf \CHNL_TX_OFF[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[19]),
	.obar());
defparam \CHNL_TX_OFF[19]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[19]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[19]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y14_N18
twentynm_io_obuf \CHNL_TX_OFF[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[20]),
	.obar());
defparam \CHNL_TX_OFF[20]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[20]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[20]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y15_N63
twentynm_io_obuf \CHNL_TX_OFF[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[21]),
	.obar());
defparam \CHNL_TX_OFF[21]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[21]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[21]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y6_N18
twentynm_io_obuf \CHNL_TX_OFF[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[22]),
	.obar());
defparam \CHNL_TX_OFF[22]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[22]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[22]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y11_N63
twentynm_io_obuf \CHNL_TX_OFF[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[23]),
	.obar());
defparam \CHNL_TX_OFF[23]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[23]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[23]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y13_N63
twentynm_io_obuf \CHNL_TX_OFF[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[24]),
	.obar());
defparam \CHNL_TX_OFF[24]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[24]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[24]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y9_N33
twentynm_io_obuf \CHNL_TX_OFF[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[25]),
	.obar());
defparam \CHNL_TX_OFF[25]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[25]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[25]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y12_N18
twentynm_io_obuf \CHNL_TX_OFF[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[26]),
	.obar());
defparam \CHNL_TX_OFF[26]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[26]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[26]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y7_N63
twentynm_io_obuf \CHNL_TX_OFF[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[27]),
	.obar());
defparam \CHNL_TX_OFF[27]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[27]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[27]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y8_N33
twentynm_io_obuf \CHNL_TX_OFF[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[28]),
	.obar());
defparam \CHNL_TX_OFF[28]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[28]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[28]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y11_N33
twentynm_io_obuf \CHNL_TX_OFF[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[29]),
	.obar());
defparam \CHNL_TX_OFF[29]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[29]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[29]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y16_N48
twentynm_io_obuf \CHNL_TX_OFF[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_OFF[30]),
	.obar());
defparam \CHNL_TX_OFF[30]~output .bus_hold = "false";
defparam \CHNL_TX_OFF[30]~output .open_drain_output = "false";
defparam \CHNL_TX_OFF[30]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y9_N18
twentynm_io_obuf \CHNL_TX_DATA[0]~output (
	.i(\fifo_out|Dout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[0]),
	.obar());
defparam \CHNL_TX_DATA[0]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[0]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[0]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y15_N18
twentynm_io_obuf \CHNL_TX_DATA[1]~output (
	.i(\fifo_out|Dout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[1]),
	.obar());
defparam \CHNL_TX_DATA[1]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[1]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[1]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y6_N33
twentynm_io_obuf \CHNL_TX_DATA[2]~output (
	.i(\fifo_out|Dout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[2]),
	.obar());
defparam \CHNL_TX_DATA[2]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[2]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[2]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y12_N63
twentynm_io_obuf \CHNL_TX_DATA[3]~output (
	.i(\fifo_out|Dout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[3]),
	.obar());
defparam \CHNL_TX_DATA[3]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[3]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[3]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y8_N63
twentynm_io_obuf \CHNL_TX_DATA[4]~output (
	.i(\fifo_out|Dout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[4]),
	.obar());
defparam \CHNL_TX_DATA[4]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[4]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[4]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y15_N33
twentynm_io_obuf \CHNL_TX_DATA[5]~output (
	.i(\fifo_out|Dout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[5]),
	.obar());
defparam \CHNL_TX_DATA[5]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[5]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[5]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y12_N48
twentynm_io_obuf \CHNL_TX_DATA[6]~output (
	.i(\fifo_out|Dout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[6]),
	.obar());
defparam \CHNL_TX_DATA[6]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[6]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[6]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y12_N33
twentynm_io_obuf \CHNL_TX_DATA[7]~output (
	.i(\fifo_out|Dout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[7]),
	.obar());
defparam \CHNL_TX_DATA[7]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[7]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[7]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y15_N48
twentynm_io_obuf \CHNL_TX_DATA[8]~output (
	.i(\fifo_out|Dout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[8]),
	.obar());
defparam \CHNL_TX_DATA[8]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[8]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[8]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y9_N48
twentynm_io_obuf \CHNL_TX_DATA[9]~output (
	.i(\fifo_out|Dout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[9]),
	.obar());
defparam \CHNL_TX_DATA[9]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[9]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[9]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y10_N48
twentynm_io_obuf \CHNL_TX_DATA[10]~output (
	.i(\fifo_out|Dout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[10]),
	.obar());
defparam \CHNL_TX_DATA[10]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[10]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[10]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y13_N48
twentynm_io_obuf \CHNL_TX_DATA[11]~output (
	.i(\fifo_out|Dout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[11]),
	.obar());
defparam \CHNL_TX_DATA[11]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[11]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[11]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y14_N63
twentynm_io_obuf \CHNL_TX_DATA[12]~output (
	.i(\fifo_out|Dout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[12]),
	.obar());
defparam \CHNL_TX_DATA[12]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[12]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[12]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y17_N48
twentynm_io_obuf \CHNL_TX_DATA[13]~output (
	.i(\fifo_out|Dout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[13]),
	.obar());
defparam \CHNL_TX_DATA[13]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[13]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[13]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y16_N18
twentynm_io_obuf \CHNL_TX_DATA[14]~output (
	.i(\fifo_out|Dout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[14]),
	.obar());
defparam \CHNL_TX_DATA[14]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[14]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[14]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y17_N18
twentynm_io_obuf \CHNL_TX_DATA[15]~output (
	.i(\fifo_out|Dout [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[15]),
	.obar());
defparam \CHNL_TX_DATA[15]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[15]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[15]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y6_N63
twentynm_io_obuf \CHNL_TX_DATA[16]~output (
	.i(\fifo_out|Dout [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[16]),
	.obar());
defparam \CHNL_TX_DATA[16]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[16]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[16]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y8_N18
twentynm_io_obuf \CHNL_TX_DATA[17]~output (
	.i(\fifo_out|Dout [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[17]),
	.obar());
defparam \CHNL_TX_DATA[17]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[17]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[17]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y9_N63
twentynm_io_obuf \CHNL_TX_DATA[18]~output (
	.i(\fifo_out|Dout [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[18]),
	.obar());
defparam \CHNL_TX_DATA[18]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[18]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[18]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y10_N63
twentynm_io_obuf \CHNL_TX_DATA[19]~output (
	.i(\fifo_out|Dout [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[19]),
	.obar());
defparam \CHNL_TX_DATA[19]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[19]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[19]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y7_N33
twentynm_io_obuf \CHNL_TX_DATA[20]~output (
	.i(\fifo_out|Dout [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[20]),
	.obar());
defparam \CHNL_TX_DATA[20]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[20]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[20]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y11_N48
twentynm_io_obuf \CHNL_TX_DATA[21]~output (
	.i(\fifo_out|Dout [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[21]),
	.obar());
defparam \CHNL_TX_DATA[21]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[21]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[21]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y7_N18
twentynm_io_obuf \CHNL_TX_DATA[22]~output (
	.i(\fifo_out|Dout [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[22]),
	.obar());
defparam \CHNL_TX_DATA[22]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[22]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[22]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y8_N48
twentynm_io_obuf \CHNL_TX_DATA[23]~output (
	.i(\fifo_out|Dout [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[23]),
	.obar());
defparam \CHNL_TX_DATA[23]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[23]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[23]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y6_N48
twentynm_io_obuf \CHNL_TX_DATA[24]~output (
	.i(\fifo_out|Dout [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[24]),
	.obar());
defparam \CHNL_TX_DATA[24]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[24]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[24]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y7_N48
twentynm_io_obuf \CHNL_TX_DATA[25]~output (
	.i(\fifo_out|Dout [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[25]),
	.obar());
defparam \CHNL_TX_DATA[25]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[25]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[25]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y17_N33
twentynm_io_obuf \CHNL_TX_DATA[26]~output (
	.i(\fifo_out|Dout [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[26]),
	.obar());
defparam \CHNL_TX_DATA[26]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[26]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[26]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y16_N33
twentynm_io_obuf \CHNL_TX_DATA[27]~output (
	.i(\fifo_out|Dout [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[27]),
	.obar());
defparam \CHNL_TX_DATA[27]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[27]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[27]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y67_N48
twentynm_io_obuf \CHNL_TX_DATA[28]~output (
	.i(\fifo_out|Dout [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[28]),
	.obar());
defparam \CHNL_TX_DATA[28]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[28]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[28]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y66_N18
twentynm_io_obuf \CHNL_TX_DATA[29]~output (
	.i(\fifo_out|Dout [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[29]),
	.obar());
defparam \CHNL_TX_DATA[29]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[29]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[29]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y66_N48
twentynm_io_obuf \CHNL_TX_DATA[30]~output (
	.i(\fifo_out|Dout [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[30]),
	.obar());
defparam \CHNL_TX_DATA[30]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[30]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[30]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y65_N48
twentynm_io_obuf \CHNL_TX_DATA[31]~output (
	.i(\fifo_out|Dout [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[31]),
	.obar());
defparam \CHNL_TX_DATA[31]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[31]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[31]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y72_N18
twentynm_io_obuf \CHNL_TX_DATA[32]~output (
	.i(\fifo_out|Dout [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[32]),
	.obar());
defparam \CHNL_TX_DATA[32]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[32]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[32]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y64_N33
twentynm_io_obuf \CHNL_TX_DATA[33]~output (
	.i(\fifo_out|Dout [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[33]),
	.obar());
defparam \CHNL_TX_DATA[33]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[33]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[33]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y69_N18
twentynm_io_obuf \CHNL_TX_DATA[34]~output (
	.i(\fifo_out|Dout [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[34]),
	.obar());
defparam \CHNL_TX_DATA[34]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[34]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[34]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y66_N63
twentynm_io_obuf \CHNL_TX_DATA[35]~output (
	.i(\fifo_out|Dout [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[35]),
	.obar());
defparam \CHNL_TX_DATA[35]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[35]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[35]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y66_N33
twentynm_io_obuf \CHNL_TX_DATA[36]~output (
	.i(\fifo_out|Dout [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[36]),
	.obar());
defparam \CHNL_TX_DATA[36]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[36]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[36]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y70_N33
twentynm_io_obuf \CHNL_TX_DATA[37]~output (
	.i(\fifo_out|Dout [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[37]),
	.obar());
defparam \CHNL_TX_DATA[37]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[37]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[37]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y72_N48
twentynm_io_obuf \CHNL_TX_DATA[38]~output (
	.i(\fifo_out|Dout [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[38]),
	.obar());
defparam \CHNL_TX_DATA[38]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[38]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[38]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y65_N18
twentynm_io_obuf \CHNL_TX_DATA[39]~output (
	.i(\fifo_out|Dout [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[39]),
	.obar());
defparam \CHNL_TX_DATA[39]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[39]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[39]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y64_N63
twentynm_io_obuf \CHNL_TX_DATA[40]~output (
	.i(\fifo_out|Dout [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[40]),
	.obar());
defparam \CHNL_TX_DATA[40]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[40]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[40]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y71_N48
twentynm_io_obuf \CHNL_TX_DATA[41]~output (
	.i(\fifo_out|Dout [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[41]),
	.obar());
defparam \CHNL_TX_DATA[41]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[41]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[41]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y62_N18
twentynm_io_obuf \CHNL_TX_DATA[42]~output (
	.i(\fifo_out|Dout [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[42]),
	.obar());
defparam \CHNL_TX_DATA[42]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[42]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[42]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y64_N48
twentynm_io_obuf \CHNL_TX_DATA[43]~output (
	.i(\fifo_out|Dout [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[43]),
	.obar());
defparam \CHNL_TX_DATA[43]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[43]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[43]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y65_N33
twentynm_io_obuf \CHNL_TX_DATA[44]~output (
	.i(\fifo_out|Dout [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[44]),
	.obar());
defparam \CHNL_TX_DATA[44]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[44]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[44]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y69_N48
twentynm_io_obuf \CHNL_TX_DATA[45]~output (
	.i(\fifo_out|Dout [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[45]),
	.obar());
defparam \CHNL_TX_DATA[45]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[45]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[45]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y61_N63
twentynm_io_obuf \CHNL_TX_DATA[46]~output (
	.i(\fifo_out|Dout [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[46]),
	.obar());
defparam \CHNL_TX_DATA[46]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[46]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[46]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y68_N18
twentynm_io_obuf \CHNL_TX_DATA[47]~output (
	.i(\fifo_out|Dout [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[47]),
	.obar());
defparam \CHNL_TX_DATA[47]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[47]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[47]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y61_N33
twentynm_io_obuf \CHNL_TX_DATA[48]~output (
	.i(\fifo_out|Dout [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[48]),
	.obar());
defparam \CHNL_TX_DATA[48]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[48]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[48]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y63_N63
twentynm_io_obuf \CHNL_TX_DATA[49]~output (
	.i(\fifo_out|Dout [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[49]),
	.obar());
defparam \CHNL_TX_DATA[49]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[49]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[49]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y67_N33
twentynm_io_obuf \CHNL_TX_DATA[50]~output (
	.i(\fifo_out|Dout [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[50]),
	.obar());
defparam \CHNL_TX_DATA[50]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[50]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[50]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y63_N18
twentynm_io_obuf \CHNL_TX_DATA[51]~output (
	.i(\fifo_out|Dout [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[51]),
	.obar());
defparam \CHNL_TX_DATA[51]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[51]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[51]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y67_N63
twentynm_io_obuf \CHNL_TX_DATA[52]~output (
	.i(\fifo_out|Dout [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[52]),
	.obar());
defparam \CHNL_TX_DATA[52]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[52]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[52]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y63_N33
twentynm_io_obuf \CHNL_TX_DATA[53]~output (
	.i(\fifo_out|Dout [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[53]),
	.obar());
defparam \CHNL_TX_DATA[53]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[53]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[53]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y69_N63
twentynm_io_obuf \CHNL_TX_DATA[54]~output (
	.i(\fifo_out|Dout [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[54]),
	.obar());
defparam \CHNL_TX_DATA[54]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[54]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[54]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y62_N33
twentynm_io_obuf \CHNL_TX_DATA[55]~output (
	.i(\fifo_out|Dout [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[55]),
	.obar());
defparam \CHNL_TX_DATA[55]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[55]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[55]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y72_N63
twentynm_io_obuf \CHNL_TX_DATA[56]~output (
	.i(\fifo_out|Dout [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[56]),
	.obar());
defparam \CHNL_TX_DATA[56]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[56]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[56]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y62_N63
twentynm_io_obuf \CHNL_TX_DATA[57]~output (
	.i(\fifo_out|Dout [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[57]),
	.obar());
defparam \CHNL_TX_DATA[57]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[57]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[57]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y71_N18
twentynm_io_obuf \CHNL_TX_DATA[58]~output (
	.i(\fifo_out|Dout [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[58]),
	.obar());
defparam \CHNL_TX_DATA[58]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[58]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[58]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y67_N18
twentynm_io_obuf \CHNL_TX_DATA[59]~output (
	.i(\fifo_out|Dout [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[59]),
	.obar());
defparam \CHNL_TX_DATA[59]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[59]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[59]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y69_N33
twentynm_io_obuf \CHNL_TX_DATA[60]~output (
	.i(\fifo_out|Dout [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[60]),
	.obar());
defparam \CHNL_TX_DATA[60]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[60]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[60]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y70_N63
twentynm_io_obuf \CHNL_TX_DATA[61]~output (
	.i(\fifo_out|Dout [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[61]),
	.obar());
defparam \CHNL_TX_DATA[61]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[61]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[61]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y70_N48
twentynm_io_obuf \CHNL_TX_DATA[62]~output (
	.i(\fifo_out|Dout [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[62]),
	.obar());
defparam \CHNL_TX_DATA[62]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[62]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[62]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y65_N63
twentynm_io_obuf \CHNL_TX_DATA[63]~output (
	.i(\fifo_out|Dout [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[63]),
	.obar());
defparam \CHNL_TX_DATA[63]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[63]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[63]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y68_N63
twentynm_io_obuf \CHNL_TX_DATA[64]~output (
	.i(\fifo_out|Dout [64]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[64]),
	.obar());
defparam \CHNL_TX_DATA[64]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[64]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[64]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y70_N18
twentynm_io_obuf \CHNL_TX_DATA[65]~output (
	.i(\fifo_out|Dout [65]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[65]),
	.obar());
defparam \CHNL_TX_DATA[65]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[65]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[65]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y64_N18
twentynm_io_obuf \CHNL_TX_DATA[66]~output (
	.i(\fifo_out|Dout [66]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[66]),
	.obar());
defparam \CHNL_TX_DATA[66]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[66]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[66]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y68_N33
twentynm_io_obuf \CHNL_TX_DATA[67]~output (
	.i(\fifo_out|Dout [67]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[67]),
	.obar());
defparam \CHNL_TX_DATA[67]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[67]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[67]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y71_N63
twentynm_io_obuf \CHNL_TX_DATA[68]~output (
	.i(\fifo_out|Dout [68]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[68]),
	.obar());
defparam \CHNL_TX_DATA[68]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[68]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[68]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y61_N18
twentynm_io_obuf \CHNL_TX_DATA[69]~output (
	.i(\fifo_out|Dout [69]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[69]),
	.obar());
defparam \CHNL_TX_DATA[69]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[69]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[69]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y68_N48
twentynm_io_obuf \CHNL_TX_DATA[70]~output (
	.i(\fifo_out|Dout [70]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[70]),
	.obar());
defparam \CHNL_TX_DATA[70]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[70]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[70]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y63_N48
twentynm_io_obuf \CHNL_TX_DATA[71]~output (
	.i(\fifo_out|Dout [71]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[71]),
	.obar());
defparam \CHNL_TX_DATA[71]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[71]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[71]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y61_N48
twentynm_io_obuf \CHNL_TX_DATA[72]~output (
	.i(\fifo_out|Dout [72]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[72]),
	.obar());
defparam \CHNL_TX_DATA[72]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[72]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[72]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y72_N33
twentynm_io_obuf \CHNL_TX_DATA[73]~output (
	.i(\fifo_out|Dout [73]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[73]),
	.obar());
defparam \CHNL_TX_DATA[73]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[73]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[73]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y71_N33
twentynm_io_obuf \CHNL_TX_DATA[74]~output (
	.i(\fifo_out|Dout [74]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[74]),
	.obar());
defparam \CHNL_TX_DATA[74]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[74]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[74]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y152_N48
twentynm_io_obuf \CHNL_TX_DATA[75]~output (
	.i(\fifo_out|Dout [75]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[75]),
	.obar());
defparam \CHNL_TX_DATA[75]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[75]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[75]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y151_N63
twentynm_io_obuf \CHNL_TX_DATA[76]~output (
	.i(\fifo_out|Dout [76]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[76]),
	.obar());
defparam \CHNL_TX_DATA[76]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[76]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[76]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y152_N63
twentynm_io_obuf \CHNL_TX_DATA[77]~output (
	.i(\fifo_out|Dout [77]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[77]),
	.obar());
defparam \CHNL_TX_DATA[77]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[77]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[77]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y149_N63
twentynm_io_obuf \CHNL_TX_DATA[78]~output (
	.i(\fifo_out|Dout [78]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[78]),
	.obar());
defparam \CHNL_TX_DATA[78]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[78]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[78]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y145_N33
twentynm_io_obuf \CHNL_TX_DATA[79]~output (
	.i(\fifo_out|Dout [79]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[79]),
	.obar());
defparam \CHNL_TX_DATA[79]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[79]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[79]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y151_N18
twentynm_io_obuf \CHNL_TX_DATA[80]~output (
	.i(\fifo_out|Dout [80]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[80]),
	.obar());
defparam \CHNL_TX_DATA[80]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[80]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[80]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y145_N18
twentynm_io_obuf \CHNL_TX_DATA[81]~output (
	.i(\fifo_out|Dout [81]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[81]),
	.obar());
defparam \CHNL_TX_DATA[81]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[81]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[81]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y146_N48
twentynm_io_obuf \CHNL_TX_DATA[82]~output (
	.i(\fifo_out|Dout [82]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[82]),
	.obar());
defparam \CHNL_TX_DATA[82]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[82]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[82]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y143_N18
twentynm_io_obuf \CHNL_TX_DATA[83]~output (
	.i(\fifo_out|Dout [83]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[83]),
	.obar());
defparam \CHNL_TX_DATA[83]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[83]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[83]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y147_N33
twentynm_io_obuf \CHNL_TX_DATA[84]~output (
	.i(\fifo_out|Dout [84]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[84]),
	.obar());
defparam \CHNL_TX_DATA[84]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[84]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[84]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y149_N33
twentynm_io_obuf \CHNL_TX_DATA[85]~output (
	.i(\fifo_out|Dout [85]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[85]),
	.obar());
defparam \CHNL_TX_DATA[85]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[85]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[85]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y144_N63
twentynm_io_obuf \CHNL_TX_DATA[86]~output (
	.i(\fifo_out|Dout [86]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[86]),
	.obar());
defparam \CHNL_TX_DATA[86]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[86]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[86]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y152_N18
twentynm_io_obuf \CHNL_TX_DATA[87]~output (
	.i(\fifo_out|Dout [87]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[87]),
	.obar());
defparam \CHNL_TX_DATA[87]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[87]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[87]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y146_N18
twentynm_io_obuf \CHNL_TX_DATA[88]~output (
	.i(\fifo_out|Dout [88]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[88]),
	.obar());
defparam \CHNL_TX_DATA[88]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[88]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[88]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y142_N33
twentynm_io_obuf \CHNL_TX_DATA[89]~output (
	.i(\fifo_out|Dout [89]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[89]),
	.obar());
defparam \CHNL_TX_DATA[89]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[89]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[89]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y150_N63
twentynm_io_obuf \CHNL_TX_DATA[90]~output (
	.i(\fifo_out|Dout [90]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[90]),
	.obar());
defparam \CHNL_TX_DATA[90]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[90]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[90]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y153_N63
twentynm_io_obuf \CHNL_TX_DATA[91]~output (
	.i(\fifo_out|Dout [91]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[91]),
	.obar());
defparam \CHNL_TX_DATA[91]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[91]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[91]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y147_N63
twentynm_io_obuf \CHNL_TX_DATA[92]~output (
	.i(\fifo_out|Dout [92]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[92]),
	.obar());
defparam \CHNL_TX_DATA[92]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[92]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[92]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y147_N18
twentynm_io_obuf \CHNL_TX_DATA[93]~output (
	.i(\fifo_out|Dout [93]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[93]),
	.obar());
defparam \CHNL_TX_DATA[93]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[93]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[93]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y151_N48
twentynm_io_obuf \CHNL_TX_DATA[94]~output (
	.i(\fifo_out|Dout [94]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[94]),
	.obar());
defparam \CHNL_TX_DATA[94]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[94]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[94]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y148_N33
twentynm_io_obuf \CHNL_TX_DATA[95]~output (
	.i(\fifo_out|Dout [95]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[95]),
	.obar());
defparam \CHNL_TX_DATA[95]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[95]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[95]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y143_N33
twentynm_io_obuf \CHNL_TX_DATA[96]~output (
	.i(\fifo_out|Dout [96]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[96]),
	.obar());
defparam \CHNL_TX_DATA[96]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[96]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[96]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y151_N33
twentynm_io_obuf \CHNL_TX_DATA[97]~output (
	.i(\fifo_out|Dout [97]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[97]),
	.obar());
defparam \CHNL_TX_DATA[97]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[97]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[97]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y150_N33
twentynm_io_obuf \CHNL_TX_DATA[98]~output (
	.i(\fifo_out|Dout [98]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[98]),
	.obar());
defparam \CHNL_TX_DATA[98]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[98]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[98]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y153_N48
twentynm_io_obuf \CHNL_TX_DATA[99]~output (
	.i(\fifo_out|Dout [99]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[99]),
	.obar());
defparam \CHNL_TX_DATA[99]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[99]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[99]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y144_N18
twentynm_io_obuf \CHNL_TX_DATA[100]~output (
	.i(\fifo_out|Dout [100]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[100]),
	.obar());
defparam \CHNL_TX_DATA[100]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[100]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[100]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y147_N48
twentynm_io_obuf \CHNL_TX_DATA[101]~output (
	.i(\fifo_out|Dout [101]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[101]),
	.obar());
defparam \CHNL_TX_DATA[101]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[101]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[101]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y150_N48
twentynm_io_obuf \CHNL_TX_DATA[102]~output (
	.i(\fifo_out|Dout [102]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[102]),
	.obar());
defparam \CHNL_TX_DATA[102]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[102]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[102]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y145_N48
twentynm_io_obuf \CHNL_TX_DATA[103]~output (
	.i(\fifo_out|Dout [103]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[103]),
	.obar());
defparam \CHNL_TX_DATA[103]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[103]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[103]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y142_N63
twentynm_io_obuf \CHNL_TX_DATA[104]~output (
	.i(\fifo_out|Dout [104]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[104]),
	.obar());
defparam \CHNL_TX_DATA[104]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[104]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[104]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y148_N18
twentynm_io_obuf \CHNL_TX_DATA[105]~output (
	.i(\fifo_out|Dout [105]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[105]),
	.obar());
defparam \CHNL_TX_DATA[105]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[105]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[105]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y149_N18
twentynm_io_obuf \CHNL_TX_DATA[106]~output (
	.i(\fifo_out|Dout [106]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[106]),
	.obar());
defparam \CHNL_TX_DATA[106]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[106]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[106]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y146_N33
twentynm_io_obuf \CHNL_TX_DATA[107]~output (
	.i(\fifo_out|Dout [107]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[107]),
	.obar());
defparam \CHNL_TX_DATA[107]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[107]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[107]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y146_N63
twentynm_io_obuf \CHNL_TX_DATA[108]~output (
	.i(\fifo_out|Dout [108]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[108]),
	.obar());
defparam \CHNL_TX_DATA[108]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[108]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[108]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y144_N33
twentynm_io_obuf \CHNL_TX_DATA[109]~output (
	.i(\fifo_out|Dout [109]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[109]),
	.obar());
defparam \CHNL_TX_DATA[109]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[109]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[109]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y145_N63
twentynm_io_obuf \CHNL_TX_DATA[110]~output (
	.i(\fifo_out|Dout [110]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[110]),
	.obar());
defparam \CHNL_TX_DATA[110]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[110]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[110]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y150_N18
twentynm_io_obuf \CHNL_TX_DATA[111]~output (
	.i(\fifo_out|Dout [111]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[111]),
	.obar());
defparam \CHNL_TX_DATA[111]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[111]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[111]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y148_N48
twentynm_io_obuf \CHNL_TX_DATA[112]~output (
	.i(\fifo_out|Dout [112]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[112]),
	.obar());
defparam \CHNL_TX_DATA[112]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[112]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[112]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y143_N63
twentynm_io_obuf \CHNL_TX_DATA[113]~output (
	.i(\fifo_out|Dout [113]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[113]),
	.obar());
defparam \CHNL_TX_DATA[113]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[113]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[113]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y148_N63
twentynm_io_obuf \CHNL_TX_DATA[114]~output (
	.i(\fifo_out|Dout [114]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[114]),
	.obar());
defparam \CHNL_TX_DATA[114]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[114]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[114]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y149_N48
twentynm_io_obuf \CHNL_TX_DATA[115]~output (
	.i(\fifo_out|Dout [115]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[115]),
	.obar());
defparam \CHNL_TX_DATA[115]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[115]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[115]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y142_N18
twentynm_io_obuf \CHNL_TX_DATA[116]~output (
	.i(\fifo_out|Dout [116]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[116]),
	.obar());
defparam \CHNL_TX_DATA[116]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[116]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[116]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y153_N18
twentynm_io_obuf \CHNL_TX_DATA[117]~output (
	.i(\fifo_out|Dout [117]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[117]),
	.obar());
defparam \CHNL_TX_DATA[117]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[117]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[117]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y144_N48
twentynm_io_obuf \CHNL_TX_DATA[118]~output (
	.i(\fifo_out|Dout [118]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[118]),
	.obar());
defparam \CHNL_TX_DATA[118]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[118]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[118]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y143_N48
twentynm_io_obuf \CHNL_TX_DATA[119]~output (
	.i(\fifo_out|Dout [119]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[119]),
	.obar());
defparam \CHNL_TX_DATA[119]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[119]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[119]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y142_N48
twentynm_io_obuf \CHNL_TX_DATA[120]~output (
	.i(\fifo_out|Dout [120]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[120]),
	.obar());
defparam \CHNL_TX_DATA[120]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[120]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[120]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y153_N33
twentynm_io_obuf \CHNL_TX_DATA[121]~output (
	.i(\fifo_out|Dout [121]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[121]),
	.obar());
defparam \CHNL_TX_DATA[121]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[121]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[121]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X142_Y152_N33
twentynm_io_obuf \CHNL_TX_DATA[122]~output (
	.i(\fifo_out|Dout [122]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[122]),
	.obar());
defparam \CHNL_TX_DATA[122]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[122]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[122]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y176_N48
twentynm_io_obuf \CHNL_TX_DATA[123]~output (
	.i(\fifo_out|Dout [123]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[123]),
	.obar());
defparam \CHNL_TX_DATA[123]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[123]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[123]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y170_N18
twentynm_io_obuf \CHNL_TX_DATA[124]~output (
	.i(\fifo_out|Dout [124]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[124]),
	.obar());
defparam \CHNL_TX_DATA[124]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[124]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[124]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y173_N33
twentynm_io_obuf \CHNL_TX_DATA[125]~output (
	.i(\fifo_out|Dout [125]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[125]),
	.obar());
defparam \CHNL_TX_DATA[125]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[125]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[125]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y174_N48
twentynm_io_obuf \CHNL_TX_DATA[126]~output (
	.i(\fifo_out|Dout [126]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[126]),
	.obar());
defparam \CHNL_TX_DATA[126]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[126]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[126]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y179_N48
twentynm_io_obuf \CHNL_TX_DATA[127]~output (
	.i(\fifo_out|Dout [127]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA[127]),
	.obar());
defparam \CHNL_TX_DATA[127]~output .bus_hold = "false";
defparam \CHNL_TX_DATA[127]~output .open_drain_output = "false";
defparam \CHNL_TX_DATA[127]~output .shift_series_termination_control = "false";

// Location: IOOBUF_X78_Y169_N63
twentynm_io_obuf \CHNL_TX_DATA_VALID~output (
	.i(\sState.11~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CHNL_TX_DATA_VALID),
	.obar());
defparam \CHNL_TX_DATA_VALID~output .bus_hold = "false";
defparam \CHNL_TX_DATA_VALID~output .open_drain_output = "false";
defparam \CHNL_TX_DATA_VALID~output .shift_series_termination_control = "false";

// Location: IOIBUF_X78_Y196_N47
twentynm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CLK~input_o ));
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";

// Location: CLKCTRL_2L_G_I6
twentynm_clkena \CLK~inputCLKENA0 (
	.inclk(\CLK~input_o ),
	.ena(vcc),
	.outclk(\CLK~inputCLKENA0_outclk ),
	.enaout());
defparam \CLK~inputCLKENA0 .clock_type = "global clock";
defparam \CLK~inputCLKENA0 .disable_mode = "low";
defparam \CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK~inputCLKENA0 .test_syn = "high";

// Location: IOIBUF_X78_Y125_N17
twentynm_io_ibuf \CHNL_RX_DATA_VALID~input (
	.i(CHNL_RX_DATA_VALID),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA_VALID~input_o ));
defparam \CHNL_RX_DATA_VALID~input .bus_hold = "false";
defparam \CHNL_RX_DATA_VALID~input .simulate_z_as = "z";

// Location: LABCELL_X147_Y103_N30
twentynm_lcell_comb \fifo_out|add_0~1 (
// Equation(s):
// \fifo_out|add_0~1_sumout  = SUM(( \fifo_out|Radd [0] ) + ( VCC ) + ( !VCC ))
// \fifo_out|add_0~2  = CARRY(( \fifo_out|Radd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Radd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~1_sumout ),
	.cout(\fifo_out|add_0~2 ),
	.shareout());
defparam \fifo_out|add_0~1 .extended_lut = "off";
defparam \fifo_out|add_0~1 .lut_mask = 64'h00000000000000FF;
defparam \fifo_out|add_0~1 .shared_arith = "off";

// Location: IOIBUF_X142_Y62_N47
twentynm_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\RST~input_o ));
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";

// Location: CLKCTRL_3C_G_I22
twentynm_clkena \RST~inputCLKENA0 (
	.inclk(\RST~input_o ),
	.ena(vcc),
	.outclk(\RST~inputCLKENA0_outclk ),
	.enaout());
defparam \RST~inputCLKENA0 .clock_type = "global clock";
defparam \RST~inputCLKENA0 .disable_mode = "low";
defparam \RST~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \RST~inputCLKENA0 .ena_register_power_up = "high";
defparam \RST~inputCLKENA0 .test_syn = "high";

// Location: LABCELL_X147_Y104_N0
twentynm_lcell_comb \fifo_out|add_1~1 (
// Equation(s):
// \fifo_out|add_1~1_sumout  = SUM(( VCC ) + ( \fifo_out|Wadd [0] ) + ( !VCC ))
// \fifo_out|add_1~2  = CARRY(( VCC ) + ( \fifo_out|Wadd [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Wadd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~1_sumout ),
	.cout(\fifo_out|add_1~2 ),
	.shareout());
defparam \fifo_out|add_1~1 .extended_lut = "off";
defparam \fifo_out|add_1~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \fifo_out|add_1~1 .shared_arith = "off";

// Location: MLABCELL_X148_Y107_N36
twentynm_lcell_comb \push_s~0 (
// Equation(s):
// \push_s~0_combout  = ( !\fifo_in|i32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|i32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\push_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \push_s~0 .extended_lut = "off";
defparam \push_s~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \push_s~0 .shared_arith = "off";

// Location: FF_X148_Y107_N37
dffeas push_s(
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\push_s~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\push_s~q ),
	.prn(vcc));
defparam push_s.is_wysiwyg = "true";
defparam push_s.power_up = "low";

// Location: MLABCELL_X148_Y107_N0
twentynm_lcell_comb \fifo_out|i183~0 (
// Equation(s):
// \fifo_out|i183~0_combout  = ( !\fifo_out|full~DUPLICATE_q  & ( \push_s~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\push_s~q ),
	.datad(gnd),
	.datae(!\fifo_out|full~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~0 .extended_lut = "off";
defparam \fifo_out|i183~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \fifo_out|i183~0 .shared_arith = "off";

// Location: FF_X147_Y104_N58
dffeas \fifo_out|Wadd[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [0]),
	.prn(vcc));
defparam \fifo_out|Wadd[0] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[0] .power_up = "low";

// Location: FF_X147_Y104_N40
dffeas \fifo_out|Wadd[1]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd[1]~DUPLICATE_q ),
	.prn(vcc));
defparam \fifo_out|Wadd[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_out|Wadd[1]~DUPLICATE .power_up = "low";

// Location: LABCELL_X147_Y104_N3
twentynm_lcell_comb \fifo_out|add_1~5 (
// Equation(s):
// \fifo_out|add_1~5_sumout  = SUM(( GND ) + ( \fifo_out|Wadd[1]~DUPLICATE_q  ) + ( \fifo_out|add_1~2  ))
// \fifo_out|add_1~6  = CARRY(( GND ) + ( \fifo_out|Wadd[1]~DUPLICATE_q  ) + ( \fifo_out|add_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Wadd[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\fifo_out|add_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~5_sumout ),
	.cout(\fifo_out|add_1~6 ),
	.shareout());
defparam \fifo_out|add_1~5 .extended_lut = "off";
defparam \fifo_out|add_1~5 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_1~5 .shared_arith = "off";

// Location: FF_X147_Y104_N41
dffeas \fifo_out|Wadd[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [1]),
	.prn(vcc));
defparam \fifo_out|Wadd[1] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[1] .power_up = "low";

// Location: MLABCELL_X144_Y103_N0
twentynm_lcell_comb \fifo_out|i183~1 (
// Equation(s):
// \fifo_out|i183~1_combout  = ( \fifo_out|add_0~5_sumout  & ( !\push_s~q  & ( (\fifo_out|Wadd [1] & (\fifo_out|i32~0_combout  & (!\fifo_out|Wadd [0] $ (\fifo_out|add_0~1_sumout )))) ) ) ) # ( !\fifo_out|add_0~5_sumout  & ( !\push_s~q  & ( (!\fifo_out|Wadd 
// [1] & (\fifo_out|i32~0_combout  & (!\fifo_out|Wadd [0] $ (\fifo_out|add_0~1_sumout )))) ) ) )

	.dataa(!\fifo_out|Wadd [0]),
	.datab(!\fifo_out|Wadd [1]),
	.datac(!\fifo_out|add_0~1_sumout ),
	.datad(!\fifo_out|i32~0_combout ),
	.datae(!\fifo_out|add_0~5_sumout ),
	.dataf(!\push_s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~1 .extended_lut = "off";
defparam \fifo_out|i183~1 .lut_mask = 64'h0084002100000000;
defparam \fifo_out|i183~1 .shared_arith = "off";

// Location: LABCELL_X147_Y104_N6
twentynm_lcell_comb \fifo_out|add_1~9 (
// Equation(s):
// \fifo_out|add_1~9_sumout  = SUM(( \fifo_out|Wadd [2] ) + ( GND ) + ( \fifo_out|add_1~6  ))
// \fifo_out|add_1~10  = CARRY(( \fifo_out|Wadd [2] ) + ( GND ) + ( \fifo_out|add_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Wadd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~9_sumout ),
	.cout(\fifo_out|add_1~10 ),
	.shareout());
defparam \fifo_out|add_1~9 .extended_lut = "off";
defparam \fifo_out|add_1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_1~9 .shared_arith = "off";

// Location: FF_X147_Y104_N7
dffeas \fifo_out|Wadd[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_1~9_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [2]),
	.prn(vcc));
defparam \fifo_out|Wadd[2] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[2] .power_up = "low";

// Location: LABCELL_X147_Y104_N9
twentynm_lcell_comb \fifo_out|add_1~13 (
// Equation(s):
// \fifo_out|add_1~13_sumout  = SUM(( GND ) + ( \fifo_out|Wadd [3] ) + ( \fifo_out|add_1~10  ))
// \fifo_out|add_1~14  = CARRY(( GND ) + ( \fifo_out|Wadd [3] ) + ( \fifo_out|add_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Wadd [3]),
	.datag(gnd),
	.cin(\fifo_out|add_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~13_sumout ),
	.cout(\fifo_out|add_1~14 ),
	.shareout());
defparam \fifo_out|add_1~13 .extended_lut = "off";
defparam \fifo_out|add_1~13 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_1~13 .shared_arith = "off";

// Location: FF_X147_Y104_N4
dffeas \fifo_out|Wadd[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [3]),
	.prn(vcc));
defparam \fifo_out|Wadd[3] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[3] .power_up = "low";

// Location: LABCELL_X147_Y104_N12
twentynm_lcell_comb \fifo_out|add_1~17 (
// Equation(s):
// \fifo_out|add_1~17_sumout  = SUM(( GND ) + ( \fifo_out|Wadd [4] ) + ( \fifo_out|add_1~14  ))
// \fifo_out|add_1~18  = CARRY(( GND ) + ( \fifo_out|Wadd [4] ) + ( \fifo_out|add_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Wadd [4]),
	.datag(gnd),
	.cin(\fifo_out|add_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~17_sumout ),
	.cout(\fifo_out|add_1~18 ),
	.shareout());
defparam \fifo_out|add_1~17 .extended_lut = "off";
defparam \fifo_out|add_1~17 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_1~17 .shared_arith = "off";

// Location: FF_X147_Y104_N10
dffeas \fifo_out|Wadd[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [4]),
	.prn(vcc));
defparam \fifo_out|Wadd[4] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[4] .power_up = "low";

// Location: LABCELL_X147_Y104_N15
twentynm_lcell_comb \fifo_out|add_1~21 (
// Equation(s):
// \fifo_out|add_1~21_sumout  = SUM(( GND ) + ( \fifo_out|Wadd [5] ) + ( \fifo_out|add_1~18  ))
// \fifo_out|add_1~22  = CARRY(( GND ) + ( \fifo_out|Wadd [5] ) + ( \fifo_out|add_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Wadd [5]),
	.datag(gnd),
	.cin(\fifo_out|add_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~21_sumout ),
	.cout(\fifo_out|add_1~22 ),
	.shareout());
defparam \fifo_out|add_1~21 .extended_lut = "off";
defparam \fifo_out|add_1~21 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_1~21 .shared_arith = "off";

// Location: FF_X147_Y104_N37
dffeas \fifo_out|Wadd[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~21_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [5]),
	.prn(vcc));
defparam \fifo_out|Wadd[5] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[5] .power_up = "low";

// Location: LABCELL_X147_Y104_N18
twentynm_lcell_comb \fifo_out|add_1~25 (
// Equation(s):
// \fifo_out|add_1~25_sumout  = SUM(( \fifo_out|Wadd [6] ) + ( GND ) + ( \fifo_out|add_1~22  ))
// \fifo_out|add_1~26  = CARRY(( \fifo_out|Wadd [6] ) + ( GND ) + ( \fifo_out|add_1~22  ))

	.dataa(gnd),
	.datab(!\fifo_out|Wadd [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~25_sumout ),
	.cout(\fifo_out|add_1~26 ),
	.shareout());
defparam \fifo_out|add_1~25 .extended_lut = "off";
defparam \fifo_out|add_1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \fifo_out|add_1~25 .shared_arith = "off";

// Location: FF_X147_Y104_N2
dffeas \fifo_out|Wadd[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_1~25_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [6]),
	.prn(vcc));
defparam \fifo_out|Wadd[6] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[6] .power_up = "low";

// Location: LABCELL_X147_Y104_N21
twentynm_lcell_comb \fifo_out|add_1~29 (
// Equation(s):
// \fifo_out|add_1~29_sumout  = SUM(( \fifo_out|Wadd [7] ) + ( GND ) + ( \fifo_out|add_1~26  ))
// \fifo_out|add_1~30  = CARRY(( \fifo_out|Wadd [7] ) + ( GND ) + ( \fifo_out|add_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Wadd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~29_sumout ),
	.cout(\fifo_out|add_1~30 ),
	.shareout());
defparam \fifo_out|add_1~29 .extended_lut = "off";
defparam \fifo_out|add_1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_1~29 .shared_arith = "off";

// Location: FF_X147_Y104_N23
dffeas \fifo_out|Wadd[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_1~29_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [7]),
	.prn(vcc));
defparam \fifo_out|Wadd[7] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[7] .power_up = "low";

// Location: LABCELL_X147_Y104_N24
twentynm_lcell_comb \fifo_out|add_1~33 (
// Equation(s):
// \fifo_out|add_1~33_sumout  = SUM(( \fifo_out|Wadd [8] ) + ( GND ) + ( \fifo_out|add_1~30  ))
// \fifo_out|add_1~34  = CARRY(( \fifo_out|Wadd [8] ) + ( GND ) + ( \fifo_out|add_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Wadd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~33_sumout ),
	.cout(\fifo_out|add_1~34 ),
	.shareout());
defparam \fifo_out|add_1~33 .extended_lut = "off";
defparam \fifo_out|add_1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_1~33 .shared_arith = "off";

// Location: FF_X147_Y104_N26
dffeas \fifo_out|Wadd[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_1~33_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [8]),
	.prn(vcc));
defparam \fifo_out|Wadd[8] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[8] .power_up = "low";

// Location: FF_X147_Y103_N58
dffeas \fifo_out|Radd[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~37_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [9]),
	.prn(vcc));
defparam \fifo_out|Radd[9] .is_wysiwyg = "true";
defparam \fifo_out|Radd[9] .power_up = "low";

// Location: LABCELL_X147_Y103_N48
twentynm_lcell_comb \fifo_out|add_0~25 (
// Equation(s):
// \fifo_out|add_0~25_sumout  = SUM(( GND ) + ( \fifo_out|Radd [6] ) + ( \fifo_out|add_0~22  ))
// \fifo_out|add_0~26  = CARRY(( GND ) + ( \fifo_out|Radd [6] ) + ( \fifo_out|add_0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Radd [6]),
	.datag(gnd),
	.cin(\fifo_out|add_0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~25_sumout ),
	.cout(\fifo_out|add_0~26 ),
	.shareout());
defparam \fifo_out|add_0~25 .extended_lut = "off";
defparam \fifo_out|add_0~25 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_0~25 .shared_arith = "off";

// Location: LABCELL_X147_Y103_N51
twentynm_lcell_comb \fifo_out|add_0~29 (
// Equation(s):
// \fifo_out|add_0~29_sumout  = SUM(( \fifo_out|Radd [7] ) + ( GND ) + ( \fifo_out|add_0~26  ))
// \fifo_out|add_0~30  = CARRY(( \fifo_out|Radd [7] ) + ( GND ) + ( \fifo_out|add_0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Radd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~29_sumout ),
	.cout(\fifo_out|add_0~30 ),
	.shareout());
defparam \fifo_out|add_0~29 .extended_lut = "off";
defparam \fifo_out|add_0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_0~29 .shared_arith = "off";

// Location: FF_X147_Y103_N52
dffeas \fifo_out|Radd[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~29_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [7]),
	.prn(vcc));
defparam \fifo_out|Radd[7] .is_wysiwyg = "true";
defparam \fifo_out|Radd[7] .power_up = "low";

// Location: LABCELL_X147_Y103_N54
twentynm_lcell_comb \fifo_out|add_0~33 (
// Equation(s):
// \fifo_out|add_0~33_sumout  = SUM(( GND ) + ( \fifo_out|Radd [8] ) + ( \fifo_out|add_0~30  ))
// \fifo_out|add_0~34  = CARRY(( GND ) + ( \fifo_out|Radd [8] ) + ( \fifo_out|add_0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Radd [8]),
	.datag(gnd),
	.cin(\fifo_out|add_0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~33_sumout ),
	.cout(\fifo_out|add_0~34 ),
	.shareout());
defparam \fifo_out|add_0~33 .extended_lut = "off";
defparam \fifo_out|add_0~33 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_0~33 .shared_arith = "off";

// Location: FF_X147_Y103_N50
dffeas \fifo_out|Radd[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~33_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [8]),
	.prn(vcc));
defparam \fifo_out|Radd[8] .is_wysiwyg = "true";
defparam \fifo_out|Radd[8] .power_up = "low";

// Location: LABCELL_X147_Y103_N57
twentynm_lcell_comb \fifo_out|add_0~37 (
// Equation(s):
// \fifo_out|add_0~37_sumout  = SUM(( \fifo_out|Radd [9] ) + ( GND ) + ( \fifo_out|add_0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Radd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~37_sumout ),
	.cout(),
	.shareout());
defparam \fifo_out|add_0~37 .extended_lut = "off";
defparam \fifo_out|add_0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_0~37 .shared_arith = "off";

// Location: LABCELL_X147_Y104_N27
twentynm_lcell_comb \fifo_out|add_1~37 (
// Equation(s):
// \fifo_out|add_1~37_sumout  = SUM(( \fifo_out|Wadd [9] ) + ( GND ) + ( \fifo_out|add_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Wadd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_1~37_sumout ),
	.cout(),
	.shareout());
defparam \fifo_out|add_1~37 .extended_lut = "off";
defparam \fifo_out|add_1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_1~37 .shared_arith = "off";

// Location: FF_X147_Y104_N29
dffeas \fifo_out|Wadd[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_1~37_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd [9]),
	.prn(vcc));
defparam \fifo_out|Wadd[9] .is_wysiwyg = "true";
defparam \fifo_out|Wadd[9] .power_up = "low";

// Location: LABCELL_X147_Y103_N6
twentynm_lcell_comb \fifo_out|i183~4 (
// Equation(s):
// \fifo_out|i183~4_combout  = ( \fifo_out|Wadd [9] & ( \fifo_out|add_0~33_sumout  & ( (\fifo_out|Wadd [8] & \fifo_out|add_0~37_sumout ) ) ) ) # ( !\fifo_out|Wadd [9] & ( \fifo_out|add_0~33_sumout  & ( (\fifo_out|Wadd [8] & !\fifo_out|add_0~37_sumout ) ) ) ) 
// # ( \fifo_out|Wadd [9] & ( !\fifo_out|add_0~33_sumout  & ( (!\fifo_out|Wadd [8] & \fifo_out|add_0~37_sumout ) ) ) ) # ( !\fifo_out|Wadd [9] & ( !\fifo_out|add_0~33_sumout  & ( (!\fifo_out|Wadd [8] & !\fifo_out|add_0~37_sumout ) ) ) )

	.dataa(!\fifo_out|Wadd [8]),
	.datab(gnd),
	.datac(!\fifo_out|add_0~37_sumout ),
	.datad(gnd),
	.datae(!\fifo_out|Wadd [9]),
	.dataf(!\fifo_out|add_0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~4 .extended_lut = "off";
defparam \fifo_out|i183~4 .lut_mask = 64'hA0A00A0A50500505;
defparam \fifo_out|i183~4 .shared_arith = "off";

// Location: LABCELL_X147_Y103_N3
twentynm_lcell_comb \fifo_out|i183~2 (
// Equation(s):
// \fifo_out|i183~2_combout  = ( \fifo_out|add_0~9_sumout  & ( \fifo_out|add_0~17_sumout  & ( (\fifo_out|Wadd [2] & (\fifo_out|Wadd [4] & (!\fifo_out|Wadd [3] $ (\fifo_out|add_0~13_sumout )))) ) ) ) # ( !\fifo_out|add_0~9_sumout  & ( 
// \fifo_out|add_0~17_sumout  & ( (!\fifo_out|Wadd [2] & (\fifo_out|Wadd [4] & (!\fifo_out|Wadd [3] $ (\fifo_out|add_0~13_sumout )))) ) ) ) # ( \fifo_out|add_0~9_sumout  & ( !\fifo_out|add_0~17_sumout  & ( (\fifo_out|Wadd [2] & (!\fifo_out|Wadd [4] & 
// (!\fifo_out|Wadd [3] $ (\fifo_out|add_0~13_sumout )))) ) ) ) # ( !\fifo_out|add_0~9_sumout  & ( !\fifo_out|add_0~17_sumout  & ( (!\fifo_out|Wadd [2] & (!\fifo_out|Wadd [4] & (!\fifo_out|Wadd [3] $ (\fifo_out|add_0~13_sumout )))) ) ) )

	.dataa(!\fifo_out|Wadd [3]),
	.datab(!\fifo_out|add_0~13_sumout ),
	.datac(!\fifo_out|Wadd [2]),
	.datad(!\fifo_out|Wadd [4]),
	.datae(!\fifo_out|add_0~9_sumout ),
	.dataf(!\fifo_out|add_0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~2 .extended_lut = "off";
defparam \fifo_out|i183~2 .lut_mask = 64'h9000090000900009;
defparam \fifo_out|i183~2 .shared_arith = "off";

// Location: MLABCELL_X148_Y103_N33
twentynm_lcell_comb \fifo_out|i183~3 (
// Equation(s):
// \fifo_out|i183~3_combout  = ( \fifo_out|add_0~29_sumout  & ( \fifo_out|add_0~21_sumout  & ( (\fifo_out|Wadd [5] & (\fifo_out|Wadd [7] & (!\fifo_out|add_0~25_sumout  $ (\fifo_out|Wadd [6])))) ) ) ) # ( !\fifo_out|add_0~29_sumout  & ( 
// \fifo_out|add_0~21_sumout  & ( (\fifo_out|Wadd [5] & (!\fifo_out|Wadd [7] & (!\fifo_out|add_0~25_sumout  $ (\fifo_out|Wadd [6])))) ) ) ) # ( \fifo_out|add_0~29_sumout  & ( !\fifo_out|add_0~21_sumout  & ( (!\fifo_out|Wadd [5] & (\fifo_out|Wadd [7] & 
// (!\fifo_out|add_0~25_sumout  $ (\fifo_out|Wadd [6])))) ) ) ) # ( !\fifo_out|add_0~29_sumout  & ( !\fifo_out|add_0~21_sumout  & ( (!\fifo_out|Wadd [5] & (!\fifo_out|Wadd [7] & (!\fifo_out|add_0~25_sumout  $ (\fifo_out|Wadd [6])))) ) ) )

	.dataa(!\fifo_out|Wadd [5]),
	.datab(!\fifo_out|add_0~25_sumout ),
	.datac(!\fifo_out|Wadd [7]),
	.datad(!\fifo_out|Wadd [6]),
	.datae(!\fifo_out|add_0~29_sumout ),
	.dataf(!\fifo_out|add_0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~3 .extended_lut = "off";
defparam \fifo_out|i183~3 .lut_mask = 64'h8020080240100401;
defparam \fifo_out|i183~3 .shared_arith = "off";

// Location: LABCELL_X143_Y103_N48
twentynm_lcell_comb \fifo_out|i183~5 (
// Equation(s):
// \fifo_out|i183~5_combout  = ( \fifo_out|empty~q  & ( \fifo_out|i183~3_combout  & ( (!\fifo_out|i183~1_combout ) # ((!\fifo_out|i183~4_combout ) # (!\fifo_out|i183~2_combout )) ) ) ) # ( !\fifo_out|empty~q  & ( \fifo_out|i183~3_combout  & ( 
// (\fifo_out|i183~0_combout  & ((!\fifo_out|i183~1_combout ) # ((!\fifo_out|i183~4_combout ) # (!\fifo_out|i183~2_combout )))) ) ) ) # ( \fifo_out|empty~q  & ( !\fifo_out|i183~3_combout  ) ) # ( !\fifo_out|empty~q  & ( !\fifo_out|i183~3_combout  & ( 
// \fifo_out|i183~0_combout  ) ) )

	.dataa(!\fifo_out|i183~1_combout ),
	.datab(!\fifo_out|i183~0_combout ),
	.datac(!\fifo_out|i183~4_combout ),
	.datad(!\fifo_out|i183~2_combout ),
	.datae(!\fifo_out|empty~q ),
	.dataf(!\fifo_out|i183~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i183~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i183~5 .extended_lut = "off";
defparam \fifo_out|i183~5 .lut_mask = 64'h3333FFFF3332FFFA;
defparam \fifo_out|i183~5 .shared_arith = "off";

// Location: FF_X143_Y103_N49
dffeas \fifo_out|empty (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|i183~5_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|empty~q ),
	.prn(vcc));
defparam \fifo_out|empty .is_wysiwyg = "true";
defparam \fifo_out|empty .power_up = "low";

// Location: IOIBUF_X142_Y94_N17
twentynm_io_ibuf \CHNL_RX_LEN[26]~input (
	.i(CHNL_RX_LEN[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[26]~input_o ));
defparam \CHNL_RX_LEN[26]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[26]~input .simulate_z_as = "z";

// Location: IOIBUF_X78_Y118_N17
twentynm_io_ibuf \CHNL_RX~input (
	.i(CHNL_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX~input_o ));
defparam \CHNL_RX~input .bus_hold = "false";
defparam \CHNL_RX~input .simulate_z_as = "z";

// Location: LABCELL_X140_Y105_N33
twentynm_lcell_comb \i276~0 (
// Equation(s):
// \i276~0_combout  = ( \fifo_out|empty~q  & ( (\rState~q  & (!\fifo_in|full~q  & \CHNL_RX_DATA_VALID~input_o )) ) ) # ( !\fifo_out|empty~q  & ( (!\rState~q  & (((\CHNL_RX~input_o )))) # (\rState~q  & (!\fifo_in|full~q  & ((\CHNL_RX_DATA_VALID~input_o )))) ) 
// )

	.dataa(!\rState~q ),
	.datab(!\fifo_in|full~q ),
	.datac(!\CHNL_RX~input_o ),
	.datad(!\CHNL_RX_DATA_VALID~input_o ),
	.datae(gnd),
	.dataf(!\fifo_out|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i276~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i276~0 .extended_lut = "off";
defparam \i276~0 .lut_mask = 64'h0A4E0A4E00440044;
defparam \i276~0 .shared_arith = "off";

// Location: MLABCELL_X137_Y104_N0
twentynm_lcell_comb \add_0~89 (
// Equation(s):
// \add_0~89_sumout  = SUM(( rCount[2] ) + ( VCC ) + ( !VCC ))
// \add_0~90  = CARRY(( rCount[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rCount[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~89_sumout ),
	.cout(\add_0~90 ),
	.shareout());
defparam \add_0~89 .extended_lut = "off";
defparam \add_0~89 .lut_mask = 64'h00000000000000FF;
defparam \add_0~89 .shared_arith = "off";

// Location: LABCELL_X136_Y104_N15
twentynm_lcell_comb \i342~22 (
// Equation(s):
// \i342~22_combout  = ( rCount[2] & ( \i276~0_combout  & ( (\add_0~89_sumout  & \rState~q ) ) ) ) # ( !rCount[2] & ( \i276~0_combout  & ( (\add_0~89_sumout  & \rState~q ) ) ) ) # ( rCount[2] & ( !\i276~0_combout  ) )

	.dataa(!\add_0~89_sumout ),
	.datab(gnd),
	.datac(!\rState~q ),
	.datad(gnd),
	.datae(!rCount[2]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~22 .extended_lut = "off";
defparam \i342~22 .lut_mask = 64'h0000FFFF05050505;
defparam \i342~22 .shared_arith = "off";

// Location: FF_X136_Y104_N16
dffeas \rCount[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~22_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[2]),
	.prn(vcc));
defparam \rCount[2] .is_wysiwyg = "true";
defparam \rCount[2] .power_up = "low";

// Location: MLABCELL_X137_Y104_N3
twentynm_lcell_comb \add_0~85 (
// Equation(s):
// \add_0~85_sumout  = SUM(( GND ) + ( rCount[3] ) + ( \add_0~90  ))
// \add_0~86  = CARRY(( GND ) + ( rCount[3] ) + ( \add_0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[3]),
	.datag(gnd),
	.cin(\add_0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~85_sumout ),
	.cout(\add_0~86 ),
	.shareout());
defparam \add_0~85 .extended_lut = "off";
defparam \add_0~85 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~85 .shared_arith = "off";

// Location: LABCELL_X136_Y104_N51
twentynm_lcell_comb \i342~21 (
// Equation(s):
// \i342~21_combout  = ( rCount[3] & ( \i276~0_combout  & ( (\add_0~85_sumout  & \rState~q ) ) ) ) # ( !rCount[3] & ( \i276~0_combout  & ( (\add_0~85_sumout  & \rState~q ) ) ) ) # ( rCount[3] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\add_0~85_sumout ),
	.datac(!\rState~q ),
	.datad(gnd),
	.datae(!rCount[3]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~21 .extended_lut = "off";
defparam \i342~21 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~21 .shared_arith = "off";

// Location: FF_X136_Y104_N52
dffeas \rCount[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~21_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[3]),
	.prn(vcc));
defparam \rCount[3] .is_wysiwyg = "true";
defparam \rCount[3] .power_up = "low";

// Location: MLABCELL_X137_Y104_N6
twentynm_lcell_comb \add_0~81 (
// Equation(s):
// \add_0~81_sumout  = SUM(( rCount[4] ) + ( GND ) + ( \add_0~86  ))
// \add_0~82  = CARRY(( rCount[4] ) + ( GND ) + ( \add_0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rCount[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~81_sumout ),
	.cout(\add_0~82 ),
	.shareout());
defparam \add_0~81 .extended_lut = "off";
defparam \add_0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_0~81 .shared_arith = "off";

// Location: LABCELL_X136_Y104_N0
twentynm_lcell_comb \i342~20 (
// Equation(s):
// \i342~20_combout  = ( rCount[4] & ( \i276~0_combout  & ( (\rState~q  & \add_0~81_sumout ) ) ) ) # ( !rCount[4] & ( \i276~0_combout  & ( (\rState~q  & \add_0~81_sumout ) ) ) ) # ( rCount[4] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\rState~q ),
	.datac(!\add_0~81_sumout ),
	.datad(gnd),
	.datae(!rCount[4]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~20 .extended_lut = "off";
defparam \i342~20 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~20 .shared_arith = "off";

// Location: FF_X136_Y104_N1
dffeas \rCount[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~20_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[4]),
	.prn(vcc));
defparam \rCount[4] .is_wysiwyg = "true";
defparam \rCount[4] .power_up = "low";

// Location: MLABCELL_X137_Y104_N9
twentynm_lcell_comb \add_0~77 (
// Equation(s):
// \add_0~77_sumout  = SUM(( rCount[5] ) + ( GND ) + ( \add_0~82  ))
// \add_0~78  = CARRY(( rCount[5] ) + ( GND ) + ( \add_0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rCount[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~77_sumout ),
	.cout(\add_0~78 ),
	.shareout());
defparam \add_0~77 .extended_lut = "off";
defparam \add_0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_0~77 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N3
twentynm_lcell_comb \i342~19 (
// Equation(s):
// \i342~19_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~77_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[5] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~77_sumout ),
	.datad(!rCount[5]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~19 .extended_lut = "off";
defparam \i342~19 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~19 .shared_arith = "off";

// Location: FF_X138_Y104_N5
dffeas \rCount[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~19_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[5]),
	.prn(vcc));
defparam \rCount[5] .is_wysiwyg = "true";
defparam \rCount[5] .power_up = "low";

// Location: MLABCELL_X137_Y104_N12
twentynm_lcell_comb \add_0~73 (
// Equation(s):
// \add_0~73_sumout  = SUM(( GND ) + ( rCount[6] ) + ( \add_0~78  ))
// \add_0~74  = CARRY(( GND ) + ( rCount[6] ) + ( \add_0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[6]),
	.datag(gnd),
	.cin(\add_0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~73_sumout ),
	.cout(\add_0~74 ),
	.shareout());
defparam \add_0~73 .extended_lut = "off";
defparam \add_0~73 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~73 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N18
twentynm_lcell_comb \i342~18 (
// Equation(s):
// \i342~18_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~73_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[6] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~73_sumout ),
	.datad(!rCount[6]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~18 .extended_lut = "off";
defparam \i342~18 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~18 .shared_arith = "off";

// Location: FF_X138_Y104_N20
dffeas \rCount[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~18_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[6]),
	.prn(vcc));
defparam \rCount[6] .is_wysiwyg = "true";
defparam \rCount[6] .power_up = "low";

// Location: MLABCELL_X137_Y104_N15
twentynm_lcell_comb \add_0~69 (
// Equation(s):
// \add_0~69_sumout  = SUM(( rCount[7] ) + ( GND ) + ( \add_0~74  ))
// \add_0~70  = CARRY(( rCount[7] ) + ( GND ) + ( \add_0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rCount[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~69_sumout ),
	.cout(\add_0~70 ),
	.shareout());
defparam \add_0~69 .extended_lut = "off";
defparam \add_0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_0~69 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N33
twentynm_lcell_comb \i342~17 (
// Equation(s):
// \i342~17_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~69_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[7] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~69_sumout ),
	.datad(!rCount[7]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~17 .extended_lut = "off";
defparam \i342~17 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~17 .shared_arith = "off";

// Location: FF_X138_Y104_N35
dffeas \rCount[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~17_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[7]),
	.prn(vcc));
defparam \rCount[7] .is_wysiwyg = "true";
defparam \rCount[7] .power_up = "low";

// Location: MLABCELL_X137_Y104_N18
twentynm_lcell_comb \add_0~117 (
// Equation(s):
// \add_0~117_sumout  = SUM(( GND ) + ( rCount[8] ) + ( \add_0~70  ))
// \add_0~118  = CARRY(( GND ) + ( rCount[8] ) + ( \add_0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[8]),
	.datag(gnd),
	.cin(\add_0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~117_sumout ),
	.cout(\add_0~118 ),
	.shareout());
defparam \add_0~117 .extended_lut = "off";
defparam \add_0~117 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~117 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N24
twentynm_lcell_comb \i342~29 (
// Equation(s):
// \i342~29_combout  = ( rCount[8] & ( \i276~0_combout  & ( (\add_0~117_sumout  & \rState~q ) ) ) ) # ( !rCount[8] & ( \i276~0_combout  & ( (\add_0~117_sumout  & \rState~q ) ) ) ) # ( rCount[8] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\add_0~117_sumout ),
	.datac(gnd),
	.datad(!\rState~q ),
	.datae(!rCount[8]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~29 .extended_lut = "off";
defparam \i342~29 .lut_mask = 64'h0000FFFF00330033;
defparam \i342~29 .shared_arith = "off";

// Location: FF_X139_Y104_N25
dffeas \rCount[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~29_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[8]),
	.prn(vcc));
defparam \rCount[8] .is_wysiwyg = "true";
defparam \rCount[8] .power_up = "low";

// Location: MLABCELL_X137_Y104_N21
twentynm_lcell_comb \add_0~113 (
// Equation(s):
// \add_0~113_sumout  = SUM(( GND ) + ( rCount[9] ) + ( \add_0~118  ))
// \add_0~114  = CARRY(( GND ) + ( rCount[9] ) + ( \add_0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[9]),
	.datag(gnd),
	.cin(\add_0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~113_sumout ),
	.cout(\add_0~114 ),
	.shareout());
defparam \add_0~113 .extended_lut = "off";
defparam \add_0~113 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~113 .shared_arith = "off";

// Location: LABCELL_X136_Y104_N30
twentynm_lcell_comb \i342~28 (
// Equation(s):
// \i342~28_combout  = ( rCount[9] & ( \i276~0_combout  & ( (\rState~q  & \add_0~113_sumout ) ) ) ) # ( !rCount[9] & ( \i276~0_combout  & ( (\rState~q  & \add_0~113_sumout ) ) ) ) # ( rCount[9] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\rState~q ),
	.datac(!\add_0~113_sumout ),
	.datad(gnd),
	.datae(!rCount[9]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~28 .extended_lut = "off";
defparam \i342~28 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~28 .shared_arith = "off";

// Location: FF_X136_Y104_N31
dffeas \rCount[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~28_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[9]),
	.prn(vcc));
defparam \rCount[9] .is_wysiwyg = "true";
defparam \rCount[9] .power_up = "low";

// Location: MLABCELL_X137_Y104_N24
twentynm_lcell_comb \add_0~97 (
// Equation(s):
// \add_0~97_sumout  = SUM(( GND ) + ( rCount[10] ) + ( \add_0~114  ))
// \add_0~98  = CARRY(( GND ) + ( rCount[10] ) + ( \add_0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[10]),
	.datag(gnd),
	.cin(\add_0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~97_sumout ),
	.cout(\add_0~98 ),
	.shareout());
defparam \add_0~97 .extended_lut = "off";
defparam \add_0~97 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~97 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N30
twentynm_lcell_comb \i342~24 (
// Equation(s):
// \i342~24_combout  = ( rCount[10] & ( \i276~0_combout  & ( (\rState~q  & \add_0~97_sumout ) ) ) ) # ( !rCount[10] & ( \i276~0_combout  & ( (\rState~q  & \add_0~97_sumout ) ) ) ) # ( rCount[10] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\rState~q ),
	.datac(!\add_0~97_sumout ),
	.datad(gnd),
	.datae(!rCount[10]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~24 .extended_lut = "off";
defparam \i342~24 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~24 .shared_arith = "off";

// Location: FF_X139_Y104_N32
dffeas \rCount[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~24_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[10]),
	.prn(vcc));
defparam \rCount[10] .is_wysiwyg = "true";
defparam \rCount[10] .power_up = "low";

// Location: MLABCELL_X137_Y104_N27
twentynm_lcell_comb \add_0~93 (
// Equation(s):
// \add_0~93_sumout  = SUM(( GND ) + ( rCount[11] ) + ( \add_0~98  ))
// \add_0~94  = CARRY(( GND ) + ( rCount[11] ) + ( \add_0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[11]),
	.datag(gnd),
	.cin(\add_0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~93_sumout ),
	.cout(\add_0~94 ),
	.shareout());
defparam \add_0~93 .extended_lut = "off";
defparam \add_0~93 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~93 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N12
twentynm_lcell_comb \i342~23 (
// Equation(s):
// \i342~23_combout  = ( rCount[11] & ( \i276~0_combout  & ( (\rState~q  & \add_0~93_sumout ) ) ) ) # ( !rCount[11] & ( \i276~0_combout  & ( (\rState~q  & \add_0~93_sumout ) ) ) ) # ( rCount[11] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\rState~q ),
	.datac(!\add_0~93_sumout ),
	.datad(gnd),
	.datae(!rCount[11]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~23 .extended_lut = "off";
defparam \i342~23 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~23 .shared_arith = "off";

// Location: FF_X139_Y104_N14
dffeas \rCount[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~23_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[11]),
	.prn(vcc));
defparam \rCount[11] .is_wysiwyg = "true";
defparam \rCount[11] .power_up = "low";

// Location: MLABCELL_X137_Y104_N30
twentynm_lcell_comb \add_0~109 (
// Equation(s):
// \add_0~109_sumout  = SUM(( rCount[12] ) + ( GND ) + ( \add_0~94  ))
// \add_0~110  = CARRY(( rCount[12] ) + ( GND ) + ( \add_0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!rCount[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~109_sumout ),
	.cout(\add_0~110 ),
	.shareout());
defparam \add_0~109 .extended_lut = "off";
defparam \add_0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_0~109 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N54
twentynm_lcell_comb \i342~27 (
// Equation(s):
// \i342~27_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~109_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[12] ) )

	.dataa(!\rState~q ),
	.datab(!\add_0~109_sumout ),
	.datac(gnd),
	.datad(!rCount[12]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~27 .extended_lut = "off";
defparam \i342~27 .lut_mask = 64'h00FF00FF11111111;
defparam \i342~27 .shared_arith = "off";

// Location: FF_X138_Y104_N56
dffeas \rCount[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~27_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[12]),
	.prn(vcc));
defparam \rCount[12] .is_wysiwyg = "true";
defparam \rCount[12] .power_up = "low";

// Location: MLABCELL_X137_Y104_N33
twentynm_lcell_comb \add_0~105 (
// Equation(s):
// \add_0~105_sumout  = SUM(( GND ) + ( rCount[13] ) + ( \add_0~110  ))
// \add_0~106  = CARRY(( GND ) + ( rCount[13] ) + ( \add_0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[13]),
	.datag(gnd),
	.cin(\add_0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~105_sumout ),
	.cout(\add_0~106 ),
	.shareout());
defparam \add_0~105 .extended_lut = "off";
defparam \add_0~105 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~105 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N45
twentynm_lcell_comb \i342~26 (
// Equation(s):
// \i342~26_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~105_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[13] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~105_sumout ),
	.datad(!rCount[13]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~26 .extended_lut = "off";
defparam \i342~26 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~26 .shared_arith = "off";

// Location: FF_X138_Y104_N47
dffeas \rCount[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~26_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[13]),
	.prn(vcc));
defparam \rCount[13] .is_wysiwyg = "true";
defparam \rCount[13] .power_up = "low";

// Location: MLABCELL_X137_Y104_N36
twentynm_lcell_comb \add_0~101 (
// Equation(s):
// \add_0~101_sumout  = SUM(( GND ) + ( rCount[14] ) + ( \add_0~106  ))
// \add_0~102  = CARRY(( GND ) + ( rCount[14] ) + ( \add_0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[14]),
	.datag(gnd),
	.cin(\add_0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~101_sumout ),
	.cout(\add_0~102 ),
	.shareout());
defparam \add_0~101 .extended_lut = "off";
defparam \add_0~101 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~101 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N57
twentynm_lcell_comb \i342~25 (
// Equation(s):
// \i342~25_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~101_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[14] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~101_sumout ),
	.datad(!rCount[14]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~25 .extended_lut = "off";
defparam \i342~25 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~25 .shared_arith = "off";

// Location: FF_X138_Y104_N59
dffeas \rCount[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~25_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[14]),
	.prn(vcc));
defparam \rCount[14] .is_wysiwyg = "true";
defparam \rCount[14] .power_up = "low";

// Location: MLABCELL_X137_Y104_N39
twentynm_lcell_comb \add_0~45 (
// Equation(s):
// \add_0~45_sumout  = SUM(( GND ) + ( rCount[15] ) + ( \add_0~102  ))
// \add_0~46  = CARRY(( GND ) + ( rCount[15] ) + ( \add_0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[15]),
	.datag(gnd),
	.cin(\add_0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~45_sumout ),
	.cout(\add_0~46 ),
	.shareout());
defparam \add_0~45 .extended_lut = "off";
defparam \add_0~45 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~45 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N39
twentynm_lcell_comb \i342~11 (
// Equation(s):
// \i342~11_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~45_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[15] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~45_sumout ),
	.datad(!rCount[15]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~11 .extended_lut = "off";
defparam \i342~11 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~11 .shared_arith = "off";

// Location: FF_X138_Y104_N41
dffeas \rCount[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~11_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[15]),
	.prn(vcc));
defparam \rCount[15] .is_wysiwyg = "true";
defparam \rCount[15] .power_up = "low";

// Location: MLABCELL_X137_Y104_N42
twentynm_lcell_comb \add_0~41 (
// Equation(s):
// \add_0~41_sumout  = SUM(( GND ) + ( rCount[16] ) + ( \add_0~46  ))
// \add_0~42  = CARRY(( GND ) + ( rCount[16] ) + ( \add_0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[16]),
	.datag(gnd),
	.cin(\add_0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~41_sumout ),
	.cout(\add_0~42 ),
	.shareout());
defparam \add_0~41 .extended_lut = "off";
defparam \add_0~41 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~41 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N42
twentynm_lcell_comb \i342~10 (
// Equation(s):
// \i342~10_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~41_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[16] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~41_sumout ),
	.datad(!rCount[16]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~10 .extended_lut = "off";
defparam \i342~10 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~10 .shared_arith = "off";

// Location: FF_X138_Y104_N44
dffeas \rCount[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~10_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[16]),
	.prn(vcc));
defparam \rCount[16] .is_wysiwyg = "true";
defparam \rCount[16] .power_up = "low";

// Location: MLABCELL_X137_Y104_N45
twentynm_lcell_comb \add_0~53 (
// Equation(s):
// \add_0~53_sumout  = SUM(( GND ) + ( rCount[17] ) + ( \add_0~42  ))
// \add_0~54  = CARRY(( GND ) + ( rCount[17] ) + ( \add_0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[17]),
	.datag(gnd),
	.cin(\add_0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~53_sumout ),
	.cout(\add_0~54 ),
	.shareout());
defparam \add_0~53 .extended_lut = "off";
defparam \add_0~53 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~53 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N30
twentynm_lcell_comb \i342~13 (
// Equation(s):
// \i342~13_combout  = ( \add_0~53_sumout  & ( (!\i276~0_combout  & ((rCount[17]))) # (\i276~0_combout  & (\rState~q )) ) ) # ( !\add_0~53_sumout  & ( (!\i276~0_combout  & rCount[17]) ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\i276~0_combout ),
	.datad(!rCount[17]),
	.datae(gnd),
	.dataf(!\add_0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~13 .extended_lut = "off";
defparam \i342~13 .lut_mask = 64'h00F000F005F505F5;
defparam \i342~13 .shared_arith = "off";

// Location: FF_X138_Y104_N32
dffeas \rCount[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~13_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[17]),
	.prn(vcc));
defparam \rCount[17] .is_wysiwyg = "true";
defparam \rCount[17] .power_up = "low";

// Location: MLABCELL_X137_Y104_N48
twentynm_lcell_comb \add_0~49 (
// Equation(s):
// \add_0~49_sumout  = SUM(( GND ) + ( rCount[18] ) + ( \add_0~54  ))
// \add_0~50  = CARRY(( GND ) + ( rCount[18] ) + ( \add_0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[18]),
	.datag(gnd),
	.cin(\add_0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~49_sumout ),
	.cout(\add_0~50 ),
	.shareout());
defparam \add_0~49 .extended_lut = "off";
defparam \add_0~49 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~49 .shared_arith = "off";

// Location: LABCELL_X136_Y104_N39
twentynm_lcell_comb \i342~12 (
// Equation(s):
// \i342~12_combout  = ( rCount[18] & ( \i276~0_combout  & ( (\rState~q  & \add_0~49_sumout ) ) ) ) # ( !rCount[18] & ( \i276~0_combout  & ( (\rState~q  & \add_0~49_sumout ) ) ) ) # ( rCount[18] & ( !\i276~0_combout  ) )

	.dataa(gnd),
	.datab(!\rState~q ),
	.datac(!\add_0~49_sumout ),
	.datad(gnd),
	.datae(!rCount[18]),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~12 .extended_lut = "off";
defparam \i342~12 .lut_mask = 64'h0000FFFF03030303;
defparam \i342~12 .shared_arith = "off";

// Location: FF_X136_Y104_N40
dffeas \rCount[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~12_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[18]),
	.prn(vcc));
defparam \rCount[18] .is_wysiwyg = "true";
defparam \rCount[18] .power_up = "low";

// Location: MLABCELL_X137_Y104_N51
twentynm_lcell_comb \add_0~65 (
// Equation(s):
// \add_0~65_sumout  = SUM(( GND ) + ( rCount[19] ) + ( \add_0~50  ))
// \add_0~66  = CARRY(( GND ) + ( rCount[19] ) + ( \add_0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[19]),
	.datag(gnd),
	.cin(\add_0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~65_sumout ),
	.cout(\add_0~66 ),
	.shareout());
defparam \add_0~65 .extended_lut = "off";
defparam \add_0~65 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~65 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N21
twentynm_lcell_comb \i342~16 (
// Equation(s):
// \i342~16_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~65_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[19] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~65_sumout ),
	.datad(!rCount[19]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~16 .extended_lut = "off";
defparam \i342~16 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~16 .shared_arith = "off";

// Location: FF_X138_Y104_N23
dffeas \rCount[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~16_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[19]),
	.prn(vcc));
defparam \rCount[19] .is_wysiwyg = "true";
defparam \rCount[19] .power_up = "low";

// Location: MLABCELL_X137_Y104_N54
twentynm_lcell_comb \add_0~61 (
// Equation(s):
// \add_0~61_sumout  = SUM(( GND ) + ( rCount[20] ) + ( \add_0~66  ))
// \add_0~62  = CARRY(( GND ) + ( rCount[20] ) + ( \add_0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[20]),
	.datag(gnd),
	.cin(\add_0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~61_sumout ),
	.cout(\add_0~62 ),
	.shareout());
defparam \add_0~61 .extended_lut = "off";
defparam \add_0~61 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~61 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N0
twentynm_lcell_comb \i342~15 (
// Equation(s):
// \i342~15_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~61_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[20] ) )

	.dataa(!\rState~q ),
	.datab(!\add_0~61_sumout ),
	.datac(gnd),
	.datad(!rCount[20]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~15 .extended_lut = "off";
defparam \i342~15 .lut_mask = 64'h00FF00FF11111111;
defparam \i342~15 .shared_arith = "off";

// Location: FF_X138_Y104_N2
dffeas \rCount[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~15_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[20]),
	.prn(vcc));
defparam \rCount[20] .is_wysiwyg = "true";
defparam \rCount[20] .power_up = "low";

// Location: MLABCELL_X137_Y104_N57
twentynm_lcell_comb \add_0~57 (
// Equation(s):
// \add_0~57_sumout  = SUM(( GND ) + ( rCount[21] ) + ( \add_0~62  ))
// \add_0~58  = CARRY(( GND ) + ( rCount[21] ) + ( \add_0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[21]),
	.datag(gnd),
	.cin(\add_0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~57_sumout ),
	.cout(\add_0~58 ),
	.shareout());
defparam \add_0~57 .extended_lut = "off";
defparam \add_0~57 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~57 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N36
twentynm_lcell_comb \i342~14 (
// Equation(s):
// \i342~14_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~57_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[21] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~57_sumout ),
	.datad(!rCount[21]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~14 .extended_lut = "off";
defparam \i342~14 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~14 .shared_arith = "off";

// Location: FF_X138_Y104_N38
dffeas \rCount[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~14_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[21]),
	.prn(vcc));
defparam \rCount[21] .is_wysiwyg = "true";
defparam \rCount[21] .power_up = "low";

// Location: MLABCELL_X137_Y103_N0
twentynm_lcell_comb \add_0~25 (
// Equation(s):
// \add_0~25_sumout  = SUM(( GND ) + ( rCount[22] ) + ( \add_0~58  ))
// \add_0~26  = CARRY(( GND ) + ( rCount[22] ) + ( \add_0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[22]),
	.datag(gnd),
	.cin(\add_0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~25_sumout ),
	.cout(\add_0~26 ),
	.shareout());
defparam \add_0~25 .extended_lut = "off";
defparam \add_0~25 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~25 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N45
twentynm_lcell_comb \i342~6 (
// Equation(s):
// \i342~6_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~25_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[22] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~25_sumout ),
	.datad(!rCount[22]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~6 .extended_lut = "off";
defparam \i342~6 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~6 .shared_arith = "off";

// Location: FF_X137_Y103_N47
dffeas \rCount[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~6_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[22]),
	.prn(vcc));
defparam \rCount[22] .is_wysiwyg = "true";
defparam \rCount[22] .power_up = "low";

// Location: MLABCELL_X137_Y103_N3
twentynm_lcell_comb \add_0~21 (
// Equation(s):
// \add_0~21_sumout  = SUM(( GND ) + ( rCount[23] ) + ( \add_0~26  ))
// \add_0~22  = CARRY(( GND ) + ( rCount[23] ) + ( \add_0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[23]),
	.datag(gnd),
	.cin(\add_0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~21_sumout ),
	.cout(\add_0~22 ),
	.shareout());
defparam \add_0~21 .extended_lut = "off";
defparam \add_0~21 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~21 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N51
twentynm_lcell_comb \i342~5 (
// Equation(s):
// \i342~5_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~21_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[23] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~21_sumout ),
	.datad(!rCount[23]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~5 .extended_lut = "off";
defparam \i342~5 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~5 .shared_arith = "off";

// Location: FF_X137_Y103_N53
dffeas \rCount[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~5_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[23]),
	.prn(vcc));
defparam \rCount[23] .is_wysiwyg = "true";
defparam \rCount[23] .power_up = "low";

// Location: MLABCELL_X137_Y103_N6
twentynm_lcell_comb \add_0~17 (
// Equation(s):
// \add_0~17_sumout  = SUM(( GND ) + ( rCount[24] ) + ( \add_0~22  ))
// \add_0~18  = CARRY(( GND ) + ( rCount[24] ) + ( \add_0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[24]),
	.datag(gnd),
	.cin(\add_0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~17_sumout ),
	.cout(\add_0~18 ),
	.shareout());
defparam \add_0~17 .extended_lut = "off";
defparam \add_0~17 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~17 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N48
twentynm_lcell_comb \i342~4 (
// Equation(s):
// \i342~4_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~17_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[24] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~17_sumout ),
	.datad(!rCount[24]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~4 .extended_lut = "off";
defparam \i342~4 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~4 .shared_arith = "off";

// Location: FF_X137_Y103_N50
dffeas \rCount[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~4_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[24]),
	.prn(vcc));
defparam \rCount[24] .is_wysiwyg = "true";
defparam \rCount[24] .power_up = "low";

// Location: IOIBUF_X142_Y96_N62
twentynm_io_ibuf \CHNL_RX_LEN[24]~input (
	.i(CHNL_RX_LEN[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[24]~input_o ));
defparam \CHNL_RX_LEN[24]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[24]~input .simulate_z_as = "z";

// Location: FF_X137_Y105_N16
dffeas \rLen[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_LEN[24]~input_o ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[24]),
	.prn(vcc));
defparam \rLen[24] .is_wysiwyg = "true";
defparam \rLen[24] .power_up = "low";

// Location: MLABCELL_X137_Y105_N6
twentynm_lcell_comb \LessThan_0~0 (
// Equation(s):
// \LessThan_0~0_combout  = ( !rCount[24] & ( rLen[24] ) ) # ( rCount[24] & ( !rLen[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!rCount[24]),
	.dataf(!rLen[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~0 .extended_lut = "off";
defparam \LessThan_0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan_0~0 .shared_arith = "off";

// Location: IOIBUF_X142_Y95_N47
twentynm_io_ibuf \CHNL_RX_LEN[23]~input (
	.i(CHNL_RX_LEN[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[23]~input_o ));
defparam \CHNL_RX_LEN[23]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[23]~input .simulate_z_as = "z";

// Location: FF_X141_Y105_N46
dffeas \rLen[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[23]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[23]),
	.prn(vcc));
defparam \rLen[23] .is_wysiwyg = "true";
defparam \rLen[23] .power_up = "low";

// Location: MLABCELL_X137_Y105_N30
twentynm_lcell_comb \LessThan_0~1 (
// Equation(s):
// \LessThan_0~1_combout  = ( rLen[23] & ( !rCount[23] ) ) # ( !rLen[23] & ( rCount[23] ) )

	.dataa(gnd),
	.datab(!rCount[23]),
	.datac(gnd),
	.datad(gnd),
	.datae(!rLen[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~1 .extended_lut = "off";
defparam \LessThan_0~1 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \LessThan_0~1 .shared_arith = "off";

// Location: IOIBUF_X142_Y90_N32
twentynm_io_ibuf \CHNL_RX_LEN[25]~input (
	.i(CHNL_RX_LEN[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[25]~input_o ));
defparam \CHNL_RX_LEN[25]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[25]~input .simulate_z_as = "z";

// Location: FF_X141_Y105_N16
dffeas \rLen[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[25]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[25]),
	.prn(vcc));
defparam \rLen[25] .is_wysiwyg = "true";
defparam \rLen[25] .power_up = "low";

// Location: IOIBUF_X142_Y88_N17
twentynm_io_ibuf \CHNL_RX_LEN[28]~input (
	.i(CHNL_RX_LEN[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[28]~input_o ));
defparam \CHNL_RX_LEN[28]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[28]~input .simulate_z_as = "z";

// Location: FF_X141_Y105_N49
dffeas \rLen[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[28]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[28]),
	.prn(vcc));
defparam \rLen[28] .is_wysiwyg = "true";
defparam \rLen[28] .power_up = "low";

// Location: MLABCELL_X137_Y103_N9
twentynm_lcell_comb \add_0~13 (
// Equation(s):
// \add_0~13_sumout  = SUM(( GND ) + ( rCount[25] ) + ( \add_0~18  ))
// \add_0~14  = CARRY(( GND ) + ( rCount[25] ) + ( \add_0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[25]),
	.datag(gnd),
	.cin(\add_0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~13_sumout ),
	.cout(\add_0~14 ),
	.shareout());
defparam \add_0~13 .extended_lut = "off";
defparam \add_0~13 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~13 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N54
twentynm_lcell_comb \i342~3 (
// Equation(s):
// \i342~3_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~13_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[25] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~13_sumout ),
	.datad(!rCount[25]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~3 .extended_lut = "off";
defparam \i342~3 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~3 .shared_arith = "off";

// Location: FF_X137_Y103_N56
dffeas \rCount[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~3_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[25]),
	.prn(vcc));
defparam \rCount[25] .is_wysiwyg = "true";
defparam \rCount[25] .power_up = "low";

// Location: MLABCELL_X137_Y103_N12
twentynm_lcell_comb \add_0~37 (
// Equation(s):
// \add_0~37_sumout  = SUM(( GND ) + ( rCount[26] ) + ( \add_0~14  ))
// \add_0~38  = CARRY(( GND ) + ( rCount[26] ) + ( \add_0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[26]),
	.datag(gnd),
	.cin(\add_0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~37_sumout ),
	.cout(\add_0~38 ),
	.shareout());
defparam \add_0~37 .extended_lut = "off";
defparam \add_0~37 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~37 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N42
twentynm_lcell_comb \i342~9 (
// Equation(s):
// \i342~9_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~37_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[26] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~37_sumout ),
	.datad(!rCount[26]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~9 .extended_lut = "off";
defparam \i342~9 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~9 .shared_arith = "off";

// Location: FF_X137_Y103_N44
dffeas \rCount[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~9_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[26]),
	.prn(vcc));
defparam \rCount[26] .is_wysiwyg = "true";
defparam \rCount[26] .power_up = "low";

// Location: MLABCELL_X137_Y103_N15
twentynm_lcell_comb \add_0~33 (
// Equation(s):
// \add_0~33_sumout  = SUM(( GND ) + ( rCount[27] ) + ( \add_0~38  ))
// \add_0~34  = CARRY(( GND ) + ( rCount[27] ) + ( \add_0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[27]),
	.datag(gnd),
	.cin(\add_0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~33_sumout ),
	.cout(\add_0~34 ),
	.shareout());
defparam \add_0~33 .extended_lut = "off";
defparam \add_0~33 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~33 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N57
twentynm_lcell_comb \i342~8 (
// Equation(s):
// \i342~8_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~33_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[27] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~33_sumout ),
	.datad(!rCount[27]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~8 .extended_lut = "off";
defparam \i342~8 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~8 .shared_arith = "off";

// Location: FF_X137_Y103_N58
dffeas \rCount[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~8_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[27]),
	.prn(vcc));
defparam \rCount[27] .is_wysiwyg = "true";
defparam \rCount[27] .power_up = "low";

// Location: MLABCELL_X137_Y103_N18
twentynm_lcell_comb \add_0~29 (
// Equation(s):
// \add_0~29_sumout  = SUM(( GND ) + ( rCount[28] ) + ( \add_0~34  ))
// \add_0~30  = CARRY(( GND ) + ( rCount[28] ) + ( \add_0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[28]),
	.datag(gnd),
	.cin(\add_0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~29_sumout ),
	.cout(\add_0~30 ),
	.shareout());
defparam \add_0~29 .extended_lut = "off";
defparam \add_0~29 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~29 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N33
twentynm_lcell_comb \i342~7 (
// Equation(s):
// \i342~7_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~29_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[28] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~29_sumout ),
	.datad(!rCount[28]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~7 .extended_lut = "off";
defparam \i342~7 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~7 .shared_arith = "off";

// Location: FF_X137_Y103_N34
dffeas \rCount[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~7_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[28]),
	.prn(vcc));
defparam \rCount[28] .is_wysiwyg = "true";
defparam \rCount[28] .power_up = "low";

// Location: IOIBUF_X142_Y90_N17
twentynm_io_ibuf \CHNL_RX_LEN[27]~input (
	.i(CHNL_RX_LEN[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[27]~input_o ));
defparam \CHNL_RX_LEN[27]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[27]~input .simulate_z_as = "z";

// Location: FF_X141_Y105_N32
dffeas \rLen[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[27]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[27]),
	.prn(vcc));
defparam \rLen[27] .is_wysiwyg = "true";
defparam \rLen[27] .power_up = "low";

// Location: MLABCELL_X137_Y105_N54
twentynm_lcell_comb \LessThan_0~3 (
// Equation(s):
// \LessThan_0~3_combout  = ( rLen[27] & ( rLen[26] & ( (rCount[27] & (rCount[26] & (!rLen[28] $ (rCount[28])))) ) ) ) # ( !rLen[27] & ( rLen[26] & ( (!rCount[27] & (rCount[26] & (!rLen[28] $ (rCount[28])))) ) ) ) # ( rLen[27] & ( !rLen[26] & ( (rCount[27] & 
// (!rCount[26] & (!rLen[28] $ (rCount[28])))) ) ) ) # ( !rLen[27] & ( !rLen[26] & ( (!rCount[27] & (!rCount[26] & (!rLen[28] $ (rCount[28])))) ) ) )

	.dataa(!rLen[28]),
	.datab(!rCount[28]),
	.datac(!rCount[27]),
	.datad(!rCount[26]),
	.datae(!rLen[27]),
	.dataf(!rLen[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~3 .extended_lut = "off";
defparam \LessThan_0~3 .lut_mask = 64'h9000090000900009;
defparam \LessThan_0~3 .shared_arith = "off";

// Location: IOIBUF_X142_Y99_N47
twentynm_io_ibuf \CHNL_RX_LEN[22]~input (
	.i(CHNL_RX_LEN[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[22]~input_o ));
defparam \CHNL_RX_LEN[22]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[22]~input .simulate_z_as = "z";

// Location: FF_X141_Y105_N40
dffeas \rLen[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[22]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[22]),
	.prn(vcc));
defparam \rLen[22] .is_wysiwyg = "true";
defparam \rLen[22] .power_up = "low";

// Location: MLABCELL_X137_Y105_N21
twentynm_lcell_comb \LessThan_0~2 (
// Equation(s):
// \LessThan_0~2_combout  = ( rLen[22] & ( !rCount[22] ) ) # ( !rLen[22] & ( rCount[22] ) )

	.dataa(!rCount[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rLen[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~2 .extended_lut = "off";
defparam \LessThan_0~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \LessThan_0~2 .shared_arith = "off";

// Location: MLABCELL_X137_Y105_N24
twentynm_lcell_comb \LessThan_0~4 (
// Equation(s):
// \LessThan_0~4_combout  = ( !\LessThan_0~2_combout  & ( rCount[25] & ( (!\LessThan_0~0_combout  & (!\LessThan_0~1_combout  & (rLen[25] & \LessThan_0~3_combout ))) ) ) ) # ( !\LessThan_0~2_combout  & ( !rCount[25] & ( (!\LessThan_0~0_combout  & 
// (!\LessThan_0~1_combout  & (!rLen[25] & \LessThan_0~3_combout ))) ) ) )

	.dataa(!\LessThan_0~0_combout ),
	.datab(!\LessThan_0~1_combout ),
	.datac(!rLen[25]),
	.datad(!\LessThan_0~3_combout ),
	.datae(!\LessThan_0~2_combout ),
	.dataf(!rCount[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~4 .extended_lut = "off";
defparam \LessThan_0~4 .lut_mask = 64'h0080000000080000;
defparam \LessThan_0~4 .shared_arith = "off";

// Location: IOIBUF_X142_Y98_N17
twentynm_io_ibuf \CHNL_RX_LEN[30]~input (
	.i(CHNL_RX_LEN[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[30]~input_o ));
defparam \CHNL_RX_LEN[30]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[30]~input .simulate_z_as = "z";

// Location: FF_X140_Y105_N43
dffeas \rLen[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[30]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[30]),
	.prn(vcc));
defparam \rLen[30] .is_wysiwyg = "true";
defparam \rLen[30] .power_up = "low";

// Location: MLABCELL_X137_Y103_N21
twentynm_lcell_comb \add_0~1 (
// Equation(s):
// \add_0~1_sumout  = SUM(( rCount[29] ) + ( GND ) + ( \add_0~30  ))
// \add_0~2  = CARRY(( rCount[29] ) + ( GND ) + ( \add_0~30  ))

	.dataa(!rCount[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~1_sumout ),
	.cout(\add_0~2 ),
	.shareout());
defparam \add_0~1 .extended_lut = "off";
defparam \add_0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \add_0~1 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N30
twentynm_lcell_comb \i342~0 (
// Equation(s):
// \i342~0_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~1_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[29] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~1_sumout ),
	.datad(!rCount[29]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~0 .extended_lut = "off";
defparam \i342~0 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~0 .shared_arith = "off";

// Location: FF_X137_Y103_N31
dffeas \rCount[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[29]),
	.prn(vcc));
defparam \rCount[29] .is_wysiwyg = "true";
defparam \rCount[29] .power_up = "low";

// Location: MLABCELL_X137_Y103_N24
twentynm_lcell_comb \add_0~9 (
// Equation(s):
// \add_0~9_sumout  = SUM(( GND ) + ( rCount[30] ) + ( \add_0~2  ))
// \add_0~10  = CARRY(( GND ) + ( rCount[30] ) + ( \add_0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[30]),
	.datag(gnd),
	.cin(\add_0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~9_sumout ),
	.cout(\add_0~10 ),
	.shareout());
defparam \add_0~9 .extended_lut = "off";
defparam \add_0~9 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~9 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N36
twentynm_lcell_comb \i342~2 (
// Equation(s):
// \i342~2_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~9_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[30] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~9_sumout ),
	.datad(!rCount[30]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~2 .extended_lut = "off";
defparam \i342~2 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~2 .shared_arith = "off";

// Location: FF_X137_Y103_N37
dffeas \rCount[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~2_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[30]),
	.prn(vcc));
defparam \rCount[30] .is_wysiwyg = "true";
defparam \rCount[30] .power_up = "low";

// Location: IOIBUF_X142_Y93_N32
twentynm_io_ibuf \CHNL_RX_LEN[31]~input (
	.i(CHNL_RX_LEN[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[31]~input_o ));
defparam \CHNL_RX_LEN[31]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[31]~input .simulate_z_as = "z";

// Location: FF_X140_Y105_N46
dffeas \rLen[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[31]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[31]),
	.prn(vcc));
defparam \rLen[31] .is_wysiwyg = "true";
defparam \rLen[31] .power_up = "low";

// Location: MLABCELL_X137_Y103_N27
twentynm_lcell_comb \add_0~5 (
// Equation(s):
// \add_0~5_sumout  = SUM(( GND ) + ( rCount[31] ) + ( \add_0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[31]),
	.datag(gnd),
	.cin(\add_0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_0~5_sumout ),
	.cout(),
	.shareout());
defparam \add_0~5 .extended_lut = "off";
defparam \add_0~5 .lut_mask = 64'h0000FF0000000000;
defparam \add_0~5 .shared_arith = "off";

// Location: MLABCELL_X137_Y103_N39
twentynm_lcell_comb \i342~1 (
// Equation(s):
// \i342~1_combout  = ( \i276~0_combout  & ( (\rState~q  & \add_0~5_sumout ) ) ) # ( !\i276~0_combout  & ( rCount[31] ) )

	.dataa(!\rState~q ),
	.datab(gnd),
	.datac(!\add_0~5_sumout ),
	.datad(!rCount[31]),
	.datae(gnd),
	.dataf(!\i276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i342~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i342~1 .extended_lut = "off";
defparam \i342~1 .lut_mask = 64'h00FF00FF05050505;
defparam \i342~1 .shared_arith = "off";

// Location: FF_X137_Y103_N40
dffeas \rCount[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i342~1_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[31]),
	.prn(vcc));
defparam \rCount[31] .is_wysiwyg = "true";
defparam \rCount[31] .power_up = "low";

// Location: LABCELL_X140_Y105_N39
twentynm_lcell_comb \i345~0 (
// Equation(s):
// \i345~0_combout  = ( rCount[31] & ( (\rState~q  & (rLen[31] & (!rLen[30] $ (rCount[30])))) ) ) # ( !rCount[31] & ( (\rState~q  & (!rLen[31] & (!rLen[30] $ (rCount[30])))) ) )

	.dataa(!\rState~q ),
	.datab(!rLen[30]),
	.datac(!rCount[30]),
	.datad(!rLen[31]),
	.datae(gnd),
	.dataf(!rCount[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~0 .extended_lut = "off";
defparam \i345~0 .lut_mask = 64'h4100410000410041;
defparam \i345~0 .shared_arith = "off";

// Location: IOIBUF_X142_Y92_N17
twentynm_io_ibuf \CHNL_RX_LEN[29]~input (
	.i(CHNL_RX_LEN[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[29]~input_o ));
defparam \CHNL_RX_LEN[29]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[29]~input .simulate_z_as = "z";

// Location: FF_X140_Y105_N53
dffeas \rLen[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[29]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[29]),
	.prn(vcc));
defparam \rLen[29] .is_wysiwyg = "true";
defparam \rLen[29] .power_up = "low";

// Location: LABCELL_X140_Y105_N21
twentynm_lcell_comb \i345~1 (
// Equation(s):
// \i345~1_combout  = ( rLen[29] & ( (\i345~0_combout  & rCount[29]) ) ) # ( !rLen[29] & ( (\i345~0_combout  & !rCount[29]) ) )

	.dataa(!\i345~0_combout ),
	.datab(gnd),
	.datac(!rCount[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rLen[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~1 .extended_lut = "off";
defparam \i345~1 .lut_mask = 64'h5050505005050505;
defparam \i345~1 .shared_arith = "off";

// Location: IOIBUF_X78_Y119_N62
twentynm_io_ibuf \CHNL_RX_LEN[9]~input (
	.i(CHNL_RX_LEN[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[9]~input_o ));
defparam \CHNL_RX_LEN[9]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[9]~input .simulate_z_as = "z";

// Location: FF_X139_Y103_N10
dffeas \rLen[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[9]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[9]),
	.prn(vcc));
defparam \rLen[9] .is_wysiwyg = "true";
defparam \rLen[9] .power_up = "low";

// Location: IOIBUF_X78_Y122_N32
twentynm_io_ibuf \CHNL_RX_LEN[10]~input (
	.i(CHNL_RX_LEN[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[10]~input_o ));
defparam \CHNL_RX_LEN[10]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[10]~input .simulate_z_as = "z";

// Location: FF_X139_Y103_N16
dffeas \rLen[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[10]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[10]),
	.prn(vcc));
defparam \rLen[10] .is_wysiwyg = "true";
defparam \rLen[10] .power_up = "low";

// Location: MLABCELL_X139_Y104_N57
twentynm_lcell_comb \LessThan_0~23 (
// Equation(s):
// \LessThan_0~23_combout  = ( rCount[10] & ( !rLen[10] ) ) # ( !rCount[10] & ( rLen[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rLen[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~23 .extended_lut = "off";
defparam \LessThan_0~23 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan_0~23 .shared_arith = "off";

// Location: IOIBUF_X78_Y118_N47
twentynm_io_ibuf \CHNL_RX_LEN[11]~input (
	.i(CHNL_RX_LEN[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[11]~input_o ));
defparam \CHNL_RX_LEN[11]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[11]~input .simulate_z_as = "z";

// Location: FF_X139_Y103_N20
dffeas \rLen[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[11]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[11]),
	.prn(vcc));
defparam \rLen[11] .is_wysiwyg = "true";
defparam \rLen[11] .power_up = "low";

// Location: MLABCELL_X139_Y104_N51
twentynm_lcell_comb \LessThan_0~22 (
// Equation(s):
// \LessThan_0~22_combout  = ( rLen[11] & ( !rCount[11] ) ) # ( !rLen[11] & ( rCount[11] ) )

	.dataa(!rCount[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!rLen[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~22 .extended_lut = "off";
defparam \LessThan_0~22 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \LessThan_0~22 .shared_arith = "off";

// Location: IOIBUF_X78_Y122_N47
twentynm_io_ibuf \CHNL_RX_LEN[8]~input (
	.i(CHNL_RX_LEN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[8]~input_o ));
defparam \CHNL_RX_LEN[8]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[8]~input .simulate_z_as = "z";

// Location: FF_X139_Y103_N46
dffeas \rLen[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[8]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[8]),
	.prn(vcc));
defparam \rLen[8] .is_wysiwyg = "true";
defparam \rLen[8] .power_up = "low";

// Location: MLABCELL_X139_Y104_N42
twentynm_lcell_comb \LessThan_0~24 (
// Equation(s):
// \LessThan_0~24_combout  = ( rCount[8] & ( !rLen[8] ) ) # ( !rCount[8] & ( rLen[8] ) )

	.dataa(gnd),
	.datab(!rLen[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~24 .extended_lut = "off";
defparam \LessThan_0~24 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan_0~24 .shared_arith = "off";

// Location: IOIBUF_X78_Y115_N47
twentynm_io_ibuf \CHNL_RX_LEN[14]~input (
	.i(CHNL_RX_LEN[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[14]~input_o ));
defparam \CHNL_RX_LEN[14]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[14]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N52
dffeas \rLen[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[14]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[14]),
	.prn(vcc));
defparam \rLen[14] .is_wysiwyg = "true";
defparam \rLen[14] .power_up = "low";

// Location: IOIBUF_X78_Y123_N32
twentynm_io_ibuf \CHNL_RX_LEN[12]~input (
	.i(CHNL_RX_LEN[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[12]~input_o ));
defparam \CHNL_RX_LEN[12]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[12]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N10
dffeas \rLen[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[12]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[12]),
	.prn(vcc));
defparam \rLen[12] .is_wysiwyg = "true";
defparam \rLen[12] .power_up = "low";

// Location: IOIBUF_X78_Y117_N47
twentynm_io_ibuf \CHNL_RX_LEN[13]~input (
	.i(CHNL_RX_LEN[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[13]~input_o ));
defparam \CHNL_RX_LEN[13]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[13]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N56
dffeas \rLen[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[13]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[13]),
	.prn(vcc));
defparam \rLen[13] .is_wysiwyg = "true";
defparam \rLen[13] .power_up = "low";

// Location: LABCELL_X138_Y104_N24
twentynm_lcell_comb \LessThan_0~19 (
// Equation(s):
// \LessThan_0~19_combout  = ( rLen[12] & ( rLen[13] & ( (rCount[13] & (rCount[12] & (!rLen[14] $ (rCount[14])))) ) ) ) # ( !rLen[12] & ( rLen[13] & ( (rCount[13] & (!rCount[12] & (!rLen[14] $ (rCount[14])))) ) ) ) # ( rLen[12] & ( !rLen[13] & ( (!rCount[13] 
// & (rCount[12] & (!rLen[14] $ (rCount[14])))) ) ) ) # ( !rLen[12] & ( !rLen[13] & ( (!rCount[13] & (!rCount[12] & (!rLen[14] $ (rCount[14])))) ) ) )

	.dataa(!rLen[14]),
	.datab(!rCount[14]),
	.datac(!rCount[13]),
	.datad(!rCount[12]),
	.datae(!rLen[12]),
	.dataf(!rLen[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~19 .extended_lut = "off";
defparam \LessThan_0~19 .lut_mask = 64'h9000009009000009;
defparam \LessThan_0~19 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N0
twentynm_lcell_comb \LessThan_0~25 (
// Equation(s):
// \LessThan_0~25_combout  = ( \LessThan_0~19_combout  & ( rCount[9] & ( (rLen[9] & (!\LessThan_0~23_combout  & (!\LessThan_0~22_combout  & !\LessThan_0~24_combout ))) ) ) ) # ( \LessThan_0~19_combout  & ( !rCount[9] & ( (!rLen[9] & (!\LessThan_0~23_combout  
// & (!\LessThan_0~22_combout  & !\LessThan_0~24_combout ))) ) ) )

	.dataa(!rLen[9]),
	.datab(!\LessThan_0~23_combout ),
	.datac(!\LessThan_0~22_combout ),
	.datad(!\LessThan_0~24_combout ),
	.datae(!\LessThan_0~19_combout ),
	.dataf(!rCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~25 .extended_lut = "off";
defparam \LessThan_0~25 .lut_mask = 64'h0000800000004000;
defparam \LessThan_0~25 .shared_arith = "off";

// Location: LABCELL_X138_Y104_N6
twentynm_lcell_comb \LessThan_0~20 (
// Equation(s):
// \LessThan_0~20_combout  = ( rLen[12] & ( rLen[13] & ( (!rLen[14] & (!rCount[14] & ((!rCount[13]) # (!rCount[12])))) # (rLen[14] & ((!rCount[14]) # ((!rCount[13]) # (!rCount[12])))) ) ) ) # ( !rLen[12] & ( rLen[13] & ( (!rLen[14] & (!rCount[14] & 
// !rCount[13])) # (rLen[14] & ((!rCount[14]) # (!rCount[13]))) ) ) ) # ( rLen[12] & ( !rLen[13] & ( (!rLen[14] & (!rCount[14] & (!rCount[13] & !rCount[12]))) # (rLen[14] & ((!rCount[14]) # ((!rCount[13] & !rCount[12])))) ) ) ) # ( !rLen[12] & ( !rLen[13] & 
// ( (rLen[14] & !rCount[14]) ) ) )

	.dataa(!rLen[14]),
	.datab(!rCount[14]),
	.datac(!rCount[13]),
	.datad(!rCount[12]),
	.datae(!rLen[12]),
	.dataf(!rLen[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~20 .extended_lut = "off";
defparam \LessThan_0~20 .lut_mask = 64'h4444D444D4D4DDD4;
defparam \LessThan_0~20 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N36
twentynm_lcell_comb \LessThan_0~21 (
// Equation(s):
// \LessThan_0~21_combout  = ( rCount[11] & ( rLen[10] & ( ((!rCount[10] & (rLen[11] & \LessThan_0~19_combout ))) # (\LessThan_0~20_combout ) ) ) ) # ( !rCount[11] & ( rLen[10] & ( ((\LessThan_0~19_combout  & ((!rCount[10]) # (rLen[11])))) # 
// (\LessThan_0~20_combout ) ) ) ) # ( rCount[11] & ( !rLen[10] & ( \LessThan_0~20_combout  ) ) ) # ( !rCount[11] & ( !rLen[10] & ( ((rLen[11] & \LessThan_0~19_combout )) # (\LessThan_0~20_combout ) ) ) )

	.dataa(!rCount[10]),
	.datab(!rLen[11]),
	.datac(!\LessThan_0~20_combout ),
	.datad(!\LessThan_0~19_combout ),
	.datae(!rCount[11]),
	.dataf(!rLen[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~21 .extended_lut = "off";
defparam \LessThan_0~21 .lut_mask = 64'h0F3F0F0F0FBF0F2F;
defparam \LessThan_0~21 .shared_arith = "off";

// Location: IOIBUF_X142_Y201_N17
twentynm_io_ibuf \CHNL_RX_LEN[18]~input (
	.i(CHNL_RX_LEN[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[18]~input_o ));
defparam \CHNL_RX_LEN[18]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[18]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N4
dffeas \rLen[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[18]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[18]),
	.prn(vcc));
defparam \rLen[18] .is_wysiwyg = "true";
defparam \rLen[18] .power_up = "low";

// Location: IOIBUF_X78_Y116_N47
twentynm_io_ibuf \CHNL_RX_LEN[15]~input (
	.i(CHNL_RX_LEN[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[15]~input_o ));
defparam \CHNL_RX_LEN[15]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[15]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N26
dffeas \rLen[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[15]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[15]),
	.prn(vcc));
defparam \rLen[15] .is_wysiwyg = "true";
defparam \rLen[15] .power_up = "low";

// Location: LABCELL_X138_Y105_N9
twentynm_lcell_comb \LessThan_0~27 (
// Equation(s):
// \LessThan_0~27_combout  = ( rLen[15] & ( !rCount[15] ) ) # ( !rLen[15] & ( rCount[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rLen[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~27 .extended_lut = "off";
defparam \LessThan_0~27 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan_0~27 .shared_arith = "off";

// Location: IOIBUF_X142_Y202_N17
twentynm_io_ibuf \CHNL_RX_LEN[20]~input (
	.i(CHNL_RX_LEN[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[20]~input_o ));
defparam \CHNL_RX_LEN[20]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[20]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N38
dffeas \rLen[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[20]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[20]),
	.prn(vcc));
defparam \rLen[20] .is_wysiwyg = "true";
defparam \rLen[20] .power_up = "low";

// Location: IOIBUF_X142_Y202_N47
twentynm_io_ibuf \CHNL_RX_LEN[19]~input (
	.i(CHNL_RX_LEN[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[19]~input_o ));
defparam \CHNL_RX_LEN[19]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[19]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N20
dffeas \rLen[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[19]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[19]),
	.prn(vcc));
defparam \rLen[19] .is_wysiwyg = "true";
defparam \rLen[19] .power_up = "low";

// Location: IOIBUF_X142_Y204_N47
twentynm_io_ibuf \CHNL_RX_LEN[21]~input (
	.i(CHNL_RX_LEN[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[21]~input_o ));
defparam \CHNL_RX_LEN[21]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[21]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N34
dffeas \rLen[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[21]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[21]),
	.prn(vcc));
defparam \rLen[21] .is_wysiwyg = "true";
defparam \rLen[21] .power_up = "low";

// Location: LABCELL_X138_Y103_N21
twentynm_lcell_comb \LessThan_0~6 (
// Equation(s):
// \LessThan_0~6_combout  = ( rCount[21] & ( rLen[21] & ( (!rLen[20] & (!rCount[20] & (!rLen[19] $ (rCount[19])))) # (rLen[20] & (rCount[20] & (!rLen[19] $ (rCount[19])))) ) ) ) # ( !rCount[21] & ( !rLen[21] & ( (!rLen[20] & (!rCount[20] & (!rLen[19] $ 
// (rCount[19])))) # (rLen[20] & (rCount[20] & (!rLen[19] $ (rCount[19])))) ) ) )

	.dataa(!rLen[20]),
	.datab(!rLen[19]),
	.datac(!rCount[20]),
	.datad(!rCount[19]),
	.datae(!rCount[21]),
	.dataf(!rLen[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~6 .extended_lut = "off";
defparam \LessThan_0~6 .lut_mask = 64'h8421000000008421;
defparam \LessThan_0~6 .shared_arith = "off";

// Location: IOIBUF_X78_Y126_N32
twentynm_io_ibuf \CHNL_RX_LEN[16]~input (
	.i(CHNL_RX_LEN[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[16]~input_o ));
defparam \CHNL_RX_LEN[16]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[16]~input .simulate_z_as = "z";

// Location: FF_X138_Y103_N44
dffeas \rLen[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[16]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[16]),
	.prn(vcc));
defparam \rLen[16] .is_wysiwyg = "true";
defparam \rLen[16] .power_up = "low";

// Location: LABCELL_X138_Y105_N54
twentynm_lcell_comb \LessThan_0~26 (
// Equation(s):
// \LessThan_0~26_combout  = ( rLen[16] & ( !rCount[16] ) ) # ( !rLen[16] & ( rCount[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rLen[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~26 .extended_lut = "off";
defparam \LessThan_0~26 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan_0~26 .shared_arith = "off";

// Location: IOIBUF_X78_Y125_N32
twentynm_io_ibuf \CHNL_RX_LEN[17]~input (
	.i(CHNL_RX_LEN[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[17]~input_o ));
defparam \CHNL_RX_LEN[17]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[17]~input .simulate_z_as = "z";

// Location: FF_X139_Y103_N50
dffeas \rLen[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[17]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[17]),
	.prn(vcc));
defparam \rLen[17] .is_wysiwyg = "true";
defparam \rLen[17] .power_up = "low";

// Location: LABCELL_X138_Y105_N12
twentynm_lcell_comb \LessThan_0~5 (
// Equation(s):
// \LessThan_0~5_combout  = ( rLen[17] & ( !rCount[17] ) ) # ( !rLen[17] & ( rCount[17] ) )

	.dataa(gnd),
	.datab(!rCount[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(!rLen[17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~5 .extended_lut = "off";
defparam \LessThan_0~5 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \LessThan_0~5 .shared_arith = "off";

// Location: LABCELL_X138_Y105_N21
twentynm_lcell_comb \LessThan_0~28 (
// Equation(s):
// \LessThan_0~28_combout  = ( !\LessThan_0~26_combout  & ( !\LessThan_0~5_combout  & ( (!\LessThan_0~27_combout  & (\LessThan_0~6_combout  & (!rLen[18] $ (rCount[18])))) ) ) )

	.dataa(!rLen[18]),
	.datab(!\LessThan_0~27_combout ),
	.datac(!rCount[18]),
	.datad(!\LessThan_0~6_combout ),
	.datae(!\LessThan_0~26_combout ),
	.dataf(!\LessThan_0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~28 .extended_lut = "off";
defparam \LessThan_0~28 .lut_mask = 64'h0084000000000000;
defparam \LessThan_0~28 .shared_arith = "off";

// Location: IOIBUF_X78_Y126_N62
twentynm_io_ibuf \CHNL_RX_LEN[7]~input (
	.i(CHNL_RX_LEN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[7]~input_o ));
defparam \CHNL_RX_LEN[7]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[7]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N23
dffeas \rLen[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[7]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[7]),
	.prn(vcc));
defparam \rLen[7] .is_wysiwyg = "true";
defparam \rLen[7] .power_up = "low";

// Location: IOIBUF_X78_Y125_N62
twentynm_io_ibuf \CHNL_RX_LEN[5]~input (
	.i(CHNL_RX_LEN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[5]~input_o ));
defparam \CHNL_RX_LEN[5]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[5]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N50
dffeas \rLen[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[5]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[5]),
	.prn(vcc));
defparam \rLen[5] .is_wysiwyg = "true";
defparam \rLen[5] .power_up = "low";

// Location: IOIBUF_X78_Y123_N62
twentynm_io_ibuf \CHNL_RX_LEN[6]~input (
	.i(CHNL_RX_LEN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[6]~input_o ));
defparam \CHNL_RX_LEN[6]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[6]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N35
dffeas \rLen[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[6]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[6]),
	.prn(vcc));
defparam \rLen[6] .is_wysiwyg = "true";
defparam \rLen[6] .power_up = "low";

// Location: LABCELL_X138_Y104_N48
twentynm_lcell_comb \LessThan_0~15 (
// Equation(s):
// \LessThan_0~15_combout  = ( rLen[5] & ( rLen[6] & ( (!rLen[7] & (!rCount[7] & ((!rCount[6]) # (!rCount[5])))) # (rLen[7] & ((!rCount[6]) # ((!rCount[5]) # (!rCount[7])))) ) ) ) # ( !rLen[5] & ( rLen[6] & ( (!rLen[7] & (!rCount[6] & !rCount[7])) # (rLen[7] 
// & ((!rCount[6]) # (!rCount[7]))) ) ) ) # ( rLen[5] & ( !rLen[6] & ( (!rLen[7] & (!rCount[6] & (!rCount[5] & !rCount[7]))) # (rLen[7] & ((!rCount[7]) # ((!rCount[6] & !rCount[5])))) ) ) ) # ( !rLen[5] & ( !rLen[6] & ( (rLen[7] & !rCount[7]) ) ) )

	.dataa(!rLen[7]),
	.datab(!rCount[6]),
	.datac(!rCount[5]),
	.datad(!rCount[7]),
	.datae(!rLen[5]),
	.dataf(!rLen[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~15 .extended_lut = "off";
defparam \LessThan_0~15 .lut_mask = 64'h5500D540DD44FD54;
defparam \LessThan_0~15 .shared_arith = "off";

// Location: IOIBUF_X78_Y115_N62
twentynm_io_ibuf \CHNL_RX_LEN[3]~input (
	.i(CHNL_RX_LEN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[3]~input_o ));
defparam \CHNL_RX_LEN[3]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[3]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N38
dffeas \rLen[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[3]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[3]),
	.prn(vcc));
defparam \rLen[3] .is_wysiwyg = "true";
defparam \rLen[3] .power_up = "low";

// Location: IOIBUF_X78_Y121_N17
twentynm_io_ibuf \CHNL_RX_LEN[4]~input (
	.i(CHNL_RX_LEN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[4]~input_o ));
defparam \CHNL_RX_LEN[4]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[4]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N16
dffeas \rLen[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[4]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[4]),
	.prn(vcc));
defparam \rLen[4] .is_wysiwyg = "true";
defparam \rLen[4] .power_up = "low";

// Location: LABCELL_X138_Y104_N12
twentynm_lcell_comb \LessThan_0~17 (
// Equation(s):
// \LessThan_0~17_combout  = ( rLen[5] & ( rLen[6] & ( (rCount[6] & (rCount[5] & (!rLen[7] $ (rCount[7])))) ) ) ) # ( !rLen[5] & ( rLen[6] & ( (rCount[6] & (!rCount[5] & (!rLen[7] $ (rCount[7])))) ) ) ) # ( rLen[5] & ( !rLen[6] & ( (!rCount[6] & (rCount[5] & 
// (!rLen[7] $ (rCount[7])))) ) ) ) # ( !rLen[5] & ( !rLen[6] & ( (!rCount[6] & (!rCount[5] & (!rLen[7] $ (rCount[7])))) ) ) )

	.dataa(!rLen[7]),
	.datab(!rCount[6]),
	.datac(!rCount[5]),
	.datad(!rCount[7]),
	.datae(!rLen[5]),
	.dataf(!rLen[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~17 .extended_lut = "off";
defparam \LessThan_0~17 .lut_mask = 64'h8040080420100201;
defparam \LessThan_0~17 .shared_arith = "off";

// Location: IOIBUF_X78_Y121_N32
twentynm_io_ibuf \CHNL_RX_LEN[0]~input (
	.i(CHNL_RX_LEN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[0]~input_o ));
defparam \CHNL_RX_LEN[0]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[0]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N14
dffeas \rLen[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[0]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[0]),
	.prn(vcc));
defparam \rLen[0] .is_wysiwyg = "true";
defparam \rLen[0] .power_up = "low";

// Location: IOIBUF_X78_Y117_N32
twentynm_io_ibuf \CHNL_RX_LEN[2]~input (
	.i(CHNL_RX_LEN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[2]~input_o ));
defparam \CHNL_RX_LEN[2]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[2]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N40
dffeas \rLen[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[2]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[2]),
	.prn(vcc));
defparam \rLen[2] .is_wysiwyg = "true";
defparam \rLen[2] .power_up = "low";

// Location: IOIBUF_X78_Y115_N32
twentynm_io_ibuf \CHNL_RX_LEN[1]~input (
	.i(CHNL_RX_LEN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LEN[1]~input_o ));
defparam \CHNL_RX_LEN[1]~input .bus_hold = "false";
defparam \CHNL_RX_LEN[1]~input .simulate_z_as = "z";

// Location: FF_X139_Y105_N58
dffeas \rLen[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[1]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[1]),
	.prn(vcc));
defparam \rLen[1] .is_wysiwyg = "true";
defparam \rLen[1] .power_up = "low";

// Location: MLABCELL_X139_Y105_N45
twentynm_lcell_comb \LessThan_0~16 (
// Equation(s):
// \LessThan_0~16_combout  = ( rLen[1] & ( (!rCount[2]) # (rLen[2]) ) ) # ( !rLen[1] & ( (!rLen[0] & (rLen[2] & !rCount[2])) # (rLen[0] & ((!rCount[2]) # (rLen[2]))) ) )

	.dataa(!rLen[0]),
	.datab(gnd),
	.datac(!rLen[2]),
	.datad(!rCount[2]),
	.datae(gnd),
	.dataf(!rLen[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~16 .extended_lut = "off";
defparam \LessThan_0~16 .lut_mask = 64'h5F055F05FF0FFF0F;
defparam \LessThan_0~16 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N30
twentynm_lcell_comb \LessThan_0~18 (
// Equation(s):
// \LessThan_0~18_combout  = ( \LessThan_0~17_combout  & ( \LessThan_0~16_combout  & ( (!rLen[4] & (!rCount[4] & ((!rCount[3]) # (rLen[3])))) # (rLen[4] & (((!rCount[3]) # (!rCount[4])) # (rLen[3]))) ) ) ) # ( \LessThan_0~17_combout  & ( 
// !\LessThan_0~16_combout  & ( (!rLen[4] & (rLen[3] & (!rCount[3] & !rCount[4]))) # (rLen[4] & ((!rCount[4]) # ((rLen[3] & !rCount[3])))) ) ) )

	.dataa(!rLen[3]),
	.datab(!rCount[3]),
	.datac(!rLen[4]),
	.datad(!rCount[4]),
	.datae(!\LessThan_0~17_combout ),
	.dataf(!\LessThan_0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~18 .extended_lut = "off";
defparam \LessThan_0~18 .lut_mask = 64'h00004F040000DF0D;
defparam \LessThan_0~18 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N9
twentynm_lcell_comb \LessThan_0~29 (
// Equation(s):
// \LessThan_0~29_combout  = ( !rCount[8] & ( rLen[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rLen[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~29 .extended_lut = "off";
defparam \LessThan_0~29 .lut_mask = 64'h0F0F0F0F00000000;
defparam \LessThan_0~29 .shared_arith = "off";

// Location: MLABCELL_X139_Y104_N18
twentynm_lcell_comb \LessThan_0~30 (
// Equation(s):
// \LessThan_0~30_combout  = ( \LessThan_0~19_combout  & ( !\LessThan_0~22_combout  & ( (!\LessThan_0~23_combout  & ((!rCount[9] & ((\LessThan_0~29_combout ) # (rLen[9]))) # (rCount[9] & (rLen[9] & \LessThan_0~29_combout )))) ) ) )

	.dataa(!rCount[9]),
	.datab(!\LessThan_0~23_combout ),
	.datac(!rLen[9]),
	.datad(!\LessThan_0~29_combout ),
	.datae(!\LessThan_0~19_combout ),
	.dataf(!\LessThan_0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~30 .extended_lut = "off";
defparam \LessThan_0~30 .lut_mask = 64'h0000088C00000000;
defparam \LessThan_0~30 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N0
twentynm_lcell_comb \LessThan_0~31 (
// Equation(s):
// \LessThan_0~31_combout  = ( \LessThan_0~18_combout  & ( \LessThan_0~30_combout  & ( \LessThan_0~28_combout  ) ) ) # ( !\LessThan_0~18_combout  & ( \LessThan_0~30_combout  & ( \LessThan_0~28_combout  ) ) ) # ( \LessThan_0~18_combout  & ( 
// !\LessThan_0~30_combout  & ( (\LessThan_0~28_combout  & ((\LessThan_0~21_combout ) # (\LessThan_0~25_combout ))) ) ) ) # ( !\LessThan_0~18_combout  & ( !\LessThan_0~30_combout  & ( (\LessThan_0~28_combout  & (((\LessThan_0~25_combout  & 
// \LessThan_0~15_combout )) # (\LessThan_0~21_combout ))) ) ) )

	.dataa(!\LessThan_0~25_combout ),
	.datab(!\LessThan_0~21_combout ),
	.datac(!\LessThan_0~28_combout ),
	.datad(!\LessThan_0~15_combout ),
	.datae(!\LessThan_0~18_combout ),
	.dataf(!\LessThan_0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~31 .extended_lut = "off";
defparam \LessThan_0~31 .lut_mask = 64'h030707070F0F0F0F;
defparam \LessThan_0~31 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N6
twentynm_lcell_comb \LessThan_0~8 (
// Equation(s):
// \LessThan_0~8_combout  = ( rCount[21] & ( rLen[21] & ( (!rLen[20] & (rLen[19] & (!rCount[19] & !rCount[20]))) # (rLen[20] & ((!rCount[20]) # ((rLen[19] & !rCount[19])))) ) ) ) # ( !rCount[21] & ( rLen[21] ) ) # ( !rCount[21] & ( !rLen[21] & ( (!rLen[20] & 
// (rLen[19] & (!rCount[19] & !rCount[20]))) # (rLen[20] & ((!rCount[20]) # ((rLen[19] & !rCount[19])))) ) ) )

	.dataa(!rLen[20]),
	.datab(!rLen[19]),
	.datac(!rCount[19]),
	.datad(!rCount[20]),
	.datae(!rCount[21]),
	.dataf(!rLen[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~8 .extended_lut = "off";
defparam \LessThan_0~8 .lut_mask = 64'h75100000FFFF7510;
defparam \LessThan_0~8 .shared_arith = "off";

// Location: LABCELL_X138_Y105_N36
twentynm_lcell_comb \LessThan_0~9 (
// Equation(s):
// \LessThan_0~9_combout  = ( rLen[17] & ( \LessThan_0~6_combout  & ( ((!rLen[18] & (!rCount[18] & !rCount[17])) # (rLen[18] & ((!rCount[18]) # (!rCount[17])))) # (\LessThan_0~8_combout ) ) ) ) # ( !rLen[17] & ( \LessThan_0~6_combout  & ( ((rLen[18] & 
// !rCount[18])) # (\LessThan_0~8_combout ) ) ) ) # ( rLen[17] & ( !\LessThan_0~6_combout  & ( \LessThan_0~8_combout  ) ) ) # ( !rLen[17] & ( !\LessThan_0~6_combout  & ( \LessThan_0~8_combout  ) ) )

	.dataa(!rLen[18]),
	.datab(!rCount[18]),
	.datac(!\LessThan_0~8_combout ),
	.datad(!rCount[17]),
	.datae(!rLen[17]),
	.dataf(!\LessThan_0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~9 .extended_lut = "off";
defparam \LessThan_0~9 .lut_mask = 64'h0F0F0F0F4F4FDF4F;
defparam \LessThan_0~9 .shared_arith = "off";

// Location: LABCELL_X138_Y105_N42
twentynm_lcell_comb \LessThan_0~7 (
// Equation(s):
// \LessThan_0~7_combout  = ( !\LessThan_0~5_combout  & ( (\LessThan_0~6_combout  & (!rLen[18] $ (rCount[18]))) ) )

	.dataa(!rLen[18]),
	.datab(!rCount[18]),
	.datac(!\LessThan_0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan_0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~7 .extended_lut = "off";
defparam \LessThan_0~7 .lut_mask = 64'h0909090900000000;
defparam \LessThan_0~7 .shared_arith = "off";

// Location: LABCELL_X138_Y105_N30
twentynm_lcell_comb \LessThan_0~10 (
// Equation(s):
// \LessThan_0~10_combout  = ( rCount[16] & ( rLen[16] & ( ((!rCount[15] & (rLen[15] & \LessThan_0~7_combout ))) # (\LessThan_0~9_combout ) ) ) ) # ( !rCount[16] & ( rLen[16] & ( (\LessThan_0~7_combout ) # (\LessThan_0~9_combout ) ) ) ) # ( rCount[16] & ( 
// !rLen[16] & ( \LessThan_0~9_combout  ) ) ) # ( !rCount[16] & ( !rLen[16] & ( ((!rCount[15] & (rLen[15] & \LessThan_0~7_combout ))) # (\LessThan_0~9_combout ) ) ) )

	.dataa(!\LessThan_0~9_combout ),
	.datab(!rCount[15]),
	.datac(!rLen[15]),
	.datad(!\LessThan_0~7_combout ),
	.datae(!rCount[16]),
	.dataf(!rLen[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~10 .extended_lut = "off";
defparam \LessThan_0~10 .lut_mask = 64'h555D555555FF555D;
defparam \LessThan_0~10 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N24
twentynm_lcell_comb \i345~3 (
// Equation(s):
// \i345~3_combout  = ( rLen[29] & ( (\i345~0_combout  & !rCount[29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i345~0_combout ),
	.datad(!rCount[29]),
	.datae(gnd),
	.dataf(!rLen[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~3 .extended_lut = "off";
defparam \i345~3 .lut_mask = 64'h000000000F000F00;
defparam \i345~3 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N36
twentynm_lcell_comb \i345~2 (
// Equation(s):
// \i345~2_combout  = ( !rCount[30] & ( (\rState~q  & (rLen[30] & (!rCount[31] $ (rLen[31])))) ) )

	.dataa(!\rState~q ),
	.datab(!rLen[30]),
	.datac(!rCount[31]),
	.datad(!rLen[31]),
	.datae(gnd),
	.dataf(!rCount[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~2 .extended_lut = "off";
defparam \i345~2 .lut_mask = 64'h1001100100000000;
defparam \i345~2 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N51
twentynm_lcell_comb \i345~5 (
// Equation(s):
// \i345~5_combout  = ( !\rState~q  & ( ((((\CHNL_RX~input_o  & !\fifo_out|empty~q )) # (\i345~2_combout )) # (\i345~3_combout )) ) ) # ( \rState~q  & ( (((rLen[31] & (!rCount[31]))) # (\i345~2_combout )) # (\i345~3_combout ) ) )

	.dataa(!rLen[31]),
	.datab(!\i345~3_combout ),
	.datac(!rCount[31]),
	.datad(!\i345~2_combout ),
	.datae(!\rState~q ),
	.dataf(!\fifo_out|empty~q ),
	.datag(!\CHNL_RX~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~5 .extended_lut = "on";
defparam \i345~5 .lut_mask = 64'h3FFF73FF33FF73FF;
defparam \i345~5 .shared_arith = "off";

// Location: MLABCELL_X137_Y105_N36
twentynm_lcell_comb \LessThan_0~11 (
// Equation(s):
// \LessThan_0~11_combout  = ( rLen[25] & ( (!\LessThan_0~0_combout  & (rCount[25] & \LessThan_0~3_combout )) ) ) # ( !rLen[25] & ( (!\LessThan_0~0_combout  & (!rCount[25] & \LessThan_0~3_combout )) ) )

	.dataa(!\LessThan_0~0_combout ),
	.datab(gnd),
	.datac(!rCount[25]),
	.datad(!\LessThan_0~3_combout ),
	.datae(gnd),
	.dataf(!rLen[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~11 .extended_lut = "off";
defparam \LessThan_0~11 .lut_mask = 64'h00A000A0000A000A;
defparam \LessThan_0~11 .shared_arith = "off";

// Location: MLABCELL_X137_Y105_N0
twentynm_lcell_comb \LessThan_0~12 (
// Equation(s):
// \LessThan_0~12_combout  = ( rLen[27] & ( rLen[26] & ( (!rLen[28] & (!rCount[28] & ((!rCount[27]) # (!rCount[26])))) # (rLen[28] & ((!rCount[28]) # ((!rCount[27]) # (!rCount[26])))) ) ) ) # ( !rLen[27] & ( rLen[26] & ( (!rLen[28] & (!rCount[28] & 
// (!rCount[27] & !rCount[26]))) # (rLen[28] & ((!rCount[28]) # ((!rCount[27] & !rCount[26])))) ) ) ) # ( rLen[27] & ( !rLen[26] & ( (!rLen[28] & (!rCount[28] & !rCount[27])) # (rLen[28] & ((!rCount[28]) # (!rCount[27]))) ) ) ) # ( !rLen[27] & ( !rLen[26] & 
// ( (rLen[28] & !rCount[28]) ) ) )

	.dataa(!rLen[28]),
	.datab(!rCount[28]),
	.datac(!rCount[27]),
	.datad(!rCount[26]),
	.datae(!rLen[27]),
	.dataf(!rLen[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~12 .extended_lut = "off";
defparam \LessThan_0~12 .lut_mask = 64'h4444D4D4D444DDD4;
defparam \LessThan_0~12 .shared_arith = "off";

// Location: MLABCELL_X137_Y105_N42
twentynm_lcell_comb \LessThan_0~13 (
// Equation(s):
// \LessThan_0~13_combout  = ( \LessThan_0~12_combout  & ( \LessThan_0~3_combout  ) ) # ( !\LessThan_0~12_combout  & ( \LessThan_0~3_combout  & ( (!rCount[25] & (((rLen[24] & !rCount[24])) # (rLen[25]))) # (rCount[25] & (rLen[24] & (rLen[25] & !rCount[24]))) 
// ) ) ) # ( \LessThan_0~12_combout  & ( !\LessThan_0~3_combout  ) )

	.dataa(!rCount[25]),
	.datab(!rLen[24]),
	.datac(!rLen[25]),
	.datad(!rCount[24]),
	.datae(!\LessThan_0~12_combout ),
	.dataf(!\LessThan_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~13 .extended_lut = "off";
defparam \LessThan_0~13 .lut_mask = 64'h0000FFFF2B0AFFFF;
defparam \LessThan_0~13 .shared_arith = "off";

// Location: MLABCELL_X137_Y105_N48
twentynm_lcell_comb \LessThan_0~14 (
// Equation(s):
// \LessThan_0~14_combout  = ( rLen[23] & ( rCount[22] & ( ((\LessThan_0~11_combout  & !rCount[23])) # (\LessThan_0~13_combout ) ) ) ) # ( !rLen[23] & ( rCount[22] & ( \LessThan_0~13_combout  ) ) ) # ( rLen[23] & ( !rCount[22] & ( ((\LessThan_0~11_combout  & 
// ((!rCount[23]) # (rLen[22])))) # (\LessThan_0~13_combout ) ) ) ) # ( !rLen[23] & ( !rCount[22] & ( ((\LessThan_0~11_combout  & (rLen[22] & !rCount[23]))) # (\LessThan_0~13_combout ) ) ) )

	.dataa(!\LessThan_0~11_combout ),
	.datab(!\LessThan_0~13_combout ),
	.datac(!rLen[22]),
	.datad(!rCount[23]),
	.datae(!rLen[23]),
	.dataf(!rCount[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_0~14 .extended_lut = "off";
defparam \LessThan_0~14 .lut_mask = 64'h3733773733337733;
defparam \LessThan_0~14 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N24
twentynm_lcell_comb \i345~4 (
// Equation(s):
// \i345~4_combout  = ( \i345~5_combout  & ( \LessThan_0~14_combout  ) ) # ( !\i345~5_combout  & ( \LessThan_0~14_combout  & ( \i345~1_combout  ) ) ) # ( \i345~5_combout  & ( !\LessThan_0~14_combout  ) ) # ( !\i345~5_combout  & ( !\LessThan_0~14_combout  & ( 
// (\LessThan_0~4_combout  & (\i345~1_combout  & ((\LessThan_0~10_combout ) # (\LessThan_0~31_combout )))) ) ) )

	.dataa(!\LessThan_0~4_combout ),
	.datab(!\i345~1_combout ),
	.datac(!\LessThan_0~31_combout ),
	.datad(!\LessThan_0~10_combout ),
	.datae(!\i345~5_combout ),
	.dataf(!\LessThan_0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i345~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i345~4 .extended_lut = "off";
defparam \i345~4 .lut_mask = 64'h0111FFFF3333FFFF;
defparam \i345~4 .shared_arith = "off";

// Location: FF_X141_Y105_N25
dffeas rState(
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i345~4_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rState~q ),
	.prn(vcc));
defparam rState.is_wysiwyg = "true";
defparam rState.power_up = "low";

// Location: MLABCELL_X141_Y103_N27
twentynm_lcell_comb \rLen[30]~0 (
// Equation(s):
// \rLen[30]~0_combout  = ( \CHNL_RX~input_o  & ( !\fifo_out|empty~q  & ( !\rState~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rState~q ),
	.datad(gnd),
	.datae(!\CHNL_RX~input_o ),
	.dataf(!\fifo_out|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rLen[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \rLen[30]~0 .extended_lut = "off";
defparam \rLen[30]~0 .lut_mask = 64'h0000F0F000000000;
defparam \rLen[30]~0 .shared_arith = "off";

// Location: FF_X141_Y105_N10
dffeas \rLen[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_LEN[26]~input_o ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rLen[30]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rLen[26]),
	.prn(vcc));
defparam \rLen[26] .is_wysiwyg = "true";
defparam \rLen[26] .power_up = "low";

// Location: MLABCELL_X141_Y104_N42
twentynm_lcell_comb \i408~1 (
// Equation(s):
// \i408~1_combout  = ( \fifo_out|empty~q  & ( \sState.00~q  & ( \sState.10~q  ) ) ) # ( !\fifo_out|empty~q  & ( \sState.00~q  & ( \sState.10~q  ) ) ) # ( \fifo_out|empty~q  & ( !\sState.00~q  ) )

	.dataa(!\sState.10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fifo_out|empty~q ),
	.dataf(!\sState.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i408~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i408~1 .extended_lut = "off";
defparam \i408~1 .lut_mask = 64'h0000FFFF55555555;
defparam \i408~1 .shared_arith = "off";

// Location: FF_X139_Y103_N41
dffeas \sCount[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~27_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[12]),
	.prn(vcc));
defparam \sCount[12] .is_wysiwyg = "true";
defparam \sCount[12] .power_up = "low";

// Location: FF_X139_Y105_N8
dffeas \sCount[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~18_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[6]),
	.prn(vcc));
defparam \sCount[6] .is_wysiwyg = "true";
defparam \sCount[6] .power_up = "low";

// Location: LABCELL_X140_Y103_N0
twentynm_lcell_comb \add_1~89 (
// Equation(s):
// \add_1~89_sumout  = SUM(( \fifo_out|empty~q  ) + ( sCount[2] ) + ( !VCC ))
// \add_1~90  = CARRY(( \fifo_out|empty~q  ) + ( sCount[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sCount[2]),
	.datad(!\fifo_out|empty~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~89_sumout ),
	.cout(\add_1~90 ),
	.shareout());
defparam \add_1~89 .extended_lut = "off";
defparam \add_1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \add_1~89 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N0
twentynm_lcell_comb \Select_29~22 (
// Equation(s):
// \Select_29~22_combout  = ( sCount[2] & ( \add_1~89_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[2] & ( \add_1~89_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[2] & ( !\add_1~89_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[2]),
	.dataf(!\add_1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~22 .extended_lut = "off";
defparam \Select_29~22 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~22 .shared_arith = "off";

// Location: FF_X139_Y105_N2
dffeas \sCount[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~22_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[2]),
	.prn(vcc));
defparam \sCount[2] .is_wysiwyg = "true";
defparam \sCount[2] .power_up = "low";

// Location: LABCELL_X140_Y103_N3
twentynm_lcell_comb \add_1~85 (
// Equation(s):
// \add_1~85_sumout  = SUM(( GND ) + ( sCount[3] ) + ( \add_1~90  ))
// \add_1~86  = CARRY(( GND ) + ( sCount[3] ) + ( \add_1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[3]),
	.datag(gnd),
	.cin(\add_1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~85_sumout ),
	.cout(\add_1~86 ),
	.shareout());
defparam \add_1~85 .extended_lut = "off";
defparam \add_1~85 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~85 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N24
twentynm_lcell_comb \Select_29~21 (
// Equation(s):
// \Select_29~21_combout  = (!\i408~1_combout  & (((\i408~0_combout  & \add_1~85_sumout )) # (sCount[3]))) # (\i408~1_combout  & (\i408~0_combout  & (\add_1~85_sumout )))

	.dataa(!\i408~1_combout ),
	.datab(!\i408~0_combout ),
	.datac(!\add_1~85_sumout ),
	.datad(!sCount[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~21 .extended_lut = "off";
defparam \Select_29~21 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \Select_29~21 .shared_arith = "off";

// Location: FF_X139_Y105_N25
dffeas \sCount[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~21_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[3]),
	.prn(vcc));
defparam \sCount[3] .is_wysiwyg = "true";
defparam \sCount[3] .power_up = "low";

// Location: LABCELL_X140_Y103_N6
twentynm_lcell_comb \add_1~81 (
// Equation(s):
// \add_1~81_sumout  = SUM(( GND ) + ( sCount[4] ) + ( \add_1~86  ))
// \add_1~82  = CARRY(( GND ) + ( sCount[4] ) + ( \add_1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[4]),
	.datag(gnd),
	.cin(\add_1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~81_sumout ),
	.cout(\add_1~82 ),
	.shareout());
defparam \add_1~81 .extended_lut = "off";
defparam \add_1~81 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~81 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N57
twentynm_lcell_comb \Select_29~20 (
// Equation(s):
// \Select_29~20_combout  = ( sCount[4] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~81_sumout ) ) ) ) # ( !sCount[4] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~81_sumout ) ) ) ) # ( sCount[4] & ( !\i408~1_combout  ) ) # ( !sCount[4] & ( 
// !\i408~1_combout  & ( (\i408~0_combout  & \add_1~81_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i408~0_combout ),
	.datad(!\add_1~81_sumout ),
	.datae(!sCount[4]),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~20 .extended_lut = "off";
defparam \Select_29~20 .lut_mask = 64'h000FFFFF000F000F;
defparam \Select_29~20 .shared_arith = "off";

// Location: FF_X141_Y103_N59
dffeas \sCount[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~20_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[4]),
	.prn(vcc));
defparam \sCount[4] .is_wysiwyg = "true";
defparam \sCount[4] .power_up = "low";

// Location: LABCELL_X140_Y103_N9
twentynm_lcell_comb \add_1~77 (
// Equation(s):
// \add_1~77_sumout  = SUM(( GND ) + ( sCount[5] ) + ( \add_1~82  ))
// \add_1~78  = CARRY(( GND ) + ( sCount[5] ) + ( \add_1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[5]),
	.datag(gnd),
	.cin(\add_1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~77_sumout ),
	.cout(\add_1~78 ),
	.shareout());
defparam \add_1~77 .extended_lut = "off";
defparam \add_1~77 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~77 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N27
twentynm_lcell_comb \Select_29~19 (
// Equation(s):
// \Select_29~19_combout  = ( \add_1~77_sumout  & ( ((!\i408~1_combout  & sCount[5])) # (\i408~0_combout ) ) ) # ( !\add_1~77_sumout  & ( (!\i408~1_combout  & sCount[5]) ) )

	.dataa(!\i408~1_combout ),
	.datab(!\i408~0_combout ),
	.datac(gnd),
	.datad(!sCount[5]),
	.datae(gnd),
	.dataf(!\add_1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~19 .extended_lut = "off";
defparam \Select_29~19 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \Select_29~19 .shared_arith = "off";

// Location: FF_X139_Y105_N28
dffeas \sCount[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~19_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[5]),
	.prn(vcc));
defparam \sCount[5] .is_wysiwyg = "true";
defparam \sCount[5] .power_up = "low";

// Location: LABCELL_X140_Y103_N12
twentynm_lcell_comb \add_1~73 (
// Equation(s):
// \add_1~73_sumout  = SUM(( \sCount[6]~DUPLICATE_q  ) + ( GND ) + ( \add_1~78  ))
// \add_1~74  = CARRY(( \sCount[6]~DUPLICATE_q  ) + ( GND ) + ( \add_1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sCount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~73_sumout ),
	.cout(\add_1~74 ),
	.shareout());
defparam \add_1~73 .extended_lut = "off";
defparam \add_1~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~73 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N6
twentynm_lcell_comb \Select_29~18 (
// Equation(s):
// \Select_29~18_combout  = ( sCount[6] & ( \add_1~73_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[6] & ( \add_1~73_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[6] & ( !\add_1~73_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[6]),
	.dataf(!\add_1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~18 .extended_lut = "off";
defparam \Select_29~18 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~18 .shared_arith = "off";

// Location: FF_X139_Y105_N7
dffeas \sCount[6]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~18_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[6]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[6]~DUPLICATE .power_up = "low";

// Location: LABCELL_X140_Y103_N15
twentynm_lcell_comb \add_1~69 (
// Equation(s):
// \add_1~69_sumout  = SUM(( sCount[7] ) + ( GND ) + ( \add_1~74  ))
// \add_1~70  = CARRY(( sCount[7] ) + ( GND ) + ( \add_1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~69_sumout ),
	.cout(\add_1~70 ),
	.shareout());
defparam \add_1~69 .extended_lut = "off";
defparam \add_1~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~69 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N42
twentynm_lcell_comb \Select_29~17 (
// Equation(s):
// \Select_29~17_combout  = ( \add_1~69_sumout  & ( ((!\i408~1_combout  & sCount[7])) # (\i408~0_combout ) ) ) # ( !\add_1~69_sumout  & ( (!\i408~1_combout  & sCount[7]) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(!sCount[7]),
	.datae(gnd),
	.dataf(!\add_1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~17 .extended_lut = "off";
defparam \Select_29~17 .lut_mask = 64'h00F000F033F333F3;
defparam \Select_29~17 .shared_arith = "off";

// Location: FF_X139_Y105_N43
dffeas \sCount[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~17_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[7]),
	.prn(vcc));
defparam \sCount[7] .is_wysiwyg = "true";
defparam \sCount[7] .power_up = "low";

// Location: LABCELL_X140_Y103_N18
twentynm_lcell_comb \add_1~117 (
// Equation(s):
// \add_1~117_sumout  = SUM(( sCount[8] ) + ( GND ) + ( \add_1~70  ))
// \add_1~118  = CARRY(( sCount[8] ) + ( GND ) + ( \add_1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~117_sumout ),
	.cout(\add_1~118 ),
	.shareout());
defparam \add_1~117 .extended_lut = "off";
defparam \add_1~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~117 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N18
twentynm_lcell_comb \Select_29~29 (
// Equation(s):
// \Select_29~29_combout  = ( sCount[8] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~117_sumout ) ) ) ) # ( !sCount[8] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~117_sumout ) ) ) ) # ( sCount[8] & ( !\i408~1_combout  ) ) # ( !sCount[8] & ( 
// !\i408~1_combout  & ( (\i408~0_combout  & \add_1~117_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\add_1~117_sumout ),
	.datad(gnd),
	.datae(!sCount[8]),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~29 .extended_lut = "off";
defparam \Select_29~29 .lut_mask = 64'h0303FFFF03030303;
defparam \Select_29~29 .shared_arith = "off";

// Location: FF_X141_Y103_N20
dffeas \sCount[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~29_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[8]),
	.prn(vcc));
defparam \sCount[8] .is_wysiwyg = "true";
defparam \sCount[8] .power_up = "low";

// Location: LABCELL_X140_Y103_N21
twentynm_lcell_comb \add_1~113 (
// Equation(s):
// \add_1~113_sumout  = SUM(( GND ) + ( sCount[9] ) + ( \add_1~118  ))
// \add_1~114  = CARRY(( GND ) + ( sCount[9] ) + ( \add_1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[9]),
	.datag(gnd),
	.cin(\add_1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~113_sumout ),
	.cout(\add_1~114 ),
	.shareout());
defparam \add_1~113 .extended_lut = "off";
defparam \add_1~113 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~113 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N36
twentynm_lcell_comb \Select_29~28 (
// Equation(s):
// \Select_29~28_combout  = ( sCount[9] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~113_sumout ) ) ) ) # ( !sCount[9] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~113_sumout ) ) ) ) # ( sCount[9] & ( !\i408~1_combout  ) ) # ( !sCount[9] & ( 
// !\i408~1_combout  & ( (\i408~0_combout  & \add_1~113_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(gnd),
	.datad(!\add_1~113_sumout ),
	.datae(!sCount[9]),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~28 .extended_lut = "off";
defparam \Select_29~28 .lut_mask = 64'h0033FFFF00330033;
defparam \Select_29~28 .shared_arith = "off";

// Location: FF_X141_Y103_N38
dffeas \sCount[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~28_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[9]),
	.prn(vcc));
defparam \sCount[9] .is_wysiwyg = "true";
defparam \sCount[9] .power_up = "low";

// Location: LABCELL_X140_Y103_N24
twentynm_lcell_comb \add_1~97 (
// Equation(s):
// \add_1~97_sumout  = SUM(( GND ) + ( \sCount[10]~DUPLICATE_q  ) + ( \add_1~114  ))
// \add_1~98  = CARRY(( GND ) + ( \sCount[10]~DUPLICATE_q  ) + ( \add_1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sCount[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\add_1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~97_sumout ),
	.cout(\add_1~98 ),
	.shareout());
defparam \add_1~97 .extended_lut = "off";
defparam \add_1~97 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~97 .shared_arith = "off";

// Location: FF_X139_Y103_N56
dffeas \sCount[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~24_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[10]),
	.prn(vcc));
defparam \sCount[10] .is_wysiwyg = "true";
defparam \sCount[10] .power_up = "low";

// Location: MLABCELL_X139_Y103_N54
twentynm_lcell_comb \Select_29~24 (
// Equation(s):
// \Select_29~24_combout  = ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~97_sumout ) ) ) # ( !\i408~1_combout  & ( ((\i408~0_combout  & \add_1~97_sumout )) # (sCount[10]) ) )

	.dataa(!\i408~0_combout ),
	.datab(gnd),
	.datac(!\add_1~97_sumout ),
	.datad(!sCount[10]),
	.datae(gnd),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~24 .extended_lut = "off";
defparam \Select_29~24 .lut_mask = 64'h05FF05FF05050505;
defparam \Select_29~24 .shared_arith = "off";

// Location: FF_X139_Y103_N55
dffeas \sCount[10]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~24_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[10]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[10]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[10]~DUPLICATE .power_up = "low";

// Location: LABCELL_X140_Y103_N27
twentynm_lcell_comb \add_1~93 (
// Equation(s):
// \add_1~93_sumout  = SUM(( GND ) + ( sCount[11] ) + ( \add_1~98  ))
// \add_1~94  = CARRY(( GND ) + ( sCount[11] ) + ( \add_1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[11]),
	.datag(gnd),
	.cin(\add_1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~93_sumout ),
	.cout(\add_1~94 ),
	.shareout());
defparam \add_1~93 .extended_lut = "off";
defparam \add_1~93 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~93 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N24
twentynm_lcell_comb \Select_29~23 (
// Equation(s):
// \Select_29~23_combout  = ( \i408~1_combout  & ( (\add_1~93_sumout  & \i408~0_combout ) ) ) # ( !\i408~1_combout  & ( ((\add_1~93_sumout  & \i408~0_combout )) # (sCount[11]) ) )

	.dataa(gnd),
	.datab(!\add_1~93_sumout ),
	.datac(!\i408~0_combout ),
	.datad(!sCount[11]),
	.datae(gnd),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~23 .extended_lut = "off";
defparam \Select_29~23 .lut_mask = 64'h03FF03FF03030303;
defparam \Select_29~23 .shared_arith = "off";

// Location: FF_X139_Y103_N25
dffeas \sCount[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~23_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[11]),
	.prn(vcc));
defparam \sCount[11] .is_wysiwyg = "true";
defparam \sCount[11] .power_up = "low";

// Location: LABCELL_X140_Y103_N30
twentynm_lcell_comb \add_1~109 (
// Equation(s):
// \add_1~109_sumout  = SUM(( GND ) + ( \sCount[12]~DUPLICATE_q  ) + ( \add_1~94  ))
// \add_1~110  = CARRY(( GND ) + ( \sCount[12]~DUPLICATE_q  ) + ( \add_1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sCount[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\add_1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~109_sumout ),
	.cout(\add_1~110 ),
	.shareout());
defparam \add_1~109 .extended_lut = "off";
defparam \add_1~109 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~109 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N39
twentynm_lcell_comb \Select_29~27 (
// Equation(s):
// \Select_29~27_combout  = ( \add_1~109_sumout  & ( ((!\i408~1_combout  & sCount[12])) # (\i408~0_combout ) ) ) # ( !\add_1~109_sumout  & ( (!\i408~1_combout  & sCount[12]) ) )

	.dataa(!\i408~0_combout ),
	.datab(gnd),
	.datac(!\i408~1_combout ),
	.datad(!sCount[12]),
	.datae(gnd),
	.dataf(!\add_1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~27 .extended_lut = "off";
defparam \Select_29~27 .lut_mask = 64'h00F000F055F555F5;
defparam \Select_29~27 .shared_arith = "off";

// Location: FF_X139_Y103_N40
dffeas \sCount[12]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~27_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[12]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[12]~DUPLICATE .power_up = "low";

// Location: LABCELL_X140_Y103_N33
twentynm_lcell_comb \add_1~105 (
// Equation(s):
// \add_1~105_sumout  = SUM(( GND ) + ( sCount[13] ) + ( \add_1~110  ))
// \add_1~106  = CARRY(( GND ) + ( sCount[13] ) + ( \add_1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[13]),
	.datag(gnd),
	.cin(\add_1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~105_sumout ),
	.cout(\add_1~106 ),
	.shareout());
defparam \add_1~105 .extended_lut = "off";
defparam \add_1~105 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~105 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N3
twentynm_lcell_comb \Select_29~26 (
// Equation(s):
// \Select_29~26_combout  = ( \add_1~105_sumout  & ( ((!\i408~1_combout  & sCount[13])) # (\i408~0_combout ) ) ) # ( !\add_1~105_sumout  & ( (!\i408~1_combout  & sCount[13]) ) )

	.dataa(!\i408~0_combout ),
	.datab(gnd),
	.datac(!\i408~1_combout ),
	.datad(!sCount[13]),
	.datae(gnd),
	.dataf(!\add_1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~26 .extended_lut = "off";
defparam \Select_29~26 .lut_mask = 64'h00F000F055F555F5;
defparam \Select_29~26 .shared_arith = "off";

// Location: FF_X139_Y103_N4
dffeas \sCount[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~26_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[13]),
	.prn(vcc));
defparam \sCount[13] .is_wysiwyg = "true";
defparam \sCount[13] .power_up = "low";

// Location: LABCELL_X140_Y103_N36
twentynm_lcell_comb \add_1~101 (
// Equation(s):
// \add_1~101_sumout  = SUM(( sCount[14] ) + ( GND ) + ( \add_1~106  ))
// \add_1~102  = CARRY(( sCount[14] ) + ( GND ) + ( \add_1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~101_sumout ),
	.cout(\add_1~102 ),
	.shareout());
defparam \add_1~101 .extended_lut = "off";
defparam \add_1~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~101 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N33
twentynm_lcell_comb \Select_29~25 (
// Equation(s):
// \Select_29~25_combout  = ( \add_1~101_sumout  & ( ((!\i408~1_combout  & sCount[14])) # (\i408~0_combout ) ) ) # ( !\add_1~101_sumout  & ( (!\i408~1_combout  & sCount[14]) ) )

	.dataa(!\i408~0_combout ),
	.datab(!\i408~1_combout ),
	.datac(gnd),
	.datad(!sCount[14]),
	.datae(gnd),
	.dataf(!\add_1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~25 .extended_lut = "off";
defparam \Select_29~25 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Select_29~25 .shared_arith = "off";

// Location: FF_X139_Y103_N34
dffeas \sCount[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~25_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[14]),
	.prn(vcc));
defparam \sCount[14] .is_wysiwyg = "true";
defparam \sCount[14] .power_up = "low";

// Location: LABCELL_X140_Y103_N39
twentynm_lcell_comb \add_1~45 (
// Equation(s):
// \add_1~45_sumout  = SUM(( GND ) + ( sCount[15] ) + ( \add_1~102  ))
// \add_1~46  = CARRY(( GND ) + ( sCount[15] ) + ( \add_1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[15]),
	.datag(gnd),
	.cin(\add_1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~45_sumout ),
	.cout(\add_1~46 ),
	.shareout());
defparam \add_1~45 .extended_lut = "off";
defparam \add_1~45 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~45 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N0
twentynm_lcell_comb \Select_29~11 (
// Equation(s):
// \Select_29~11_combout  = ( sCount[15] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~45_sumout ) ) ) ) # ( !sCount[15] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~45_sumout ) ) ) ) # ( sCount[15] & ( !\i408~1_combout  ) ) # ( !sCount[15] & ( 
// !\i408~1_combout  & ( (\i408~0_combout  & \add_1~45_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\add_1~45_sumout ),
	.datad(gnd),
	.datae(!sCount[15]),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~11 .extended_lut = "off";
defparam \Select_29~11 .lut_mask = 64'h0303FFFF03030303;
defparam \Select_29~11 .shared_arith = "off";

// Location: FF_X141_Y103_N2
dffeas \sCount[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~11_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[15]),
	.prn(vcc));
defparam \sCount[15] .is_wysiwyg = "true";
defparam \sCount[15] .power_up = "low";

// Location: LABCELL_X140_Y103_N42
twentynm_lcell_comb \add_1~41 (
// Equation(s):
// \add_1~41_sumout  = SUM(( sCount[16] ) + ( GND ) + ( \add_1~46  ))
// \add_1~42  = CARRY(( sCount[16] ) + ( GND ) + ( \add_1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~41_sumout ),
	.cout(\add_1~42 ),
	.shareout());
defparam \add_1~41 .extended_lut = "off";
defparam \add_1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~41 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N30
twentynm_lcell_comb \Select_29~10 (
// Equation(s):
// \Select_29~10_combout  = ( sCount[16] & ( \add_1~41_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[16] & ( \add_1~41_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[16] & ( !\add_1~41_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[16]),
	.dataf(!\add_1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~10 .extended_lut = "off";
defparam \Select_29~10 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~10 .shared_arith = "off";

// Location: FF_X141_Y103_N32
dffeas \sCount[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~10_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[16]),
	.prn(vcc));
defparam \sCount[16] .is_wysiwyg = "true";
defparam \sCount[16] .power_up = "low";

// Location: LABCELL_X140_Y103_N45
twentynm_lcell_comb \add_1~53 (
// Equation(s):
// \add_1~53_sumout  = SUM(( sCount[17] ) + ( GND ) + ( \add_1~42  ))
// \add_1~54  = CARRY(( sCount[17] ) + ( GND ) + ( \add_1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~53_sumout ),
	.cout(\add_1~54 ),
	.shareout());
defparam \add_1~53 .extended_lut = "off";
defparam \add_1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~53 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N42
twentynm_lcell_comb \Select_29~13 (
// Equation(s):
// \Select_29~13_combout  = ( sCount[17] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~53_sumout ) ) ) ) # ( !sCount[17] & ( \i408~1_combout  & ( (\i408~0_combout  & \add_1~53_sumout ) ) ) ) # ( sCount[17] & ( !\i408~1_combout  ) ) # ( !sCount[17] & ( 
// !\i408~1_combout  & ( (\i408~0_combout  & \add_1~53_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\add_1~53_sumout ),
	.datad(gnd),
	.datae(!sCount[17]),
	.dataf(!\i408~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~13 .extended_lut = "off";
defparam \Select_29~13 .lut_mask = 64'h0303FFFF03030303;
defparam \Select_29~13 .shared_arith = "off";

// Location: FF_X141_Y103_N44
dffeas \sCount[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~13_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[17]),
	.prn(vcc));
defparam \sCount[17] .is_wysiwyg = "true";
defparam \sCount[17] .power_up = "low";

// Location: LABCELL_X140_Y103_N48
twentynm_lcell_comb \add_1~49 (
// Equation(s):
// \add_1~49_sumout  = SUM(( GND ) + ( sCount[18] ) + ( \add_1~54  ))
// \add_1~50  = CARRY(( GND ) + ( sCount[18] ) + ( \add_1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[18]),
	.datag(gnd),
	.cin(\add_1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~49_sumout ),
	.cout(\add_1~50 ),
	.shareout());
defparam \add_1~49 .extended_lut = "off";
defparam \add_1~49 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~49 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N36
twentynm_lcell_comb \Select_29~12 (
// Equation(s):
// \Select_29~12_combout  = ( \add_1~49_sumout  & ( ((!\i408~1_combout  & sCount[18])) # (\i408~0_combout ) ) ) # ( !\add_1~49_sumout  & ( (!\i408~1_combout  & sCount[18]) ) )

	.dataa(!\i408~0_combout ),
	.datab(!\i408~1_combout ),
	.datac(gnd),
	.datad(!sCount[18]),
	.datae(gnd),
	.dataf(!\add_1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~12 .extended_lut = "off";
defparam \Select_29~12 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Select_29~12 .shared_arith = "off";

// Location: FF_X139_Y103_N37
dffeas \sCount[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~12_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[18]),
	.prn(vcc));
defparam \sCount[18] .is_wysiwyg = "true";
defparam \sCount[18] .power_up = "low";

// Location: LABCELL_X138_Y103_N12
twentynm_lcell_comb \LessThan_1~30 (
// Equation(s):
// \LessThan_1~30_combout  = ( sCount[17] & ( (!sCount[18] & rLen[18]) ) ) # ( !sCount[17] & ( (!sCount[18] & ((rLen[17]) # (rLen[18]))) # (sCount[18] & (rLen[18] & rLen[17])) ) )

	.dataa(gnd),
	.datab(!sCount[18]),
	.datac(!rLen[18]),
	.datad(!rLen[17]),
	.datae(gnd),
	.dataf(!sCount[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~30 .extended_lut = "off";
defparam \LessThan_1~30 .lut_mask = 64'h0CCF0CCF0C0C0C0C;
defparam \LessThan_1~30 .shared_arith = "off";

// Location: FF_X139_Y103_N32
dffeas \sCount[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~16_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[19]),
	.prn(vcc));
defparam \sCount[19] .is_wysiwyg = "true";
defparam \sCount[19] .power_up = "low";

// Location: LABCELL_X140_Y103_N51
twentynm_lcell_comb \add_1~65 (
// Equation(s):
// \add_1~65_sumout  = SUM(( GND ) + ( \sCount[19]~DUPLICATE_q  ) + ( \add_1~50  ))
// \add_1~66  = CARRY(( GND ) + ( \sCount[19]~DUPLICATE_q  ) + ( \add_1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sCount[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\add_1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~65_sumout ),
	.cout(\add_1~66 ),
	.shareout());
defparam \add_1~65 .extended_lut = "off";
defparam \add_1~65 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~65 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N30
twentynm_lcell_comb \Select_29~16 (
// Equation(s):
// \Select_29~16_combout  = ( \add_1~65_sumout  & ( ((!\i408~1_combout  & sCount[19])) # (\i408~0_combout ) ) ) # ( !\add_1~65_sumout  & ( (!\i408~1_combout  & sCount[19]) ) )

	.dataa(!\i408~0_combout ),
	.datab(!\i408~1_combout ),
	.datac(gnd),
	.datad(!sCount[19]),
	.datae(gnd),
	.dataf(!\add_1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~16 .extended_lut = "off";
defparam \Select_29~16 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Select_29~16 .shared_arith = "off";

// Location: FF_X139_Y103_N31
dffeas \sCount[19]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~16_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[19]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[19]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[19]~DUPLICATE .power_up = "low";

// Location: LABCELL_X140_Y103_N54
twentynm_lcell_comb \add_1~61 (
// Equation(s):
// \add_1~61_sumout  = SUM(( GND ) + ( sCount[20] ) + ( \add_1~66  ))
// \add_1~62  = CARRY(( GND ) + ( sCount[20] ) + ( \add_1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[20]),
	.datag(gnd),
	.cin(\add_1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~61_sumout ),
	.cout(\add_1~62 ),
	.shareout());
defparam \add_1~61 .extended_lut = "off";
defparam \add_1~61 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~61 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N57
twentynm_lcell_comb \Select_29~15 (
// Equation(s):
// \Select_29~15_combout  = ( \add_1~61_sumout  & ( ((!\i408~1_combout  & sCount[20])) # (\i408~0_combout ) ) ) # ( !\add_1~61_sumout  & ( (!\i408~1_combout  & sCount[20]) ) )

	.dataa(!\i408~0_combout ),
	.datab(gnd),
	.datac(!\i408~1_combout ),
	.datad(!sCount[20]),
	.datae(gnd),
	.dataf(!\add_1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~15 .extended_lut = "off";
defparam \Select_29~15 .lut_mask = 64'h00F000F055F555F5;
defparam \Select_29~15 .shared_arith = "off";

// Location: FF_X139_Y103_N58
dffeas \sCount[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~15_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[20]),
	.prn(vcc));
defparam \sCount[20] .is_wysiwyg = "true";
defparam \sCount[20] .power_up = "low";

// Location: LABCELL_X140_Y103_N57
twentynm_lcell_comb \add_1~57 (
// Equation(s):
// \add_1~57_sumout  = SUM(( sCount[21] ) + ( GND ) + ( \add_1~62  ))
// \add_1~58  = CARRY(( sCount[21] ) + ( GND ) + ( \add_1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sCount[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~57_sumout ),
	.cout(\add_1~58 ),
	.shareout());
defparam \add_1~57 .extended_lut = "off";
defparam \add_1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~57 .shared_arith = "off";

// Location: MLABCELL_X141_Y103_N12
twentynm_lcell_comb \Select_29~14 (
// Equation(s):
// \Select_29~14_combout  = ( sCount[21] & ( \add_1~57_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[21] & ( \add_1~57_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[21] & ( !\add_1~57_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[21]),
	.dataf(!\add_1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~14 .extended_lut = "off";
defparam \Select_29~14 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~14 .shared_arith = "off";

// Location: FF_X141_Y103_N14
dffeas \sCount[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~14_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[21]),
	.prn(vcc));
defparam \sCount[21] .is_wysiwyg = "true";
defparam \sCount[21] .power_up = "low";

// Location: LABCELL_X138_Y103_N57
twentynm_lcell_comb \LessThan_1~8 (
// Equation(s):
// \LessThan_1~8_combout  = ( sCount[19] & ( rLen[20] & ( (!sCount[21] & ((!sCount[20]) # (rLen[21]))) # (sCount[21] & (!sCount[20] & rLen[21])) ) ) ) # ( !sCount[19] & ( rLen[20] & ( (!sCount[21] & (((!sCount[20]) # (rLen[21])) # (rLen[19]))) # (sCount[21] 
// & (rLen[21] & ((!sCount[20]) # (rLen[19])))) ) ) ) # ( sCount[19] & ( !rLen[20] & ( (!sCount[21] & rLen[21]) ) ) ) # ( !sCount[19] & ( !rLen[20] & ( (!sCount[21] & (((rLen[19] & !sCount[20])) # (rLen[21]))) # (sCount[21] & (rLen[19] & (!sCount[20] & 
// rLen[21]))) ) ) )

	.dataa(!sCount[21]),
	.datab(!rLen[19]),
	.datac(!sCount[20]),
	.datad(!rLen[21]),
	.datae(!sCount[19]),
	.dataf(!rLen[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~8 .extended_lut = "off";
defparam \LessThan_1~8 .lut_mask = 64'h20BA00AAA2FBA0FA;
defparam \LessThan_1~8 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N48
twentynm_lcell_comb \LessThan_1~7 (
// Equation(s):
// \LessThan_1~7_combout  = ( sCount[21] & ( sCount[20] & ( (rLen[21] & (rLen[20] & (!rLen[19] $ (sCount[19])))) ) ) ) # ( !sCount[21] & ( sCount[20] & ( (!rLen[21] & (rLen[20] & (!rLen[19] $ (sCount[19])))) ) ) ) # ( sCount[21] & ( !sCount[20] & ( (rLen[21] 
// & (!rLen[20] & (!rLen[19] $ (sCount[19])))) ) ) ) # ( !sCount[21] & ( !sCount[20] & ( (!rLen[21] & (!rLen[20] & (!rLen[19] $ (sCount[19])))) ) ) )

	.dataa(!rLen[21]),
	.datab(!rLen[19]),
	.datac(!rLen[20]),
	.datad(!sCount[19]),
	.datae(!sCount[21]),
	.dataf(!sCount[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~7 .extended_lut = "off";
defparam \LessThan_1~7 .lut_mask = 64'h8020401008020401;
defparam \LessThan_1~7 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N39
twentynm_lcell_comb \LessThan_1~29 (
// Equation(s):
// \LessThan_1~29_combout  = ( sCount[15] & ( rLen[15] & ( (!rLen[18] & (!sCount[18] & (rLen[16] & !sCount[16]))) # (rLen[18] & ((!sCount[18]) # ((rLen[16] & !sCount[16])))) ) ) ) # ( !sCount[15] & ( rLen[15] & ( (!rLen[18] & (!sCount[18] & ((!sCount[16]) # 
// (rLen[16])))) # (rLen[18] & ((!sCount[18]) # ((!sCount[16]) # (rLen[16])))) ) ) ) # ( sCount[15] & ( !rLen[15] & ( (!rLen[18] & (!sCount[18] & (rLen[16] & !sCount[16]))) # (rLen[18] & ((!sCount[18]) # ((rLen[16] & !sCount[16])))) ) ) ) # ( !sCount[15] & ( 
// !rLen[15] & ( (!rLen[18] & (!sCount[18] & (rLen[16] & !sCount[16]))) # (rLen[18] & ((!sCount[18]) # ((rLen[16] & !sCount[16])))) ) ) )

	.dataa(!rLen[18]),
	.datab(!sCount[18]),
	.datac(!rLen[16]),
	.datad(!sCount[16]),
	.datae(!sCount[15]),
	.dataf(!rLen[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~29 .extended_lut = "off";
defparam \LessThan_1~29 .lut_mask = 64'h4D444D44DD4D4D44;
defparam \LessThan_1~29 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N45
twentynm_lcell_comb \LessThan_1~9 (
// Equation(s):
// \LessThan_1~9_combout  = ( rLen[17] & ( \LessThan_1~29_combout  & ( ((\LessThan_1~7_combout  & ((sCount[17]) # (\LessThan_1~30_combout )))) # (\LessThan_1~8_combout ) ) ) ) # ( !rLen[17] & ( \LessThan_1~29_combout  & ( ((\LessThan_1~7_combout  & 
// ((!sCount[17]) # (\LessThan_1~30_combout )))) # (\LessThan_1~8_combout ) ) ) ) # ( rLen[17] & ( !\LessThan_1~29_combout  & ( ((\LessThan_1~30_combout  & \LessThan_1~7_combout )) # (\LessThan_1~8_combout ) ) ) ) # ( !rLen[17] & ( !\LessThan_1~29_combout  & 
// ( ((\LessThan_1~30_combout  & \LessThan_1~7_combout )) # (\LessThan_1~8_combout ) ) ) )

	.dataa(!\LessThan_1~30_combout ),
	.datab(!\LessThan_1~8_combout ),
	.datac(!sCount[17]),
	.datad(!\LessThan_1~7_combout ),
	.datae(!rLen[17]),
	.dataf(!\LessThan_1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~9 .extended_lut = "off";
defparam \LessThan_1~9 .lut_mask = 64'h3377337733F7337F;
defparam \LessThan_1~9 .shared_arith = "off";

// Location: FF_X141_Y105_N2
dffeas \sCount[25]~RTM_2 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i408~1_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[25]~RTM_2_q ),
	.prn(vcc));
defparam \sCount[25]~RTM_2 .is_wysiwyg = "true";
defparam \sCount[25]~RTM_2 .power_up = "low";

// Location: FF_X140_Y105_N5
dffeas \sCount[29]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Select_29~2_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[29]~RTM_q ),
	.prn(vcc));
defparam \sCount[29]~RTM .is_wysiwyg = "true";
defparam \sCount[29]~RTM .power_up = "low";

// Location: FF_X140_Y105_N31
dffeas \sCount[25]~RTM_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\i408~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[25]~RTM_1_q ),
	.prn(vcc));
defparam \sCount[25]~RTM_1 .is_wysiwyg = "true";
defparam \sCount[25]~RTM_1 .power_up = "low";

// Location: FF_X140_Y102_N17
dffeas \sCount[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~7_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[28]),
	.prn(vcc));
defparam \sCount[28] .is_wysiwyg = "true";
defparam \sCount[28] .power_up = "low";

// Location: LABCELL_X140_Y102_N30
twentynm_lcell_comb \add_1~25 (
// Equation(s):
// \add_1~25_sumout  = SUM(( GND ) + ( sCount[22] ) + ( \add_1~58  ))
// \add_1~26  = CARRY(( GND ) + ( sCount[22] ) + ( \add_1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[22]),
	.datag(gnd),
	.cin(\add_1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~25_sumout ),
	.cout(\add_1~26 ),
	.shareout());
defparam \add_1~25 .extended_lut = "off";
defparam \add_1~25 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~25 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N24
twentynm_lcell_comb \Select_29~6 (
// Equation(s):
// \Select_29~6_combout  = ( sCount[22] & ( \i408~0_combout  & ( (!\i408~1_combout ) # (\add_1~25_sumout ) ) ) ) # ( !sCount[22] & ( \i408~0_combout  & ( \add_1~25_sumout  ) ) ) # ( sCount[22] & ( !\i408~0_combout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i408~1_combout ),
	.datad(!\add_1~25_sumout ),
	.datae(!sCount[22]),
	.dataf(!\i408~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~6 .extended_lut = "off";
defparam \Select_29~6 .lut_mask = 64'h0000F0F000FFF0FF;
defparam \Select_29~6 .shared_arith = "off";

// Location: FF_X140_Y102_N25
dffeas \sCount[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~6_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[22]),
	.prn(vcc));
defparam \sCount[22] .is_wysiwyg = "true";
defparam \sCount[22] .power_up = "low";

// Location: LABCELL_X140_Y102_N33
twentynm_lcell_comb \add_1~21 (
// Equation(s):
// \add_1~21_sumout  = SUM(( GND ) + ( sCount[23] ) + ( \add_1~26  ))
// \add_1~22  = CARRY(( GND ) + ( sCount[23] ) + ( \add_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[23]),
	.datag(gnd),
	.cin(\add_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~21_sumout ),
	.cout(\add_1~22 ),
	.shareout());
defparam \add_1~21 .extended_lut = "off";
defparam \add_1~21 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~21 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N0
twentynm_lcell_comb \Select_29~5 (
// Equation(s):
// \Select_29~5_combout  = ( sCount[23] & ( \add_1~21_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[23] & ( \add_1~21_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[23] & ( !\add_1~21_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[23]),
	.dataf(!\add_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~5 .extended_lut = "off";
defparam \Select_29~5 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~5 .shared_arith = "off";

// Location: FF_X140_Y102_N1
dffeas \sCount[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~5_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[23]),
	.prn(vcc));
defparam \sCount[23] .is_wysiwyg = "true";
defparam \sCount[23] .power_up = "low";

// Location: LABCELL_X140_Y102_N36
twentynm_lcell_comb \add_1~17 (
// Equation(s):
// \add_1~17_sumout  = SUM(( \Select_29~4_combout  ) + ( GND ) + ( \add_1~22  ))
// \add_1~18  = CARRY(( \Select_29~4_combout  ) + ( GND ) + ( \add_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Select_29~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~17_sumout ),
	.cout(\add_1~18 ),
	.shareout());
defparam \add_1~17 .extended_lut = "off";
defparam \add_1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \add_1~17 .shared_arith = "off";

// Location: FF_X140_Y102_N38
dffeas \sCount[24]~RTM_6 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\add_1~17_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[24]~RTM_6_q ),
	.prn(vcc));
defparam \sCount[24]~RTM_6 .is_wysiwyg = "true";
defparam \sCount[24]~RTM_6 .power_up = "low";

// Location: FF_X140_Y105_N7
dffeas \sCount[24]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Select_29~4_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[24]~RTM_q ),
	.prn(vcc));
defparam \sCount[24]~RTM .is_wysiwyg = "true";
defparam \sCount[24]~RTM .power_up = "low";

// Location: MLABCELL_X141_Y105_N6
twentynm_lcell_comb \Select_29~4 (
// Equation(s):
// \Select_29~4_combout  = ( \sCount[25]~RTM_2_q  & ( \sCount[24]~RTM_q  & ( (\sCount[25]~RTM_1_q  & \sCount[24]~RTM_6_q ) ) ) ) # ( !\sCount[25]~RTM_2_q  & ( \sCount[24]~RTM_q  ) ) # ( \sCount[25]~RTM_2_q  & ( !\sCount[24]~RTM_q  & ( (\sCount[25]~RTM_1_q  & 
// \sCount[24]~RTM_6_q ) ) ) ) # ( !\sCount[25]~RTM_2_q  & ( !\sCount[24]~RTM_q  & ( (\sCount[25]~RTM_1_q  & \sCount[24]~RTM_6_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sCount[25]~RTM_1_q ),
	.datad(!\sCount[24]~RTM_6_q ),
	.datae(!\sCount[25]~RTM_2_q ),
	.dataf(!\sCount[24]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~4 .extended_lut = "off";
defparam \Select_29~4 .lut_mask = 64'h000F000FFFFF000F;
defparam \Select_29~4 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N39
twentynm_lcell_comb \add_1~13 (
// Equation(s):
// \add_1~13_sumout  = SUM(( GND ) + ( \Select_29~3_combout  ) + ( \add_1~18  ))
// \add_1~14  = CARRY(( GND ) + ( \Select_29~3_combout  ) + ( \add_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Select_29~3_combout ),
	.datag(gnd),
	.cin(\add_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~13_sumout ),
	.cout(\add_1~14 ),
	.shareout());
defparam \add_1~13 .extended_lut = "off";
defparam \add_1~13 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~13 .shared_arith = "off";

// Location: FF_X140_Y102_N40
dffeas \sCount[25]~RTM_3 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\add_1~13_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[25]~RTM_3_q ),
	.prn(vcc));
defparam \sCount[25]~RTM_3 .is_wysiwyg = "true";
defparam \sCount[25]~RTM_3 .power_up = "low";

// Location: FF_X141_Y105_N58
dffeas \sCount[25]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Select_29~3_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[25]~RTM_q ),
	.prn(vcc));
defparam \sCount[25]~RTM .is_wysiwyg = "true";
defparam \sCount[25]~RTM .power_up = "low";

// Location: MLABCELL_X141_Y105_N18
twentynm_lcell_comb \Select_29~3 (
// Equation(s):
// \Select_29~3_combout  = ( \sCount[25]~RTM_q  & ( (!\sCount[25]~RTM_2_q ) # ((\sCount[25]~RTM_1_q  & \sCount[25]~RTM_3_q )) ) ) # ( !\sCount[25]~RTM_q  & ( (\sCount[25]~RTM_1_q  & \sCount[25]~RTM_3_q ) ) )

	.dataa(!\sCount[25]~RTM_1_q ),
	.datab(!\sCount[25]~RTM_2_q ),
	.datac(gnd),
	.datad(!\sCount[25]~RTM_3_q ),
	.datae(gnd),
	.dataf(!\sCount[25]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~3 .extended_lut = "off";
defparam \Select_29~3 .lut_mask = 64'h00550055CCDDCCDD;
defparam \Select_29~3 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N42
twentynm_lcell_comb \add_1~37 (
// Equation(s):
// \add_1~37_sumout  = SUM(( sCount[26] ) + ( GND ) + ( \add_1~14  ))
// \add_1~38  = CARRY(( sCount[26] ) + ( GND ) + ( \add_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sCount[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~37_sumout ),
	.cout(\add_1~38 ),
	.shareout());
defparam \add_1~37 .extended_lut = "off";
defparam \add_1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \add_1~37 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N6
twentynm_lcell_comb \Select_29~9 (
// Equation(s):
// \Select_29~9_combout  = ( sCount[26] & ( \add_1~37_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[26] & ( \add_1~37_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[26] & ( !\add_1~37_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\i408~0_combout ),
	.datac(!\i408~1_combout ),
	.datad(gnd),
	.datae(!sCount[26]),
	.dataf(!\add_1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~9 .extended_lut = "off";
defparam \Select_29~9 .lut_mask = 64'h0000F0F03333F3F3;
defparam \Select_29~9 .shared_arith = "off";

// Location: FF_X140_Y102_N7
dffeas \sCount[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~9_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[26]),
	.prn(vcc));
defparam \sCount[26] .is_wysiwyg = "true";
defparam \sCount[26] .power_up = "low";

// Location: LABCELL_X140_Y102_N45
twentynm_lcell_comb \add_1~33 (
// Equation(s):
// \add_1~33_sumout  = SUM(( sCount[27] ) + ( GND ) + ( \add_1~38  ))
// \add_1~34  = CARRY(( sCount[27] ) + ( GND ) + ( \add_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sCount[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~33_sumout ),
	.cout(\add_1~34 ),
	.shareout());
defparam \add_1~33 .extended_lut = "off";
defparam \add_1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \add_1~33 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N21
twentynm_lcell_comb \Select_29~8 (
// Equation(s):
// \Select_29~8_combout  = ( sCount[27] & ( \add_1~33_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[27] & ( \add_1~33_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[27] & ( !\add_1~33_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i408~0_combout ),
	.datad(!\i408~1_combout ),
	.datae(!sCount[27]),
	.dataf(!\add_1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~8 .extended_lut = "off";
defparam \Select_29~8 .lut_mask = 64'h0000FF000F0FFF0F;
defparam \Select_29~8 .shared_arith = "off";

// Location: FF_X140_Y102_N22
dffeas \sCount[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~8_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sCount[27]),
	.prn(vcc));
defparam \sCount[27] .is_wysiwyg = "true";
defparam \sCount[27] .power_up = "low";

// Location: LABCELL_X140_Y102_N48
twentynm_lcell_comb \add_1~29 (
// Equation(s):
// \add_1~29_sumout  = SUM(( GND ) + ( sCount[28] ) + ( \add_1~34  ))
// \add_1~30  = CARRY(( GND ) + ( sCount[28] ) + ( \add_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sCount[28]),
	.datag(gnd),
	.cin(\add_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~29_sumout ),
	.cout(\add_1~30 ),
	.shareout());
defparam \add_1~29 .extended_lut = "off";
defparam \add_1~29 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~29 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N51
twentynm_lcell_comb \add_1~9 (
// Equation(s):
// \add_1~9_sumout  = SUM(( \Select_29~2_combout  ) + ( GND ) + ( \add_1~30  ))
// \add_1~10  = CARRY(( \Select_29~2_combout  ) + ( GND ) + ( \add_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Select_29~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\add_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~9_sumout ),
	.cout(\add_1~10 ),
	.shareout());
defparam \add_1~9 .extended_lut = "off";
defparam \add_1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \add_1~9 .shared_arith = "off";

// Location: FF_X140_Y102_N53
dffeas \sCount[29]~RTM_8 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\add_1~9_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[29]~RTM_8_q ),
	.prn(vcc));
defparam \sCount[29]~RTM_8 .is_wysiwyg = "true";
defparam \sCount[29]~RTM_8 .power_up = "low";

// Location: LABCELL_X140_Y105_N18
twentynm_lcell_comb \Select_29~2 (
// Equation(s):
// \Select_29~2_combout  = ( \sCount[29]~RTM_8_q  & ( ((!\sCount[25]~RTM_2_q  & \sCount[29]~RTM_q )) # (\sCount[25]~RTM_1_q ) ) ) # ( !\sCount[29]~RTM_8_q  & ( (!\sCount[25]~RTM_2_q  & \sCount[29]~RTM_q ) ) )

	.dataa(gnd),
	.datab(!\sCount[25]~RTM_2_q ),
	.datac(!\sCount[29]~RTM_q ),
	.datad(!\sCount[25]~RTM_1_q ),
	.datae(gnd),
	.dataf(!\sCount[29]~RTM_8_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~2 .extended_lut = "off";
defparam \Select_29~2 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \Select_29~2 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N54
twentynm_lcell_comb \add_1~5 (
// Equation(s):
// \add_1~5_sumout  = SUM(( GND ) + ( \Select_29~1_combout  ) + ( \add_1~10  ))
// \add_1~6  = CARRY(( GND ) + ( \Select_29~1_combout  ) + ( \add_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Select_29~1_combout ),
	.datag(gnd),
	.cin(\add_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~5_sumout ),
	.cout(\add_1~6 ),
	.shareout());
defparam \add_1~5 .extended_lut = "off";
defparam \add_1~5 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~5 .shared_arith = "off";

// Location: FF_X140_Y102_N55
dffeas \sCount[30]~RTM_9 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\add_1~5_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[30]~RTM_9_q ),
	.prn(vcc));
defparam \sCount[30]~RTM_9 .is_wysiwyg = "true";
defparam \sCount[30]~RTM_9 .power_up = "low";

// Location: FF_X140_Y105_N58
dffeas \sCount[30]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Select_29~1_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[30]~RTM_q ),
	.prn(vcc));
defparam \sCount[30]~RTM .is_wysiwyg = "true";
defparam \sCount[30]~RTM .power_up = "low";

// Location: LABCELL_X140_Y105_N12
twentynm_lcell_comb \Select_29~1 (
// Equation(s):
// \Select_29~1_combout  = ( \sCount[25]~RTM_2_q  & ( (\sCount[30]~RTM_9_q  & \sCount[25]~RTM_1_q ) ) ) # ( !\sCount[25]~RTM_2_q  & ( ((\sCount[30]~RTM_9_q  & \sCount[25]~RTM_1_q )) # (\sCount[30]~RTM_q ) ) )

	.dataa(gnd),
	.datab(!\sCount[30]~RTM_9_q ),
	.datac(!\sCount[30]~RTM_q ),
	.datad(!\sCount[25]~RTM_1_q ),
	.datae(gnd),
	.dataf(!\sCount[25]~RTM_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~1 .extended_lut = "off";
defparam \Select_29~1 .lut_mask = 64'h0F3F0F3F00330033;
defparam \Select_29~1 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N57
twentynm_lcell_comb \add_1~1 (
// Equation(s):
// \add_1~1_sumout  = SUM(( GND ) + ( \Select_29~0_combout  ) + ( \add_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Select_29~0_combout ),
	.datag(gnd),
	.cin(\add_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\add_1~1_sumout ),
	.cout(),
	.shareout());
defparam \add_1~1 .extended_lut = "off";
defparam \add_1~1 .lut_mask = 64'h0000FF0000000000;
defparam \add_1~1 .shared_arith = "off";

// Location: FF_X140_Y102_N59
dffeas \sCount[31]~RTM_7 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\add_1~1_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[31]~RTM_7_q ),
	.prn(vcc));
defparam \sCount[31]~RTM_7 .is_wysiwyg = "true";
defparam \sCount[31]~RTM_7 .power_up = "low";

// Location: FF_X140_Y105_N22
dffeas \sCount[31]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Select_29~0_combout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[31]~RTM_q ),
	.prn(vcc));
defparam \sCount[31]~RTM .is_wysiwyg = "true";
defparam \sCount[31]~RTM .power_up = "low";

// Location: MLABCELL_X141_Y105_N21
twentynm_lcell_comb \Select_29~0 (
// Equation(s):
// \Select_29~0_combout  = ( \sCount[31]~RTM_q  & ( (!\sCount[25]~RTM_2_q ) # ((\sCount[25]~RTM_1_q  & \sCount[31]~RTM_7_q )) ) ) # ( !\sCount[31]~RTM_q  & ( (\sCount[25]~RTM_1_q  & \sCount[31]~RTM_7_q ) ) )

	.dataa(!\sCount[25]~RTM_1_q ),
	.datab(!\sCount[25]~RTM_2_q ),
	.datac(!\sCount[31]~RTM_7_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sCount[31]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~0 .extended_lut = "off";
defparam \Select_29~0 .lut_mask = 64'h05050505CDCDCDCD;
defparam \Select_29~0 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N45
twentynm_lcell_comb \LessThan_1~1 (
// Equation(s):
// \LessThan_1~1_combout  = ( rLen[31] & ( rLen[30] & ( (!\Select_29~1_combout ) # ((!\Select_29~0_combout ) # ((!\Select_29~2_combout  & rLen[29]))) ) ) ) # ( !rLen[31] & ( rLen[30] & ( (!\Select_29~0_combout  & ((!\Select_29~1_combout ) # 
// ((!\Select_29~2_combout  & rLen[29])))) ) ) ) # ( rLen[31] & ( !rLen[30] & ( (!\Select_29~0_combout ) # ((!\Select_29~2_combout  & (rLen[29] & !\Select_29~1_combout ))) ) ) ) # ( !rLen[31] & ( !rLen[30] & ( (!\Select_29~2_combout  & (rLen[29] & 
// (!\Select_29~1_combout  & !\Select_29~0_combout ))) ) ) )

	.dataa(!\Select_29~2_combout ),
	.datab(!rLen[29]),
	.datac(!\Select_29~1_combout ),
	.datad(!\Select_29~0_combout ),
	.datae(!rLen[31]),
	.dataf(!rLen[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~1 .extended_lut = "off";
defparam \LessThan_1~1 .lut_mask = 64'h2000FF20F200FFF2;
defparam \LessThan_1~1 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N9
twentynm_lcell_comb \LessThan_1~0 (
// Equation(s):
// \LessThan_1~0_combout  = ( \Select_29~0_combout  & ( \Select_29~2_combout  & ( (rLen[31] & (rLen[29] & (!rLen[30] $ (\Select_29~1_combout )))) ) ) ) # ( !\Select_29~0_combout  & ( \Select_29~2_combout  & ( (!rLen[31] & (rLen[29] & (!rLen[30] $ 
// (\Select_29~1_combout )))) ) ) ) # ( \Select_29~0_combout  & ( !\Select_29~2_combout  & ( (rLen[31] & (!rLen[29] & (!rLen[30] $ (\Select_29~1_combout )))) ) ) ) # ( !\Select_29~0_combout  & ( !\Select_29~2_combout  & ( (!rLen[31] & (!rLen[29] & (!rLen[30] 
// $ (\Select_29~1_combout )))) ) ) )

	.dataa(!rLen[31]),
	.datab(!rLen[29]),
	.datac(!rLen[30]),
	.datad(!\Select_29~1_combout ),
	.datae(!\Select_29~0_combout ),
	.dataf(!\Select_29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~0 .extended_lut = "off";
defparam \LessThan_1~0 .lut_mask = 64'h8008400420021001;
defparam \LessThan_1~0 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N15
twentynm_lcell_comb \LessThan_1~13 (
// Equation(s):
// \LessThan_1~13_combout  = ( sCount[2] & ( rLen[1] & ( rLen[2] ) ) ) # ( !sCount[2] & ( rLen[1] ) ) # ( sCount[2] & ( !rLen[1] & ( (rLen[2] & rLen[0]) ) ) ) # ( !sCount[2] & ( !rLen[1] & ( (rLen[0]) # (rLen[2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rLen[2]),
	.datad(!rLen[0]),
	.datae(!sCount[2]),
	.dataf(!rLen[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~13 .extended_lut = "off";
defparam \LessThan_1~13 .lut_mask = 64'h0FFF000FFFFF0F0F;
defparam \LessThan_1~13 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N18
twentynm_lcell_comb \LessThan_1~14 (
// Equation(s):
// \LessThan_1~14_combout  = ( rLen[5] & ( rLen[7] & ( (sCount[5] & (sCount[7] & (!sCount[6] $ (rLen[6])))) ) ) ) # ( !rLen[5] & ( rLen[7] & ( (!sCount[5] & (sCount[7] & (!sCount[6] $ (rLen[6])))) ) ) ) # ( rLen[5] & ( !rLen[7] & ( (sCount[5] & (!sCount[7] & 
// (!sCount[6] $ (rLen[6])))) ) ) ) # ( !rLen[5] & ( !rLen[7] & ( (!sCount[5] & (!sCount[7] & (!sCount[6] $ (rLen[6])))) ) ) )

	.dataa(!sCount[6]),
	.datab(!sCount[5]),
	.datac(!sCount[7]),
	.datad(!rLen[6]),
	.datae(!rLen[5]),
	.dataf(!rLen[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~14 .extended_lut = "off";
defparam \LessThan_1~14 .lut_mask = 64'h8040201008040201;
defparam \LessThan_1~14 .shared_arith = "off";

// Location: FF_X141_Y103_N58
dffeas \sCount[4]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~20_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[4]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[4]~DUPLICATE .power_up = "low";

// Location: MLABCELL_X139_Y105_N51
twentynm_lcell_comb \LessThan_1~15 (
// Equation(s):
// \LessThan_1~15_combout  = ( \sCount[4]~DUPLICATE_q  & ( rLen[4] & ( (\LessThan_1~14_combout  & ((!rLen[3] & (\LessThan_1~13_combout  & !sCount[3])) # (rLen[3] & ((!sCount[3]) # (\LessThan_1~13_combout ))))) ) ) ) # ( !\sCount[4]~DUPLICATE_q  & ( rLen[4] & 
// ( \LessThan_1~14_combout  ) ) ) # ( !\sCount[4]~DUPLICATE_q  & ( !rLen[4] & ( (\LessThan_1~14_combout  & ((!rLen[3] & (\LessThan_1~13_combout  & !sCount[3])) # (rLen[3] & ((!sCount[3]) # (\LessThan_1~13_combout ))))) ) ) )

	.dataa(!rLen[3]),
	.datab(!\LessThan_1~13_combout ),
	.datac(!\LessThan_1~14_combout ),
	.datad(!sCount[3]),
	.datae(!\sCount[4]~DUPLICATE_q ),
	.dataf(!rLen[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~15 .extended_lut = "off";
defparam \LessThan_1~15 .lut_mask = 64'h070100000F0F0701;
defparam \LessThan_1~15 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N36
twentynm_lcell_comb \LessThan_1~12 (
// Equation(s):
// \LessThan_1~12_combout  = ( sCount[6] & ( sCount[7] & ( (rLen[7] & (rLen[6] & (rLen[5] & !sCount[5]))) ) ) ) # ( !sCount[6] & ( sCount[7] & ( (rLen[7] & (((rLen[5] & !sCount[5])) # (rLen[6]))) ) ) ) # ( sCount[6] & ( !sCount[7] & ( ((rLen[6] & (rLen[5] & 
// !sCount[5]))) # (rLen[7]) ) ) ) # ( !sCount[6] & ( !sCount[7] & ( (((rLen[5] & !sCount[5])) # (rLen[6])) # (rLen[7]) ) ) )

	.dataa(!rLen[7]),
	.datab(!rLen[6]),
	.datac(!rLen[5]),
	.datad(!sCount[5]),
	.datae(!sCount[6]),
	.dataf(!sCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~12 .extended_lut = "off";
defparam \LessThan_1~12 .lut_mask = 64'h7F77575515110100;
defparam \LessThan_1~12 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N27
twentynm_lcell_comb \LessThan_1~25 (
// Equation(s):
// \LessThan_1~25_combout  = ( sCount[10] & ( (rLen[10] & (!rLen[12] $ (sCount[12]))) ) ) # ( !sCount[10] & ( (!rLen[10] & (!rLen[12] $ (sCount[12]))) ) )

	.dataa(!rLen[12]),
	.datab(gnd),
	.datac(!rLen[10]),
	.datad(!sCount[12]),
	.datae(gnd),
	.dataf(!sCount[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~25 .extended_lut = "off";
defparam \LessThan_1~25 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan_1~25 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N12
twentynm_lcell_comb \LessThan_1~24 (
// Equation(s):
// \LessThan_1~24_combout  = ( sCount[14] & ( sCount[8] & ( (rLen[14] & (rLen[8] & (!rLen[13] $ (sCount[13])))) ) ) ) # ( !sCount[14] & ( sCount[8] & ( (!rLen[14] & (rLen[8] & (!rLen[13] $ (sCount[13])))) ) ) ) # ( sCount[14] & ( !sCount[8] & ( (rLen[14] & 
// (!rLen[8] & (!rLen[13] $ (sCount[13])))) ) ) ) # ( !sCount[14] & ( !sCount[8] & ( (!rLen[14] & (!rLen[8] & (!rLen[13] $ (sCount[13])))) ) ) )

	.dataa(!rLen[13]),
	.datab(!rLen[14]),
	.datac(!rLen[8]),
	.datad(!sCount[13]),
	.datae(!sCount[14]),
	.dataf(!sCount[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~24 .extended_lut = "off";
defparam \LessThan_1~24 .lut_mask = 64'h8040201008040201;
defparam \LessThan_1~24 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N21
twentynm_lcell_comb \LessThan_1~19 (
// Equation(s):
// \LessThan_1~19_combout  = ( rLen[9] & ( sCount[9] & ( (\LessThan_1~25_combout  & (\LessThan_1~24_combout  & (!rLen[11] $ (sCount[11])))) ) ) ) # ( !rLen[9] & ( !sCount[9] & ( (\LessThan_1~25_combout  & (\LessThan_1~24_combout  & (!rLen[11] $ 
// (sCount[11])))) ) ) )

	.dataa(!\LessThan_1~25_combout ),
	.datab(!rLen[11]),
	.datac(!sCount[11]),
	.datad(!\LessThan_1~24_combout ),
	.datae(!rLen[9]),
	.dataf(!sCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~19 .extended_lut = "off";
defparam \LessThan_1~19 .lut_mask = 64'h0041000000000041;
defparam \LessThan_1~19 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N30
twentynm_lcell_comb \LessThan_1~16 (
// Equation(s):
// \LessThan_1~16_combout  = ( sCount[13] & ( sCount[12] & ( (rLen[12] & (rLen[13] & (!rLen[14] $ (sCount[14])))) ) ) ) # ( !sCount[13] & ( sCount[12] & ( (rLen[12] & (!rLen[13] & (!rLen[14] $ (sCount[14])))) ) ) ) # ( sCount[13] & ( !sCount[12] & ( 
// (!rLen[12] & (rLen[13] & (!rLen[14] $ (sCount[14])))) ) ) ) # ( !sCount[13] & ( !sCount[12] & ( (!rLen[12] & (!rLen[13] & (!rLen[14] $ (sCount[14])))) ) ) )

	.dataa(!rLen[14]),
	.datab(!rLen[12]),
	.datac(!sCount[14]),
	.datad(!rLen[13]),
	.datae(!sCount[13]),
	.dataf(!sCount[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~16 .extended_lut = "off";
defparam \LessThan_1~16 .lut_mask = 64'h8400008421000021;
defparam \LessThan_1~16 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N0
twentynm_lcell_comb \LessThan_1~17 (
// Equation(s):
// \LessThan_1~17_combout  = ( sCount[13] & ( rLen[13] & ( (!rLen[14] & (rLen[12] & (!sCount[14] & !sCount[12]))) # (rLen[14] & ((!sCount[14]) # ((rLen[12] & !sCount[12])))) ) ) ) # ( !sCount[13] & ( rLen[13] & ( (!sCount[14]) # (rLen[14]) ) ) ) # ( 
// sCount[13] & ( !rLen[13] & ( (rLen[14] & !sCount[14]) ) ) ) # ( !sCount[13] & ( !rLen[13] & ( (!rLen[14] & (rLen[12] & (!sCount[14] & !sCount[12]))) # (rLen[14] & ((!sCount[14]) # ((rLen[12] & !sCount[12])))) ) ) )

	.dataa(!rLen[14]),
	.datab(!rLen[12]),
	.datac(!sCount[14]),
	.datad(!sCount[12]),
	.datae(!sCount[13]),
	.dataf(!rLen[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~17 .extended_lut = "off";
defparam \LessThan_1~17 .lut_mask = 64'h71505050F5F57150;
defparam \LessThan_1~17 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N6
twentynm_lcell_comb \LessThan_1~18 (
// Equation(s):
// \LessThan_1~18_combout  = ( \LessThan_1~17_combout  & ( rLen[10] ) ) # ( !\LessThan_1~17_combout  & ( rLen[10] & ( (\LessThan_1~16_combout  & ((!sCount[10] & ((!sCount[11]) # (rLen[11]))) # (sCount[10] & (rLen[11] & !sCount[11])))) ) ) ) # ( 
// \LessThan_1~17_combout  & ( !rLen[10] ) ) # ( !\LessThan_1~17_combout  & ( !rLen[10] & ( (rLen[11] & (\LessThan_1~16_combout  & !sCount[11])) ) ) )

	.dataa(!sCount[10]),
	.datab(!rLen[11]),
	.datac(!\LessThan_1~16_combout ),
	.datad(!sCount[11]),
	.datae(!\LessThan_1~17_combout ),
	.dataf(!rLen[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~18 .extended_lut = "off";
defparam \LessThan_1~18 .lut_mask = 64'h0300FFFF0B02FFFF;
defparam \LessThan_1~18 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N0
twentynm_lcell_comb \LessThan_1~26 (
// Equation(s):
// \LessThan_1~26_combout  = ( sCount[11] & ( (rLen[11] & (!rLen[10] $ (sCount[10]))) ) ) # ( !sCount[11] & ( (!rLen[11] & (!rLen[10] $ (sCount[10]))) ) )

	.dataa(gnd),
	.datab(!rLen[10]),
	.datac(!sCount[10]),
	.datad(!rLen[11]),
	.datae(gnd),
	.dataf(!sCount[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~26 .extended_lut = "off";
defparam \LessThan_1~26 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan_1~26 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N42
twentynm_lcell_comb \LessThan_1~21 (
// Equation(s):
// \LessThan_1~21_combout  = ( rLen[9] & ( \LessThan_1~16_combout  & ( (\LessThan_1~26_combout  & ((!sCount[9]) # ((rLen[8] & !sCount[8])))) ) ) ) # ( !rLen[9] & ( \LessThan_1~16_combout  & ( (rLen[8] & (!sCount[9] & (!sCount[8] & \LessThan_1~26_combout ))) 
// ) ) )

	.dataa(!rLen[8]),
	.datab(!sCount[9]),
	.datac(!sCount[8]),
	.datad(!\LessThan_1~26_combout ),
	.datae(!rLen[9]),
	.dataf(!\LessThan_1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~21 .extended_lut = "off";
defparam \LessThan_1~21 .lut_mask = 64'h00000000004000DC;
defparam \LessThan_1~21 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N15
twentynm_lcell_comb \LessThan_1~28 (
// Equation(s):
// \LessThan_1~28_combout  = ( sCount[20] & ( (rLen[20] & (!rLen[19] $ (sCount[19]))) ) ) # ( !sCount[20] & ( (!rLen[20] & (!rLen[19] $ (sCount[19]))) ) )

	.dataa(!rLen[20]),
	.datab(gnd),
	.datac(!rLen[19]),
	.datad(!sCount[19]),
	.datae(gnd),
	.dataf(!sCount[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~28 .extended_lut = "off";
defparam \LessThan_1~28 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan_1~28 .shared_arith = "off";

// Location: LABCELL_X138_Y103_N27
twentynm_lcell_comb \LessThan_1~27 (
// Equation(s):
// \LessThan_1~27_combout  = ( sCount[15] & ( rLen[15] & ( (!sCount[21] & (!rLen[21] & (!rLen[16] $ (sCount[16])))) # (sCount[21] & (rLen[21] & (!rLen[16] $ (sCount[16])))) ) ) ) # ( !sCount[15] & ( !rLen[15] & ( (!sCount[21] & (!rLen[21] & (!rLen[16] $ 
// (sCount[16])))) # (sCount[21] & (rLen[21] & (!rLen[16] $ (sCount[16])))) ) ) )

	.dataa(!sCount[21]),
	.datab(!rLen[16]),
	.datac(!sCount[16]),
	.datad(!rLen[21]),
	.datae(!sCount[15]),
	.dataf(!rLen[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~27 .extended_lut = "off";
defparam \LessThan_1~27 .lut_mask = 64'h8241000000008241;
defparam \LessThan_1~27 .shared_arith = "off";

// Location: MLABCELL_X139_Y103_N51
twentynm_lcell_comb \LessThan_1~20 (
// Equation(s):
// \LessThan_1~20_combout  = ( rLen[18] & ( \LessThan_1~27_combout  & ( (sCount[18] & (\LessThan_1~28_combout  & (!rLen[17] $ (sCount[17])))) ) ) ) # ( !rLen[18] & ( \LessThan_1~27_combout  & ( (!sCount[18] & (\LessThan_1~28_combout  & (!rLen[17] $ 
// (sCount[17])))) ) ) )

	.dataa(!rLen[17]),
	.datab(!sCount[17]),
	.datac(!sCount[18]),
	.datad(!\LessThan_1~28_combout ),
	.datae(!rLen[18]),
	.dataf(!\LessThan_1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~20 .extended_lut = "off";
defparam \LessThan_1~20 .lut_mask = 64'h0000000000900009;
defparam \LessThan_1~20 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N54
twentynm_lcell_comb \LessThan_1~22 (
// Equation(s):
// \LessThan_1~22_combout  = ( \LessThan_1~21_combout  & ( \LessThan_1~20_combout  ) ) # ( !\LessThan_1~21_combout  & ( \LessThan_1~20_combout  & ( ((\LessThan_1~19_combout  & ((\LessThan_1~12_combout ) # (\LessThan_1~15_combout )))) # 
// (\LessThan_1~18_combout ) ) ) )

	.dataa(!\LessThan_1~15_combout ),
	.datab(!\LessThan_1~12_combout ),
	.datac(!\LessThan_1~19_combout ),
	.datad(!\LessThan_1~18_combout ),
	.datae(!\LessThan_1~21_combout ),
	.dataf(!\LessThan_1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~22 .extended_lut = "off";
defparam \LessThan_1~22 .lut_mask = 64'h0000000007FFFFFF;
defparam \LessThan_1~22 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N15
twentynm_lcell_comb \LessThan_1~4 (
// Equation(s):
// \LessThan_1~4_combout  = ( rLen[22] & ( !sCount[22] ) ) # ( !rLen[22] & ( sCount[22] ) )

	.dataa(!sCount[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rLen[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~4 .extended_lut = "off";
defparam \LessThan_1~4 .lut_mask = 64'h55555555AAAAAAAA;
defparam \LessThan_1~4 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N54
twentynm_lcell_comb \LessThan_1~3 (
// Equation(s):
// \LessThan_1~3_combout  = ( !rLen[23] & ( sCount[23] ) ) # ( rLen[23] & ( !sCount[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!rLen[23]),
	.dataf(!sCount[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~3 .extended_lut = "off";
defparam \LessThan_1~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan_1~3 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N12
twentynm_lcell_comb \LessThan_1~2 (
// Equation(s):
// \LessThan_1~2_combout  = ( \Select_29~4_combout  & ( !rLen[24] ) ) # ( !\Select_29~4_combout  & ( rLen[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rLen[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Select_29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~2 .extended_lut = "off";
defparam \LessThan_1~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan_1~2 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N42
twentynm_lcell_comb \LessThan_1~6 (
// Equation(s):
// \LessThan_1~6_combout  = ( !\LessThan_1~2_combout  & ( rLen[25] & ( (\LessThan_1~5_combout  & (!\LessThan_1~4_combout  & (!\LessThan_1~3_combout  & \Select_29~3_combout ))) ) ) ) # ( !\LessThan_1~2_combout  & ( !rLen[25] & ( (\LessThan_1~5_combout  & 
// (!\LessThan_1~4_combout  & (!\LessThan_1~3_combout  & !\Select_29~3_combout ))) ) ) )

	.dataa(!\LessThan_1~5_combout ),
	.datab(!\LessThan_1~4_combout ),
	.datac(!\LessThan_1~3_combout ),
	.datad(!\Select_29~3_combout ),
	.datae(!\LessThan_1~2_combout ),
	.dataf(!rLen[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~6 .extended_lut = "off";
defparam \LessThan_1~6 .lut_mask = 64'h4000000000400000;
defparam \LessThan_1~6 .shared_arith = "off";

// Location: MLABCELL_X139_Y105_N54
twentynm_lcell_comb \LessThan_1~23 (
// Equation(s):
// \LessThan_1~23_combout  = ( \LessThan_1~6_combout  & ( \LessThan_1~11_combout  & ( (\LessThan_1~0_combout ) # (\LessThan_1~1_combout ) ) ) ) # ( !\LessThan_1~6_combout  & ( \LessThan_1~11_combout  & ( (\LessThan_1~0_combout ) # (\LessThan_1~1_combout ) ) 
// ) ) # ( \LessThan_1~6_combout  & ( !\LessThan_1~11_combout  & ( ((\LessThan_1~0_combout  & ((\LessThan_1~22_combout ) # (\LessThan_1~9_combout )))) # (\LessThan_1~1_combout ) ) ) ) # ( !\LessThan_1~6_combout  & ( !\LessThan_1~11_combout  & ( 
// \LessThan_1~1_combout  ) ) )

	.dataa(!\LessThan_1~9_combout ),
	.datab(!\LessThan_1~1_combout ),
	.datac(!\LessThan_1~0_combout ),
	.datad(!\LessThan_1~22_combout ),
	.datae(!\LessThan_1~6_combout ),
	.dataf(!\LessThan_1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~23 .extended_lut = "off";
defparam \LessThan_1~23 .lut_mask = 64'h3333373F3F3F3F3F;
defparam \LessThan_1~23 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N15
twentynm_lcell_comb \Select_30~0 (
// Equation(s):
// \Select_30~0_combout  = ( \fifo_out|empty~q  & ( (!\sState.10~q ) # (\LessThan_1~23_combout ) ) ) # ( !\fifo_out|empty~q  & ( (\sState.00~q  & ((!\sState.10~q ) # (\LessThan_1~23_combout ))) ) )

	.dataa(!\sState.10~q ),
	.datab(gnd),
	.datac(!\LessThan_1~23_combout ),
	.datad(!\sState.00~q ),
	.datae(gnd),
	.dataf(!\fifo_out|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_30~0 .extended_lut = "off";
defparam \Select_30~0 .lut_mask = 64'h00AF00AFAFAFAFAF;
defparam \Select_30~0 .shared_arith = "off";

// Location: FF_X140_Y105_N16
dffeas \sState.00 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_30~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sState.00~q ),
	.prn(vcc));
defparam \sState.00 .is_wysiwyg = "true";
defparam \sState.00 .power_up = "low";

// Location: LABCELL_X140_Y105_N30
twentynm_lcell_comb \i408~0 (
// Equation(s):
// \i408~0_combout  = (\sState.10~q  & \sState.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sState.10~q ),
	.datad(!\sState.00~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i408~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \i408~0 .extended_lut = "off";
defparam \i408~0 .lut_mask = 64'h000F000F000F000F;
defparam \i408~0 .shared_arith = "off";

// Location: LABCELL_X140_Y102_N15
twentynm_lcell_comb \Select_29~7 (
// Equation(s):
// \Select_29~7_combout  = ( sCount[28] & ( \add_1~29_sumout  & ( (!\i408~1_combout ) # (\i408~0_combout ) ) ) ) # ( !sCount[28] & ( \add_1~29_sumout  & ( \i408~0_combout  ) ) ) # ( sCount[28] & ( !\add_1~29_sumout  & ( !\i408~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i408~0_combout ),
	.datad(!\i408~1_combout ),
	.datae(!sCount[28]),
	.dataf(!\add_1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_29~7 .extended_lut = "off";
defparam \Select_29~7 .lut_mask = 64'h0000FF000F0FFF0F;
defparam \Select_29~7 .shared_arith = "off";

// Location: FF_X140_Y102_N16
dffeas \sCount[28]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_29~7_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sCount[28]~DUPLICATE_q ),
	.prn(vcc));
defparam \sCount[28]~DUPLICATE .is_wysiwyg = "true";
defparam \sCount[28]~DUPLICATE .power_up = "low";

// Location: MLABCELL_X141_Y105_N36
twentynm_lcell_comb \LessThan_1~5 (
// Equation(s):
// \LessThan_1~5_combout  = ( sCount[26] & ( rLen[28] & ( (rLen[26] & (\sCount[28]~DUPLICATE_q  & (!rLen[27] $ (sCount[27])))) ) ) ) # ( !sCount[26] & ( rLen[28] & ( (!rLen[26] & (\sCount[28]~DUPLICATE_q  & (!rLen[27] $ (sCount[27])))) ) ) ) # ( sCount[26] & 
// ( !rLen[28] & ( (rLen[26] & (!\sCount[28]~DUPLICATE_q  & (!rLen[27] $ (sCount[27])))) ) ) ) # ( !sCount[26] & ( !rLen[28] & ( (!rLen[26] & (!\sCount[28]~DUPLICATE_q  & (!rLen[27] $ (sCount[27])))) ) ) )

	.dataa(!rLen[26]),
	.datab(!rLen[27]),
	.datac(!\sCount[28]~DUPLICATE_q ),
	.datad(!sCount[27]),
	.datae(!sCount[26]),
	.dataf(!rLen[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~5 .extended_lut = "off";
defparam \LessThan_1~5 .lut_mask = 64'h8020401008020401;
defparam \LessThan_1~5 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N33
twentynm_lcell_comb \LessThan_1~10 (
// Equation(s):
// \LessThan_1~10_combout  = ( sCount[26] & ( rLen[28] & ( (!\sCount[28]~DUPLICATE_q ) # ((rLen[27] & !sCount[27])) ) ) ) # ( !sCount[26] & ( rLen[28] & ( (!\sCount[28]~DUPLICATE_q ) # ((!rLen[26] & (rLen[27] & !sCount[27])) # (rLen[26] & ((!sCount[27]) # 
// (rLen[27])))) ) ) ) # ( sCount[26] & ( !rLen[28] & ( (rLen[27] & (!sCount[27] & !\sCount[28]~DUPLICATE_q )) ) ) ) # ( !sCount[26] & ( !rLen[28] & ( (!\sCount[28]~DUPLICATE_q  & ((!rLen[26] & (rLen[27] & !sCount[27])) # (rLen[26] & ((!sCount[27]) # 
// (rLen[27]))))) ) ) )

	.dataa(!rLen[26]),
	.datab(!rLen[27]),
	.datac(!sCount[27]),
	.datad(!\sCount[28]~DUPLICATE_q ),
	.datae(!sCount[26]),
	.dataf(!rLen[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~10 .extended_lut = "off";
defparam \LessThan_1~10 .lut_mask = 64'h71003000FF71FF30;
defparam \LessThan_1~10 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N3
twentynm_lcell_comb \LessThan_1~32 (
// Equation(s):
// \LessThan_1~32_combout  = ( \Select_29~3_combout  & ( (rLen[24] & (rLen[25] & !\Select_29~4_combout )) ) ) # ( !\Select_29~3_combout  & ( ((rLen[24] & !\Select_29~4_combout )) # (rLen[25]) ) )

	.dataa(!rLen[24]),
	.datab(!rLen[25]),
	.datac(!\Select_29~4_combout ),
	.datad(gnd),
	.datae(!\Select_29~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~32 .extended_lut = "off";
defparam \LessThan_1~32 .lut_mask = 64'h7373101073731010;
defparam \LessThan_1~32 .shared_arith = "off";

// Location: MLABCELL_X141_Y105_N51
twentynm_lcell_comb \LessThan_1~31 (
// Equation(s):
// \LessThan_1~31_combout  = ( \Select_29~3_combout  & ( rLen[22] & ( (rLen[25] & ((!rLen[23] & (!sCount[23] & !sCount[22])) # (rLen[23] & ((!sCount[23]) # (!sCount[22]))))) ) ) ) # ( !\Select_29~3_combout  & ( rLen[22] & ( ((!rLen[23] & (!sCount[23] & 
// !sCount[22])) # (rLen[23] & ((!sCount[23]) # (!sCount[22])))) # (rLen[25]) ) ) ) # ( \Select_29~3_combout  & ( !rLen[22] & ( (rLen[23] & (!sCount[23] & rLen[25])) ) ) ) # ( !\Select_29~3_combout  & ( !rLen[22] & ( ((rLen[23] & !sCount[23])) # (rLen[25]) ) 
// ) )

	.dataa(!rLen[23]),
	.datab(!sCount[23]),
	.datac(!rLen[25]),
	.datad(!sCount[22]),
	.datae(!\Select_29~3_combout ),
	.dataf(!rLen[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~31 .extended_lut = "off";
defparam \LessThan_1~31 .lut_mask = 64'h4F4F0404DF4F0D04;
defparam \LessThan_1~31 .shared_arith = "off";

// Location: LABCELL_X140_Y105_N27
twentynm_lcell_comb \LessThan_1~11 (
// Equation(s):
// \LessThan_1~11_combout  = ( \LessThan_1~2_combout  & ( ((\LessThan_1~5_combout  & \LessThan_1~32_combout )) # (\LessThan_1~10_combout ) ) ) # ( !\LessThan_1~2_combout  & ( ((\LessThan_1~5_combout  & ((\LessThan_1~31_combout ) # (\LessThan_1~32_combout 
// )))) # (\LessThan_1~10_combout ) ) )

	.dataa(!\LessThan_1~5_combout ),
	.datab(!\LessThan_1~10_combout ),
	.datac(!\LessThan_1~32_combout ),
	.datad(!\LessThan_1~31_combout ),
	.datae(gnd),
	.dataf(!\LessThan_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan_1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \LessThan_1~11 .extended_lut = "off";
defparam \LessThan_1~11 .lut_mask = 64'h3777377737373737;
defparam \LessThan_1~11 .shared_arith = "off";

// Location: MLABCELL_X141_Y104_N54
twentynm_lcell_comb \Select_31~2 (
// Equation(s):
// \Select_31~2_combout  = ( \LessThan_1~0_combout  & ( \LessThan_1~6_combout  & ( (\sState.10~q  & !\fifo_out|empty~q ) ) ) ) # ( !\LessThan_1~0_combout  & ( \LessThan_1~6_combout  & ( (\sState.10~q  & (!\fifo_out|empty~q  & \LessThan_1~1_combout )) ) ) ) # 
// ( \LessThan_1~0_combout  & ( !\LessThan_1~6_combout  & ( (\sState.10~q  & (!\fifo_out|empty~q  & ((\LessThan_1~1_combout ) # (\LessThan_1~11_combout )))) ) ) ) # ( !\LessThan_1~0_combout  & ( !\LessThan_1~6_combout  & ( (\sState.10~q  & 
// (!\fifo_out|empty~q  & \LessThan_1~1_combout )) ) ) )

	.dataa(!\sState.10~q ),
	.datab(!\fifo_out|empty~q ),
	.datac(!\LessThan_1~11_combout ),
	.datad(!\LessThan_1~1_combout ),
	.datae(!\LessThan_1~0_combout ),
	.dataf(!\LessThan_1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_31~2 .extended_lut = "off";
defparam \Select_31~2 .lut_mask = 64'h0044044400444444;
defparam \Select_31~2 .shared_arith = "off";

// Location: IOIBUF_X142_Y98_N47
twentynm_io_ibuf \CHNL_TX_DATA_REN~input (
	.i(CHNL_TX_DATA_REN),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_TX_DATA_REN~input_o ));
defparam \CHNL_TX_DATA_REN~input .bus_hold = "false";
defparam \CHNL_TX_DATA_REN~input .simulate_z_as = "z";

// Location: MLABCELL_X141_Y104_N48
twentynm_lcell_comb \Select_32~1 (
// Equation(s):
// \Select_32~1_combout  = ( \LessThan_1~0_combout  & ( \fifo_out|i32~0_combout  & ( (((\sState.11~q  & !\CHNL_TX_DATA_REN~input_o )) # (\LessThan_1~11_combout )) # (\LessThan_1~1_combout ) ) ) ) # ( !\LessThan_1~0_combout  & ( \fifo_out|i32~0_combout  & ( 
// ((\sState.11~q  & !\CHNL_TX_DATA_REN~input_o )) # (\LessThan_1~1_combout ) ) ) ) # ( \LessThan_1~0_combout  & ( !\fifo_out|i32~0_combout  & ( (\sState.11~q  & !\CHNL_TX_DATA_REN~input_o ) ) ) ) # ( !\LessThan_1~0_combout  & ( !\fifo_out|i32~0_combout  & ( 
// (\sState.11~q  & !\CHNL_TX_DATA_REN~input_o ) ) ) )

	.dataa(!\sState.11~q ),
	.datab(!\LessThan_1~1_combout ),
	.datac(!\CHNL_TX_DATA_REN~input_o ),
	.datad(!\LessThan_1~11_combout ),
	.datae(!\LessThan_1~0_combout ),
	.dataf(!\fifo_out|i32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_32~1 .extended_lut = "off";
defparam \Select_32~1 .lut_mask = 64'h50505050737373FF;
defparam \Select_32~1 .shared_arith = "off";

// Location: MLABCELL_X141_Y104_N24
twentynm_lcell_comb \Select_32~0 (
// Equation(s):
// \Select_32~0_combout  = ( \LessThan_1~22_combout  & ( \fifo_out|i32~0_combout  & ( ((\LessThan_1~0_combout  & \LessThan_1~6_combout )) # (\Select_32~1_combout ) ) ) ) # ( !\LessThan_1~22_combout  & ( \fifo_out|i32~0_combout  & ( ((\LessThan_1~0_combout  & 
// (\LessThan_1~9_combout  & \LessThan_1~6_combout ))) # (\Select_32~1_combout ) ) ) ) # ( \LessThan_1~22_combout  & ( !\fifo_out|i32~0_combout  & ( \Select_32~1_combout  ) ) ) # ( !\LessThan_1~22_combout  & ( !\fifo_out|i32~0_combout  & ( 
// \Select_32~1_combout  ) ) )

	.dataa(!\LessThan_1~0_combout ),
	.datab(!\LessThan_1~9_combout ),
	.datac(!\Select_32~1_combout ),
	.datad(!\LessThan_1~6_combout ),
	.datae(!\LessThan_1~22_combout ),
	.dataf(!\fifo_out|i32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_32~0 .extended_lut = "off";
defparam \Select_32~0 .lut_mask = 64'h0F0F0F0F0F1F0F5F;
defparam \Select_32~0 .shared_arith = "off";

// Location: FF_X141_Y104_N25
dffeas \sState.11 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_32~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sState.11~q ),
	.prn(vcc));
defparam \sState.11 .is_wysiwyg = "true";
defparam \sState.11 .power_up = "low";

// Location: IOIBUF_X142_Y91_N47
twentynm_io_ibuf \CHNL_TX_ACK~input (
	.i(CHNL_TX_ACK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_TX_ACK~input_o ));
defparam \CHNL_TX_ACK~input .bus_hold = "false";
defparam \CHNL_TX_ACK~input .simulate_z_as = "z";

// Location: MLABCELL_X141_Y104_N30
twentynm_lcell_comb \Select_33~0 (
// Equation(s):
// \Select_33~0_combout  = ( \sState.01~q  & ( \CHNL_TX_ACK~input_o  & ( (!\sState.00~q  & \fifo_out|empty~q ) ) ) ) # ( !\sState.01~q  & ( \CHNL_TX_ACK~input_o  & ( (!\sState.00~q  & \fifo_out|empty~q ) ) ) ) # ( \sState.01~q  & ( !\CHNL_TX_ACK~input_o  ) ) 
// # ( !\sState.01~q  & ( !\CHNL_TX_ACK~input_o  & ( (!\sState.00~q  & \fifo_out|empty~q ) ) ) )

	.dataa(gnd),
	.datab(!\sState.00~q ),
	.datac(gnd),
	.datad(!\fifo_out|empty~q ),
	.datae(!\sState.01~q ),
	.dataf(!\CHNL_TX_ACK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_33~0 .extended_lut = "off";
defparam \Select_33~0 .lut_mask = 64'h00CCFFFF00CC00CC;
defparam \Select_33~0 .shared_arith = "off";

// Location: FF_X141_Y104_N32
dffeas \sState.01 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_33~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sState.01~q ),
	.prn(vcc));
defparam \sState.01 .is_wysiwyg = "true";
defparam \sState.01 .power_up = "low";

// Location: MLABCELL_X141_Y104_N6
twentynm_lcell_comb \Select_31~1 (
// Equation(s):
// \Select_31~1_combout  = ( \sState.01~q  & ( \CHNL_TX_ACK~input_o  ) ) # ( !\sState.01~q  & ( \CHNL_TX_ACK~input_o  & ( (\CHNL_TX_DATA_REN~input_o  & \sState.11~q ) ) ) ) # ( \sState.01~q  & ( !\CHNL_TX_ACK~input_o  & ( (\CHNL_TX_DATA_REN~input_o  & 
// \sState.11~q ) ) ) ) # ( !\sState.01~q  & ( !\CHNL_TX_ACK~input_o  & ( (\CHNL_TX_DATA_REN~input_o  & \sState.11~q ) ) ) )

	.dataa(!\CHNL_TX_DATA_REN~input_o ),
	.datab(gnd),
	.datac(!\sState.11~q ),
	.datad(gnd),
	.datae(!\sState.01~q ),
	.dataf(!\CHNL_TX_ACK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_31~1 .extended_lut = "off";
defparam \Select_31~1 .lut_mask = 64'h050505050505FFFF;
defparam \Select_31~1 .shared_arith = "off";

// Location: MLABCELL_X141_Y104_N12
twentynm_lcell_comb \Select_31~0 (
// Equation(s):
// \Select_31~0_combout  = ( \LessThan_1~11_combout  & ( \LessThan_1~1_combout  & ( (\Select_31~1_combout ) # (\Select_31~2_combout ) ) ) ) # ( !\LessThan_1~11_combout  & ( \LessThan_1~1_combout  & ( (\Select_31~1_combout ) # (\Select_31~2_combout ) ) ) ) # 
// ( \LessThan_1~11_combout  & ( !\LessThan_1~1_combout  & ( (\Select_31~1_combout ) # (\Select_31~2_combout ) ) ) ) # ( !\LessThan_1~11_combout  & ( !\LessThan_1~1_combout  & ( ((\Select_31~2_combout  & ((\LessThan_1~22_combout ) # (\LessThan_1~9_combout 
// )))) # (\Select_31~1_combout ) ) ) )

	.dataa(!\Select_31~2_combout ),
	.datab(!\LessThan_1~9_combout ),
	.datac(!\Select_31~1_combout ),
	.datad(!\LessThan_1~22_combout ),
	.datae(!\LessThan_1~11_combout ),
	.dataf(!\LessThan_1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Select_31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \Select_31~0 .extended_lut = "off";
defparam \Select_31~0 .lut_mask = 64'h1F5F5F5F5F5F5F5F;
defparam \Select_31~0 .shared_arith = "off";

// Location: FF_X141_Y104_N13
dffeas \sState.10 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\Select_31~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sState.10~q ),
	.prn(vcc));
defparam \sState.10 .is_wysiwyg = "true";
defparam \sState.10 .power_up = "low";

// Location: LABCELL_X143_Y104_N51
twentynm_lcell_comb \fifo_out|i32~0 (
// Equation(s):
// \fifo_out|i32~0_combout  = ( \sState.10~q  & ( \fifo_out|empty~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_out|empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sState.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i32~0 .extended_lut = "off";
defparam \fifo_out|i32~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \fifo_out|i32~0 .shared_arith = "off";

// Location: FF_X147_Y103_N4
dffeas \fifo_out|Radd[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [0]),
	.prn(vcc));
defparam \fifo_out|Radd[0] .is_wysiwyg = "true";
defparam \fifo_out|Radd[0] .power_up = "low";

// Location: LABCELL_X147_Y103_N33
twentynm_lcell_comb \fifo_out|add_0~5 (
// Equation(s):
// \fifo_out|add_0~5_sumout  = SUM(( \fifo_out|Radd [1] ) + ( GND ) + ( \fifo_out|add_0~2  ))
// \fifo_out|add_0~6  = CARRY(( \fifo_out|Radd [1] ) + ( GND ) + ( \fifo_out|add_0~2  ))

	.dataa(!\fifo_out|Radd [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~5_sumout ),
	.cout(\fifo_out|add_0~6 ),
	.shareout());
defparam \fifo_out|add_0~5 .extended_lut = "off";
defparam \fifo_out|add_0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \fifo_out|add_0~5 .shared_arith = "off";

// Location: FF_X147_Y103_N8
dffeas \fifo_out|Radd[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [1]),
	.prn(vcc));
defparam \fifo_out|Radd[1] .is_wysiwyg = "true";
defparam \fifo_out|Radd[1] .power_up = "low";

// Location: LABCELL_X147_Y103_N36
twentynm_lcell_comb \fifo_out|add_0~9 (
// Equation(s):
// \fifo_out|add_0~9_sumout  = SUM(( \fifo_out|Radd [2] ) + ( GND ) + ( \fifo_out|add_0~6  ))
// \fifo_out|add_0~10  = CARRY(( \fifo_out|Radd [2] ) + ( GND ) + ( \fifo_out|add_0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_out|Radd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_out|add_0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~9_sumout ),
	.cout(\fifo_out|add_0~10 ),
	.shareout());
defparam \fifo_out|add_0~9 .extended_lut = "off";
defparam \fifo_out|add_0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_out|add_0~9 .shared_arith = "off";

// Location: FF_X147_Y103_N29
dffeas \fifo_out|Radd[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~9_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [2]),
	.prn(vcc));
defparam \fifo_out|Radd[2] .is_wysiwyg = "true";
defparam \fifo_out|Radd[2] .power_up = "low";

// Location: LABCELL_X147_Y103_N39
twentynm_lcell_comb \fifo_out|add_0~13 (
// Equation(s):
// \fifo_out|add_0~13_sumout  = SUM(( GND ) + ( \fifo_out|Radd [3] ) + ( \fifo_out|add_0~10  ))
// \fifo_out|add_0~14  = CARRY(( GND ) + ( \fifo_out|Radd [3] ) + ( \fifo_out|add_0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Radd [3]),
	.datag(gnd),
	.cin(\fifo_out|add_0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~13_sumout ),
	.cout(\fifo_out|add_0~14 ),
	.shareout());
defparam \fifo_out|add_0~13 .extended_lut = "off";
defparam \fifo_out|add_0~13 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_0~13 .shared_arith = "off";

// Location: FF_X147_Y103_N34
dffeas \fifo_out|Radd[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [3]),
	.prn(vcc));
defparam \fifo_out|Radd[3] .is_wysiwyg = "true";
defparam \fifo_out|Radd[3] .power_up = "low";

// Location: LABCELL_X147_Y103_N42
twentynm_lcell_comb \fifo_out|add_0~17 (
// Equation(s):
// \fifo_out|add_0~17_sumout  = SUM(( GND ) + ( \fifo_out|Radd [4] ) + ( \fifo_out|add_0~14  ))
// \fifo_out|add_0~18  = CARRY(( GND ) + ( \fifo_out|Radd [4] ) + ( \fifo_out|add_0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Radd [4]),
	.datag(gnd),
	.cin(\fifo_out|add_0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~17_sumout ),
	.cout(\fifo_out|add_0~18 ),
	.shareout());
defparam \fifo_out|add_0~17 .extended_lut = "off";
defparam \fifo_out|add_0~17 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_0~17 .shared_arith = "off";

// Location: FF_X147_Y103_N1
dffeas \fifo_out|Radd[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [4]),
	.prn(vcc));
defparam \fifo_out|Radd[4] .is_wysiwyg = "true";
defparam \fifo_out|Radd[4] .power_up = "low";

// Location: LABCELL_X147_Y103_N45
twentynm_lcell_comb \fifo_out|add_0~21 (
// Equation(s):
// \fifo_out|add_0~21_sumout  = SUM(( GND ) + ( \fifo_out|Radd [5] ) + ( \fifo_out|add_0~18  ))
// \fifo_out|add_0~22  = CARRY(( GND ) + ( \fifo_out|Radd [5] ) + ( \fifo_out|add_0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_out|Radd [5]),
	.datag(gnd),
	.cin(\fifo_out|add_0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_out|add_0~21_sumout ),
	.cout(\fifo_out|add_0~22 ),
	.shareout());
defparam \fifo_out|add_0~21 .extended_lut = "off";
defparam \fifo_out|add_0~21 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_out|add_0~21 .shared_arith = "off";

// Location: FF_X147_Y103_N26
dffeas \fifo_out|Radd[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~21_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [5]),
	.prn(vcc));
defparam \fifo_out|Radd[5] .is_wysiwyg = "true";
defparam \fifo_out|Radd[5] .power_up = "low";

// Location: FF_X147_Y103_N46
dffeas \fifo_out|Radd[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~25_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd [6]),
	.prn(vcc));
defparam \fifo_out|Radd[6] .is_wysiwyg = "true";
defparam \fifo_out|Radd[6] .power_up = "low";

// Location: FF_X147_Y103_N25
dffeas \fifo_out|Radd[5]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~21_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Radd[5]~DUPLICATE_q ),
	.prn(vcc));
defparam \fifo_out|Radd[5]~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_out|Radd[5]~DUPLICATE .power_up = "low";

// Location: LABCELL_X147_Y104_N42
twentynm_lcell_comb \fifo_out|i184~2 (
// Equation(s):
// \fifo_out|i184~2_combout  = ( \fifo_out|add_1~25_sumout  & ( \fifo_out|Radd[5]~DUPLICATE_q  & ( (\fifo_out|Radd [6] & (\fifo_out|add_1~21_sumout  & (!\fifo_out|Radd [7] $ (\fifo_out|add_1~29_sumout )))) ) ) ) # ( !\fifo_out|add_1~25_sumout  & ( 
// \fifo_out|Radd[5]~DUPLICATE_q  & ( (!\fifo_out|Radd [6] & (\fifo_out|add_1~21_sumout  & (!\fifo_out|Radd [7] $ (\fifo_out|add_1~29_sumout )))) ) ) ) # ( \fifo_out|add_1~25_sumout  & ( !\fifo_out|Radd[5]~DUPLICATE_q  & ( (\fifo_out|Radd [6] & 
// (!\fifo_out|add_1~21_sumout  & (!\fifo_out|Radd [7] $ (\fifo_out|add_1~29_sumout )))) ) ) ) # ( !\fifo_out|add_1~25_sumout  & ( !\fifo_out|Radd[5]~DUPLICATE_q  & ( (!\fifo_out|Radd [6] & (!\fifo_out|add_1~21_sumout  & (!\fifo_out|Radd [7] $ 
// (\fifo_out|add_1~29_sumout )))) ) ) )

	.dataa(!\fifo_out|Radd [6]),
	.datab(!\fifo_out|Radd [7]),
	.datac(!\fifo_out|add_1~21_sumout ),
	.datad(!\fifo_out|add_1~29_sumout ),
	.datae(!\fifo_out|add_1~25_sumout ),
	.dataf(!\fifo_out|Radd[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i184~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i184~2 .extended_lut = "off";
defparam \fifo_out|i184~2 .lut_mask = 64'h8020401008020401;
defparam \fifo_out|i184~2 .shared_arith = "off";

// Location: LABCELL_X147_Y104_N36
twentynm_lcell_comb \fifo_out|i184~0 (
// Equation(s):
// \fifo_out|i184~0_combout  = ( \fifo_out|Radd [0] & ( !\fifo_out|i32~0_combout  & ( (\fifo_out|add_1~1_sumout  & (\fifo_out|i183~0_combout  & (!\fifo_out|Radd [1] $ (\fifo_out|add_1~5_sumout )))) ) ) ) # ( !\fifo_out|Radd [0] & ( !\fifo_out|i32~0_combout  
// & ( (!\fifo_out|add_1~1_sumout  & (\fifo_out|i183~0_combout  & (!\fifo_out|Radd [1] $ (\fifo_out|add_1~5_sumout )))) ) ) )

	.dataa(!\fifo_out|Radd [1]),
	.datab(!\fifo_out|add_1~1_sumout ),
	.datac(!\fifo_out|add_1~5_sumout ),
	.datad(!\fifo_out|i183~0_combout ),
	.datae(!\fifo_out|Radd [0]),
	.dataf(!\fifo_out|i32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i184~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i184~0 .extended_lut = "off";
defparam \fifo_out|i184~0 .lut_mask = 64'h0084002100000000;
defparam \fifo_out|i184~0 .shared_arith = "off";

// Location: LABCELL_X147_Y104_N51
twentynm_lcell_comb \fifo_out|i184~3 (
// Equation(s):
// \fifo_out|i184~3_combout  = (!\fifo_out|add_1~33_sumout  & (!\fifo_out|Radd [8] & (!\fifo_out|add_1~37_sumout  $ (\fifo_out|Radd [9])))) # (\fifo_out|add_1~33_sumout  & (\fifo_out|Radd [8] & (!\fifo_out|add_1~37_sumout  $ (\fifo_out|Radd [9]))))

	.dataa(!\fifo_out|add_1~33_sumout ),
	.datab(!\fifo_out|add_1~37_sumout ),
	.datac(!\fifo_out|Radd [8]),
	.datad(!\fifo_out|Radd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i184~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i184~3 .extended_lut = "off";
defparam \fifo_out|i184~3 .lut_mask = 64'h8421842184218421;
defparam \fifo_out|i184~3 .shared_arith = "off";

// Location: FF_X147_Y104_N32
dffeas \fifo_out|full (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|i184~4_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|full~q ),
	.prn(vcc));
defparam \fifo_out|full .is_wysiwyg = "true";
defparam \fifo_out|full .power_up = "low";

// Location: MLABCELL_X146_Y104_N9
twentynm_lcell_comb \fifo_out|i184~1 (
// Equation(s):
// \fifo_out|i184~1_combout  = ( \fifo_out|add_1~17_sumout  & ( \fifo_out|add_1~13_sumout  & ( (\fifo_out|Radd [4] & (\fifo_out|Radd [3] & (!\fifo_out|Radd [2] $ (\fifo_out|add_1~9_sumout )))) ) ) ) # ( !\fifo_out|add_1~17_sumout  & ( 
// \fifo_out|add_1~13_sumout  & ( (!\fifo_out|Radd [4] & (\fifo_out|Radd [3] & (!\fifo_out|Radd [2] $ (\fifo_out|add_1~9_sumout )))) ) ) ) # ( \fifo_out|add_1~17_sumout  & ( !\fifo_out|add_1~13_sumout  & ( (\fifo_out|Radd [4] & (!\fifo_out|Radd [3] & 
// (!\fifo_out|Radd [2] $ (\fifo_out|add_1~9_sumout )))) ) ) ) # ( !\fifo_out|add_1~17_sumout  & ( !\fifo_out|add_1~13_sumout  & ( (!\fifo_out|Radd [4] & (!\fifo_out|Radd [3] & (!\fifo_out|Radd [2] $ (\fifo_out|add_1~9_sumout )))) ) ) )

	.dataa(!\fifo_out|Radd [4]),
	.datab(!\fifo_out|Radd [2]),
	.datac(!\fifo_out|Radd [3]),
	.datad(!\fifo_out|add_1~9_sumout ),
	.datae(!\fifo_out|add_1~17_sumout ),
	.dataf(!\fifo_out|add_1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i184~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i184~1 .extended_lut = "off";
defparam \fifo_out|i184~1 .lut_mask = 64'h8020401008020401;
defparam \fifo_out|i184~1 .shared_arith = "off";

// Location: LABCELL_X147_Y104_N30
twentynm_lcell_comb \fifo_out|i184~4 (
// Equation(s):
// \fifo_out|i184~4_combout  = ( \fifo_out|full~q  & ( \fifo_out|i184~1_combout  & ( (!\fifo_out|i32~0_combout ) # ((\fifo_out|i184~2_combout  & (\fifo_out|i184~0_combout  & \fifo_out|i184~3_combout ))) ) ) ) # ( !\fifo_out|full~q  & ( 
// \fifo_out|i184~1_combout  & ( (\fifo_out|i184~2_combout  & (\fifo_out|i184~0_combout  & \fifo_out|i184~3_combout )) ) ) ) # ( \fifo_out|full~q  & ( !\fifo_out|i184~1_combout  & ( !\fifo_out|i32~0_combout  ) ) )

	.dataa(!\fifo_out|i184~2_combout ),
	.datab(!\fifo_out|i32~0_combout ),
	.datac(!\fifo_out|i184~0_combout ),
	.datad(!\fifo_out|i184~3_combout ),
	.datae(!\fifo_out|full~q ),
	.dataf(!\fifo_out|i184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i184~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i184~4 .extended_lut = "off";
defparam \fifo_out|i184~4 .lut_mask = 64'h0000CCCC0005CCCD;
defparam \fifo_out|i184~4 .shared_arith = "off";

// Location: FF_X147_Y104_N31
dffeas \fifo_out|full~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|i184~4_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|full~DUPLICATE_q ),
	.prn(vcc));
defparam \fifo_out|full~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_out|full~DUPLICATE .power_up = "low";

// Location: FF_X149_Y105_N53
dffeas \fifo_in|Radd[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~9_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [2]),
	.prn(vcc));
defparam \fifo_in|Radd[2] .is_wysiwyg = "true";
defparam \fifo_in|Radd[2] .power_up = "low";

// Location: LABCELL_X149_Y105_N0
twentynm_lcell_comb \fifo_in|add_0~5 (
// Equation(s):
// \fifo_in|add_0~5_sumout  = SUM(( \fifo_in|Radd [0] ) + ( VCC ) + ( !VCC ))
// \fifo_in|add_0~6  = CARRY(( \fifo_in|Radd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Radd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~5_sumout ),
	.cout(\fifo_in|add_0~6 ),
	.shareout());
defparam \fifo_in|add_0~5 .extended_lut = "off";
defparam \fifo_in|add_0~5 .lut_mask = 64'h00000000000000FF;
defparam \fifo_in|add_0~5 .shared_arith = "off";

// Location: FF_X149_Y105_N34
dffeas \fifo_in|Radd[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [0]),
	.prn(vcc));
defparam \fifo_in|Radd[0] .is_wysiwyg = "true";
defparam \fifo_in|Radd[0] .power_up = "low";

// Location: LABCELL_X149_Y105_N3
twentynm_lcell_comb \fifo_in|add_0~1 (
// Equation(s):
// \fifo_in|add_0~1_sumout  = SUM(( GND ) + ( \fifo_in|Radd [1] ) + ( \fifo_in|add_0~6  ))
// \fifo_in|add_0~2  = CARRY(( GND ) + ( \fifo_in|Radd [1] ) + ( \fifo_in|add_0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [1]),
	.datag(gnd),
	.cin(\fifo_in|add_0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~1_sumout ),
	.cout(\fifo_in|add_0~2 ),
	.shareout());
defparam \fifo_in|add_0~1 .extended_lut = "off";
defparam \fifo_in|add_0~1 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~1 .shared_arith = "off";

// Location: FF_X149_Y105_N37
dffeas \fifo_in|Radd[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [1]),
	.prn(vcc));
defparam \fifo_in|Radd[1] .is_wysiwyg = "true";
defparam \fifo_in|Radd[1] .power_up = "low";

// Location: LABCELL_X149_Y105_N6
twentynm_lcell_comb \fifo_in|add_0~9 (
// Equation(s):
// \fifo_in|add_0~9_sumout  = SUM(( \fifo_in|Radd [2] ) + ( GND ) + ( \fifo_in|add_0~2  ))
// \fifo_in|add_0~10  = CARRY(( \fifo_in|Radd [2] ) + ( GND ) + ( \fifo_in|add_0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|Radd [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~9_sumout ),
	.cout(\fifo_in|add_0~10 ),
	.shareout());
defparam \fifo_in|add_0~9 .extended_lut = "off";
defparam \fifo_in|add_0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fifo_in|add_0~9 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N0
twentynm_lcell_comb \fifo_in|add_1~5 (
// Equation(s):
// \fifo_in|add_1~5_sumout  = SUM(( \fifo_in|Wadd [0] ) + ( VCC ) + ( !VCC ))
// \fifo_in|add_1~6  = CARRY(( \fifo_in|Wadd [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Wadd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~5_sumout ),
	.cout(\fifo_in|add_1~6 ),
	.shareout());
defparam \fifo_in|add_1~5 .extended_lut = "off";
defparam \fifo_in|add_1~5 .lut_mask = 64'h00000000000000FF;
defparam \fifo_in|add_1~5 .shared_arith = "off";

// Location: FF_X148_Y105_N28
dffeas \fifo_in|Wadd[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [0]),
	.prn(vcc));
defparam \fifo_in|Wadd[0] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[0] .power_up = "low";

// Location: MLABCELL_X148_Y105_N3
twentynm_lcell_comb \fifo_in|add_1~1 (
// Equation(s):
// \fifo_in|add_1~1_sumout  = SUM(( \fifo_in|Wadd [1] ) + ( GND ) + ( \fifo_in|add_1~6  ))
// \fifo_in|add_1~2  = CARRY(( \fifo_in|Wadd [1] ) + ( GND ) + ( \fifo_in|add_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|Wadd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~1_sumout ),
	.cout(\fifo_in|add_1~2 ),
	.shareout());
defparam \fifo_in|add_1~1 .extended_lut = "off";
defparam \fifo_in|add_1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fifo_in|add_1~1 .shared_arith = "off";

// Location: FF_X148_Y105_N16
dffeas \fifo_in|Wadd[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [1]),
	.prn(vcc));
defparam \fifo_in|Wadd[1] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[1] .power_up = "low";

// Location: MLABCELL_X148_Y105_N6
twentynm_lcell_comb \fifo_in|add_1~9 (
// Equation(s):
// \fifo_in|add_1~9_sumout  = SUM(( \fifo_in|Wadd [2] ) + ( GND ) + ( \fifo_in|add_1~2  ))
// \fifo_in|add_1~10  = CARRY(( \fifo_in|Wadd [2] ) + ( GND ) + ( \fifo_in|add_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Wadd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~9_sumout ),
	.cout(\fifo_in|add_1~10 ),
	.shareout());
defparam \fifo_in|add_1~9 .extended_lut = "off";
defparam \fifo_in|add_1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_in|add_1~9 .shared_arith = "off";

// Location: FF_X148_Y105_N19
dffeas \fifo_in|Wadd[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~9_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [2]),
	.prn(vcc));
defparam \fifo_in|Wadd[2] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[2] .power_up = "low";

// Location: MLABCELL_X148_Y105_N9
twentynm_lcell_comb \fifo_in|add_1~13 (
// Equation(s):
// \fifo_in|add_1~13_sumout  = SUM(( \fifo_in|Wadd [3] ) + ( GND ) + ( \fifo_in|add_1~10  ))
// \fifo_in|add_1~14  = CARRY(( \fifo_in|Wadd [3] ) + ( GND ) + ( \fifo_in|add_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|Wadd [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~13_sumout ),
	.cout(\fifo_in|add_1~14 ),
	.shareout());
defparam \fifo_in|add_1~13 .extended_lut = "off";
defparam \fifo_in|add_1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fifo_in|add_1~13 .shared_arith = "off";

// Location: FF_X148_Y105_N52
dffeas \fifo_in|Wadd[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [3]),
	.prn(vcc));
defparam \fifo_in|Wadd[3] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[3] .power_up = "low";

// Location: MLABCELL_X148_Y105_N12
twentynm_lcell_comb \fifo_in|add_1~17 (
// Equation(s):
// \fifo_in|add_1~17_sumout  = SUM(( \fifo_in|Wadd [4] ) + ( GND ) + ( \fifo_in|add_1~14  ))
// \fifo_in|add_1~18  = CARRY(( \fifo_in|Wadd [4] ) + ( GND ) + ( \fifo_in|add_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Wadd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~17_sumout ),
	.cout(\fifo_in|add_1~18 ),
	.shareout());
defparam \fifo_in|add_1~17 .extended_lut = "off";
defparam \fifo_in|add_1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_in|add_1~17 .shared_arith = "off";

// Location: FF_X148_Y105_N32
dffeas \fifo_in|Wadd[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [4]),
	.prn(vcc));
defparam \fifo_in|Wadd[4] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[4] .power_up = "low";

// Location: FF_X149_Y105_N49
dffeas \fifo_in|Radd[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [4]),
	.prn(vcc));
defparam \fifo_in|Radd[4] .is_wysiwyg = "true";
defparam \fifo_in|Radd[4] .power_up = "low";

// Location: LABCELL_X149_Y105_N9
twentynm_lcell_comb \fifo_in|add_0~13 (
// Equation(s):
// \fifo_in|add_0~13_sumout  = SUM(( GND ) + ( \fifo_in|Radd [3] ) + ( \fifo_in|add_0~10  ))
// \fifo_in|add_0~14  = CARRY(( GND ) + ( \fifo_in|Radd [3] ) + ( \fifo_in|add_0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [3]),
	.datag(gnd),
	.cin(\fifo_in|add_0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~13_sumout ),
	.cout(\fifo_in|add_0~14 ),
	.shareout());
defparam \fifo_in|add_0~13 .extended_lut = "off";
defparam \fifo_in|add_0~13 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~13 .shared_arith = "off";

// Location: FF_X149_Y105_N47
dffeas \fifo_in|Radd[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [3]),
	.prn(vcc));
defparam \fifo_in|Radd[3] .is_wysiwyg = "true";
defparam \fifo_in|Radd[3] .power_up = "low";

// Location: LABCELL_X149_Y105_N12
twentynm_lcell_comb \fifo_in|add_0~17 (
// Equation(s):
// \fifo_in|add_0~17_sumout  = SUM(( GND ) + ( \fifo_in|Radd [4] ) + ( \fifo_in|add_0~14  ))
// \fifo_in|add_0~18  = CARRY(( GND ) + ( \fifo_in|Radd [4] ) + ( \fifo_in|add_0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [4]),
	.datag(gnd),
	.cin(\fifo_in|add_0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~17_sumout ),
	.cout(\fifo_in|add_0~18 ),
	.shareout());
defparam \fifo_in|add_0~17 .extended_lut = "off";
defparam \fifo_in|add_0~17 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~17 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N39
twentynm_lcell_comb \fifo_in|i183~2 (
// Equation(s):
// \fifo_in|i183~2_combout  = ( \fifo_in|Wadd [2] & ( \fifo_in|add_0~13_sumout  & ( (\fifo_in|add_0~9_sumout  & (\fifo_in|Wadd [3] & (!\fifo_in|Wadd [4] $ (\fifo_in|add_0~17_sumout )))) ) ) ) # ( !\fifo_in|Wadd [2] & ( \fifo_in|add_0~13_sumout  & ( 
// (!\fifo_in|add_0~9_sumout  & (\fifo_in|Wadd [3] & (!\fifo_in|Wadd [4] $ (\fifo_in|add_0~17_sumout )))) ) ) ) # ( \fifo_in|Wadd [2] & ( !\fifo_in|add_0~13_sumout  & ( (\fifo_in|add_0~9_sumout  & (!\fifo_in|Wadd [3] & (!\fifo_in|Wadd [4] $ 
// (\fifo_in|add_0~17_sumout )))) ) ) ) # ( !\fifo_in|Wadd [2] & ( !\fifo_in|add_0~13_sumout  & ( (!\fifo_in|add_0~9_sumout  & (!\fifo_in|Wadd [3] & (!\fifo_in|Wadd [4] $ (\fifo_in|add_0~17_sumout )))) ) ) )

	.dataa(!\fifo_in|add_0~9_sumout ),
	.datab(!\fifo_in|Wadd [4]),
	.datac(!\fifo_in|Wadd [3]),
	.datad(!\fifo_in|add_0~17_sumout ),
	.datae(!\fifo_in|Wadd [2]),
	.dataf(!\fifo_in|add_0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~2 .extended_lut = "off";
defparam \fifo_in|i183~2 .lut_mask = 64'h8020401008020401;
defparam \fifo_in|i183~2 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N15
twentynm_lcell_comb \fifo_in|add_1~21 (
// Equation(s):
// \fifo_in|add_1~21_sumout  = SUM(( GND ) + ( \fifo_in|Wadd [5] ) + ( \fifo_in|add_1~18  ))
// \fifo_in|add_1~22  = CARRY(( GND ) + ( \fifo_in|Wadd [5] ) + ( \fifo_in|add_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Wadd [5]),
	.datag(gnd),
	.cin(\fifo_in|add_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~21_sumout ),
	.cout(\fifo_in|add_1~22 ),
	.shareout());
defparam \fifo_in|add_1~21 .extended_lut = "off";
defparam \fifo_in|add_1~21 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_1~21 .shared_arith = "off";

// Location: FF_X148_Y105_N34
dffeas \fifo_in|Wadd[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~21_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [5]),
	.prn(vcc));
defparam \fifo_in|Wadd[5] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[5] .power_up = "low";

// Location: MLABCELL_X148_Y105_N18
twentynm_lcell_comb \fifo_in|add_1~25 (
// Equation(s):
// \fifo_in|add_1~25_sumout  = SUM(( GND ) + ( \fifo_in|Wadd [6] ) + ( \fifo_in|add_1~22  ))
// \fifo_in|add_1~26  = CARRY(( GND ) + ( \fifo_in|Wadd [6] ) + ( \fifo_in|add_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Wadd [6]),
	.datag(gnd),
	.cin(\fifo_in|add_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~25_sumout ),
	.cout(\fifo_in|add_1~26 ),
	.shareout());
defparam \fifo_in|add_1~25 .extended_lut = "off";
defparam \fifo_in|add_1~25 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_1~25 .shared_arith = "off";

// Location: FF_X148_Y105_N37
dffeas \fifo_in|Wadd[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~25_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [6]),
	.prn(vcc));
defparam \fifo_in|Wadd[6] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[6] .power_up = "low";

// Location: MLABCELL_X148_Y105_N21
twentynm_lcell_comb \fifo_in|add_1~29 (
// Equation(s):
// \fifo_in|add_1~29_sumout  = SUM(( \fifo_in|Wadd [7] ) + ( GND ) + ( \fifo_in|add_1~26  ))
// \fifo_in|add_1~30  = CARRY(( \fifo_in|Wadd [7] ) + ( GND ) + ( \fifo_in|add_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Wadd [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~29_sumout ),
	.cout(\fifo_in|add_1~30 ),
	.shareout());
defparam \fifo_in|add_1~29 .extended_lut = "off";
defparam \fifo_in|add_1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_in|add_1~29 .shared_arith = "off";

// Location: FF_X148_Y105_N22
dffeas \fifo_in|Wadd[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_1~29_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [7]),
	.prn(vcc));
defparam \fifo_in|Wadd[7] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[7] .power_up = "low";

// Location: FF_X149_Y105_N56
dffeas \fifo_in|Radd[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~21_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [5]),
	.prn(vcc));
defparam \fifo_in|Radd[5] .is_wysiwyg = "true";
defparam \fifo_in|Radd[5] .power_up = "low";

// Location: LABCELL_X149_Y105_N15
twentynm_lcell_comb \fifo_in|add_0~21 (
// Equation(s):
// \fifo_in|add_0~21_sumout  = SUM(( GND ) + ( \fifo_in|Radd [5] ) + ( \fifo_in|add_0~18  ))
// \fifo_in|add_0~22  = CARRY(( GND ) + ( \fifo_in|Radd [5] ) + ( \fifo_in|add_0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [5]),
	.datag(gnd),
	.cin(\fifo_in|add_0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~21_sumout ),
	.cout(\fifo_in|add_0~22 ),
	.shareout());
defparam \fifo_in|add_0~21 .extended_lut = "off";
defparam \fifo_in|add_0~21 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~21 .shared_arith = "off";

// Location: FF_X149_Y105_N16
dffeas \fifo_in|Radd[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~29_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [7]),
	.prn(vcc));
defparam \fifo_in|Radd[7] .is_wysiwyg = "true";
defparam \fifo_in|Radd[7] .power_up = "low";

// Location: LABCELL_X149_Y105_N18
twentynm_lcell_comb \fifo_in|add_0~25 (
// Equation(s):
// \fifo_in|add_0~25_sumout  = SUM(( GND ) + ( \fifo_in|Radd [6] ) + ( \fifo_in|add_0~22  ))
// \fifo_in|add_0~26  = CARRY(( GND ) + ( \fifo_in|Radd [6] ) + ( \fifo_in|add_0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [6]),
	.datag(gnd),
	.cin(\fifo_in|add_0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~25_sumout ),
	.cout(\fifo_in|add_0~26 ),
	.shareout());
defparam \fifo_in|add_0~25 .extended_lut = "off";
defparam \fifo_in|add_0~25 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~25 .shared_arith = "off";

// Location: FF_X149_Y105_N43
dffeas \fifo_in|Radd[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_0~25_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [6]),
	.prn(vcc));
defparam \fifo_in|Radd[6] .is_wysiwyg = "true";
defparam \fifo_in|Radd[6] .power_up = "low";

// Location: LABCELL_X149_Y105_N21
twentynm_lcell_comb \fifo_in|add_0~29 (
// Equation(s):
// \fifo_in|add_0~29_sumout  = SUM(( GND ) + ( \fifo_in|Radd [7] ) + ( \fifo_in|add_0~26  ))
// \fifo_in|add_0~30  = CARRY(( GND ) + ( \fifo_in|Radd [7] ) + ( \fifo_in|add_0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [7]),
	.datag(gnd),
	.cin(\fifo_in|add_0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~29_sumout ),
	.cout(\fifo_in|add_0~30 ),
	.shareout());
defparam \fifo_in|add_0~29 .extended_lut = "off";
defparam \fifo_in|add_0~29 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~29 .shared_arith = "off";

// Location: LABCELL_X149_Y105_N30
twentynm_lcell_comb \fifo_in|i183~3 (
// Equation(s):
// \fifo_in|i183~3_combout  = ( \fifo_in|add_0~29_sumout  & ( \fifo_in|add_0~25_sumout  & ( (\fifo_in|Wadd [6] & (\fifo_in|Wadd [7] & (!\fifo_in|add_0~21_sumout  $ (\fifo_in|Wadd [5])))) ) ) ) # ( !\fifo_in|add_0~29_sumout  & ( \fifo_in|add_0~25_sumout  & ( 
// (\fifo_in|Wadd [6] & (!\fifo_in|Wadd [7] & (!\fifo_in|add_0~21_sumout  $ (\fifo_in|Wadd [5])))) ) ) ) # ( \fifo_in|add_0~29_sumout  & ( !\fifo_in|add_0~25_sumout  & ( (!\fifo_in|Wadd [6] & (\fifo_in|Wadd [7] & (!\fifo_in|add_0~21_sumout  $ (\fifo_in|Wadd 
// [5])))) ) ) ) # ( !\fifo_in|add_0~29_sumout  & ( !\fifo_in|add_0~25_sumout  & ( (!\fifo_in|Wadd [6] & (!\fifo_in|Wadd [7] & (!\fifo_in|add_0~21_sumout  $ (\fifo_in|Wadd [5])))) ) ) )

	.dataa(!\fifo_in|Wadd [6]),
	.datab(!\fifo_in|Wadd [7]),
	.datac(!\fifo_in|add_0~21_sumout ),
	.datad(!\fifo_in|Wadd [5]),
	.datae(!\fifo_in|add_0~29_sumout ),
	.dataf(!\fifo_in|add_0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~3 .extended_lut = "off";
defparam \fifo_in|i183~3 .lut_mask = 64'h8008200240041001;
defparam \fifo_in|i183~3 .shared_arith = "off";

// Location: LABCELL_X149_Y105_N36
twentynm_lcell_comb \fifo_in|i183~1 (
// Equation(s):
// \fifo_in|i183~1_combout  = ( \fifo_in|add_0~5_sumout  & ( \CHNL_RX_DATA_VALID~input_o  & ( (!\fifo_out|full~q  & (\fifo_in|Wadd [0] & ((!\rState~q ) # (\fifo_in|full~q )))) ) ) ) # ( !\fifo_in|add_0~5_sumout  & ( \CHNL_RX_DATA_VALID~input_o  & ( 
// (!\fifo_out|full~q  & (!\fifo_in|Wadd [0] & ((!\rState~q ) # (\fifo_in|full~q )))) ) ) ) # ( \fifo_in|add_0~5_sumout  & ( !\CHNL_RX_DATA_VALID~input_o  & ( (!\fifo_out|full~q  & \fifo_in|Wadd [0]) ) ) ) # ( !\fifo_in|add_0~5_sumout  & ( 
// !\CHNL_RX_DATA_VALID~input_o  & ( (!\fifo_out|full~q  & !\fifo_in|Wadd [0]) ) ) )

	.dataa(!\rState~q ),
	.datab(!\fifo_out|full~q ),
	.datac(!\fifo_in|Wadd [0]),
	.datad(!\fifo_in|full~q ),
	.datae(!\fifo_in|add_0~5_sumout ),
	.dataf(!\CHNL_RX_DATA_VALID~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~1 .extended_lut = "off";
defparam \fifo_in|i183~1 .lut_mask = 64'hC0C00C0C80C0080C;
defparam \fifo_in|i183~1 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N33
twentynm_lcell_comb \fifo_in|i33~0 (
// Equation(s):
// \fifo_in|i33~0_combout  = !\fifo_in|add_0~1_sumout  $ (!\fifo_in|Wadd [1])

	.dataa(!\fifo_in|add_0~1_sumout ),
	.datab(gnd),
	.datac(!\fifo_in|Wadd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i33~0 .extended_lut = "off";
defparam \fifo_in|i33~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \fifo_in|i33~0 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N24
twentynm_lcell_comb \fifo_in|add_1~33 (
// Equation(s):
// \fifo_in|add_1~33_sumout  = SUM(( \fifo_in|Wadd [8] ) + ( GND ) + ( \fifo_in|add_1~30  ))
// \fifo_in|add_1~34  = CARRY(( \fifo_in|Wadd [8] ) + ( GND ) + ( \fifo_in|add_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Wadd [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~33_sumout ),
	.cout(\fifo_in|add_1~34 ),
	.shareout());
defparam \fifo_in|add_1~33 .extended_lut = "off";
defparam \fifo_in|add_1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_in|add_1~33 .shared_arith = "off";

// Location: FF_X148_Y105_N49
dffeas \fifo_in|Wadd[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~33_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [8]),
	.prn(vcc));
defparam \fifo_in|Wadd[8] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[8] .power_up = "low";

// Location: MLABCELL_X148_Y105_N27
twentynm_lcell_comb \fifo_in|add_1~37 (
// Equation(s):
// \fifo_in|add_1~37_sumout  = SUM(( GND ) + ( \fifo_in|Wadd [9] ) + ( \fifo_in|add_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Wadd [9]),
	.datag(gnd),
	.cin(\fifo_in|add_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_1~37_sumout ),
	.cout(),
	.shareout());
defparam \fifo_in|add_1~37 .extended_lut = "off";
defparam \fifo_in|add_1~37 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_1~37 .shared_arith = "off";

// Location: FF_X148_Y105_N40
dffeas \fifo_in|Wadd[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_1~37_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_r~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Wadd [9]),
	.prn(vcc));
defparam \fifo_in|Wadd[9] .is_wysiwyg = "true";
defparam \fifo_in|Wadd[9] .power_up = "low";

// Location: FF_X149_Y105_N29
dffeas \fifo_in|Radd[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_0~37_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [9]),
	.prn(vcc));
defparam \fifo_in|Radd[9] .is_wysiwyg = "true";
defparam \fifo_in|Radd[9] .power_up = "low";

// Location: LABCELL_X149_Y105_N24
twentynm_lcell_comb \fifo_in|add_0~33 (
// Equation(s):
// \fifo_in|add_0~33_sumout  = SUM(( GND ) + ( \fifo_in|Radd [8] ) + ( \fifo_in|add_0~30  ))
// \fifo_in|add_0~34  = CARRY(( GND ) + ( \fifo_in|Radd [8] ) + ( \fifo_in|add_0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|Radd [8]),
	.datag(gnd),
	.cin(\fifo_in|add_0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~33_sumout ),
	.cout(\fifo_in|add_0~34 ),
	.shareout());
defparam \fifo_in|add_0~33 .extended_lut = "off";
defparam \fifo_in|add_0~33 .lut_mask = 64'h0000FF0000000000;
defparam \fifo_in|add_0~33 .shared_arith = "off";

// Location: FF_X149_Y105_N10
dffeas \fifo_in|Radd[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~33_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Radd [8]),
	.prn(vcc));
defparam \fifo_in|Radd[8] .is_wysiwyg = "true";
defparam \fifo_in|Radd[8] .power_up = "low";

// Location: LABCELL_X149_Y105_N27
twentynm_lcell_comb \fifo_in|add_0~37 (
// Equation(s):
// \fifo_in|add_0~37_sumout  = SUM(( \fifo_in|Radd [9] ) + ( GND ) + ( \fifo_in|add_0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_in|Radd [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_in|add_0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_in|add_0~37_sumout ),
	.cout(),
	.shareout());
defparam \fifo_in|add_0~37 .extended_lut = "off";
defparam \fifo_in|add_0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_in|add_0~37 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N30
twentynm_lcell_comb \fifo_in|i183~4 (
// Equation(s):
// \fifo_in|i183~4_combout  = ( \fifo_in|add_0~33_sumout  & ( (\fifo_in|Wadd [8] & (!\fifo_in|Wadd [9] $ (\fifo_in|add_0~37_sumout ))) ) ) # ( !\fifo_in|add_0~33_sumout  & ( (!\fifo_in|Wadd [8] & (!\fifo_in|Wadd [9] $ (\fifo_in|add_0~37_sumout ))) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Wadd [9]),
	.datac(!\fifo_in|add_0~37_sumout ),
	.datad(!\fifo_in|Wadd [8]),
	.datae(gnd),
	.dataf(!\fifo_in|add_0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~4 .extended_lut = "off";
defparam \fifo_in|i183~4 .lut_mask = 64'hC300C30000C300C3;
defparam \fifo_in|i183~4 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N54
twentynm_lcell_comb \fifo_in|i183~0 (
// Equation(s):
// \fifo_in|i183~0_combout  = ( \rState~q  & ( (!\fifo_in|empty~q  & ((!\CHNL_RX_DATA_VALID~input_o ) # (\fifo_in|full~q ))) ) ) # ( !\rState~q  & ( !\fifo_in|empty~q  ) )

	.dataa(!\fifo_in|full~q ),
	.datab(!\CHNL_RX_DATA_VALID~input_o ),
	.datac(!\fifo_in|empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~0 .extended_lut = "off";
defparam \fifo_in|i183~0 .lut_mask = 64'hF0F0F0F0D0D0D0D0;
defparam \fifo_in|i183~0 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N42
twentynm_lcell_comb \fifo_in|i183~5 (
// Equation(s):
// \fifo_in|i183~5_combout  = ( \fifo_in|i183~4_combout  & ( !\fifo_in|i183~0_combout  & ( (!\fifo_in|i183~2_combout ) # ((!\fifo_in|i183~3_combout ) # ((!\fifo_in|i183~1_combout ) # (\fifo_in|i33~0_combout ))) ) ) ) # ( !\fifo_in|i183~4_combout  & ( 
// !\fifo_in|i183~0_combout  ) )

	.dataa(!\fifo_in|i183~2_combout ),
	.datab(!\fifo_in|i183~3_combout ),
	.datac(!\fifo_in|i183~1_combout ),
	.datad(!\fifo_in|i33~0_combout ),
	.datae(!\fifo_in|i183~4_combout ),
	.dataf(!\fifo_in|i183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i183~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i183~5 .extended_lut = "off";
defparam \fifo_in|i183~5 .lut_mask = 64'hFFFFFEFF00000000;
defparam \fifo_in|i183~5 .shared_arith = "off";

// Location: FF_X148_Y105_N43
dffeas \fifo_in|empty (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|i183~5_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|empty~q ),
	.prn(vcc));
defparam \fifo_in|empty .is_wysiwyg = "true";
defparam \fifo_in|empty .power_up = "low";

// Location: MLABCELL_X148_Y105_N51
twentynm_lcell_comb \fifo_in|i32~0 (
// Equation(s):
// \fifo_in|i32~0_combout  = (!\fifo_in|empty~q ) # (\fifo_out|full~DUPLICATE_q )

	.dataa(!\fifo_out|full~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fifo_in|empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i32~0 .extended_lut = "off";
defparam \fifo_in|i32~0 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \fifo_in|i32~0 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N24
twentynm_lcell_comb \fifo_in|i184~0 (
// Equation(s):
// \fifo_in|i184~0_combout  = ( \fifo_in|i32~0_combout  & ( \fifo_in|full~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|i32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~0 .extended_lut = "off";
defparam \fifo_in|i184~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \fifo_in|i184~0 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N18
twentynm_lcell_comb \fifo_in|i184~3 (
// Equation(s):
// \fifo_in|i184~3_combout  = ( \fifo_in|add_1~25_sumout  & ( \fifo_in|Radd [5] & ( (\fifo_in|Radd [6] & (\fifo_in|add_1~21_sumout  & (!\fifo_in|add_1~29_sumout  $ (\fifo_in|Radd [7])))) ) ) ) # ( !\fifo_in|add_1~25_sumout  & ( \fifo_in|Radd [5] & ( 
// (!\fifo_in|Radd [6] & (\fifo_in|add_1~21_sumout  & (!\fifo_in|add_1~29_sumout  $ (\fifo_in|Radd [7])))) ) ) ) # ( \fifo_in|add_1~25_sumout  & ( !\fifo_in|Radd [5] & ( (\fifo_in|Radd [6] & (!\fifo_in|add_1~21_sumout  & (!\fifo_in|add_1~29_sumout  $ 
// (\fifo_in|Radd [7])))) ) ) ) # ( !\fifo_in|add_1~25_sumout  & ( !\fifo_in|Radd [5] & ( (!\fifo_in|Radd [6] & (!\fifo_in|add_1~21_sumout  & (!\fifo_in|add_1~29_sumout  $ (\fifo_in|Radd [7])))) ) ) )

	.dataa(!\fifo_in|Radd [6]),
	.datab(!\fifo_in|add_1~29_sumout ),
	.datac(!\fifo_in|add_1~21_sumout ),
	.datad(!\fifo_in|Radd [7]),
	.datae(!\fifo_in|add_1~25_sumout ),
	.dataf(!\fifo_in|Radd [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~3 .extended_lut = "off";
defparam \fifo_in|i184~3 .lut_mask = 64'h8020401008020401;
defparam \fifo_in|i184~3 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N57
twentynm_lcell_comb \fifo_in|i7~0 (
// Equation(s):
// \fifo_in|i7~0_combout  = ( \fifo_in|add_1~1_sumout  & ( !\fifo_in|Radd [1] ) ) # ( !\fifo_in|add_1~1_sumout  & ( \fifo_in|Radd [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|Radd [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_in|add_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i7~0 .extended_lut = "off";
defparam \fifo_in|i7~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \fifo_in|i7~0 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N30
twentynm_lcell_comb \fifo_in|i184~4 (
// Equation(s):
// \fifo_in|i184~4_combout  = ( \fifo_in|add_1~33_sumout  & ( \fifo_in|add_1~37_sumout  & ( (\fifo_in|Radd [9] & \fifo_in|Radd [8]) ) ) ) # ( !\fifo_in|add_1~33_sumout  & ( \fifo_in|add_1~37_sumout  & ( (\fifo_in|Radd [9] & !\fifo_in|Radd [8]) ) ) ) # ( 
// \fifo_in|add_1~33_sumout  & ( !\fifo_in|add_1~37_sumout  & ( (!\fifo_in|Radd [9] & \fifo_in|Radd [8]) ) ) ) # ( !\fifo_in|add_1~33_sumout  & ( !\fifo_in|add_1~37_sumout  & ( (!\fifo_in|Radd [9] & !\fifo_in|Radd [8]) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Radd [9]),
	.datac(!\fifo_in|Radd [8]),
	.datad(gnd),
	.datae(!\fifo_in|add_1~33_sumout ),
	.dataf(!\fifo_in|add_1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~4 .extended_lut = "off";
defparam \fifo_in|i184~4 .lut_mask = 64'hC0C00C0C30300303;
defparam \fifo_in|i184~4 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N12
twentynm_lcell_comb \fifo_in|i184~2 (
// Equation(s):
// \fifo_in|i184~2_combout  = ( \fifo_in|Radd [2] & ( \fifo_in|Radd [4] & ( (\fifo_in|add_1~9_sumout  & (\fifo_in|add_1~17_sumout  & (!\fifo_in|add_1~13_sumout  $ (\fifo_in|Radd [3])))) ) ) ) # ( !\fifo_in|Radd [2] & ( \fifo_in|Radd [4] & ( 
// (!\fifo_in|add_1~9_sumout  & (\fifo_in|add_1~17_sumout  & (!\fifo_in|add_1~13_sumout  $ (\fifo_in|Radd [3])))) ) ) ) # ( \fifo_in|Radd [2] & ( !\fifo_in|Radd [4] & ( (\fifo_in|add_1~9_sumout  & (!\fifo_in|add_1~17_sumout  & (!\fifo_in|add_1~13_sumout  $ 
// (\fifo_in|Radd [3])))) ) ) ) # ( !\fifo_in|Radd [2] & ( !\fifo_in|Radd [4] & ( (!\fifo_in|add_1~9_sumout  & (!\fifo_in|add_1~17_sumout  & (!\fifo_in|add_1~13_sumout  $ (\fifo_in|Radd [3])))) ) ) )

	.dataa(!\fifo_in|add_1~13_sumout ),
	.datab(!\fifo_in|add_1~9_sumout ),
	.datac(!\fifo_in|Radd [3]),
	.datad(!\fifo_in|add_1~17_sumout ),
	.datae(!\fifo_in|Radd [2]),
	.dataf(!\fifo_in|Radd [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~2 .extended_lut = "off";
defparam \fifo_in|i184~2 .lut_mask = 64'h8400210000840021;
defparam \fifo_in|i184~2 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N6
twentynm_lcell_comb \fifo_in|i184~1 (
// Equation(s):
// \fifo_in|i184~1_combout  = ( \fifo_in|Radd [0] & ( \rState~q  & ( (!\fifo_in|full~q  & (\fifo_in|i32~0_combout  & (\fifo_in|add_1~5_sumout  & \CHNL_RX_DATA_VALID~input_o ))) ) ) ) # ( !\fifo_in|Radd [0] & ( \rState~q  & ( (!\fifo_in|full~q  & 
// (\fifo_in|i32~0_combout  & (!\fifo_in|add_1~5_sumout  & \CHNL_RX_DATA_VALID~input_o ))) ) ) )

	.dataa(!\fifo_in|full~q ),
	.datab(!\fifo_in|i32~0_combout ),
	.datac(!\fifo_in|add_1~5_sumout ),
	.datad(!\CHNL_RX_DATA_VALID~input_o ),
	.datae(!\fifo_in|Radd [0]),
	.dataf(!\rState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~1 .extended_lut = "off";
defparam \fifo_in|i184~1 .lut_mask = 64'h0000000000200002;
defparam \fifo_in|i184~1 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N3
twentynm_lcell_comb \fifo_in|i184~5 (
// Equation(s):
// \fifo_in|i184~5_combout  = ( \fifo_in|i184~2_combout  & ( \fifo_in|i184~1_combout  & ( ((\fifo_in|i184~3_combout  & (!\fifo_in|i7~0_combout  & \fifo_in|i184~4_combout ))) # (\fifo_in|i184~0_combout ) ) ) ) # ( !\fifo_in|i184~2_combout  & ( 
// \fifo_in|i184~1_combout  & ( \fifo_in|i184~0_combout  ) ) ) # ( \fifo_in|i184~2_combout  & ( !\fifo_in|i184~1_combout  & ( \fifo_in|i184~0_combout  ) ) ) # ( !\fifo_in|i184~2_combout  & ( !\fifo_in|i184~1_combout  & ( \fifo_in|i184~0_combout  ) ) )

	.dataa(!\fifo_in|i184~0_combout ),
	.datab(!\fifo_in|i184~3_combout ),
	.datac(!\fifo_in|i7~0_combout ),
	.datad(!\fifo_in|i184~4_combout ),
	.datae(!\fifo_in|i184~2_combout ),
	.dataf(!\fifo_in|i184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i184~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i184~5 .extended_lut = "off";
defparam \fifo_in|i184~5 .lut_mask = 64'h5555555555555575;
defparam \fifo_in|i184~5 .shared_arith = "off";

// Location: FF_X147_Y105_N5
dffeas \fifo_in|full (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|i184~5_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|full~q ),
	.prn(vcc));
defparam \fifo_in|full .is_wysiwyg = "true";
defparam \fifo_in|full .power_up = "low";

// Location: LABCELL_X147_Y105_N39
twentynm_lcell_comb push_r(
// Equation(s):
// \push_r~combout  = ( \rState~q  & ( (\CHNL_RX_DATA_VALID~input_o  & !\fifo_in|full~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CHNL_RX_DATA_VALID~input_o ),
	.datad(!\fifo_in|full~q ),
	.datae(gnd),
	.dataf(!\rState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\push_r~combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam push_r.extended_lut = "off";
defparam push_r.lut_mask = 64'h000000000F000F00;
defparam push_r.shared_arith = "off";

// Location: IOIBUF_X142_Y96_N32
twentynm_io_ibuf \CHNL_RX_DATA[0]~input (
	.i(CHNL_RX_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[0]~input_o ));
defparam \CHNL_RX_DATA[0]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[0]~input .simulate_z_as = "z";

// Location: FF_X149_Y107_N1
dffeas \fifo_in|mem_rtl_0_bypass[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [21]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[21] .power_up = "low";

// Location: FF_X149_Y107_N37
dffeas \fifo_in|Dout[0]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [21]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[0]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[0]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[0]~RTM .power_up = "low";

// Location: LABCELL_X149_Y105_N45
twentynm_lcell_comb \fifo_in|i335~0 (
// Equation(s):
// \fifo_in|i335~0_combout  = ( \rState~q  & ( (!\RST~input_o  & (\CHNL_RX_DATA_VALID~input_o  & !\fifo_in|full~q )) ) )

	.dataa(!\RST~input_o ),
	.datab(!\CHNL_RX_DATA_VALID~input_o ),
	.datac(!\fifo_in|full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i335~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i335~0 .extended_lut = "off";
defparam \fifo_in|i335~0 .lut_mask = 64'h0000000020202020;
defparam \fifo_in|i335~0 .shared_arith = "off";

// Location: LABCELL_X149_Y105_N57
twentynm_lcell_comb \fifo_in|i32~0_wirecell (
// Equation(s):
// \fifo_in|i32~0_wirecell_combout  = !\fifo_in|i32~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_in|i32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|i32~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|i32~0_wirecell .extended_lut = "off";
defparam \fifo_in|i32~0_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \fifo_in|i32~0_wirecell .shared_arith = "off";

// Location: EC_X150_Y111_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[0]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N29
dffeas \fifo_in|Dout[0]~RTM_39 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [0]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[0]~RTM_39_q ),
	.prn(vcc));
defparam \fifo_in|Dout[0]~RTM_39 .is_wysiwyg = "true";
defparam \fifo_in|Dout[0]~RTM_39 .power_up = "low";

// Location: MLABCELL_X148_Y105_N54
twentynm_lcell_comb \fifo_in|mem~263 (
// Equation(s):
// \fifo_in|mem~263_combout  = ( !\fifo_in|Wadd [4] & ( !\fifo_in|Wadd [1] & ( (!\fifo_in|Wadd [5] & (!\fifo_in|Wadd [0] & (!\fifo_in|Wadd [2] & !\fifo_in|Wadd [3]))) ) ) )

	.dataa(!\fifo_in|Wadd [5]),
	.datab(!\fifo_in|Wadd [0]),
	.datac(!\fifo_in|Wadd [2]),
	.datad(!\fifo_in|Wadd [3]),
	.datae(!\fifo_in|Wadd [4]),
	.dataf(!\fifo_in|Wadd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~263 .extended_lut = "off";
defparam \fifo_in|mem~263 .lut_mask = 64'h8000000000000000;
defparam \fifo_in|mem~263 .shared_arith = "off";

// Location: MLABCELL_X148_Y105_N48
twentynm_lcell_comb \fifo_in|mem~262 (
// Equation(s):
// \fifo_in|mem~262_combout  = ( !\fifo_in|Wadd [6] & ( (!\fifo_in|Wadd [9] & (!\fifo_in|Wadd [7] & !\fifo_in|Wadd [8])) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Wadd [9]),
	.datac(!\fifo_in|Wadd [7]),
	.datad(!\fifo_in|Wadd [8]),
	.datae(gnd),
	.dataf(!\fifo_in|Wadd [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~262 .extended_lut = "off";
defparam \fifo_in|mem~262 .lut_mask = 64'hC000C00000000000;
defparam \fifo_in|mem~262 .shared_arith = "off";

// Location: LABCELL_X147_Y105_N42
twentynm_lcell_comb \fifo_in|mem~264 (
// Equation(s):
// \fifo_in|mem~264_combout  = ( !\RST~input_o  & ( \fifo_in|mem~262_combout  & ( (!\fifo_in|full~q  & (\fifo_in|mem~263_combout  & (\rState~q  & \CHNL_RX_DATA_VALID~input_o ))) ) ) )

	.dataa(!\fifo_in|full~q ),
	.datab(!\fifo_in|mem~263_combout ),
	.datac(!\rState~q ),
	.datad(!\CHNL_RX_DATA_VALID~input_o ),
	.datae(!\RST~input_o ),
	.dataf(!\fifo_in|mem~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~264 .extended_lut = "off";
defparam \fifo_in|mem~264 .lut_mask = 64'h0000000000020000;
defparam \fifo_in|mem~264 .shared_arith = "off";

// Location: FF_X149_Y107_N14
dffeas \fifo_in|mem~1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~1_q ),
	.prn(vcc));
defparam \fifo_in|mem~1 .is_wysiwyg = "true";
defparam \fifo_in|mem~1 .power_up = "low";

// Location: FF_X149_Y107_N38
dffeas \fifo_in|Dout[0]~RTM_40 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~1_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[0]~RTM_40_q ),
	.prn(vcc));
defparam \fifo_in|Dout[0]~RTM_40 .is_wysiwyg = "true";
defparam \fifo_in|Dout[0]~RTM_40 .power_up = "low";

// Location: FF_X149_Y105_N52
dffeas \fifo_in|mem~0 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~0_q ),
	.prn(vcc));
defparam \fifo_in|mem~0 .is_wysiwyg = "true";
defparam \fifo_in|mem~0 .power_up = "low";

// Location: FF_X149_Y105_N25
dffeas \fifo_in|Dout[3]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~0_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM .power_up = "low";

// Location: FF_X148_Y106_N41
dffeas \fifo_in|mem_rtl_0_bypass[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [10]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[10] .power_up = "low";

// Location: FF_X148_Y106_N10
dffeas \fifo_in|mem_rtl_0_bypass[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|Wadd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [5]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[5] .power_up = "low";

// Location: FF_X148_Y106_N7
dffeas \fifo_in|mem_rtl_0_bypass[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|Wadd [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [7]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[7] .power_up = "low";

// Location: FF_X148_Y106_N26
dffeas \fifo_in|mem_rtl_0_bypass[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [8]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[8] .power_up = "low";

// Location: FF_X148_Y106_N29
dffeas \fifo_in|mem_rtl_0_bypass[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_0~9_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [6]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[6] .power_up = "low";

// Location: MLABCELL_X148_Y106_N24
twentynm_lcell_comb \fifo_in|mem~130 (
// Equation(s):
// \fifo_in|mem~130_combout  = ( \fifo_in|mem_rtl_0_bypass [6] & ( (\fifo_in|mem_rtl_0_bypass [5] & (!\fifo_in|mem_rtl_0_bypass [7] $ (\fifo_in|mem_rtl_0_bypass [8]))) ) ) # ( !\fifo_in|mem_rtl_0_bypass [6] & ( (!\fifo_in|mem_rtl_0_bypass [5] & 
// (!\fifo_in|mem_rtl_0_bypass [7] $ (\fifo_in|mem_rtl_0_bypass [8]))) ) )

	.dataa(gnd),
	.datab(!\fifo_in|mem_rtl_0_bypass [5]),
	.datac(!\fifo_in|mem_rtl_0_bypass [7]),
	.datad(!\fifo_in|mem_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(!\fifo_in|mem_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~130 .extended_lut = "off";
defparam \fifo_in|mem~130 .lut_mask = 64'hC00CC00C30033003;
defparam \fifo_in|mem~130 .shared_arith = "off";

// Location: FF_X148_Y106_N43
dffeas \fifo_in|mem_rtl_0_bypass[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|Wadd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [9]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[9] .power_up = "low";

// Location: FF_X148_Y106_N14
dffeas \fifo_in|mem_rtl_0_bypass[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_0~5_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [2]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[2] .power_up = "low";

// Location: FF_X148_Y106_N11
dffeas \fifo_in|mem_rtl_0_bypass[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|Wadd [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [1]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[1] .power_up = "low";

// Location: FF_X149_Y106_N58
dffeas \fifo_in|mem_rtl_0_bypass[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|i335~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [0]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[0] .power_up = "low";

// Location: FF_X148_Y106_N56
dffeas \fifo_in|mem_rtl_0_bypass[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|Wadd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [3]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[3] .power_up = "low";

// Location: FF_X148_Y106_N13
dffeas \fifo_in|mem_rtl_0_bypass[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [4]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[4] .power_up = "low";

// Location: MLABCELL_X148_Y106_N54
twentynm_lcell_comb \fifo_in|mem~132 (
// Equation(s):
// \fifo_in|mem~132_combout  = ( \fifo_in|mem_rtl_0_bypass [4] & ( (\fifo_in|mem_rtl_0_bypass [0] & (\fifo_in|mem_rtl_0_bypass [3] & (!\fifo_in|mem_rtl_0_bypass [2] $ (\fifo_in|mem_rtl_0_bypass [1])))) ) ) # ( !\fifo_in|mem_rtl_0_bypass [4] & ( 
// (\fifo_in|mem_rtl_0_bypass [0] & (!\fifo_in|mem_rtl_0_bypass [3] & (!\fifo_in|mem_rtl_0_bypass [2] $ (\fifo_in|mem_rtl_0_bypass [1])))) ) )

	.dataa(!\fifo_in|mem_rtl_0_bypass [2]),
	.datab(!\fifo_in|mem_rtl_0_bypass [1]),
	.datac(!\fifo_in|mem_rtl_0_bypass [0]),
	.datad(!\fifo_in|mem_rtl_0_bypass [3]),
	.datae(gnd),
	.dataf(!\fifo_in|mem_rtl_0_bypass [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~132 .extended_lut = "off";
defparam \fifo_in|mem~132 .lut_mask = 64'h0900090000090009;
defparam \fifo_in|mem~132 .shared_arith = "off";

// Location: FF_X148_Y106_N52
dffeas \fifo_in|mem_rtl_0_bypass[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~21_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [12]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[12] .power_up = "low";

// Location: FF_X148_Y106_N17
dffeas \fifo_in|mem_rtl_0_bypass[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|add_0~29_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [16]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[16] .power_up = "low";

// Location: FF_X148_Y106_N58
dffeas \fifo_in|mem_rtl_0_bypass[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|Wadd [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [11]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[11] .power_up = "low";

// Location: FF_X148_Y106_N59
dffeas \fifo_in|mem_rtl_0_bypass[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|Wadd [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [15]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[15] .power_up = "low";

// Location: FF_X148_Y106_N32
dffeas \fifo_in|mem_rtl_0_bypass[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~25_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [14]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[14] .power_up = "low";

// Location: FF_X148_Y106_N47
dffeas \fifo_in|mem_rtl_0_bypass[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|Wadd [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [13]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[13] .power_up = "low";

// Location: MLABCELL_X148_Y106_N30
twentynm_lcell_comb \fifo_in|mem~131 (
// Equation(s):
// \fifo_in|mem~131_combout  = ( \fifo_in|mem_rtl_0_bypass [14] & ( \fifo_in|mem_rtl_0_bypass [13] & ( (!\fifo_in|mem_rtl_0_bypass [12] & (!\fifo_in|mem_rtl_0_bypass [11] & (!\fifo_in|mem_rtl_0_bypass [16] $ (\fifo_in|mem_rtl_0_bypass [15])))) # 
// (\fifo_in|mem_rtl_0_bypass [12] & (\fifo_in|mem_rtl_0_bypass [11] & (!\fifo_in|mem_rtl_0_bypass [16] $ (\fifo_in|mem_rtl_0_bypass [15])))) ) ) ) # ( !\fifo_in|mem_rtl_0_bypass [14] & ( !\fifo_in|mem_rtl_0_bypass [13] & ( (!\fifo_in|mem_rtl_0_bypass [12] & 
// (!\fifo_in|mem_rtl_0_bypass [11] & (!\fifo_in|mem_rtl_0_bypass [16] $ (\fifo_in|mem_rtl_0_bypass [15])))) # (\fifo_in|mem_rtl_0_bypass [12] & (\fifo_in|mem_rtl_0_bypass [11] & (!\fifo_in|mem_rtl_0_bypass [16] $ (\fifo_in|mem_rtl_0_bypass [15])))) ) ) )

	.dataa(!\fifo_in|mem_rtl_0_bypass [12]),
	.datab(!\fifo_in|mem_rtl_0_bypass [16]),
	.datac(!\fifo_in|mem_rtl_0_bypass [11]),
	.datad(!\fifo_in|mem_rtl_0_bypass [15]),
	.datae(!\fifo_in|mem_rtl_0_bypass [14]),
	.dataf(!\fifo_in|mem_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~131 .extended_lut = "off";
defparam \fifo_in|mem~131 .lut_mask = 64'h8421000000008421;
defparam \fifo_in|mem~131 .shared_arith = "off";

// Location: FF_X148_Y106_N28
dffeas \fifo_in|mem_rtl_0_bypass[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~33_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [18]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[18] .power_up = "low";

// Location: FF_X148_Y106_N8
dffeas \fifo_in|mem_rtl_0_bypass[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|Wadd [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [17]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[17] .power_up = "low";

// Location: FF_X148_Y106_N38
dffeas \fifo_in|mem_rtl_0_bypass[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|add_0~37_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [20]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[20] .power_up = "low";

// Location: FF_X148_Y106_N44
dffeas \fifo_in|mem_rtl_0_bypass[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|Wadd [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [19]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[19] .power_up = "low";

// Location: MLABCELL_X148_Y106_N36
twentynm_lcell_comb \fifo_in|mem~129 (
// Equation(s):
// \fifo_in|mem~129_combout  = ( \fifo_in|mem_rtl_0_bypass [20] & ( \fifo_in|mem_rtl_0_bypass [19] & ( !\fifo_in|mem_rtl_0_bypass [18] $ (\fifo_in|mem_rtl_0_bypass [17]) ) ) ) # ( !\fifo_in|mem_rtl_0_bypass [20] & ( !\fifo_in|mem_rtl_0_bypass [19] & ( 
// !\fifo_in|mem_rtl_0_bypass [18] $ (\fifo_in|mem_rtl_0_bypass [17]) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|mem_rtl_0_bypass [18]),
	.datac(!\fifo_in|mem_rtl_0_bypass [17]),
	.datad(gnd),
	.datae(!\fifo_in|mem_rtl_0_bypass [20]),
	.dataf(!\fifo_in|mem_rtl_0_bypass [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~129 .extended_lut = "off";
defparam \fifo_in|mem~129 .lut_mask = 64'hC3C300000000C3C3;
defparam \fifo_in|mem~129 .shared_arith = "off";

// Location: MLABCELL_X148_Y106_N48
twentynm_lcell_comb \fifo_in|mem~133 (
// Equation(s):
// \fifo_in|mem~133_combout  = ( \fifo_in|mem~131_combout  & ( \fifo_in|mem~129_combout  & ( (\fifo_in|mem~130_combout  & (\fifo_in|mem~132_combout  & (!\fifo_in|mem_rtl_0_bypass [10] $ (\fifo_in|mem_rtl_0_bypass [9])))) ) ) )

	.dataa(!\fifo_in|mem_rtl_0_bypass [10]),
	.datab(!\fifo_in|mem~130_combout ),
	.datac(!\fifo_in|mem_rtl_0_bypass [9]),
	.datad(!\fifo_in|mem~132_combout ),
	.datae(!\fifo_in|mem~131_combout ),
	.dataf(!\fifo_in|mem~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~133 .extended_lut = "off";
defparam \fifo_in|mem~133 .lut_mask = 64'h0000000000000021;
defparam \fifo_in|mem~133 .shared_arith = "off";

// Location: FF_X148_Y106_N49
dffeas \fifo_in|Dout[3]~RTM_4DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~133_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM_4DUPLICATE .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM_4DUPLICATE .power_up = "low";

// Location: LABCELL_X149_Y107_N0
twentynm_lcell_comb \fifo_in|mem~134 (
// Equation(s):
// \fifo_in|mem~134_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[0]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[0]~RTM_40_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[0]~RTM_39_q )) ) )

	.dataa(!\fifo_in|Dout[0]~RTM_q ),
	.datab(!\fifo_in|Dout[0]~RTM_39_q ),
	.datac(!\fifo_in|Dout[0]~RTM_40_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~134 .extended_lut = "off";
defparam \fifo_in|mem~134 .lut_mask = 64'h0F330F3355555555;
defparam \fifo_in|mem~134 .shared_arith = "off";

// Location: FF_X149_Y106_N11
dffeas \fifo_out|mem_rtl_0_bypass[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [21]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[21] .power_up = "low";

// Location: LABCELL_X147_Y104_N54
twentynm_lcell_comb \fifo_out|mem~263 (
// Equation(s):
// \fifo_out|mem~263_combout  = ( \fifo_out|add_1~17_sumout  & ( \fifo_out|add_1~1_sumout  ) ) # ( !\fifo_out|add_1~17_sumout  & ( \fifo_out|add_1~1_sumout  ) ) # ( \fifo_out|add_1~17_sumout  & ( !\fifo_out|add_1~1_sumout  ) ) # ( !\fifo_out|add_1~17_sumout  
// & ( !\fifo_out|add_1~1_sumout  & ( ((\fifo_out|add_1~9_sumout ) # (\fifo_out|add_1~13_sumout )) # (\fifo_out|add_1~5_sumout ) ) ) )

	.dataa(!\fifo_out|add_1~5_sumout ),
	.datab(!\fifo_out|add_1~13_sumout ),
	.datac(!\fifo_out|add_1~9_sumout ),
	.datad(gnd),
	.datae(!\fifo_out|add_1~17_sumout ),
	.dataf(!\fifo_out|add_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~263 .extended_lut = "off";
defparam \fifo_out|mem~263 .lut_mask = 64'h7F7FFFFFFFFFFFFF;
defparam \fifo_out|mem~263 .shared_arith = "off";

// Location: FF_X147_Y104_N55
dffeas \fifo_out|Wadd[3]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~263_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd[3]~RTM_q ),
	.prn(vcc));
defparam \fifo_out|Wadd[3]~RTM .is_wysiwyg = "true";
defparam \fifo_out|Wadd[3]~RTM .power_up = "low";

// Location: LABCELL_X147_Y104_N48
twentynm_lcell_comb \fifo_out|mem~262 (
// Equation(s):
// \fifo_out|mem~262_combout  = ( \fifo_out|add_1~29_sumout  ) # ( !\fifo_out|add_1~29_sumout  & ( ((\fifo_out|add_1~25_sumout ) # (\fifo_out|add_1~37_sumout )) # (\fifo_out|add_1~33_sumout ) ) )

	.dataa(!\fifo_out|add_1~33_sumout ),
	.datab(!\fifo_out|add_1~37_sumout ),
	.datac(gnd),
	.datad(!\fifo_out|add_1~25_sumout ),
	.datae(gnd),
	.dataf(!\fifo_out|add_1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~262 .extended_lut = "off";
defparam \fifo_out|mem~262 .lut_mask = 64'h77FF77FFFFFFFFFF;
defparam \fifo_out|mem~262 .shared_arith = "off";

// Location: FF_X147_Y104_N49
dffeas \fifo_out|Wadd[9]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~262_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i183~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Wadd[9]~RTM_q ),
	.prn(vcc));
defparam \fifo_out|Wadd[9]~RTM .is_wysiwyg = "true";
defparam \fifo_out|Wadd[9]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y107_N45
twentynm_lcell_comb \fifo_out|mem~264 (
// Equation(s):
// \fifo_out|mem~264_combout  = ( \fifo_out|i183~0_combout  & ( !\fifo_out|Wadd[9]~RTM_q  & ( (!\RST~input_o  & (!\fifo_out|Wadd [5] & !\fifo_out|Wadd[3]~RTM_q )) ) ) )

	.dataa(gnd),
	.datab(!\RST~input_o ),
	.datac(!\fifo_out|Wadd [5]),
	.datad(!\fifo_out|Wadd[3]~RTM_q ),
	.datae(!\fifo_out|i183~0_combout ),
	.dataf(!\fifo_out|Wadd[9]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~264 .extended_lut = "off";
defparam \fifo_out|mem~264 .lut_mask = 64'h0000C00000000000;
defparam \fifo_out|mem~264 .shared_arith = "off";

// Location: FF_X149_Y106_N38
dffeas \fifo_out|mem~1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~1_q ),
	.prn(vcc));
defparam \fifo_out|mem~1 .is_wysiwyg = "true";
defparam \fifo_out|mem~1 .power_up = "low";

// Location: FF_X148_Y106_N23
dffeas \fifo_out|mem~0DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~0DUPLICATE_q ),
	.prn(vcc));
defparam \fifo_out|mem~0DUPLICATE .is_wysiwyg = "true";
defparam \fifo_out|mem~0DUPLICATE .power_up = "low";

// Location: LABCELL_X149_Y107_N18
twentynm_lcell_comb \fifo_out|i335~0 (
// Equation(s):
// \fifo_out|i335~0_combout  = ( !\fifo_out|full~DUPLICATE_q  & ( (\push_s~q  & !\RST~input_o ) ) )

	.dataa(gnd),
	.datab(!\push_s~q ),
	.datac(gnd),
	.datad(!\RST~input_o ),
	.datae(!\fifo_out|full~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|i335~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|i335~0 .extended_lut = "off";
defparam \fifo_out|i335~0 .lut_mask = 64'h3300000033000000;
defparam \fifo_out|i335~0 .shared_arith = "off";

// Location: EC_X150_Y106_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~134_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";

// Location: FF_X148_Y103_N16
dffeas \fifo_out|mem_rtl_0_bypass[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~17_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [10]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[10] .power_up = "low";

// Location: FF_X147_Y103_N28
dffeas \fifo_out|mem_rtl_0_bypass[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~33_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [18]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[18] .power_up = "low";

// Location: FF_X147_Y103_N41
dffeas \fifo_out|mem_rtl_0_bypass[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~37_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [20]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[20] .power_up = "low";

// Location: FF_X147_Y103_N20
dffeas \fifo_out|mem_rtl_0_bypass[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [19]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[19] .power_up = "low";

// Location: FF_X147_Y103_N17
dffeas \fifo_out|mem_rtl_0_bypass[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|Wadd [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [17]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[17] .power_up = "low";

// Location: LABCELL_X147_Y103_N12
twentynm_lcell_comb \fifo_out|mem~129 (
// Equation(s):
// \fifo_out|mem~129_combout  = ( \fifo_out|mem_rtl_0_bypass [17] & ( (\fifo_out|mem_rtl_0_bypass [18] & (!\fifo_out|mem_rtl_0_bypass [20] $ (\fifo_out|mem_rtl_0_bypass [19]))) ) ) # ( !\fifo_out|mem_rtl_0_bypass [17] & ( (!\fifo_out|mem_rtl_0_bypass [18] & 
// (!\fifo_out|mem_rtl_0_bypass [20] $ (\fifo_out|mem_rtl_0_bypass [19]))) ) )

	.dataa(gnd),
	.datab(!\fifo_out|mem_rtl_0_bypass [18]),
	.datac(!\fifo_out|mem_rtl_0_bypass [20]),
	.datad(!\fifo_out|mem_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~129 .extended_lut = "off";
defparam \fifo_out|mem~129 .lut_mask = 64'hC00CC00C30033003;
defparam \fifo_out|mem~129 .shared_arith = "off";

// Location: FF_X147_Y103_N56
dffeas \fifo_out|mem_rtl_0_bypass[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~9_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [6]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[6] .power_up = "low";

// Location: FF_X147_Y103_N16
dffeas \fifo_out|mem_rtl_0_bypass[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [7]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[7] .power_up = "low";

// Location: FF_X147_Y103_N10
dffeas \fifo_out|mem_rtl_0_bypass[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~13_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [8]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[8] .power_up = "low";

// Location: FF_X147_Y103_N19
dffeas \fifo_out|mem_rtl_0_bypass[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|Wadd [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [5]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[5] .power_up = "low";

// Location: LABCELL_X147_Y103_N21
twentynm_lcell_comb \fifo_out|mem~130 (
// Equation(s):
// \fifo_out|mem~130_combout  = ( \fifo_out|mem_rtl_0_bypass [5] & ( (\fifo_out|mem_rtl_0_bypass [6] & (!\fifo_out|mem_rtl_0_bypass [7] $ (\fifo_out|mem_rtl_0_bypass [8]))) ) ) # ( !\fifo_out|mem_rtl_0_bypass [5] & ( (!\fifo_out|mem_rtl_0_bypass [6] & 
// (!\fifo_out|mem_rtl_0_bypass [7] $ (\fifo_out|mem_rtl_0_bypass [8]))) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [6]),
	.datab(gnd),
	.datac(!\fifo_out|mem_rtl_0_bypass [7]),
	.datad(!\fifo_out|mem_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~130 .extended_lut = "off";
defparam \fifo_out|mem~130 .lut_mask = 64'hA00AA00A50055005;
defparam \fifo_out|mem~130 .shared_arith = "off";

// Location: FF_X148_Y103_N40
dffeas \fifo_out|mem_rtl_0_bypass[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~1_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [2]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[2] .power_up = "low";

// Location: FF_X148_Y103_N20
dffeas \fifo_out|mem_rtl_0_bypass[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [3]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[3] .power_up = "low";

// Location: FF_X148_Y103_N37
dffeas \fifo_out|mem_rtl_0_bypass[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~5_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [4]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[4] .power_up = "low";

// Location: FF_X148_Y103_N28
dffeas \fifo_out|mem_rtl_0_bypass[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [1]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[1] .power_up = "low";

// Location: FF_X148_Y103_N10
dffeas \fifo_out|mem_rtl_0_bypass[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|i335~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [0]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[0] .power_up = "low";

// Location: MLABCELL_X148_Y103_N54
twentynm_lcell_comb \fifo_out|mem~132 (
// Equation(s):
// \fifo_out|mem~132_combout  = ( \fifo_out|mem_rtl_0_bypass [0] & ( (!\fifo_out|mem_rtl_0_bypass [2] & (!\fifo_out|mem_rtl_0_bypass [1] & (!\fifo_out|mem_rtl_0_bypass [3] $ (\fifo_out|mem_rtl_0_bypass [4])))) # (\fifo_out|mem_rtl_0_bypass [2] & 
// (\fifo_out|mem_rtl_0_bypass [1] & (!\fifo_out|mem_rtl_0_bypass [3] $ (\fifo_out|mem_rtl_0_bypass [4])))) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [2]),
	.datab(!\fifo_out|mem_rtl_0_bypass [3]),
	.datac(!\fifo_out|mem_rtl_0_bypass [4]),
	.datad(!\fifo_out|mem_rtl_0_bypass [1]),
	.datae(!\fifo_out|mem_rtl_0_bypass [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~132 .extended_lut = "off";
defparam \fifo_out|mem~132 .lut_mask = 64'h0000824100008241;
defparam \fifo_out|mem~132 .shared_arith = "off";

// Location: FF_X148_Y103_N8
dffeas \fifo_out|mem_rtl_0_bypass[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|Wadd [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [9]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[9] .power_up = "low";

// Location: FF_X148_Y103_N2
dffeas \fifo_out|mem_rtl_0_bypass[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|add_0~25_sumout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [14]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[14] .power_up = "low";

// Location: FF_X148_Y103_N58
dffeas \fifo_out|mem_rtl_0_bypass[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [15]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[15] .power_up = "low";

// Location: FF_X148_Y103_N46
dffeas \fifo_out|mem_rtl_0_bypass[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~29_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [16]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[16] .power_up = "low";

// Location: FF_X147_Y103_N31
dffeas \fifo_out|mem_rtl_0_bypass[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|add_0~21_sumout ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [12]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[12] .power_up = "low";

// Location: FF_X148_Y103_N23
dffeas \fifo_out|mem_rtl_0_bypass[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [11]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[11] .power_up = "low";

// Location: FF_X148_Y103_N26
dffeas \fifo_out|mem_rtl_0_bypass[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_out|Wadd [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [13]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[13] .power_up = "low";

// Location: MLABCELL_X148_Y103_N12
twentynm_lcell_comb \fifo_out|mem~131 (
// Equation(s):
// \fifo_out|mem~131_combout  = ( \fifo_out|mem_rtl_0_bypass [11] & ( \fifo_out|mem_rtl_0_bypass [13] & ( (\fifo_out|mem_rtl_0_bypass [14] & (\fifo_out|mem_rtl_0_bypass [12] & (!\fifo_out|mem_rtl_0_bypass [15] $ (\fifo_out|mem_rtl_0_bypass [16])))) ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [11] & ( \fifo_out|mem_rtl_0_bypass [13] & ( (\fifo_out|mem_rtl_0_bypass [14] & (!\fifo_out|mem_rtl_0_bypass [12] & (!\fifo_out|mem_rtl_0_bypass [15] $ (\fifo_out|mem_rtl_0_bypass [16])))) ) ) ) # ( \fifo_out|mem_rtl_0_bypass 
// [11] & ( !\fifo_out|mem_rtl_0_bypass [13] & ( (!\fifo_out|mem_rtl_0_bypass [14] & (\fifo_out|mem_rtl_0_bypass [12] & (!\fifo_out|mem_rtl_0_bypass [15] $ (\fifo_out|mem_rtl_0_bypass [16])))) ) ) ) # ( !\fifo_out|mem_rtl_0_bypass [11] & ( 
// !\fifo_out|mem_rtl_0_bypass [13] & ( (!\fifo_out|mem_rtl_0_bypass [14] & (!\fifo_out|mem_rtl_0_bypass [12] & (!\fifo_out|mem_rtl_0_bypass [15] $ (\fifo_out|mem_rtl_0_bypass [16])))) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [14]),
	.datab(!\fifo_out|mem_rtl_0_bypass [15]),
	.datac(!\fifo_out|mem_rtl_0_bypass [16]),
	.datad(!\fifo_out|mem_rtl_0_bypass [12]),
	.datae(!\fifo_out|mem_rtl_0_bypass [11]),
	.dataf(!\fifo_out|mem_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~131 .extended_lut = "off";
defparam \fifo_out|mem~131 .lut_mask = 64'h8200008241000041;
defparam \fifo_out|mem~131 .shared_arith = "off";

// Location: MLABCELL_X148_Y103_N42
twentynm_lcell_comb \fifo_out|mem~133 (
// Equation(s):
// \fifo_out|mem~133_combout  = ( \fifo_out|mem_rtl_0_bypass [9] & ( \fifo_out|mem~131_combout  & ( (\fifo_out|mem_rtl_0_bypass [10] & (\fifo_out|mem~129_combout  & (\fifo_out|mem~130_combout  & \fifo_out|mem~132_combout ))) ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [9] & ( \fifo_out|mem~131_combout  & ( (!\fifo_out|mem_rtl_0_bypass [10] & (\fifo_out|mem~129_combout  & (\fifo_out|mem~130_combout  & \fifo_out|mem~132_combout ))) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [10]),
	.datab(!\fifo_out|mem~129_combout ),
	.datac(!\fifo_out|mem~130_combout ),
	.datad(!\fifo_out|mem~132_combout ),
	.datae(!\fifo_out|mem_rtl_0_bypass [9]),
	.dataf(!\fifo_out|mem~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~133 .extended_lut = "off";
defparam \fifo_out|mem~133 .lut_mask = 64'h0000000000020001;
defparam \fifo_out|mem~133 .shared_arith = "off";

// Location: LABCELL_X149_Y106_N0
twentynm_lcell_comb \fifo_out|mem~134 (
// Equation(s):
// \fifo_out|mem~134_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [0] & ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0_bypass [21] ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [0] & ( \fifo_out|mem~133_combout  & ( 
// \fifo_out|mem_rtl_0_bypass [21] ) ) ) # ( \fifo_out|mem_rtl_0|auto_generated|q_b [0] & ( !\fifo_out|mem~133_combout  & ( (\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~1_q ) ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [0] & ( 
// !\fifo_out|mem~133_combout  & ( (\fifo_out|mem~1_q  & !\fifo_out|mem~0DUPLICATE_q ) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [21]),
	.datab(!\fifo_out|mem~1_q ),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_out|mem_rtl_0|auto_generated|q_b [0]),
	.dataf(!\fifo_out|mem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~134 .extended_lut = "off";
defparam \fifo_out|mem~134 .lut_mask = 64'h30303F3F55555555;
defparam \fifo_out|mem~134 .shared_arith = "off";

// Location: FF_X149_Y106_N2
dffeas \fifo_out|Dout[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~134_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [0]),
	.prn(vcc));
defparam \fifo_out|Dout[0] .is_wysiwyg = "true";
defparam \fifo_out|Dout[0] .power_up = "low";

// Location: IOIBUF_X142_Y99_N62
twentynm_io_ibuf \CHNL_RX_DATA[1]~input (
	.i(CHNL_RX_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[1]~input_o ));
defparam \CHNL_RX_DATA[1]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[1]~input .simulate_z_as = "z";

// Location: FF_X149_Y104_N19
dffeas \fifo_in|mem~2 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~2_q ),
	.prn(vcc));
defparam \fifo_in|mem~2 .is_wysiwyg = "true";
defparam \fifo_in|mem~2 .power_up = "low";

// Location: FF_X148_Y104_N10
dffeas \fifo_in|Dout[1]~RTM_104 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~2_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[1]~RTM_104_q ),
	.prn(vcc));
defparam \fifo_in|Dout[1]~RTM_104 .is_wysiwyg = "true";
defparam \fifo_in|Dout[1]~RTM_104 .power_up = "low";

// Location: EC_X150_Y111_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[1]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N50
dffeas \fifo_in|Dout[1]~RTM_103 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [1]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[1]~RTM_103_q ),
	.prn(vcc));
defparam \fifo_in|Dout[1]~RTM_103 .is_wysiwyg = "true";
defparam \fifo_in|Dout[1]~RTM_103 .power_up = "low";

// Location: FF_X149_Y104_N35
dffeas \fifo_in|mem_rtl_0_bypass[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [22]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[22] .power_up = "low";

// Location: FF_X149_Y104_N52
dffeas \fifo_in|Dout[1]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [22]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[1]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[1]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[1]~RTM .power_up = "low";

// Location: LABCELL_X149_Y104_N33
twentynm_lcell_comb \fifo_in|mem~135 (
// Equation(s):
// \fifo_in|mem~135_combout  = ( \fifo_in|Dout[1]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[1]~RTM_104_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[1]~RTM_103_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[1]~RTM_q  & 
// ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[1]~RTM_104_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[1]~RTM_103_q ))))) ) )

	.dataa(!\fifo_in|Dout[1]~RTM_104_q ),
	.datab(!\fifo_in|Dout[1]~RTM_103_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[1]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~135 .extended_lut = "off";
defparam \fifo_in|mem~135 .lut_mask = 64'h530053FF530053FF;
defparam \fifo_in|mem~135 .shared_arith = "off";

// Location: FF_X149_Y106_N14
dffeas \fifo_out|mem~2 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~2_q ),
	.prn(vcc));
defparam \fifo_out|mem~2 .is_wysiwyg = "true";
defparam \fifo_out|mem~2 .power_up = "low";

// Location: FF_X149_Y106_N55
dffeas \fifo_out|mem_rtl_0_bypass[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [22]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[22] .power_up = "low";

// Location: EC_X150_Y106_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~135_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y106_N30
twentynm_lcell_comb \fifo_out|mem~135 (
// Equation(s):
// \fifo_out|mem~135_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [1] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~0DUPLICATE_q )) # (\fifo_out|mem~2_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [22])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [1] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~2_q  & ((!\fifo_out|mem~0DUPLICATE_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [22])))) ) )

	.dataa(!\fifo_out|mem~2_q ),
	.datab(!\fifo_out|mem_rtl_0_bypass [22]),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(!\fifo_out|mem~133_combout ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~135 .extended_lut = "off";
defparam \fifo_out|mem~135 .lut_mask = 64'h503350335F335F33;
defparam \fifo_out|mem~135 .shared_arith = "off";

// Location: FF_X149_Y106_N32
dffeas \fifo_out|Dout[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~135_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [1]),
	.prn(vcc));
defparam \fifo_out|Dout[1] .is_wysiwyg = "true";
defparam \fifo_out|Dout[1] .power_up = "low";

// Location: IOIBUF_X142_Y88_N47
twentynm_io_ibuf \CHNL_RX_DATA[2]~input (
	.i(CHNL_RX_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[2]~input_o ));
defparam \CHNL_RX_DATA[2]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[2]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N19
dffeas \fifo_in|mem~3 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~3_q ),
	.prn(vcc));
defparam \fifo_in|mem~3 .is_wysiwyg = "true";
defparam \fifo_in|mem~3 .power_up = "low";

// Location: FF_X146_Y105_N47
dffeas \fifo_in|Dout[2]~RTM_100 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~3_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[2]~RTM_100_q ),
	.prn(vcc));
defparam \fifo_in|Dout[2]~RTM_100 .is_wysiwyg = "true";
defparam \fifo_in|Dout[2]~RTM_100 .power_up = "low";

// Location: FF_X146_Y105_N53
dffeas \fifo_in|mem_rtl_0_bypass[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [23]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[23] .power_up = "low";

// Location: FF_X146_Y105_N16
dffeas \fifo_in|Dout[2]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [23]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[2]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[2]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[2]~RTM .power_up = "low";

// Location: EC_X150_Y111_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[2]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N37
dffeas \fifo_in|Dout[2]~RTM_99 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [2]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[2]~RTM_99_q ),
	.prn(vcc));
defparam \fifo_in|Dout[2]~RTM_99 .is_wysiwyg = "true";
defparam \fifo_in|Dout[2]~RTM_99 .power_up = "low";

// Location: MLABCELL_X146_Y105_N51
twentynm_lcell_comb \fifo_in|mem~136 (
// Equation(s):
// \fifo_in|mem~136_combout  = ( \fifo_in|Dout[2]~RTM_99_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[2]~RTM_100_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[2]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[2]~RTM_99_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[2]~RTM_100_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[2]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[2]~RTM_100_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[2]~RTM_q ),
	.datae(!\fifo_in|Dout[2]~RTM_99_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~136 .extended_lut = "off";
defparam \fifo_in|mem~136 .lut_mask = 64'h202F707F202F707F;
defparam \fifo_in|mem~136 .shared_arith = "off";

// Location: FF_X149_Y106_N16
dffeas \fifo_out|mem~3 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~3_q ),
	.prn(vcc));
defparam \fifo_out|mem~3 .is_wysiwyg = "true";
defparam \fifo_out|mem~3 .power_up = "low";

// Location: FF_X149_Y106_N56
dffeas \fifo_out|mem_rtl_0_bypass[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [23]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[23] .power_up = "low";

// Location: EC_X150_Y106_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~136_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y106_N45
twentynm_lcell_comb \fifo_out|mem~136 (
// Equation(s):
// \fifo_out|mem~136_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [2] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~3_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [23])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [2] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~3_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [23])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~3_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~136 .extended_lut = "off";
defparam \fifo_out|mem~136 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~136 .shared_arith = "off";

// Location: FF_X149_Y106_N47
dffeas \fifo_out|Dout[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~136_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [2]),
	.prn(vcc));
defparam \fifo_out|Dout[2] .is_wysiwyg = "true";
defparam \fifo_out|Dout[2] .power_up = "low";

// Location: IOIBUF_X142_Y98_N32
twentynm_io_ibuf \CHNL_RX_DATA[3]~input (
	.i(CHNL_RX_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[3]~input_o ));
defparam \CHNL_RX_DATA[3]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[3]~input .simulate_z_as = "z";

// Location: FF_X149_Y107_N47
dffeas \fifo_in|mem~4 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~4_q ),
	.prn(vcc));
defparam \fifo_in|mem~4 .is_wysiwyg = "true";
defparam \fifo_in|mem~4 .power_up = "low";

// Location: FF_X149_Y107_N32
dffeas \fifo_in|Dout[3]~RTM_3 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~4_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_3_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM_3 .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM_3 .power_up = "low";

// Location: EC_X150_Y111_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[3]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N5
dffeas \fifo_in|Dout[3]~RTM_2 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [3]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_2_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM_2 .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM_2 .power_up = "low";

// Location: FF_X149_Y107_N55
dffeas \fifo_in|mem_rtl_0_bypass[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [24]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[24] .power_up = "low";

// Location: FF_X149_Y107_N7
dffeas \fifo_in|Dout[3]~RTM_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [24]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_1_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM_1 .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM_1 .power_up = "low";

// Location: LABCELL_X149_Y107_N42
twentynm_lcell_comb \fifo_in|mem~137 (
// Equation(s):
// \fifo_in|mem~137_combout  = ( \fifo_in|Dout[3]~RTM_2_q  & ( \fifo_in|Dout[3]~RTM_1_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) # (\fifo_in|Dout[3]~RTM_3_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_2_q  & ( \fifo_in|Dout[3]~RTM_1_q  & 
// ( ((\fifo_in|Dout[3]~RTM_3_q  & !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_2_q  & ( !\fifo_in|Dout[3]~RTM_1_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # 
// (\fifo_in|Dout[3]~RTM_3_q ))) ) ) ) # ( !\fifo_in|Dout[3]~RTM_2_q  & ( !\fifo_in|Dout[3]~RTM_1_q  & ( (\fifo_in|Dout[3]~RTM_3_q  & (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_3_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_2_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~137 .extended_lut = "off";
defparam \fifo_in|mem~137 .lut_mask = 64'h440044CC773377FF;
defparam \fifo_in|mem~137 .shared_arith = "off";

// Location: EC_X150_Y106_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~137_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";

// Location: FF_X149_Y106_N40
dffeas \fifo_out|mem~4 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~4_q ),
	.prn(vcc));
defparam \fifo_out|mem~4 .is_wysiwyg = "true";
defparam \fifo_out|mem~4 .power_up = "low";

// Location: FF_X149_Y106_N7
dffeas \fifo_out|mem_rtl_0_bypass[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [24]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[24] .power_up = "low";

// Location: LABCELL_X149_Y106_N51
twentynm_lcell_comb \fifo_out|mem~137 (
// Equation(s):
// \fifo_out|mem~137_combout  = ( \fifo_out|mem_rtl_0_bypass [24] & ( ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~4_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [3]))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [24] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~4_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [3])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [3]),
	.datad(!\fifo_out|mem~4_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~137 .extended_lut = "off";
defparam \fifo_out|mem~137 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_out|mem~137 .shared_arith = "off";

// Location: FF_X149_Y106_N53
dffeas \fifo_out|Dout[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~137_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [3]),
	.prn(vcc));
defparam \fifo_out|Dout[3] .is_wysiwyg = "true";
defparam \fifo_out|Dout[3] .power_up = "low";

// Location: IOIBUF_X142_Y178_N47
twentynm_io_ibuf \CHNL_RX_DATA[4]~input (
	.i(CHNL_RX_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[4]~input_o ));
defparam \CHNL_RX_DATA[4]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[4]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[4]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N55
dffeas \fifo_in|Dout[4]~RTM_101 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [4]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[4]~RTM_101_q ),
	.prn(vcc));
defparam \fifo_in|Dout[4]~RTM_101 .is_wysiwyg = "true";
defparam \fifo_in|Dout[4]~RTM_101 .power_up = "low";

// Location: FF_X152_Y109_N7
dffeas \fifo_in|mem~5 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~5_q ),
	.prn(vcc));
defparam \fifo_in|mem~5 .is_wysiwyg = "true";
defparam \fifo_in|mem~5 .power_up = "low";

// Location: FF_X152_Y109_N49
dffeas \fifo_in|Dout[4]~RTM_102 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~5_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[4]~RTM_102_q ),
	.prn(vcc));
defparam \fifo_in|Dout[4]~RTM_102 .is_wysiwyg = "true";
defparam \fifo_in|Dout[4]~RTM_102 .power_up = "low";

// Location: FF_X152_Y109_N29
dffeas \fifo_in|mem_rtl_0_bypass[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [25]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[25] .power_up = "low";

// Location: FF_X152_Y109_N50
dffeas \fifo_in|Dout[4]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [25]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[4]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[4]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[4]~RTM .power_up = "low";

// Location: MLABCELL_X152_Y109_N57
twentynm_lcell_comb \fifo_in|mem~138 (
// Equation(s):
// \fifo_in|mem~138_combout  = ( \fifo_in|Dout[4]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[4]~RTM_102_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[4]~RTM_101_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[4]~RTM_q  & 
// ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[4]~RTM_102_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[4]~RTM_101_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[4]~RTM_101_q ),
	.datad(!\fifo_in|Dout[4]~RTM_102_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[4]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~138 .extended_lut = "off";
defparam \fifo_in|mem~138 .lut_mask = 64'h028A028A57DF57DF;
defparam \fifo_in|mem~138 .shared_arith = "off";

// Location: FF_X152_Y106_N53
dffeas \fifo_out|mem_rtl_0_bypass[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [25]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[25] .power_up = "low";

// Location: FF_X152_Y106_N8
dffeas \fifo_out|mem~5 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~5_q ),
	.prn(vcc));
defparam \fifo_out|mem~5 .is_wysiwyg = "true";
defparam \fifo_out|mem~5 .power_up = "low";

// Location: EC_X150_Y106_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~138_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N24
twentynm_lcell_comb \fifo_out|mem~138 (
// Equation(s):
// \fifo_out|mem~138_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [4] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~5_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [25])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [4] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~5_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [25])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [25]),
	.datad(!\fifo_out|mem~5_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~138 .extended_lut = "off";
defparam \fifo_out|mem~138 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~138 .shared_arith = "off";

// Location: FF_X151_Y106_N25
dffeas \fifo_out|Dout[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~138_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [4]),
	.prn(vcc));
defparam \fifo_out|Dout[4] .is_wysiwyg = "true";
defparam \fifo_out|Dout[4] .power_up = "low";

// Location: IOIBUF_X142_Y172_N17
twentynm_io_ibuf \CHNL_RX_DATA[5]~input (
	.i(CHNL_RX_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[5]~input_o ));
defparam \CHNL_RX_DATA[5]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[5]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[5]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N4
dffeas \fifo_in|Dout[5]~RTM_139 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [5]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[5]~RTM_139_q ),
	.prn(vcc));
defparam \fifo_in|Dout[5]~RTM_139 .is_wysiwyg = "true";
defparam \fifo_in|Dout[5]~RTM_139 .power_up = "low";

// Location: FF_X151_Y107_N19
dffeas \fifo_in|mem_rtl_0_bypass[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [26]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[26] .power_up = "low";

// Location: FF_X151_Y107_N34
dffeas \fifo_in|Dout[5]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [26]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[5]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[5]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[5]~RTM .power_up = "low";

// Location: FF_X151_Y107_N47
dffeas \fifo_in|mem~6 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~6_q ),
	.prn(vcc));
defparam \fifo_in|mem~6 .is_wysiwyg = "true";
defparam \fifo_in|mem~6 .power_up = "low";

// Location: FF_X151_Y107_N35
dffeas \fifo_in|Dout[5]~RTM_140 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~6_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[5]~RTM_140_q ),
	.prn(vcc));
defparam \fifo_in|Dout[5]~RTM_140 .is_wysiwyg = "true";
defparam \fifo_in|Dout[5]~RTM_140 .power_up = "low";

// Location: LABCELL_X151_Y107_N42
twentynm_lcell_comb \fifo_in|mem~139 (
// Equation(s):
// \fifo_in|mem~139_combout  = ( \fifo_in|Dout[5]~RTM_140_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[5]~RTM_139_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[5]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[5]~RTM_140_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[5]~RTM_139_q  & ((\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[5]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[5]~RTM_139_q ),
	.datac(!\fifo_in|Dout[5]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[5]~RTM_140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~139 .extended_lut = "off";
defparam \fifo_in|mem~139 .lut_mask = 64'h05270527AF27AF27;
defparam \fifo_in|mem~139 .shared_arith = "off";

// Location: FF_X151_Y106_N53
dffeas \fifo_out|mem~6 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~6_q ),
	.prn(vcc));
defparam \fifo_out|mem~6 .is_wysiwyg = "true";
defparam \fifo_out|mem~6 .power_up = "low";

// Location: FF_X151_Y106_N11
dffeas \fifo_out|mem_rtl_0_bypass[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [26]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[26] .power_up = "low";

// Location: EC_X150_Y106_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~139_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N39
twentynm_lcell_comb \fifo_out|mem~139 (
// Equation(s):
// \fifo_out|mem~139_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [5] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~6_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [26])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [5] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~6_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [26])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~6_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [26]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~139 .extended_lut = "off";
defparam \fifo_out|mem~139 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~139 .shared_arith = "off";

// Location: FF_X151_Y106_N40
dffeas \fifo_out|Dout[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~139_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [5]),
	.prn(vcc));
defparam \fifo_out|Dout[5] .is_wysiwyg = "true";
defparam \fifo_out|Dout[5] .power_up = "low";

// Location: IOIBUF_X142_Y169_N32
twentynm_io_ibuf \CHNL_RX_DATA[6]~input (
	.i(CHNL_RX_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[6]~input_o ));
defparam \CHNL_RX_DATA[6]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[6]~input .simulate_z_as = "z";

// Location: FF_X151_Y107_N56
dffeas \fifo_in|mem~7 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~7_q ),
	.prn(vcc));
defparam \fifo_in|mem~7 .is_wysiwyg = "true";
defparam \fifo_in|mem~7 .power_up = "low";

// Location: FF_X151_Y107_N10
dffeas \fifo_in|Dout[6]~RTM_142 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~7_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[6]~RTM_142_q ),
	.prn(vcc));
defparam \fifo_in|Dout[6]~RTM_142 .is_wysiwyg = "true";
defparam \fifo_in|Dout[6]~RTM_142 .power_up = "low";

// Location: FF_X151_Y107_N22
dffeas \fifo_in|mem_rtl_0_bypass[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [27]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[27] .power_up = "low";

// Location: FF_X151_Y107_N7
dffeas \fifo_in|Dout[6]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [27]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[6]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[6]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[6]~RTM .power_up = "low";

// Location: EC_X150_Y111_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[6]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N26
dffeas \fifo_in|Dout[6]~RTM_141 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [6]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[6]~RTM_141_q ),
	.prn(vcc));
defparam \fifo_in|Dout[6]~RTM_141 .is_wysiwyg = "true";
defparam \fifo_in|Dout[6]~RTM_141 .power_up = "low";

// Location: LABCELL_X151_Y107_N36
twentynm_lcell_comb \fifo_in|mem~140 (
// Equation(s):
// \fifo_in|mem~140_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[6]~RTM_141_q  & ( \fifo_in|Dout[6]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[6]~RTM_141_q  & ( (\fifo_in|Dout[3]~RTM_q ) # 
// (\fifo_in|Dout[6]~RTM_142_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[6]~RTM_141_q  & ( \fifo_in|Dout[6]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[6]~RTM_141_q  & ( (\fifo_in|Dout[6]~RTM_142_q  & 
// !\fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[6]~RTM_142_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[6]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[6]~RTM_141_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~140 .extended_lut = "off";
defparam \fifo_in|mem~140 .lut_mask = 64'h505000FF5F5F00FF;
defparam \fifo_in|mem~140 .shared_arith = "off";

// Location: FF_X151_Y106_N10
dffeas \fifo_out|mem_rtl_0_bypass[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [27]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[27] .power_up = "low";

// Location: FF_X151_Y106_N49
dffeas \fifo_out|mem~7 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~7_q ),
	.prn(vcc));
defparam \fifo_out|mem~7 .is_wysiwyg = "true";
defparam \fifo_out|mem~7 .power_up = "low";

// Location: EC_X150_Y106_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~140_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N30
twentynm_lcell_comb \fifo_out|mem~140 (
// Equation(s):
// \fifo_out|mem~140_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [6] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~7_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [27])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [6] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~7_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [27])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [27]),
	.datad(!\fifo_out|mem~7_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~140 .extended_lut = "off";
defparam \fifo_out|mem~140 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~140 .shared_arith = "off";

// Location: FF_X151_Y106_N31
dffeas \fifo_out|Dout[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~140_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [6]),
	.prn(vcc));
defparam \fifo_out|Dout[6] .is_wysiwyg = "true";
defparam \fifo_out|Dout[6] .power_up = "low";

// Location: IOIBUF_X142_Y180_N62
twentynm_io_ibuf \CHNL_RX_DATA[7]~input (
	.i(CHNL_RX_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[7]~input_o ));
defparam \CHNL_RX_DATA[7]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[7]~input .simulate_z_as = "z";

// Location: FF_X151_Y107_N46
dffeas \fifo_in|mem~8 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~8_q ),
	.prn(vcc));
defparam \fifo_in|mem~8 .is_wysiwyg = "true";
defparam \fifo_in|mem~8 .power_up = "low";

// Location: FF_X152_Y107_N58
dffeas \fifo_in|Dout[7]~RTM_144 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~8_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[7]~RTM_144_q ),
	.prn(vcc));
defparam \fifo_in|Dout[7]~RTM_144 .is_wysiwyg = "true";
defparam \fifo_in|Dout[7]~RTM_144 .power_up = "low";

// Location: FF_X151_Y107_N5
dffeas \fifo_in|mem_rtl_0_bypass[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [28]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[28] .power_up = "low";

// Location: FF_X152_Y107_N8
dffeas \fifo_in|Dout[7]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [28]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[7]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[7]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[7]~RTM .power_up = "low";

// Location: EC_X150_Y111_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[7]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N31
dffeas \fifo_in|Dout[7]~RTM_143 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [7]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[7]~RTM_143_q ),
	.prn(vcc));
defparam \fifo_in|Dout[7]~RTM_143 .is_wysiwyg = "true";
defparam \fifo_in|Dout[7]~RTM_143 .power_up = "low";

// Location: MLABCELL_X152_Y107_N3
twentynm_lcell_comb \fifo_in|mem~141 (
// Equation(s):
// \fifo_in|mem~141_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[7]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[7]~RTM_143_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[7]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[7]~RTM_144_q  ) ) )

	.dataa(!\fifo_in|Dout[7]~RTM_144_q ),
	.datab(!\fifo_in|Dout[7]~RTM_q ),
	.datac(!\fifo_in|Dout[7]~RTM_143_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~141 .extended_lut = "off";
defparam \fifo_in|mem~141 .lut_mask = 64'h555533330F0F3333;
defparam \fifo_in|mem~141 .shared_arith = "off";

// Location: FF_X152_Y106_N14
dffeas \fifo_out|mem~8 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~8_q ),
	.prn(vcc));
defparam \fifo_out|mem~8 .is_wysiwyg = "true";
defparam \fifo_out|mem~8 .power_up = "low";

// Location: FF_X152_Y106_N29
dffeas \fifo_out|mem_rtl_0_bypass[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~141_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [28]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[28] .power_up = "low";

// Location: EC_X150_Y106_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~141_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N57
twentynm_lcell_comb \fifo_out|mem~141 (
// Equation(s):
// \fifo_out|mem~141_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [7] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~8_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [28])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [7] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~8_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [28])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~8_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [28]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~141 .extended_lut = "off";
defparam \fifo_out|mem~141 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~141 .shared_arith = "off";

// Location: FF_X151_Y106_N59
dffeas \fifo_out|Dout[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~141_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [7]),
	.prn(vcc));
defparam \fifo_out|Dout[7] .is_wysiwyg = "true";
defparam \fifo_out|Dout[7] .power_up = "low";

// Location: IOIBUF_X142_Y174_N47
twentynm_io_ibuf \CHNL_RX_DATA[8]~input (
	.i(CHNL_RX_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[8]~input_o ));
defparam \CHNL_RX_DATA[8]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[8]~input .simulate_z_as = "z";

// Location: FF_X151_Y107_N26
dffeas \fifo_in|mem_rtl_0_bypass[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [29]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[29] .power_up = "low";

// Location: FF_X151_Y107_N14
dffeas \fifo_in|Dout[8]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [29]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[8]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[8]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[8]~RTM .power_up = "low";

// Location: EC_X150_Y111_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[8]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N40
dffeas \fifo_in|Dout[8]~RTM_145 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [8]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[8]~RTM_145_q ),
	.prn(vcc));
defparam \fifo_in|Dout[8]~RTM_145 .is_wysiwyg = "true";
defparam \fifo_in|Dout[8]~RTM_145 .power_up = "low";

// Location: FF_X151_Y107_N44
dffeas \fifo_in|mem~9 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~9_q ),
	.prn(vcc));
defparam \fifo_in|mem~9 .is_wysiwyg = "true";
defparam \fifo_in|mem~9 .power_up = "low";

// Location: FF_X151_Y107_N32
dffeas \fifo_in|Dout[8]~RTM_146 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~9_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[8]~RTM_146_q ),
	.prn(vcc));
defparam \fifo_in|Dout[8]~RTM_146 .is_wysiwyg = "true";
defparam \fifo_in|Dout[8]~RTM_146 .power_up = "low";

// Location: LABCELL_X151_Y107_N24
twentynm_lcell_comb \fifo_in|mem~142 (
// Equation(s):
// \fifo_in|mem~142_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[8]~RTM_146_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[8]~RTM_145_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[8]~RTM_q )) ) ) ) # ( 
// !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[8]~RTM_146_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[8]~RTM_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[8]~RTM_146_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((\fifo_in|Dout[8]~RTM_145_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[8]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[8]~RTM_146_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[8]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[8]~RTM_q ),
	.datad(!\fifo_in|Dout[8]~RTM_145_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[8]~RTM_146_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~142 .extended_lut = "off";
defparam \fifo_in|mem~142 .lut_mask = 64'h050505AFAFAF05AF;
defparam \fifo_in|mem~142 .shared_arith = "off";

// Location: FF_X151_Y106_N7
dffeas \fifo_out|mem_rtl_0_bypass[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [29]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[29] .power_up = "low";

// Location: EC_X150_Y106_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~142_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";

// Location: FF_X151_Y106_N1
dffeas \fifo_out|mem~9 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~9_q ),
	.prn(vcc));
defparam \fifo_out|mem~9 .is_wysiwyg = "true";
defparam \fifo_out|mem~9 .power_up = "low";

// Location: LABCELL_X151_Y106_N12
twentynm_lcell_comb \fifo_out|mem~142 (
// Equation(s):
// \fifo_out|mem~142_combout  = ( \fifo_out|mem~9_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [8])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [29])))) ) ) # ( 
// !\fifo_out|mem~9_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [8])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [29])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [29]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~9_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~142 .extended_lut = "off";
defparam \fifo_out|mem~142 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~142 .shared_arith = "off";

// Location: FF_X151_Y106_N14
dffeas \fifo_out|Dout[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~142_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [8]),
	.prn(vcc));
defparam \fifo_out|Dout[8] .is_wysiwyg = "true";
defparam \fifo_out|Dout[8] .power_up = "low";

// Location: IOIBUF_X142_Y174_N17
twentynm_io_ibuf \CHNL_RX_DATA[9]~input (
	.i(CHNL_RX_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[9]~input_o ));
defparam \CHNL_RX_DATA[9]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[9]~input .simulate_z_as = "z";

// Location: FF_X151_Y107_N41
dffeas \fifo_in|mem_rtl_0_bypass[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [30]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[30] .power_up = "low";

// Location: FF_X151_Y107_N16
dffeas \fifo_in|Dout[9]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [30]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[9]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[9]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[9]~RTM .power_up = "low";

// Location: EC_X150_Y111_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[9]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N50
dffeas \fifo_in|Dout[9]~RTM_147 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [9]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[9]~RTM_147_q ),
	.prn(vcc));
defparam \fifo_in|Dout[9]~RTM_147 .is_wysiwyg = "true";
defparam \fifo_in|Dout[9]~RTM_147 .power_up = "low";

// Location: FF_X151_Y107_N59
dffeas \fifo_in|mem~10 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~10_q ),
	.prn(vcc));
defparam \fifo_in|mem~10 .is_wysiwyg = "true";
defparam \fifo_in|mem~10 .power_up = "low";

// Location: FF_X151_Y107_N31
dffeas \fifo_in|Dout[9]~RTM_148 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~10_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[9]~RTM_148_q ),
	.prn(vcc));
defparam \fifo_in|Dout[9]~RTM_148 .is_wysiwyg = "true";
defparam \fifo_in|Dout[9]~RTM_148 .power_up = "low";

// Location: LABCELL_X151_Y107_N0
twentynm_lcell_comb \fifo_in|mem~143 (
// Equation(s):
// \fifo_in|mem~143_combout  = ( \fifo_in|Dout[9]~RTM_148_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[9]~RTM_147_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[9]~RTM_q )) ) ) # ( 
// !\fifo_in|Dout[9]~RTM_148_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[9]~RTM_147_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[9]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[9]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[9]~RTM_147_q ),
	.datae(!\fifo_in|Dout[9]~RTM_148_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~143 .extended_lut = "off";
defparam \fifo_in|mem~143 .lut_mask = 64'h111BB1BB111BB1BB;
defparam \fifo_in|mem~143 .shared_arith = "off";

// Location: FF_X151_Y106_N5
dffeas \fifo_out|mem~10 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~10_q ),
	.prn(vcc));
defparam \fifo_out|mem~10 .is_wysiwyg = "true";
defparam \fifo_out|mem~10 .power_up = "low";

// Location: FF_X151_Y106_N22
dffeas \fifo_out|mem_rtl_0_bypass[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [30]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[30] .power_up = "low";

// Location: EC_X150_Y106_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~143_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N54
twentynm_lcell_comb \fifo_out|mem~143 (
// Equation(s):
// \fifo_out|mem~143_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [9] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~10_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [30])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [9] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~10_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [30])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~10_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [30]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~143 .extended_lut = "off";
defparam \fifo_out|mem~143 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~143 .shared_arith = "off";

// Location: FF_X151_Y106_N56
dffeas \fifo_out|Dout[9] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~143_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [9]),
	.prn(vcc));
defparam \fifo_out|Dout[9] .is_wysiwyg = "true";
defparam \fifo_out|Dout[9] .power_up = "low";

// Location: IOIBUF_X142_Y172_N47
twentynm_io_ibuf \CHNL_RX_DATA[10]~input (
	.i(CHNL_RX_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[10]~input_o ));
defparam \CHNL_RX_DATA[10]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[10]~input .simulate_z_as = "z";

// Location: FF_X151_Y107_N55
dffeas \fifo_in|mem~11 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~11_q ),
	.prn(vcc));
defparam \fifo_in|mem~11 .is_wysiwyg = "true";
defparam \fifo_in|mem~11 .power_up = "low";

// Location: FF_X151_Y107_N11
dffeas \fifo_in|Dout[10]~RTM_150 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~11_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[10]~RTM_150_q ),
	.prn(vcc));
defparam \fifo_in|Dout[10]~RTM_150 .is_wysiwyg = "true";
defparam \fifo_in|Dout[10]~RTM_150 .power_up = "low";

// Location: EC_X150_Y111_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[10]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N1
dffeas \fifo_in|Dout[10]~RTM_149 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [10]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[10]~RTM_149_q ),
	.prn(vcc));
defparam \fifo_in|Dout[10]~RTM_149 .is_wysiwyg = "true";
defparam \fifo_in|Dout[10]~RTM_149 .power_up = "low";

// Location: FF_X151_Y107_N29
dffeas \fifo_in|mem_rtl_0_bypass[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [31]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[31] .power_up = "low";

// Location: FF_X151_Y107_N8
dffeas \fifo_in|Dout[10]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [31]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[10]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[10]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[10]~RTM .power_up = "low";

// Location: LABCELL_X151_Y107_N18
twentynm_lcell_comb \fifo_in|mem~144 (
// Equation(s):
// \fifo_in|mem~144_combout  = ( \fifo_in|Dout[10]~RTM_149_q  & ( \fifo_in|Dout[10]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[10]~RTM_150_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[10]~RTM_149_q  & ( 
// \fifo_in|Dout[10]~RTM_q  & ( ((\fifo_in|Dout[10]~RTM_150_q  & !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[10]~RTM_149_q  & ( !\fifo_in|Dout[10]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[10]~RTM_150_q ))) ) ) ) # ( !\fifo_in|Dout[10]~RTM_149_q  & ( !\fifo_in|Dout[10]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[10]~RTM_150_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[10]~RTM_150_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[10]~RTM_149_q ),
	.dataf(!\fifo_in|Dout[10]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~144 .extended_lut = "off";
defparam \fifo_in|mem~144 .lut_mask = 64'h20202A2A75757F7F;
defparam \fifo_in|mem~144 .shared_arith = "off";

// Location: FF_X152_Y106_N23
dffeas \fifo_out|mem_rtl_0_bypass[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [31]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[31] .power_up = "low";

// Location: FF_X152_Y106_N47
dffeas \fifo_out|mem~11 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~11_q ),
	.prn(vcc));
defparam \fifo_out|mem~11 .is_wysiwyg = "true";
defparam \fifo_out|mem~11 .power_up = "low";

// Location: EC_X150_Y106_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~144_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N27
twentynm_lcell_comb \fifo_out|mem~144 (
// Equation(s):
// \fifo_out|mem~144_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [10] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~11_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [31])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [10] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~11_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [31])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [31]),
	.datad(!\fifo_out|mem~11_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~144 .extended_lut = "off";
defparam \fifo_out|mem~144 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~144 .shared_arith = "off";

// Location: FF_X151_Y106_N28
dffeas \fifo_out|Dout[10] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~144_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [10]),
	.prn(vcc));
defparam \fifo_out|Dout[10] .is_wysiwyg = "true";
defparam \fifo_out|Dout[10] .power_up = "low";

// Location: IOIBUF_X142_Y171_N17
twentynm_io_ibuf \CHNL_RX_DATA[11]~input (
	.i(CHNL_RX_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[11]~input_o ));
defparam \CHNL_RX_DATA[11]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[11]~input .simulate_z_as = "z";

// Location: FF_X151_Y104_N58
dffeas \fifo_in|mem~12 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~12_q ),
	.prn(vcc));
defparam \fifo_in|mem~12 .is_wysiwyg = "true";
defparam \fifo_in|mem~12 .power_up = "low";

// Location: FF_X151_Y109_N46
dffeas \fifo_in|Dout[11]~RTM_152 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~12_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[11]~RTM_152_q ),
	.prn(vcc));
defparam \fifo_in|Dout[11]~RTM_152 .is_wysiwyg = "true";
defparam \fifo_in|Dout[11]~RTM_152 .power_up = "low";

// Location: FF_X151_Y104_N50
dffeas \fifo_in|mem_rtl_0_bypass[32] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [32]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[32] .power_up = "low";

// Location: FF_X151_Y109_N43
dffeas \fifo_in|Dout[11]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [32]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[11]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[11]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[11]~RTM .power_up = "low";

// Location: EC_X150_Y111_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[11]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N28
dffeas \fifo_in|Dout[11]~RTM_151 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [11]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[11]~RTM_151_q ),
	.prn(vcc));
defparam \fifo_in|Dout[11]~RTM_151 .is_wysiwyg = "true";
defparam \fifo_in|Dout[11]~RTM_151 .power_up = "low";

// Location: LABCELL_X151_Y109_N42
twentynm_lcell_comb \fifo_in|mem~145 (
// Equation(s):
// \fifo_in|mem~145_combout  = ( \fifo_in|Dout[11]~RTM_q  & ( \fifo_in|Dout[11]~RTM_151_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[11]~RTM_152_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[11]~RTM_q  & ( 
// \fifo_in|Dout[11]~RTM_151_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[11]~RTM_152_q ))) ) ) ) # ( \fifo_in|Dout[11]~RTM_q  & ( !\fifo_in|Dout[11]~RTM_151_q  & ( ((\fifo_in|Dout[11]~RTM_152_q  & 
// !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[11]~RTM_q  & ( !\fifo_in|Dout[11]~RTM_151_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[11]~RTM_152_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[11]~RTM_152_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[11]~RTM_q ),
	.dataf(!\fifo_in|Dout[11]~RTM_151_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~145 .extended_lut = "off";
defparam \fifo_in|mem~145 .lut_mask = 64'h2200775522AA77FF;
defparam \fifo_in|mem~145 .shared_arith = "off";

// Location: FF_X152_Y110_N11
dffeas \fifo_out|mem~12 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~12_q ),
	.prn(vcc));
defparam \fifo_out|mem~12 .is_wysiwyg = "true";
defparam \fifo_out|mem~12 .power_up = "low";

// Location: FF_X151_Y106_N20
dffeas \fifo_out|mem_rtl_0_bypass[32] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [32]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[32] .power_up = "low";

// Location: EC_X150_Y106_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~145_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N36
twentynm_lcell_comb \fifo_out|mem~145 (
// Equation(s):
// \fifo_out|mem~145_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [11] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~12_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [32])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [11] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~12_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [32])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~12_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [32]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~145 .extended_lut = "off";
defparam \fifo_out|mem~145 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~145 .shared_arith = "off";

// Location: FF_X151_Y106_N38
dffeas \fifo_out|Dout[11] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~145_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [11]),
	.prn(vcc));
defparam \fifo_out|Dout[11] .is_wysiwyg = "true";
defparam \fifo_out|Dout[11] .power_up = "low";

// Location: IOIBUF_X142_Y178_N62
twentynm_io_ibuf \CHNL_RX_DATA[12]~input (
	.i(CHNL_RX_DATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[12]~input_o ));
defparam \CHNL_RX_DATA[12]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[12]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[12]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N16
dffeas \fifo_in|Dout[12]~RTM_153 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [12]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[12]~RTM_153_q ),
	.prn(vcc));
defparam \fifo_in|Dout[12]~RTM_153 .is_wysiwyg = "true";
defparam \fifo_in|Dout[12]~RTM_153 .power_up = "low";

// Location: FF_X146_Y105_N7
dffeas \fifo_in|mem~13 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~13_q ),
	.prn(vcc));
defparam \fifo_in|mem~13 .is_wysiwyg = "true";
defparam \fifo_in|mem~13 .power_up = "low";

// Location: FF_X151_Y107_N13
dffeas \fifo_in|Dout[12]~RTM_154 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~13_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[12]~RTM_154_q ),
	.prn(vcc));
defparam \fifo_in|Dout[12]~RTM_154 .is_wysiwyg = "true";
defparam \fifo_in|Dout[12]~RTM_154 .power_up = "low";

// Location: FF_X146_Y105_N26
dffeas \fifo_in|mem_rtl_0_bypass[33] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [33]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[33] .power_up = "low";

// Location: FF_X146_Y105_N35
dffeas \fifo_in|Dout[12]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [33]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[12]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[12]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[12]~RTM .power_up = "low";

// Location: LABCELL_X151_Y107_N51
twentynm_lcell_comb \fifo_in|mem~146 (
// Equation(s):
// \fifo_in|mem~146_combout  = ( \fifo_in|Dout[12]~RTM_154_q  & ( \fifo_in|Dout[12]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[12]~RTM_153_q )) ) ) ) # ( !\fifo_in|Dout[12]~RTM_154_q  & ( 
// \fifo_in|Dout[12]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[12]~RTM_153_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[12]~RTM_154_q  & ( !\fifo_in|Dout[12]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[12]~RTM_153_q ))) ) ) ) # ( !\fifo_in|Dout[12]~RTM_154_q  & ( !\fifo_in|Dout[12]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[12]~RTM_153_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[12]~RTM_153_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[12]~RTM_154_q ),
	.dataf(!\fifo_in|Dout[12]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~146 .extended_lut = "off";
defparam \fifo_in|mem~146 .lut_mask = 64'h1100BB0011FFBBFF;
defparam \fifo_in|mem~146 .shared_arith = "off";

// Location: FF_X152_Y106_N41
dffeas \fifo_out|mem~13 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~146_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~13_q ),
	.prn(vcc));
defparam \fifo_out|mem~13 .is_wysiwyg = "true";
defparam \fifo_out|mem~13 .power_up = "low";

// Location: EC_X150_Y106_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~146_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";

// Location: FF_X152_Y106_N49
dffeas \fifo_out|mem_rtl_0_bypass[33] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~146_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [33]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[33] .power_up = "low";

// Location: LABCELL_X151_Y106_N45
twentynm_lcell_comb \fifo_out|mem~146 (
// Equation(s):
// \fifo_out|mem~146_combout  = ( \fifo_out|mem_rtl_0_bypass [33] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~13_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [12])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [33] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~13_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [12]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~13_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~146 .extended_lut = "off";
defparam \fifo_out|mem~146 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~146 .shared_arith = "off";

// Location: FF_X151_Y106_N46
dffeas \fifo_out|Dout[12] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~146_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [12]),
	.prn(vcc));
defparam \fifo_out|Dout[12] .is_wysiwyg = "true";
defparam \fifo_out|Dout[12] .power_up = "low";

// Location: IOIBUF_X142_Y175_N62
twentynm_io_ibuf \CHNL_RX_DATA[13]~input (
	.i(CHNL_RX_DATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[13]~input_o ));
defparam \CHNL_RX_DATA[13]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[13]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N8
dffeas \fifo_in|mem~14 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~14_q ),
	.prn(vcc));
defparam \fifo_in|mem~14 .is_wysiwyg = "true";
defparam \fifo_in|mem~14 .power_up = "low";

// Location: FF_X147_Y105_N22
dffeas \fifo_in|Dout[13]~RTM_156 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~14_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[13]~RTM_156_q ),
	.prn(vcc));
defparam \fifo_in|Dout[13]~RTM_156 .is_wysiwyg = "true";
defparam \fifo_in|Dout[13]~RTM_156 .power_up = "low";

// Location: FF_X146_Y105_N41
dffeas \fifo_in|mem_rtl_0_bypass[34] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [34]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[34] .power_up = "low";

// Location: FF_X147_Y105_N10
dffeas \fifo_in|Dout[13]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [34]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[13]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[13]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[13]~RTM .power_up = "low";

// Location: EC_X150_Y111_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[13]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N32
dffeas \fifo_in|Dout[13]~RTM_155 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [13]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[13]~RTM_155_q ),
	.prn(vcc));
defparam \fifo_in|Dout[13]~RTM_155 .is_wysiwyg = "true";
defparam \fifo_in|Dout[13]~RTM_155 .power_up = "low";

// Location: LABCELL_X147_Y106_N18
twentynm_lcell_comb \fifo_in|mem~147 (
// Equation(s):
// \fifo_in|mem~147_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[13]~RTM_155_q  & ( \fifo_in|Dout[13]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[13]~RTM_155_q  & ( (\fifo_in|Dout[3]~RTM_q ) # 
// (\fifo_in|Dout[13]~RTM_156_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[13]~RTM_155_q  & ( \fifo_in|Dout[13]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[13]~RTM_155_q  & ( (\fifo_in|Dout[13]~RTM_156_q  & 
// !\fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[13]~RTM_156_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[13]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[13]~RTM_155_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~147 .extended_lut = "off";
defparam \fifo_in|mem~147 .lut_mask = 64'h44440F0F77770F0F;
defparam \fifo_in|mem~147 .shared_arith = "off";

// Location: FF_X147_Y106_N37
dffeas \fifo_out|mem~14 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~14_q ),
	.prn(vcc));
defparam \fifo_out|mem~14 .is_wysiwyg = "true";
defparam \fifo_out|mem~14 .power_up = "low";

// Location: EC_X150_Y106_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~147_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";

// Location: FF_X149_Y106_N10
dffeas \fifo_out|mem_rtl_0_bypass[34] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [34]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[34] .power_up = "low";

// Location: LABCELL_X149_Y106_N48
twentynm_lcell_comb \fifo_out|mem~147 (
// Equation(s):
// \fifo_out|mem~147_combout  = ( \fifo_out|mem_rtl_0_bypass [34] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~14_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [13])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [34] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~14_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [13]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~14_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~147 .extended_lut = "off";
defparam \fifo_out|mem~147 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~147 .shared_arith = "off";

// Location: FF_X149_Y106_N50
dffeas \fifo_out|Dout[13] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~147_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [13]),
	.prn(vcc));
defparam \fifo_out|Dout[13] .is_wysiwyg = "true";
defparam \fifo_out|Dout[13] .power_up = "low";

// Location: IOIBUF_X142_Y176_N47
twentynm_io_ibuf \CHNL_RX_DATA[14]~input (
	.i(CHNL_RX_DATA[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[14]~input_o ));
defparam \CHNL_RX_DATA[14]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[14]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N38
dffeas \fifo_in|mem_rtl_0_bypass[35] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [35]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[35] .power_up = "low";

// Location: FF_X147_Y105_N50
dffeas \fifo_in|Dout[14]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [35]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[14]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[14]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[14]~RTM .power_up = "low";

// Location: FF_X146_Y105_N11
dffeas \fifo_in|mem~15 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~15_q ),
	.prn(vcc));
defparam \fifo_in|mem~15 .is_wysiwyg = "true";
defparam \fifo_in|mem~15 .power_up = "low";

// Location: FF_X147_Y105_N52
dffeas \fifo_in|Dout[14]~RTM_158 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~15_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[14]~RTM_158_q ),
	.prn(vcc));
defparam \fifo_in|Dout[14]~RTM_158 .is_wysiwyg = "true";
defparam \fifo_in|Dout[14]~RTM_158 .power_up = "low";

// Location: EC_X150_Y111_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[14]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N46
dffeas \fifo_in|Dout[14]~RTM_157 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [14]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[14]~RTM_157_q ),
	.prn(vcc));
defparam \fifo_in|Dout[14]~RTM_157 .is_wysiwyg = "true";
defparam \fifo_in|Dout[14]~RTM_157 .power_up = "low";

// Location: LABCELL_X147_Y106_N30
twentynm_lcell_comb \fifo_in|mem~148 (
// Equation(s):
// \fifo_in|mem~148_combout  = ( \fifo_in|Dout[14]~RTM_158_q  & ( \fifo_in|Dout[14]~RTM_157_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[14]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[14]~RTM_158_q  & ( \fifo_in|Dout[14]~RTM_157_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[14]~RTM_q ))) ) ) ) # ( \fifo_in|Dout[14]~RTM_158_q  & ( !\fifo_in|Dout[14]~RTM_157_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// (!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[14]~RTM_q ))) ) ) ) # ( !\fifo_in|Dout[14]~RTM_158_q  & ( !\fifo_in|Dout[14]~RTM_157_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[14]~RTM_q ) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[14]~RTM_q ),
	.datae(!\fifo_in|Dout[14]~RTM_158_q ),
	.dataf(!\fifo_in|Dout[14]~RTM_157_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~148 .extended_lut = "off";
defparam \fifo_in|mem~148 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \fifo_in|mem~148 .shared_arith = "off";

// Location: FF_X147_Y106_N16
dffeas \fifo_out|mem~15 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~15_q ),
	.prn(vcc));
defparam \fifo_out|mem~15 .is_wysiwyg = "true";
defparam \fifo_out|mem~15 .power_up = "low";

// Location: EC_X150_Y106_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~148_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";

// Location: FF_X148_Y106_N5
dffeas \fifo_out|mem_rtl_0_bypass[35] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [35]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[35] .power_up = "low";

// Location: LABCELL_X149_Y106_N27
twentynm_lcell_comb \fifo_out|mem~148 (
// Equation(s):
// \fifo_out|mem~148_combout  = ( \fifo_out|mem_rtl_0_bypass [35] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~15_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [14])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [35] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~15_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [14]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~15_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [14]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~148 .extended_lut = "off";
defparam \fifo_out|mem~148 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~148 .shared_arith = "off";

// Location: FF_X149_Y106_N29
dffeas \fifo_out|Dout[14] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~148_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [14]),
	.prn(vcc));
defparam \fifo_out|Dout[14] .is_wysiwyg = "true";
defparam \fifo_out|Dout[14] .power_up = "low";

// Location: IOIBUF_X142_Y173_N32
twentynm_io_ibuf \CHNL_RX_DATA[15]~input (
	.i(CHNL_RX_DATA[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[15]~input_o ));
defparam \CHNL_RX_DATA[15]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[15]~input .simulate_z_as = "z";

// Location: FF_X152_Y109_N1
dffeas \fifo_in|mem~16 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~16_q ),
	.prn(vcc));
defparam \fifo_in|mem~16 .is_wysiwyg = "true";
defparam \fifo_in|mem~16 .power_up = "low";

// Location: FF_X152_Y109_N46
dffeas \fifo_in|Dout[15]~RTM_160 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~16_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[15]~RTM_160_q ),
	.prn(vcc));
defparam \fifo_in|Dout[15]~RTM_160 .is_wysiwyg = "true";
defparam \fifo_in|Dout[15]~RTM_160 .power_up = "low";

// Location: FF_X152_Y109_N35
dffeas \fifo_in|mem_rtl_0_bypass[36] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [36]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[36] .power_up = "low";

// Location: FF_X152_Y109_N47
dffeas \fifo_in|Dout[15]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [36]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[15]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[15]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[15]~RTM .power_up = "low";

// Location: EC_X150_Y111_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[15]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N10
dffeas \fifo_in|Dout[15]~RTM_159 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [15]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[15]~RTM_159_q ),
	.prn(vcc));
defparam \fifo_in|Dout[15]~RTM_159 .is_wysiwyg = "true";
defparam \fifo_in|Dout[15]~RTM_159 .power_up = "low";

// Location: MLABCELL_X152_Y109_N3
twentynm_lcell_comb \fifo_in|mem~149 (
// Equation(s):
// \fifo_in|mem~149_combout  = ( \fifo_in|Dout[15]~RTM_159_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[15]~RTM_160_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[15]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[15]~RTM_159_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[15]~RTM_160_q  & ((!\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[15]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[15]~RTM_160_q ),
	.datab(!\fifo_in|Dout[15]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[15]~RTM_159_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~149 .extended_lut = "off";
defparam \fifo_in|mem~149 .lut_mask = 64'h50335F3350335F33;
defparam \fifo_in|mem~149 .shared_arith = "off";

// Location: FF_X152_Y106_N59
dffeas \fifo_out|mem_rtl_0_bypass[36] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [36]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[36] .power_up = "low";

// Location: FF_X152_Y106_N5
dffeas \fifo_out|mem~16 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~16_q ),
	.prn(vcc));
defparam \fifo_out|mem~16 .is_wysiwyg = "true";
defparam \fifo_out|mem~16 .power_up = "low";

// Location: EC_X150_Y106_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~149_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N15
twentynm_lcell_comb \fifo_out|mem~149 (
// Equation(s):
// \fifo_out|mem~149_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [15] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~16_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [36])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [15] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~16_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [36])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [36]),
	.datad(!\fifo_out|mem~16_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~149 .extended_lut = "off";
defparam \fifo_out|mem~149 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~149 .shared_arith = "off";

// Location: FF_X151_Y106_N16
dffeas \fifo_out|Dout[15] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~149_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [15]),
	.prn(vcc));
defparam \fifo_out|Dout[15] .is_wysiwyg = "true";
defparam \fifo_out|Dout[15] .power_up = "low";

// Location: IOIBUF_X142_Y173_N62
twentynm_io_ibuf \CHNL_RX_DATA[16]~input (
	.i(CHNL_RX_DATA[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[16]~input_o ));
defparam \CHNL_RX_DATA[16]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[16]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N5
dffeas \fifo_in|mem~17 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~17_q ),
	.prn(vcc));
defparam \fifo_in|mem~17 .is_wysiwyg = "true";
defparam \fifo_in|mem~17 .power_up = "low";

// Location: FF_X146_Y105_N32
dffeas \fifo_in|Dout[16]~RTM_162 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~17_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[16]~RTM_162_q ),
	.prn(vcc));
defparam \fifo_in|Dout[16]~RTM_162 .is_wysiwyg = "true";
defparam \fifo_in|Dout[16]~RTM_162 .power_up = "low";

// Location: FF_X146_Y105_N29
dffeas \fifo_in|mem_rtl_0_bypass[37] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [37]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[37] .power_up = "low";

// Location: FF_X146_Y105_N43
dffeas \fifo_in|Dout[16]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [37]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[16]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[16]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[16]~RTM .power_up = "low";

// Location: EC_X150_Y111_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[16]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";

// Location: FF_X149_Y111_N14
dffeas \fifo_in|Dout[16]~RTM_161 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [16]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[16]~RTM_161_q ),
	.prn(vcc));
defparam \fifo_in|Dout[16]~RTM_161 .is_wysiwyg = "true";
defparam \fifo_in|Dout[16]~RTM_161 .power_up = "low";

// Location: MLABCELL_X146_Y105_N42
twentynm_lcell_comb \fifo_in|mem~150 (
// Equation(s):
// \fifo_in|mem~150_combout  = ( \fifo_in|Dout[16]~RTM_q  & ( \fifo_in|Dout[16]~RTM_161_q  & ( ((\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[16]~RTM_162_q ) ) ) ) # ( !\fifo_in|Dout[16]~RTM_q  & ( 
// \fifo_in|Dout[16]~RTM_161_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[16]~RTM_162_q ))) ) ) ) # ( \fifo_in|Dout[16]~RTM_q  & ( !\fifo_in|Dout[16]~RTM_161_q  & ( ((\fifo_in|Dout[16]~RTM_162_q  & 
// !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[16]~RTM_q  & ( !\fifo_in|Dout[16]~RTM_161_q  & ( (\fifo_in|Dout[16]~RTM_162_q  & (!\fifo_in|Dout[3]~RTM_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[16]~RTM_162_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[16]~RTM_q ),
	.dataf(!\fifo_in|Dout[16]~RTM_161_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~150 .extended_lut = "off";
defparam \fifo_in|mem~150 .lut_mask = 64'h300030FF3F003FFF;
defparam \fifo_in|mem~150 .shared_arith = "off";

// Location: FF_X149_Y106_N8
dffeas \fifo_out|mem_rtl_0_bypass[37] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~150_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [37]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[37] .power_up = "low";

// Location: EC_X150_Y106_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~150_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";

// Location: FF_X149_Y106_N22
dffeas \fifo_out|mem~17 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~150_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~17_q ),
	.prn(vcc));
defparam \fifo_out|mem~17 .is_wysiwyg = "true";
defparam \fifo_out|mem~17 .power_up = "low";

// Location: LABCELL_X149_Y106_N42
twentynm_lcell_comb \fifo_out|mem~150 (
// Equation(s):
// \fifo_out|mem~150_combout  = ( \fifo_out|mem~17_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [16])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [37])))) ) ) # ( 
// !\fifo_out|mem~17_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [16])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [37])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [37]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [16]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~150 .extended_lut = "off";
defparam \fifo_out|mem~150 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~150 .shared_arith = "off";

// Location: FF_X149_Y106_N44
dffeas \fifo_out|Dout[16] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~150_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [16]),
	.prn(vcc));
defparam \fifo_out|Dout[16] .is_wysiwyg = "true";
defparam \fifo_out|Dout[16] .power_up = "low";

// Location: IOIBUF_X142_Y179_N47
twentynm_io_ibuf \CHNL_RX_DATA[17]~input (
	.i(CHNL_RX_DATA[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[17]~input_o ));
defparam \CHNL_RX_DATA[17]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[17]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[17]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N35
dffeas \fifo_in|Dout[17]~RTM_163 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [17]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[17]~RTM_163_q ),
	.prn(vcc));
defparam \fifo_in|Dout[17]~RTM_163 .is_wysiwyg = "true";
defparam \fifo_in|Dout[17]~RTM_163 .power_up = "low";

// Location: FF_X152_Y109_N32
dffeas \fifo_in|mem_rtl_0_bypass[38] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [38]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[38] .power_up = "low";

// Location: FF_X152_Y109_N22
dffeas \fifo_in|Dout[17]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [38]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[17]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[17]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[17]~RTM .power_up = "low";

// Location: FF_X152_Y109_N56
dffeas \fifo_in|mem~18 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~18_q ),
	.prn(vcc));
defparam \fifo_in|mem~18 .is_wysiwyg = "true";
defparam \fifo_in|mem~18 .power_up = "low";

// Location: FF_X152_Y109_N23
dffeas \fifo_in|Dout[17]~RTM_164 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~18_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[17]~RTM_164_q ),
	.prn(vcc));
defparam \fifo_in|Dout[17]~RTM_164 .is_wysiwyg = "true";
defparam \fifo_in|Dout[17]~RTM_164 .power_up = "low";

// Location: MLABCELL_X152_Y109_N36
twentynm_lcell_comb \fifo_in|mem~151 (
// Equation(s):
// \fifo_in|mem~151_combout  = ( \fifo_in|Dout[17]~RTM_164_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[17]~RTM_163_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[17]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[17]~RTM_164_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[17]~RTM_163_q  & ((\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[17]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[17]~RTM_163_q ),
	.datab(!\fifo_in|Dout[17]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[17]~RTM_164_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~151 .extended_lut = "off";
defparam \fifo_in|mem~151 .lut_mask = 64'h03530353F353F353;
defparam \fifo_in|mem~151 .shared_arith = "off";

// Location: FF_X152_Y106_N38
dffeas \fifo_out|mem~18 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~18_q ),
	.prn(vcc));
defparam \fifo_out|mem~18 .is_wysiwyg = "true";
defparam \fifo_out|mem~18 .power_up = "low";

// Location: EC_X150_Y106_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~151_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";

// Location: FF_X152_Y106_N20
dffeas \fifo_out|mem_rtl_0_bypass[38] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [38]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[38] .power_up = "low";

// Location: LABCELL_X151_Y106_N42
twentynm_lcell_comb \fifo_out|mem~151 (
// Equation(s):
// \fifo_out|mem~151_combout  = ( \fifo_out|mem_rtl_0_bypass [38] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~18_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [17])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [38] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~18_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [17]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~18_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [17]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~151 .extended_lut = "off";
defparam \fifo_out|mem~151 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~151 .shared_arith = "off";

// Location: FF_X151_Y106_N43
dffeas \fifo_out|Dout[17] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~151_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [17]),
	.prn(vcc));
defparam \fifo_out|Dout[17] .is_wysiwyg = "true";
defparam \fifo_out|Dout[17] .power_up = "low";

// Location: IOIBUF_X142_Y170_N47
twentynm_io_ibuf \CHNL_RX_DATA[18]~input (
	.i(CHNL_RX_DATA[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[18]~input_o ));
defparam \CHNL_RX_DATA[18]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[18]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[18]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N22
dffeas \fifo_in|Dout[18]~RTM_105 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [18]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[18]~RTM_105_q ),
	.prn(vcc));
defparam \fifo_in|Dout[18]~RTM_105 .is_wysiwyg = "true";
defparam \fifo_in|Dout[18]~RTM_105 .power_up = "low";

// Location: FF_X152_Y109_N14
dffeas \fifo_in|mem~19 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~19_q ),
	.prn(vcc));
defparam \fifo_in|mem~19 .is_wysiwyg = "true";
defparam \fifo_in|mem~19 .power_up = "low";

// Location: FF_X152_Y109_N44
dffeas \fifo_in|Dout[18]~RTM_106 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~19_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[18]~RTM_106_q ),
	.prn(vcc));
defparam \fifo_in|Dout[18]~RTM_106 .is_wysiwyg = "true";
defparam \fifo_in|Dout[18]~RTM_106 .power_up = "low";

// Location: FF_X152_Y109_N41
dffeas \fifo_in|mem_rtl_0_bypass[39] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [39]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[39] .power_up = "low";

// Location: FF_X152_Y109_N53
dffeas \fifo_in|Dout[18]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [39]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[18]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[18]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[18]~RTM .power_up = "low";

// Location: LABCELL_X151_Y109_N39
twentynm_lcell_comb \fifo_in|mem~152 (
// Equation(s):
// \fifo_in|mem~152_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[18]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[18]~RTM_105_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[18]~RTM_q  & ( 
// (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[18]~RTM_106_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[18]~RTM_q  & ( (\fifo_in|Dout[18]~RTM_105_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// !\fifo_in|Dout[18]~RTM_q  & ( (\fifo_in|Dout[18]~RTM_106_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) )

	.dataa(!\fifo_in|Dout[18]~RTM_105_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[18]~RTM_106_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[18]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~152 .extended_lut = "off";
defparam \fifo_in|mem~152 .lut_mask = 64'h0F0055000FFF55FF;
defparam \fifo_in|mem~152 .shared_arith = "off";

// Location: FF_X149_Y106_N59
dffeas \fifo_out|mem_rtl_0_bypass[39] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [39]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[39] .power_up = "low";

// Location: FF_X149_Y106_N20
dffeas \fifo_out|mem~19 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~19_q ),
	.prn(vcc));
defparam \fifo_out|mem~19 .is_wysiwyg = "true";
defparam \fifo_out|mem~19 .power_up = "low";

// Location: EC_X150_Y106_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~152_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y106_N24
twentynm_lcell_comb \fifo_out|mem~152 (
// Equation(s):
// \fifo_out|mem~152_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [18] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~19_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [39])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [18] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~19_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [39])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [39]),
	.datad(!\fifo_out|mem~19_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~152 .extended_lut = "off";
defparam \fifo_out|mem~152 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~152 .shared_arith = "off";

// Location: FF_X149_Y106_N25
dffeas \fifo_out|Dout[18] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~152_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [18]),
	.prn(vcc));
defparam \fifo_out|Dout[18] .is_wysiwyg = "true";
defparam \fifo_out|Dout[18] .power_up = "low";

// Location: IOIBUF_X142_Y179_N32
twentynm_io_ibuf \CHNL_RX_DATA[19]~input (
	.i(CHNL_RX_DATA[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[19]~input_o ));
defparam \CHNL_RX_DATA[19]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[19]~input .simulate_z_as = "z";

// Location: EC_X150_Y111_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[19]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";

// Location: FF_X151_Y111_N14
dffeas \fifo_in|Dout[19]~RTM_165 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [19]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[19]~RTM_165_q ),
	.prn(vcc));
defparam \fifo_in|Dout[19]~RTM_165 .is_wysiwyg = "true";
defparam \fifo_in|Dout[19]~RTM_165 .power_up = "low";

// Location: FF_X152_Y109_N25
dffeas \fifo_in|mem_rtl_0_bypass[40] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [40]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[40] .power_up = "low";

// Location: FF_X152_Y109_N20
dffeas \fifo_in|Dout[19]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [40]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[19]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[19]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[19]~RTM .power_up = "low";

// Location: FF_X152_Y109_N11
dffeas \fifo_in|mem~20 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~20_q ),
	.prn(vcc));
defparam \fifo_in|mem~20 .is_wysiwyg = "true";
defparam \fifo_in|mem~20 .power_up = "low";

// Location: FF_X152_Y109_N43
dffeas \fifo_in|Dout[19]~RTM_166 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~20_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[19]~RTM_166_q ),
	.prn(vcc));
defparam \fifo_in|Dout[19]~RTM_166 .is_wysiwyg = "true";
defparam \fifo_in|Dout[19]~RTM_166 .power_up = "low";

// Location: MLABCELL_X152_Y109_N24
twentynm_lcell_comb \fifo_in|mem~153 (
// Equation(s):
// \fifo_in|mem~153_combout  = ( \fifo_in|Dout[19]~RTM_166_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[19]~RTM_165_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[19]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[19]~RTM_166_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[19]~RTM_165_q  & ((\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[19]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[19]~RTM_165_q ),
	.datab(!\fifo_in|Dout[19]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[19]~RTM_166_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~153 .extended_lut = "off";
defparam \fifo_in|mem~153 .lut_mask = 64'h03530353F353F353;
defparam \fifo_in|mem~153 .shared_arith = "off";

// Location: FF_X152_Y106_N35
dffeas \fifo_out|mem_rtl_0_bypass[40] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [40]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[40] .power_up = "low";

// Location: FF_X152_Y106_N43
dffeas \fifo_out|mem~20 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~20_q ),
	.prn(vcc));
defparam \fifo_out|mem~20 .is_wysiwyg = "true";
defparam \fifo_out|mem~20 .power_up = "low";

// Location: EC_X150_Y106_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~153_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y106_N33
twentynm_lcell_comb \fifo_out|mem~153 (
// Equation(s):
// \fifo_out|mem~153_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [19] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~20_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [40])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [19] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~20_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [40])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [40]),
	.datad(!\fifo_out|mem~20_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~153 .extended_lut = "off";
defparam \fifo_out|mem~153 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~153 .shared_arith = "off";

// Location: FF_X151_Y106_N34
dffeas \fifo_out|Dout[19] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~153_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [19]),
	.prn(vcc));
defparam \fifo_out|Dout[19] .is_wysiwyg = "true";
defparam \fifo_out|Dout[19] .power_up = "low";

// Location: IOIBUF_X142_Y91_N32
twentynm_io_ibuf \CHNL_RX_DATA[20]~input (
	.i(CHNL_RX_DATA[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[20]~input_o ));
defparam \CHNL_RX_DATA[20]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[20]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[20]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N41
dffeas \fifo_in|Dout[20]~RTM_47 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [20]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[20]~RTM_47_q ),
	.prn(vcc));
defparam \fifo_in|Dout[20]~RTM_47 .is_wysiwyg = "true";
defparam \fifo_in|Dout[20]~RTM_47 .power_up = "low";

// Location: FF_X146_Y104_N50
dffeas \fifo_in|mem~21 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~21_q ),
	.prn(vcc));
defparam \fifo_in|mem~21 .is_wysiwyg = "true";
defparam \fifo_in|mem~21 .power_up = "low";

// Location: FF_X147_Y104_N46
dffeas \fifo_in|Dout[20]~RTM_48 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~21_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[20]~RTM_48_q ),
	.prn(vcc));
defparam \fifo_in|Dout[20]~RTM_48 .is_wysiwyg = "true";
defparam \fifo_in|Dout[20]~RTM_48 .power_up = "low";

// Location: FF_X146_Y104_N17
dffeas \fifo_in|mem_rtl_0_bypass[41] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [41]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[41] .power_up = "low";

// Location: FF_X148_Y104_N22
dffeas \fifo_in|Dout[20]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [41]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[20]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[20]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[20]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y104_N21
twentynm_lcell_comb \fifo_in|mem~154 (
// Equation(s):
// \fifo_in|mem~154_combout  = ( \fifo_in|Dout[20]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[20]~RTM_48_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[20]~RTM_47_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[20]~RTM_q  
// & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[20]~RTM_48_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[20]~RTM_47_q )))) ) )

	.dataa(!\fifo_in|Dout[20]~RTM_47_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[20]~RTM_48_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[20]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~154 .extended_lut = "off";
defparam \fifo_in|mem~154 .lut_mask = 64'h0C443F770C443F77;
defparam \fifo_in|mem~154 .shared_arith = "off";

// Location: FF_X151_Y99_N53
dffeas \fifo_out|mem~21 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~21_q ),
	.prn(vcc));
defparam \fifo_out|mem~21 .is_wysiwyg = "true";
defparam \fifo_out|mem~21 .power_up = "low";

// Location: FF_X151_Y99_N28
dffeas \fifo_out|mem_rtl_0_bypass[41] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [41]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[41] .power_up = "low";

// Location: EC_X150_Y99_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~154_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N3
twentynm_lcell_comb \fifo_out|mem~154 (
// Equation(s):
// \fifo_out|mem~154_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [20] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~21_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [41])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [20] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~21_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [41])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~21_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [41]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~154 .extended_lut = "off";
defparam \fifo_out|mem~154 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~154 .shared_arith = "off";

// Location: FF_X151_Y99_N4
dffeas \fifo_out|Dout[20] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~154_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [20]),
	.prn(vcc));
defparam \fifo_out|Dout[20] .is_wysiwyg = "true";
defparam \fifo_out|Dout[20] .power_up = "low";

// Location: FF_X148_Y106_N22
dffeas \fifo_out|mem~0 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~0_q ),
	.prn(vcc));
defparam \fifo_out|mem~0 .is_wysiwyg = "true";
defparam \fifo_out|mem~0 .power_up = "low";

// Location: IOIBUF_X142_Y97_N17
twentynm_io_ibuf \CHNL_RX_DATA[21]~input (
	.i(CHNL_RX_DATA[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[21]~input_o ));
defparam \CHNL_RX_DATA[21]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[21]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[21]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N23
dffeas \fifo_in|Dout[21]~RTM_37 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [21]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[21]~RTM_37_q ),
	.prn(vcc));
defparam \fifo_in|Dout[21]~RTM_37 .is_wysiwyg = "true";
defparam \fifo_in|Dout[21]~RTM_37 .power_up = "low";

// Location: FF_X151_Y101_N13
dffeas \fifo_in|mem~22 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~22_q ),
	.prn(vcc));
defparam \fifo_in|mem~22 .is_wysiwyg = "true";
defparam \fifo_in|mem~22 .power_up = "low";

// Location: FF_X151_Y101_N10
dffeas \fifo_in|Dout[21]~RTM_38 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~22_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[21]~RTM_38_q ),
	.prn(vcc));
defparam \fifo_in|Dout[21]~RTM_38 .is_wysiwyg = "true";
defparam \fifo_in|Dout[21]~RTM_38 .power_up = "low";

// Location: FF_X148_Y106_N50
dffeas \fifo_in|Dout[3]~RTM_4 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~133_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[3]~RTM_4_q ),
	.prn(vcc));
defparam \fifo_in|Dout[3]~RTM_4 .is_wysiwyg = "true";
defparam \fifo_in|Dout[3]~RTM_4 .power_up = "low";

// Location: FF_X151_Y101_N25
dffeas \fifo_in|mem_rtl_0_bypass[42] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [42]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[42] .power_up = "low";

// Location: FF_X151_Y101_N8
dffeas \fifo_in|Dout[21]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [42]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[21]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[21]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[21]~RTM .power_up = "low";

// Location: LABCELL_X151_Y101_N39
twentynm_lcell_comb \fifo_in|mem~155 (
// Equation(s):
// \fifo_in|mem~155_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[21]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[21]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[21]~RTM_38_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[21]~RTM_37_q )) ) ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( !\fifo_in|Dout[21]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[21]~RTM_38_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[21]~RTM_37_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[21]~RTM_37_q ),
	.datac(!\fifo_in|Dout[21]~RTM_38_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4_q ),
	.dataf(!\fifo_in|Dout[21]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~155 .extended_lut = "off";
defparam \fifo_in|mem~155 .lut_mask = 64'h1B1B00001B1BFFFF;
defparam \fifo_in|mem~155 .shared_arith = "off";

// Location: FF_X148_Y99_N59
dffeas \fifo_out|mem_rtl_0_bypass[42] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~155_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [42]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[42] .power_up = "low";

// Location: FF_X148_Y99_N41
dffeas \fifo_out|mem~22 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~22_q ),
	.prn(vcc));
defparam \fifo_out|mem~22 .is_wysiwyg = "true";
defparam \fifo_out|mem~22 .power_up = "low";

// Location: EC_X150_Y99_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~155_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N45
twentynm_lcell_comb \fifo_out|mem~155 (
// Equation(s):
// \fifo_out|mem~155_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [21] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~22_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [42])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [21] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~22_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [42])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [42]),
	.datad(!\fifo_out|mem~22_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~155 .extended_lut = "off";
defparam \fifo_out|mem~155 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~155 .shared_arith = "off";

// Location: FF_X149_Y99_N46
dffeas \fifo_out|Dout[21] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~155_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [21]),
	.prn(vcc));
defparam \fifo_out|Dout[21] .is_wysiwyg = "true";
defparam \fifo_out|Dout[21] .power_up = "low";

// Location: IOIBUF_X142_Y90_N62
twentynm_io_ibuf \CHNL_RX_DATA[22]~input (
	.i(CHNL_RX_DATA[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[22]~input_o ));
defparam \CHNL_RX_DATA[22]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[22]~input .simulate_z_as = "z";

// Location: FF_X151_Y104_N56
dffeas \fifo_in|mem~23 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~23_q ),
	.prn(vcc));
defparam \fifo_in|mem~23 .is_wysiwyg = "true";
defparam \fifo_in|mem~23 .power_up = "low";

// Location: FF_X152_Y104_N32
dffeas \fifo_in|Dout[22]~RTM_184 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~23_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[22]~RTM_184_q ),
	.prn(vcc));
defparam \fifo_in|Dout[22]~RTM_184 .is_wysiwyg = "true";
defparam \fifo_in|Dout[22]~RTM_184 .power_up = "low";

// Location: FF_X151_Y104_N13
dffeas \fifo_in|mem_rtl_0_bypass[43] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [43]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[43] .power_up = "low";

// Location: FF_X152_Y104_N35
dffeas \fifo_in|Dout[22]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [43]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[22]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[22]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[22]~RTM .power_up = "low";

// Location: EC_X150_Y104_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[22]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N7
dffeas \fifo_in|Dout[22]~RTM_183 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [22]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[22]~RTM_183_q ),
	.prn(vcc));
defparam \fifo_in|Dout[22]~RTM_183 .is_wysiwyg = "true";
defparam \fifo_in|Dout[22]~RTM_183 .power_up = "low";

// Location: MLABCELL_X152_Y104_N45
twentynm_lcell_comb \fifo_in|mem~156 (
// Equation(s):
// \fifo_in|mem~156_combout  = ( \fifo_in|Dout[22]~RTM_183_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q ) # (\fifo_in|Dout[22]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[22]~RTM_183_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4_q  & 
// \fifo_in|Dout[22]~RTM_q ) ) ) ) # ( \fifo_in|Dout[22]~RTM_183_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[22]~RTM_184_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[22]~RTM_q ))) ) ) ) # ( 
// !\fifo_in|Dout[22]~RTM_183_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[22]~RTM_184_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[22]~RTM_q ))) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4_q ),
	.datab(!\fifo_in|Dout[22]~RTM_184_q ),
	.datac(!\fifo_in|Dout[22]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[22]~RTM_183_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~156 .extended_lut = "off";
defparam \fifo_in|mem~156 .lut_mask = 64'h272727270505AFAF;
defparam \fifo_in|mem~156 .shared_arith = "off";

// Location: FF_X152_Y99_N10
dffeas \fifo_out|mem~23 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~23_q ),
	.prn(vcc));
defparam \fifo_out|mem~23 .is_wysiwyg = "true";
defparam \fifo_out|mem~23 .power_up = "low";

// Location: FF_X152_Y99_N2
dffeas \fifo_out|mem_rtl_0_bypass[43] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [43]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[43] .power_up = "low";

// Location: EC_X150_Y99_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~156_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N36
twentynm_lcell_comb \fifo_out|mem~156 (
// Equation(s):
// \fifo_out|mem~156_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [22] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~23_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [43])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [22] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~23_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [43])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~23_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [43]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~156 .extended_lut = "off";
defparam \fifo_out|mem~156 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~156 .shared_arith = "off";

// Location: FF_X151_Y99_N38
dffeas \fifo_out|Dout[22] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~156_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [22]),
	.prn(vcc));
defparam \fifo_out|Dout[22] .is_wysiwyg = "true";
defparam \fifo_out|Dout[22] .power_up = "low";

// Location: IOIBUF_X142_Y94_N47
twentynm_io_ibuf \CHNL_RX_DATA[23]~input (
	.i(CHNL_RX_DATA[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[23]~input_o ));
defparam \CHNL_RX_DATA[23]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[23]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[23]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N38
dffeas \fifo_in|Dout[23]~RTM_233 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [23]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[23]~RTM_233_q ),
	.prn(vcc));
defparam \fifo_in|Dout[23]~RTM_233 .is_wysiwyg = "true";
defparam \fifo_in|Dout[23]~RTM_233 .power_up = "low";

// Location: FF_X148_Y104_N44
dffeas \fifo_in|mem~24 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~24_q ),
	.prn(vcc));
defparam \fifo_in|mem~24 .is_wysiwyg = "true";
defparam \fifo_in|mem~24 .power_up = "low";

// Location: FF_X148_Y104_N37
dffeas \fifo_in|Dout[23]~RTM_234 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~24_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[23]~RTM_234_q ),
	.prn(vcc));
defparam \fifo_in|Dout[23]~RTM_234 .is_wysiwyg = "true";
defparam \fifo_in|Dout[23]~RTM_234 .power_up = "low";

// Location: FF_X148_Y104_N56
dffeas \fifo_in|mem_rtl_0_bypass[44] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [44]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[44] .power_up = "low";

// Location: FF_X148_Y104_N41
dffeas \fifo_in|Dout[23]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [44]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[23]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[23]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[23]~RTM .power_up = "low";

// Location: LABCELL_X149_Y104_N54
twentynm_lcell_comb \fifo_in|mem~157 (
// Equation(s):
// \fifo_in|mem~157_combout  = ( \fifo_in|Dout[23]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[23]~RTM_234_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[23]~RTM_233_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[23]~RTM_q 
//  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[23]~RTM_234_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[23]~RTM_233_q )))) ) )

	.dataa(!\fifo_in|Dout[23]~RTM_233_q ),
	.datab(!\fifo_in|Dout[23]~RTM_234_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[23]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~157 .extended_lut = "off";
defparam \fifo_in|mem~157 .lut_mask = 64'h30503F5F30503F5F;
defparam \fifo_in|mem~157 .shared_arith = "off";

// Location: FF_X149_Y99_N52
dffeas \fifo_out|mem~24 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~157_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~24_q ),
	.prn(vcc));
defparam \fifo_out|mem~24 .is_wysiwyg = "true";
defparam \fifo_out|mem~24 .power_up = "low";

// Location: FF_X149_Y99_N13
dffeas \fifo_out|mem_rtl_0_bypass[44] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [44]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[44] .power_up = "low";

// Location: EC_X150_Y99_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~157_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N18
twentynm_lcell_comb \fifo_out|mem~157 (
// Equation(s):
// \fifo_out|mem~157_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [23] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~24_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [44])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [23] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~24_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [44])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~24_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [44]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~157 .extended_lut = "off";
defparam \fifo_out|mem~157 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~157 .shared_arith = "off";

// Location: FF_X149_Y99_N20
dffeas \fifo_out|Dout[23] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~157_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [23]),
	.prn(vcc));
defparam \fifo_out|Dout[23] .is_wysiwyg = "true";
defparam \fifo_out|Dout[23] .power_up = "low";

// Location: IOIBUF_X142_Y99_N17
twentynm_io_ibuf \CHNL_RX_DATA[24]~input (
	.i(CHNL_RX_DATA[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[24]~input_o ));
defparam \CHNL_RX_DATA[24]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[24]~input .simulate_z_as = "z";

// Location: FF_X146_Y104_N35
dffeas \fifo_in|mem_rtl_0_bypass[45] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [45]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[45] .power_up = "low";

// Location: FF_X146_Y104_N26
dffeas \fifo_in|Dout[24]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [45]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[24]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[24]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[24]~RTM .power_up = "low";

// Location: FF_X146_Y104_N53
dffeas \fifo_in|mem~25 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~25_q ),
	.prn(vcc));
defparam \fifo_in|mem~25 .is_wysiwyg = "true";
defparam \fifo_in|mem~25 .power_up = "low";

// Location: FF_X146_Y104_N28
dffeas \fifo_in|Dout[24]~RTM_66 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~25_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[24]~RTM_66_q ),
	.prn(vcc));
defparam \fifo_in|Dout[24]~RTM_66 .is_wysiwyg = "true";
defparam \fifo_in|Dout[24]~RTM_66 .power_up = "low";

// Location: EC_X150_Y104_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[24]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N53
dffeas \fifo_in|Dout[24]~RTM_65 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [24]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[24]~RTM_65_q ),
	.prn(vcc));
defparam \fifo_in|Dout[24]~RTM_65 .is_wysiwyg = "true";
defparam \fifo_in|Dout[24]~RTM_65 .power_up = "low";

// Location: MLABCELL_X146_Y104_N33
twentynm_lcell_comb \fifo_in|mem~158 (
// Equation(s):
// \fifo_in|mem~158_combout  = ( \fifo_in|Dout[24]~RTM_66_q  & ( \fifo_in|Dout[24]~RTM_65_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[24]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[24]~RTM_66_q  & ( \fifo_in|Dout[24]~RTM_65_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[24]~RTM_q )) ) ) ) # ( \fifo_in|Dout[24]~RTM_66_q  & ( !\fifo_in|Dout[24]~RTM_65_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[24]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[24]~RTM_66_q  & ( !\fifo_in|Dout[24]~RTM_65_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[24]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[24]~RTM_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[24]~RTM_66_q ),
	.dataf(!\fifo_in|Dout[24]~RTM_65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~158 .extended_lut = "off";
defparam \fifo_in|mem~158 .lut_mask = 64'h1111BB1111BBBBBB;
defparam \fifo_in|mem~158 .shared_arith = "off";

// Location: FF_X148_Y99_N35
dffeas \fifo_out|mem~25 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~25_q ),
	.prn(vcc));
defparam \fifo_out|mem~25 .is_wysiwyg = "true";
defparam \fifo_out|mem~25 .power_up = "low";

// Location: FF_X148_Y99_N50
dffeas \fifo_out|mem_rtl_0_bypass[45] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [45]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[45] .power_up = "low";

// Location: EC_X150_Y99_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~158_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N27
twentynm_lcell_comb \fifo_out|mem~158 (
// Equation(s):
// \fifo_out|mem~158_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [24] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~25_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [45])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [24] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~25_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [45])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~25_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [45]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~158 .extended_lut = "off";
defparam \fifo_out|mem~158 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~158 .shared_arith = "off";

// Location: FF_X149_Y99_N29
dffeas \fifo_out|Dout[24] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~158_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [24]),
	.prn(vcc));
defparam \fifo_out|Dout[24] .is_wysiwyg = "true";
defparam \fifo_out|Dout[24] .power_up = "low";

// Location: IOIBUF_X142_Y97_N47
twentynm_io_ibuf \CHNL_RX_DATA[25]~input (
	.i(CHNL_RX_DATA[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[25]~input_o ));
defparam \CHNL_RX_DATA[25]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[25]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[25]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N11
dffeas \fifo_in|Dout[25]~RTM_185 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [25]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[25]~RTM_185_q ),
	.prn(vcc));
defparam \fifo_in|Dout[25]~RTM_185 .is_wysiwyg = "true";
defparam \fifo_in|Dout[25]~RTM_185 .power_up = "low";

// Location: FF_X151_Y104_N43
dffeas \fifo_in|mem~26 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~26_q ),
	.prn(vcc));
defparam \fifo_in|mem~26 .is_wysiwyg = "true";
defparam \fifo_in|mem~26 .power_up = "low";

// Location: FF_X151_Y104_N40
dffeas \fifo_in|Dout[25]~RTM_186 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~26_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[25]~RTM_186_q ),
	.prn(vcc));
defparam \fifo_in|Dout[25]~RTM_186 .is_wysiwyg = "true";
defparam \fifo_in|Dout[25]~RTM_186 .power_up = "low";

// Location: FF_X151_Y104_N28
dffeas \fifo_in|mem_rtl_0_bypass[46] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [46]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[46] .power_up = "low";

// Location: FF_X151_Y104_N10
dffeas \fifo_in|Dout[25]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [46]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[25]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[25]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[25]~RTM .power_up = "low";

// Location: LABCELL_X151_Y104_N39
twentynm_lcell_comb \fifo_in|mem~159 (
// Equation(s):
// \fifo_in|mem~159_combout  = ( \fifo_in|Dout[25]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[25]~RTM_186_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[25]~RTM_185_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[25]~RTM_q 
//  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[25]~RTM_186_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[25]~RTM_185_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[25]~RTM_185_q ),
	.datad(!\fifo_in|Dout[25]~RTM_186_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[25]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~159 .extended_lut = "off";
defparam \fifo_in|mem~159 .lut_mask = 64'h028A028A57DF57DF;
defparam \fifo_in|mem~159 .shared_arith = "off";

// Location: FF_X151_Y99_N25
dffeas \fifo_out|mem_rtl_0_bypass[46] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [46]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[46] .power_up = "low";

// Location: FF_X151_Y99_N50
dffeas \fifo_out|mem~26 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~26_q ),
	.prn(vcc));
defparam \fifo_out|mem~26 .is_wysiwyg = "true";
defparam \fifo_out|mem~26 .power_up = "low";

// Location: EC_X150_Y99_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~159_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N33
twentynm_lcell_comb \fifo_out|mem~159 (
// Equation(s):
// \fifo_out|mem~159_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [25] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~26_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [46])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [25] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~26_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [46])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [46]),
	.datad(!\fifo_out|mem~26_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~159 .extended_lut = "off";
defparam \fifo_out|mem~159 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~159 .shared_arith = "off";

// Location: FF_X151_Y99_N35
dffeas \fifo_out|Dout[25] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~159_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [25]),
	.prn(vcc));
defparam \fifo_out|Dout[25] .is_wysiwyg = "true";
defparam \fifo_out|Dout[25] .power_up = "low";

// Location: IOIBUF_X142_Y88_N32
twentynm_io_ibuf \CHNL_RX_DATA[26]~input (
	.i(CHNL_RX_DATA[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[26]~input_o ));
defparam \CHNL_RX_DATA[26]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[26]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[26]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N37
dffeas \fifo_in|Dout[26]~RTM_69 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [26]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[26]~RTM_69_q ),
	.prn(vcc));
defparam \fifo_in|Dout[26]~RTM_69 .is_wysiwyg = "true";
defparam \fifo_in|Dout[26]~RTM_69 .power_up = "low";

// Location: FF_X146_Y104_N14
dffeas \fifo_in|mem_rtl_0_bypass[47] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [47]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[47] .power_up = "low";

// Location: FF_X146_Y104_N22
dffeas \fifo_in|Dout[26]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [47]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[26]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[26]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[26]~RTM .power_up = "low";

// Location: FF_X146_Y104_N37
dffeas \fifo_in|mem~27 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~27_q ),
	.prn(vcc));
defparam \fifo_in|mem~27 .is_wysiwyg = "true";
defparam \fifo_in|mem~27 .power_up = "low";

// Location: FF_X146_Y104_N19
dffeas \fifo_in|Dout[26]~RTM_70 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~27_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[26]~RTM_70_q ),
	.prn(vcc));
defparam \fifo_in|Dout[26]~RTM_70 .is_wysiwyg = "true";
defparam \fifo_in|Dout[26]~RTM_70 .power_up = "low";

// Location: MLABCELL_X146_Y104_N18
twentynm_lcell_comb \fifo_in|mem~160 (
// Equation(s):
// \fifo_in|mem~160_combout  = ( \fifo_in|Dout[26]~RTM_70_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[26]~RTM_69_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[26]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[26]~RTM_70_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[26]~RTM_69_q  & (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[26]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[26]~RTM_69_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[26]~RTM_q ),
	.datae(!\fifo_in|Dout[26]~RTM_70_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~160 .extended_lut = "off";
defparam \fifo_in|mem~160 .lut_mask = 64'h0257A2F70257A2F7;
defparam \fifo_in|mem~160 .shared_arith = "off";

// Location: FF_X148_Y99_N29
dffeas \fifo_out|mem_rtl_0_bypass[47] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [47]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[47] .power_up = "low";

// Location: FF_X148_Y99_N8
dffeas \fifo_out|mem~27 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~27_q ),
	.prn(vcc));
defparam \fifo_out|mem~27 .is_wysiwyg = "true";
defparam \fifo_out|mem~27 .power_up = "low";

// Location: EC_X150_Y99_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~160_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N42
twentynm_lcell_comb \fifo_out|mem~160 (
// Equation(s):
// \fifo_out|mem~160_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [26] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~27_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [47])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [26] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~27_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [47])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [47]),
	.datad(!\fifo_out|mem~27_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~160 .extended_lut = "off";
defparam \fifo_out|mem~160 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~160 .shared_arith = "off";

// Location: FF_X149_Y99_N44
dffeas \fifo_out|Dout[26] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~160_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [26]),
	.prn(vcc));
defparam \fifo_out|Dout[26] .is_wysiwyg = "true";
defparam \fifo_out|Dout[26] .power_up = "low";

// Location: IOIBUF_X142_Y95_N62
twentynm_io_ibuf \CHNL_RX_DATA[27]~input (
	.i(CHNL_RX_DATA[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[27]~input_o ));
defparam \CHNL_RX_DATA[27]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[27]~input .simulate_z_as = "z";

// Location: FF_X149_Y104_N17
dffeas \fifo_in|mem_rtl_0_bypass[48] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [48]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[48] .power_up = "low";

// Location: FF_X149_Y104_N50
dffeas \fifo_in|Dout[27]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [48]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[27]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[27]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[27]~RTM .power_up = "low";

// Location: EC_X150_Y104_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[27]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N49
dffeas \fifo_in|Dout[27]~RTM_243 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [27]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[27]~RTM_243_q ),
	.prn(vcc));
defparam \fifo_in|Dout[27]~RTM_243 .is_wysiwyg = "true";
defparam \fifo_in|Dout[27]~RTM_243 .power_up = "low";

// Location: FF_X149_Y104_N47
dffeas \fifo_in|mem~28 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~28_q ),
	.prn(vcc));
defparam \fifo_in|mem~28 .is_wysiwyg = "true";
defparam \fifo_in|mem~28 .power_up = "low";

// Location: FF_X149_Y104_N11
dffeas \fifo_in|Dout[27]~RTM_244 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~28_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[27]~RTM_244_q ),
	.prn(vcc));
defparam \fifo_in|Dout[27]~RTM_244 .is_wysiwyg = "true";
defparam \fifo_in|Dout[27]~RTM_244 .power_up = "low";

// Location: LABCELL_X149_Y104_N15
twentynm_lcell_comb \fifo_in|mem~161 (
// Equation(s):
// \fifo_in|mem~161_combout  = ( \fifo_in|Dout[27]~RTM_244_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[27]~RTM_243_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[27]~RTM_q )) ) ) # ( 
// !\fifo_in|Dout[27]~RTM_244_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[27]~RTM_243_q  & \fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[27]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[27]~RTM_q ),
	.datab(!\fifo_in|Dout[27]~RTM_243_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[27]~RTM_244_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~161 .extended_lut = "off";
defparam \fifo_in|mem~161 .lut_mask = 64'h0355F3550355F355;
defparam \fifo_in|mem~161 .shared_arith = "off";

// Location: FF_X151_Y99_N58
dffeas \fifo_out|mem_rtl_0_bypass[48] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~161_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [48]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[48] .power_up = "low";

// Location: FF_X151_Y99_N52
dffeas \fifo_out|mem~28 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~28_q ),
	.prn(vcc));
defparam \fifo_out|mem~28 .is_wysiwyg = "true";
defparam \fifo_out|mem~28 .power_up = "low";

// Location: EC_X150_Y99_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~161_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N30
twentynm_lcell_comb \fifo_out|mem~161 (
// Equation(s):
// \fifo_out|mem~161_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [27] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~28_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [48])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [27] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~28_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [48])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [48]),
	.datad(!\fifo_out|mem~28_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~161 .extended_lut = "off";
defparam \fifo_out|mem~161 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~161 .shared_arith = "off";

// Location: FF_X151_Y99_N32
dffeas \fifo_out|Dout[27] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~161_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [27]),
	.prn(vcc));
defparam \fifo_out|Dout[27] .is_wysiwyg = "true";
defparam \fifo_out|Dout[27] .power_up = "low";

// Location: IOIBUF_X142_Y92_N32
twentynm_io_ibuf \CHNL_RX_DATA[28]~input (
	.i(CHNL_RX_DATA[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[28]~input_o ));
defparam \CHNL_RX_DATA[28]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[28]~input .simulate_z_as = "z";

// Location: FF_X146_Y104_N5
dffeas \fifo_in|mem_rtl_0_bypass[49] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [49]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[49] .power_up = "low";

// Location: FF_X146_Y104_N44
dffeas \fifo_in|Dout[28]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [49]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[28]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[28]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[28]~RTM .power_up = "low";

// Location: FF_X146_Y104_N41
dffeas \fifo_in|mem~29 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~29_q ),
	.prn(vcc));
defparam \fifo_in|mem~29 .is_wysiwyg = "true";
defparam \fifo_in|mem~29 .power_up = "low";

// Location: FF_X146_Y104_N46
dffeas \fifo_in|Dout[28]~RTM_72 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~29_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[28]~RTM_72_q ),
	.prn(vcc));
defparam \fifo_in|Dout[28]~RTM_72 .is_wysiwyg = "true";
defparam \fifo_in|Dout[28]~RTM_72 .power_up = "low";

// Location: EC_X150_Y104_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[28]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N25
dffeas \fifo_in|Dout[28]~RTM_71 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [28]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[28]~RTM_71_q ),
	.prn(vcc));
defparam \fifo_in|Dout[28]~RTM_71 .is_wysiwyg = "true";
defparam \fifo_in|Dout[28]~RTM_71 .power_up = "low";

// Location: MLABCELL_X146_Y104_N39
twentynm_lcell_comb \fifo_in|mem~162 (
// Equation(s):
// \fifo_in|mem~162_combout  = ( \fifo_in|Dout[28]~RTM_72_q  & ( \fifo_in|Dout[28]~RTM_71_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[28]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[28]~RTM_72_q  & ( \fifo_in|Dout[28]~RTM_71_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[28]~RTM_q )) ) ) ) # ( \fifo_in|Dout[28]~RTM_72_q  & ( !\fifo_in|Dout[28]~RTM_71_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[28]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[28]~RTM_72_q  & ( !\fifo_in|Dout[28]~RTM_71_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[28]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[28]~RTM_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[28]~RTM_72_q ),
	.dataf(!\fifo_in|Dout[28]~RTM_71_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~162 .extended_lut = "off";
defparam \fifo_in|mem~162 .lut_mask = 64'h1111BB1111BBBBBB;
defparam \fifo_in|mem~162 .shared_arith = "off";

// Location: FF_X151_Y99_N29
dffeas \fifo_out|mem_rtl_0_bypass[49] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [49]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[49] .power_up = "low";

// Location: FF_X149_Y99_N10
dffeas \fifo_out|mem~29 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~162_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~29_q ),
	.prn(vcc));
defparam \fifo_out|mem~29 .is_wysiwyg = "true";
defparam \fifo_out|mem~29 .power_up = "low";

// Location: EC_X150_Y99_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~162_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N15
twentynm_lcell_comb \fifo_out|mem~162 (
// Equation(s):
// \fifo_out|mem~162_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [28] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~29_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [49])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [28] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~29_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [49])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [49]),
	.datad(!\fifo_out|mem~29_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~162 .extended_lut = "off";
defparam \fifo_out|mem~162 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~162 .shared_arith = "off";

// Location: FF_X151_Y99_N16
dffeas \fifo_out|Dout[28] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~162_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [28]),
	.prn(vcc));
defparam \fifo_out|Dout[28] .is_wysiwyg = "true";
defparam \fifo_out|Dout[28] .power_up = "low";

// Location: IOIBUF_X142_Y93_N47
twentynm_io_ibuf \CHNL_RX_DATA[29]~input (
	.i(CHNL_RX_DATA[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[29]~input_o ));
defparam \CHNL_RX_DATA[29]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[29]~input .simulate_z_as = "z";

// Location: FF_X148_Y104_N53
dffeas \fifo_in|mem~30 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~30_q ),
	.prn(vcc));
defparam \fifo_in|mem~30 .is_wysiwyg = "true";
defparam \fifo_in|mem~30 .power_up = "low";

// Location: FF_X148_Y104_N7
dffeas \fifo_in|Dout[29]~RTM_240 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~30_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[29]~RTM_240_q ),
	.prn(vcc));
defparam \fifo_in|Dout[29]~RTM_240 .is_wysiwyg = "true";
defparam \fifo_in|Dout[29]~RTM_240 .power_up = "low";

// Location: FF_X148_Y104_N32
dffeas \fifo_in|mem_rtl_0_bypass[50] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [50]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[50] .power_up = "low";

// Location: FF_X148_Y104_N8
dffeas \fifo_in|Dout[29]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [50]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[29]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[29]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[29]~RTM .power_up = "low";

// Location: EC_X150_Y104_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[29]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N40
dffeas \fifo_in|Dout[29]~RTM_239 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [29]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[29]~RTM_239_q ),
	.prn(vcc));
defparam \fifo_in|Dout[29]~RTM_239 .is_wysiwyg = "true";
defparam \fifo_in|Dout[29]~RTM_239 .power_up = "low";

// Location: MLABCELL_X148_Y104_N51
twentynm_lcell_comb \fifo_in|mem~163 (
// Equation(s):
// \fifo_in|mem~163_combout  = ( \fifo_in|Dout[29]~RTM_239_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[29]~RTM_240_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[29]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[29]~RTM_239_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[29]~RTM_240_q  & ((!\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[29]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[29]~RTM_240_q ),
	.datab(!\fifo_in|Dout[29]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[29]~RTM_239_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~163 .extended_lut = "off";
defparam \fifo_in|mem~163 .lut_mask = 64'h530353F3530353F3;
defparam \fifo_in|mem~163 .shared_arith = "off";

// Location: FF_X148_Y99_N23
dffeas \fifo_out|mem_rtl_0_bypass[50] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [50]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[50] .power_up = "low";

// Location: FF_X148_Y99_N38
dffeas \fifo_out|mem~30 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~30_q ),
	.prn(vcc));
defparam \fifo_out|mem~30 .is_wysiwyg = "true";
defparam \fifo_out|mem~30 .power_up = "low";

// Location: EC_X150_Y99_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~163_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N54
twentynm_lcell_comb \fifo_out|mem~163 (
// Equation(s):
// \fifo_out|mem~163_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [29] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~30_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [50])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [29] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~30_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [50])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [50]),
	.datad(!\fifo_out|mem~30_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~163 .extended_lut = "off";
defparam \fifo_out|mem~163 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~163 .shared_arith = "off";

// Location: FF_X149_Y99_N56
dffeas \fifo_out|Dout[29] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~163_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [29]),
	.prn(vcc));
defparam \fifo_out|Dout[29] .is_wysiwyg = "true";
defparam \fifo_out|Dout[29] .power_up = "low";

// Location: IOIBUF_X142_Y96_N47
twentynm_io_ibuf \CHNL_RX_DATA[30]~input (
	.i(CHNL_RX_DATA[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[30]~input_o ));
defparam \CHNL_RX_DATA[30]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[30]~input .simulate_z_as = "z";

// Location: FF_X152_Y104_N19
dffeas \fifo_in|mem~31 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~31_q ),
	.prn(vcc));
defparam \fifo_in|mem~31 .is_wysiwyg = "true";
defparam \fifo_in|mem~31 .power_up = "low";

// Location: FF_X152_Y104_N8
dffeas \fifo_in|Dout[30]~RTM_188 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~31_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[30]~RTM_188_q ),
	.prn(vcc));
defparam \fifo_in|Dout[30]~RTM_188 .is_wysiwyg = "true";
defparam \fifo_in|Dout[30]~RTM_188 .power_up = "low";

// Location: EC_X150_Y104_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[30]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N1
dffeas \fifo_in|Dout[30]~RTM_187 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [30]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[30]~RTM_187_q ),
	.prn(vcc));
defparam \fifo_in|Dout[30]~RTM_187 .is_wysiwyg = "true";
defparam \fifo_in|Dout[30]~RTM_187 .power_up = "low";

// Location: FF_X152_Y104_N40
dffeas \fifo_in|mem_rtl_0_bypass[51] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [51]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[51] .power_up = "low";

// Location: FF_X152_Y104_N10
dffeas \fifo_in|Dout[30]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [51]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[30]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[30]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[30]~RTM .power_up = "low";

// Location: MLABCELL_X152_Y104_N39
twentynm_lcell_comb \fifo_in|mem~164 (
// Equation(s):
// \fifo_in|mem~164_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[30]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[30]~RTM_188_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[30]~RTM_187_q ))) ) )

	.dataa(!\fifo_in|Dout[30]~RTM_188_q ),
	.datab(!\fifo_in|Dout[30]~RTM_187_q ),
	.datac(!\fifo_in|Dout[30]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~164 .extended_lut = "off";
defparam \fifo_in|mem~164 .lut_mask = 64'h553355330F0F0F0F;
defparam \fifo_in|mem~164 .shared_arith = "off";

// Location: FF_X149_Y99_N35
dffeas \fifo_out|mem~31 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~31_q ),
	.prn(vcc));
defparam \fifo_out|mem~31 .is_wysiwyg = "true";
defparam \fifo_out|mem~31 .power_up = "low";

// Location: EC_X150_Y99_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~164_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";

// Location: FF_X148_Y99_N14
dffeas \fifo_out|mem_rtl_0_bypass[51] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [51]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[51] .power_up = "low";

// Location: LABCELL_X149_Y99_N24
twentynm_lcell_comb \fifo_out|mem~164 (
// Equation(s):
// \fifo_out|mem~164_combout  = ( \fifo_out|mem_rtl_0_bypass [51] & ( ((!\fifo_out|mem~0_q  & (\fifo_out|mem~31_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [30])))) # (\fifo_out|mem~133_combout ) ) ) # ( !\fifo_out|mem_rtl_0_bypass 
// [51] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & (\fifo_out|mem~31_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [30]))))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~31_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [30]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~164 .extended_lut = "off";
defparam \fifo_out|mem~164 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~164 .shared_arith = "off";

// Location: FF_X149_Y99_N26
dffeas \fifo_out|Dout[30] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~164_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [30]),
	.prn(vcc));
defparam \fifo_out|Dout[30] .is_wysiwyg = "true";
defparam \fifo_out|Dout[30] .power_up = "low";

// Location: IOIBUF_X142_Y93_N62
twentynm_io_ibuf \CHNL_RX_DATA[31]~input (
	.i(CHNL_RX_DATA[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[31]~input_o ));
defparam \CHNL_RX_DATA[31]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[31]~input .simulate_z_as = "z";

// Location: FF_X148_Y104_N13
dffeas \fifo_in|mem_rtl_0_bypass[52] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [52]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[52] .power_up = "low";

// Location: FF_X148_Y104_N38
dffeas \fifo_in|Dout[31]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [52]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[31]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[31]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[31]~RTM .power_up = "low";

// Location: FF_X148_Y104_N49
dffeas \fifo_in|mem~32 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~32_q ),
	.prn(vcc));
defparam \fifo_in|mem~32 .is_wysiwyg = "true";
defparam \fifo_in|mem~32 .power_up = "low";

// Location: FF_X148_Y104_N20
dffeas \fifo_in|Dout[31]~RTM_246 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~32_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[31]~RTM_246_q ),
	.prn(vcc));
defparam \fifo_in|Dout[31]~RTM_246 .is_wysiwyg = "true";
defparam \fifo_in|Dout[31]~RTM_246 .power_up = "low";

// Location: EC_X150_Y104_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[31]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N29
dffeas \fifo_in|Dout[31]~RTM_245 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [31]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[31]~RTM_245_q ),
	.prn(vcc));
defparam \fifo_in|Dout[31]~RTM_245 .is_wysiwyg = "true";
defparam \fifo_in|Dout[31]~RTM_245 .power_up = "low";

// Location: MLABCELL_X148_Y104_N12
twentynm_lcell_comb \fifo_in|mem~165 (
// Equation(s):
// \fifo_in|mem~165_combout  = ( \fifo_in|Dout[31]~RTM_245_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[31]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[31]~RTM_245_q  & ( \fifo_in|Dout[3]~RTM_q  & ( 
// (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[31]~RTM_q ) ) ) ) # ( \fifo_in|Dout[31]~RTM_245_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[31]~RTM_246_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// (\fifo_in|Dout[31]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[31]~RTM_245_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[31]~RTM_246_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[31]~RTM_q )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[31]~RTM_q ),
	.datad(!\fifo_in|Dout[31]~RTM_246_q ),
	.datae(!\fifo_in|Dout[31]~RTM_245_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~165 .extended_lut = "off";
defparam \fifo_in|mem~165 .lut_mask = 64'h03CF03CF0303CFCF;
defparam \fifo_in|mem~165 .shared_arith = "off";

// Location: FF_X148_Y99_N32
dffeas \fifo_out|mem~32 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~32_q ),
	.prn(vcc));
defparam \fifo_out|mem~32 .is_wysiwyg = "true";
defparam \fifo_out|mem~32 .power_up = "low";

// Location: FF_X148_Y99_N56
dffeas \fifo_out|mem_rtl_0_bypass[52] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [52]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[52] .power_up = "low";

// Location: EC_X150_Y99_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~165_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N21
twentynm_lcell_comb \fifo_out|mem~165 (
// Equation(s):
// \fifo_out|mem~165_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [31] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~32_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [52])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [31] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~32_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [52])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~32_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [52]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~165 .extended_lut = "off";
defparam \fifo_out|mem~165 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~165 .shared_arith = "off";

// Location: FF_X149_Y99_N23
dffeas \fifo_out|Dout[31] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~165_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [31]),
	.prn(vcc));
defparam \fifo_out|Dout[31] .is_wysiwyg = "true";
defparam \fifo_out|Dout[31] .power_up = "low";

// Location: IOIBUF_X142_Y97_N62
twentynm_io_ibuf \CHNL_RX_DATA[32]~input (
	.i(CHNL_RX_DATA[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[32]~input_o ));
defparam \CHNL_RX_DATA[32]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[32]~input .simulate_z_as = "z";

// Location: FF_X148_Y104_N59
dffeas \fifo_in|mem_rtl_0_bypass[53] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[32]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [53]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[53] .power_up = "low";

// Location: FF_X148_Y104_N4
dffeas \fifo_in|Dout[32]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [53]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[32]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[32]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[32]~RTM .power_up = "low";

// Location: FF_X148_Y104_N47
dffeas \fifo_in|mem~33 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[32]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~33_q ),
	.prn(vcc));
defparam \fifo_in|mem~33 .is_wysiwyg = "true";
defparam \fifo_in|mem~33 .power_up = "low";

// Location: FF_X148_Y104_N2
dffeas \fifo_in|Dout[32]~RTM_248 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~33_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[32]~RTM_248_q ),
	.prn(vcc));
defparam \fifo_in|Dout[32]~RTM_248 .is_wysiwyg = "true";
defparam \fifo_in|Dout[32]~RTM_248 .power_up = "low";

// Location: EC_X150_Y104_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[32]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N26
dffeas \fifo_in|Dout[32]~RTM_247 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [32]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[32]~RTM_247_q ),
	.prn(vcc));
defparam \fifo_in|Dout[32]~RTM_247 .is_wysiwyg = "true";
defparam \fifo_in|Dout[32]~RTM_247 .power_up = "low";

// Location: MLABCELL_X148_Y104_N45
twentynm_lcell_comb \fifo_in|mem~166 (
// Equation(s):
// \fifo_in|mem~166_combout  = ( \fifo_in|Dout[32]~RTM_248_q  & ( \fifo_in|Dout[32]~RTM_247_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[32]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[32]~RTM_248_q  & ( \fifo_in|Dout[32]~RTM_247_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[32]~RTM_q )) ) ) ) # ( \fifo_in|Dout[32]~RTM_248_q  & ( !\fifo_in|Dout[32]~RTM_247_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[32]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[32]~RTM_248_q  & ( !\fifo_in|Dout[32]~RTM_247_q  & ( (\fifo_in|Dout[32]~RTM_q  & \fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) )

	.dataa(!\fifo_in|Dout[32]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[32]~RTM_248_q ),
	.dataf(!\fifo_in|Dout[32]~RTM_247_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~166 .extended_lut = "off";
defparam \fifo_in|mem~166 .lut_mask = 64'h1111DD1111DDDDDD;
defparam \fifo_in|mem~166 .shared_arith = "off";

// Location: FF_X148_Y99_N40
dffeas \fifo_out|mem~33 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~166_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~33_q ),
	.prn(vcc));
defparam \fifo_out|mem~33 .is_wysiwyg = "true";
defparam \fifo_out|mem~33 .power_up = "low";

// Location: EC_X150_Y99_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~166_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";

// Location: FF_X148_Y99_N5
dffeas \fifo_out|mem_rtl_0_bypass[53] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~166_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [53]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[53] .power_up = "low";

// Location: LABCELL_X149_Y99_N0
twentynm_lcell_comb \fifo_out|mem~166 (
// Equation(s):
// \fifo_out|mem~166_combout  = ( \fifo_out|mem_rtl_0_bypass [53] & ( ((!\fifo_out|mem~0_q  & (\fifo_out|mem~33_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [32])))) # (\fifo_out|mem~133_combout ) ) ) # ( !\fifo_out|mem_rtl_0_bypass 
// [53] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & (\fifo_out|mem~33_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [32]))))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~33_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [32]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~166 .extended_lut = "off";
defparam \fifo_out|mem~166 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~166 .shared_arith = "off";

// Location: FF_X149_Y99_N2
dffeas \fifo_out|Dout[32] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~166_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [32]),
	.prn(vcc));
defparam \fifo_out|Dout[32] .is_wysiwyg = "true";
defparam \fifo_out|Dout[32] .power_up = "low";

// Location: IOIBUF_X142_Y91_N17
twentynm_io_ibuf \CHNL_RX_DATA[33]~input (
	.i(CHNL_RX_DATA[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[33]~input_o ));
defparam \CHNL_RX_DATA[33]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[33]~input .simulate_z_as = "z";

// Location: FF_X152_Y101_N19
dffeas \fifo_in|mem~34 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[33]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~34_q ),
	.prn(vcc));
defparam \fifo_in|mem~34 .is_wysiwyg = "true";
defparam \fifo_in|mem~34 .power_up = "low";

// Location: FF_X152_Y101_N10
dffeas \fifo_in|Dout[33]~RTM_46 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~34_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[33]~RTM_46_q ),
	.prn(vcc));
defparam \fifo_in|Dout[33]~RTM_46 .is_wysiwyg = "true";
defparam \fifo_in|Dout[33]~RTM_46 .power_up = "low";

// Location: EC_X150_Y104_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[33]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N4
dffeas \fifo_in|Dout[33]~RTM_45 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [33]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[33]~RTM_45_q ),
	.prn(vcc));
defparam \fifo_in|Dout[33]~RTM_45 .is_wysiwyg = "true";
defparam \fifo_in|Dout[33]~RTM_45 .power_up = "low";

// Location: FF_X152_Y101_N53
dffeas \fifo_in|mem_rtl_0_bypass[54] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[33]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [54]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[54] .power_up = "low";

// Location: FF_X152_Y101_N40
dffeas \fifo_in|Dout[33]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [54]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[33]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[33]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[33]~RTM .power_up = "low";

// Location: LABCELL_X151_Y101_N15
twentynm_lcell_comb \fifo_in|mem~167 (
// Equation(s):
// \fifo_in|mem~167_combout  = ( \fifo_in|Dout[33]~RTM_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[33]~RTM_45_q ) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( !\fifo_in|Dout[33]~RTM_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// \fifo_in|Dout[33]~RTM_45_q ) ) ) ) # ( \fifo_in|Dout[33]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[33]~RTM_46_q ) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( !\fifo_in|Dout[33]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// \fifo_in|Dout[33]~RTM_46_q ) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[33]~RTM_46_q ),
	.datad(!\fifo_in|Dout[33]~RTM_45_q ),
	.datae(!\fifo_in|Dout[33]~RTM_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~167 .extended_lut = "off";
defparam \fifo_in|mem~167 .lut_mask = 64'h0A0A5F5F00AA55FF;
defparam \fifo_in|mem~167 .shared_arith = "off";

// Location: FF_X151_Y99_N55
dffeas \fifo_out|mem_rtl_0_bypass[54] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [54]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[54] .power_up = "low";

// Location: FF_X151_Y99_N22
dffeas \fifo_out|mem~34 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~34_q ),
	.prn(vcc));
defparam \fifo_out|mem~34 .is_wysiwyg = "true";
defparam \fifo_out|mem~34 .power_up = "low";

// Location: EC_X150_Y99_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~167_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N39
twentynm_lcell_comb \fifo_out|mem~167 (
// Equation(s):
// \fifo_out|mem~167_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [33] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~34_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [54])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [33] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~34_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [54])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [54]),
	.datad(!\fifo_out|mem~34_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~167 .extended_lut = "off";
defparam \fifo_out|mem~167 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~167 .shared_arith = "off";

// Location: FF_X151_Y99_N40
dffeas \fifo_out|Dout[33] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~167_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [33]),
	.prn(vcc));
defparam \fifo_out|Dout[33] .is_wysiwyg = "true";
defparam \fifo_out|Dout[33] .power_up = "low";

// Location: IOIBUF_X142_Y90_N47
twentynm_io_ibuf \CHNL_RX_DATA[34]~input (
	.i(CHNL_RX_DATA[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[34]~input_o ));
defparam \CHNL_RX_DATA[34]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[34]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[34]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N38
dffeas \fifo_in|Dout[34]~RTM_249 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [34]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[34]~RTM_249_q ),
	.prn(vcc));
defparam \fifo_in|Dout[34]~RTM_249 .is_wysiwyg = "true";
defparam \fifo_in|Dout[34]~RTM_249 .power_up = "low";

// Location: FF_X152_Y104_N43
dffeas \fifo_in|mem~35 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[34]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~35_q ),
	.prn(vcc));
defparam \fifo_in|mem~35 .is_wysiwyg = "true";
defparam \fifo_in|mem~35 .power_up = "low";

// Location: FF_X152_Y104_N56
dffeas \fifo_in|Dout[34]~RTM_250 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~35_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[34]~RTM_250_q ),
	.prn(vcc));
defparam \fifo_in|Dout[34]~RTM_250 .is_wysiwyg = "true";
defparam \fifo_in|Dout[34]~RTM_250 .power_up = "low";

// Location: FF_X152_Y104_N14
dffeas \fifo_in|mem_rtl_0_bypass[55] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[34]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [55]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[55] .power_up = "low";

// Location: FF_X152_Y104_N2
dffeas \fifo_in|Dout[34]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [55]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[34]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[34]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[34]~RTM .power_up = "low";

// Location: LABCELL_X151_Y104_N15
twentynm_lcell_comb \fifo_in|mem~168 (
// Equation(s):
// \fifo_in|mem~168_combout  = ( \fifo_in|Dout[34]~RTM_250_q  & ( \fifo_in|Dout[34]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[34]~RTM_249_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[34]~RTM_250_q  & ( 
// \fifo_in|Dout[34]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[34]~RTM_249_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[34]~RTM_250_q  & ( !\fifo_in|Dout[34]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[34]~RTM_249_q ))) ) ) ) # ( !\fifo_in|Dout[34]~RTM_250_q  & ( !\fifo_in|Dout[34]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[34]~RTM_249_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[34]~RTM_249_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[34]~RTM_250_q ),
	.dataf(!\fifo_in|Dout[34]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~168 .extended_lut = "off";
defparam \fifo_in|mem~168 .lut_mask = 64'h02028A8A5757DFDF;
defparam \fifo_in|mem~168 .shared_arith = "off";

// Location: FF_X151_Y99_N23
dffeas \fifo_out|mem~35 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~35_q ),
	.prn(vcc));
defparam \fifo_out|mem~35 .is_wysiwyg = "true";
defparam \fifo_out|mem~35 .power_up = "low";

// Location: EC_X150_Y99_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~168_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";

// Location: FF_X151_Y99_N10
dffeas \fifo_out|mem_rtl_0_bypass[55] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [55]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[55] .power_up = "low";

// Location: LABCELL_X151_Y99_N42
twentynm_lcell_comb \fifo_out|mem~168 (
// Equation(s):
// \fifo_out|mem~168_combout  = ( \fifo_out|mem_rtl_0_bypass [55] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~35_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [34])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [55] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~35_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [34]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~35_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [34]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~168 .extended_lut = "off";
defparam \fifo_out|mem~168 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~168 .shared_arith = "off";

// Location: FF_X151_Y99_N44
dffeas \fifo_out|Dout[34] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~168_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [34]),
	.prn(vcc));
defparam \fifo_out|Dout[34] .is_wysiwyg = "true";
defparam \fifo_out|Dout[34] .power_up = "low";

// Location: IOIBUF_X142_Y99_N32
twentynm_io_ibuf \CHNL_RX_DATA[35]~input (
	.i(CHNL_RX_DATA[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[35]~input_o ));
defparam \CHNL_RX_DATA[35]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[35]~input .simulate_z_as = "z";

// Location: FF_X149_Y107_N49
dffeas \fifo_in|mem~36 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~36_q ),
	.prn(vcc));
defparam \fifo_in|mem~36 .is_wysiwyg = "true";
defparam \fifo_in|mem~36 .power_up = "low";

// Location: FF_X149_Y107_N25
dffeas \fifo_in|Dout[35]~RTM_130 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~36_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[35]~RTM_130_q ),
	.prn(vcc));
defparam \fifo_in|Dout[35]~RTM_130 .is_wysiwyg = "true";
defparam \fifo_in|Dout[35]~RTM_130 .power_up = "low";

// Location: FF_X149_Y107_N4
dffeas \fifo_in|mem_rtl_0_bypass[56] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [56]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[56] .power_up = "low";

// Location: FF_X149_Y107_N26
dffeas \fifo_in|Dout[35]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [56]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[35]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[35]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[35]~RTM .power_up = "low";

// Location: EC_X150_Y104_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[35]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N10
dffeas \fifo_in|Dout[35]~RTM_129 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [35]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[35]~RTM_129_q ),
	.prn(vcc));
defparam \fifo_in|Dout[35]~RTM_129 .is_wysiwyg = "true";
defparam \fifo_in|Dout[35]~RTM_129 .power_up = "low";

// Location: LABCELL_X149_Y107_N51
twentynm_lcell_comb \fifo_in|mem~169 (
// Equation(s):
// \fifo_in|mem~169_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[35]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[35]~RTM_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[35]~RTM_129_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[35]~RTM_130_q  ) ) )

	.dataa(!\fifo_in|Dout[35]~RTM_130_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[35]~RTM_q ),
	.datad(!\fifo_in|Dout[35]~RTM_129_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~169 .extended_lut = "off";
defparam \fifo_in|mem~169 .lut_mask = 64'h555500FF0F0F0F0F;
defparam \fifo_in|mem~169 .shared_arith = "off";

// Location: FF_X149_Y99_N8
dffeas \fifo_out|mem~36 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~169_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~36_q ),
	.prn(vcc));
defparam \fifo_out|mem~36 .is_wysiwyg = "true";
defparam \fifo_out|mem~36 .power_up = "low";

// Location: FF_X149_Y99_N14
dffeas \fifo_out|mem_rtl_0_bypass[56] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~169_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [56]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[56] .power_up = "low";

// Location: EC_X150_Y99_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~169_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N3
twentynm_lcell_comb \fifo_out|mem~169 (
// Equation(s):
// \fifo_out|mem~169_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [35] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~36_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [56])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [35] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~36_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [56])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~36_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [56]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~169 .extended_lut = "off";
defparam \fifo_out|mem~169 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~169 .shared_arith = "off";

// Location: FF_X149_Y99_N4
dffeas \fifo_out|Dout[35] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~169_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [35]),
	.prn(vcc));
defparam \fifo_out|Dout[35] .is_wysiwyg = "true";
defparam \fifo_out|Dout[35] .power_up = "low";

// Location: IOIBUF_X142_Y177_N62
twentynm_io_ibuf \CHNL_RX_DATA[36]~input (
	.i(CHNL_RX_DATA[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[36]~input_o ));
defparam \CHNL_RX_DATA[36]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[36]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[36]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N37
dffeas \fifo_in|Dout[36]~RTM_189 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [36]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[36]~RTM_189_q ),
	.prn(vcc));
defparam \fifo_in|Dout[36]~RTM_189 .is_wysiwyg = "true";
defparam \fifo_in|Dout[36]~RTM_189 .power_up = "low";

// Location: FF_X152_Y104_N50
dffeas \fifo_in|mem~37 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[36]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~37_q ),
	.prn(vcc));
defparam \fifo_in|mem~37 .is_wysiwyg = "true";
defparam \fifo_in|mem~37 .power_up = "low";

// Location: FF_X152_Y104_N26
dffeas \fifo_in|Dout[36]~RTM_190 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~37_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[36]~RTM_190_q ),
	.prn(vcc));
defparam \fifo_in|Dout[36]~RTM_190 .is_wysiwyg = "true";
defparam \fifo_in|Dout[36]~RTM_190 .power_up = "low";

// Location: FF_X152_Y104_N37
dffeas \fifo_in|mem_rtl_0_bypass[57] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[36]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [57]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[57] .power_up = "low";

// Location: FF_X152_Y104_N29
dffeas \fifo_in|Dout[36]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [57]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[36]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[36]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[36]~RTM .power_up = "low";

// Location: LABCELL_X151_Y104_N24
twentynm_lcell_comb \fifo_in|mem~170 (
// Equation(s):
// \fifo_in|mem~170_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[36]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[36]~RTM_189_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[36]~RTM_q  & ( 
// (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[36]~RTM_190_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[36]~RTM_q  & ( (\fifo_in|Dout[36]~RTM_189_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// !\fifo_in|Dout[36]~RTM_q  & ( (\fifo_in|Dout[36]~RTM_190_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) )

	.dataa(!\fifo_in|Dout[36]~RTM_189_q ),
	.datab(!\fifo_in|Dout[36]~RTM_190_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[36]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~170 .extended_lut = "off";
defparam \fifo_in|mem~170 .lut_mask = 64'h303050503F3F5F5F;
defparam \fifo_in|mem~170 .shared_arith = "off";

// Location: EC_X150_Y99_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~170_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";

// Location: FF_X151_Y99_N56
dffeas \fifo_out|mem_rtl_0_bypass[57] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [57]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[57] .power_up = "low";

// Location: FF_X151_Y99_N20
dffeas \fifo_out|mem~37 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~37_q ),
	.prn(vcc));
defparam \fifo_out|mem~37 .is_wysiwyg = "true";
defparam \fifo_out|mem~37 .power_up = "low";

// Location: LABCELL_X151_Y99_N0
twentynm_lcell_comb \fifo_out|mem~170 (
// Equation(s):
// \fifo_out|mem~170_combout  = ( \fifo_out|mem~37_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [36])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [57])))) ) ) # ( 
// !\fifo_out|mem~37_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [36]))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [57])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [36]),
	.datad(!\fifo_out|mem_rtl_0_bypass [57]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~37_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~170 .extended_lut = "off";
defparam \fifo_out|mem~170 .lut_mask = 64'h043704378CBF8CBF;
defparam \fifo_out|mem~170 .shared_arith = "off";

// Location: FF_X151_Y99_N1
dffeas \fifo_out|Dout[36] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~170_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [36]),
	.prn(vcc));
defparam \fifo_out|Dout[36] .is_wysiwyg = "true";
defparam \fifo_out|Dout[36] .power_up = "low";

// Location: IOIBUF_X142_Y175_N17
twentynm_io_ibuf \CHNL_RX_DATA[37]~input (
	.i(CHNL_RX_DATA[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[37]~input_o ));
defparam \CHNL_RX_DATA[37]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[37]~input .simulate_z_as = "z";

// Location: FF_X152_Y104_N17
dffeas \fifo_in|mem_rtl_0_bypass[58] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [58]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[58] .power_up = "low";

// Location: FF_X152_Y104_N59
dffeas \fifo_in|Dout[37]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [58]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[37]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[37]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[37]~RTM .power_up = "low";

// Location: EC_X150_Y104_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[37]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N7
dffeas \fifo_in|Dout[37]~RTM_251 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [37]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[37]~RTM_251_q ),
	.prn(vcc));
defparam \fifo_in|Dout[37]~RTM_251 .is_wysiwyg = "true";
defparam \fifo_in|Dout[37]~RTM_251 .power_up = "low";

// Location: FF_X152_Y104_N23
dffeas \fifo_in|mem~38 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~38_q ),
	.prn(vcc));
defparam \fifo_in|mem~38 .is_wysiwyg = "true";
defparam \fifo_in|mem~38 .power_up = "low";

// Location: FF_X152_Y104_N4
dffeas \fifo_in|Dout[37]~RTM_252 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~38_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[37]~RTM_252_q ),
	.prn(vcc));
defparam \fifo_in|Dout[37]~RTM_252 .is_wysiwyg = "true";
defparam \fifo_in|Dout[37]~RTM_252 .power_up = "low";

// Location: MLABCELL_X152_Y104_N15
twentynm_lcell_comb \fifo_in|mem~171 (
// Equation(s):
// \fifo_in|mem~171_combout  = ( \fifo_in|Dout[37]~RTM_252_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[37]~RTM_251_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[37]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[37]~RTM_252_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[37]~RTM_251_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[37]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[37]~RTM_q ),
	.datac(!\fifo_in|Dout[37]~RTM_251_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[37]~RTM_252_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~171 .extended_lut = "off";
defparam \fifo_in|mem~171 .lut_mask = 64'h05330533AF33AF33;
defparam \fifo_in|mem~171 .shared_arith = "off";

// Location: FF_X148_Y99_N44
dffeas \fifo_out|mem_rtl_0_bypass[58] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [58]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[58] .power_up = "low";

// Location: FF_X148_Y99_N11
dffeas \fifo_out|mem~38 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~38_q ),
	.prn(vcc));
defparam \fifo_out|mem~38 .is_wysiwyg = "true";
defparam \fifo_out|mem~38 .power_up = "low";

// Location: EC_X150_Y99_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~171_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N36
twentynm_lcell_comb \fifo_out|mem~171 (
// Equation(s):
// \fifo_out|mem~171_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [37] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~38_q ) # (\fifo_out|mem~0_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [58])) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [37] & ( (!\fifo_out|mem~133_combout  & (((!\fifo_out|mem~0_q  & \fifo_out|mem~38_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [58])) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [58]),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~0_q ),
	.datad(!\fifo_out|mem~38_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~171 .extended_lut = "off";
defparam \fifo_out|mem~171 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \fifo_out|mem~171 .shared_arith = "off";

// Location: FF_X149_Y99_N38
dffeas \fifo_out|Dout[37] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~171_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [37]),
	.prn(vcc));
defparam \fifo_out|Dout[37] .is_wysiwyg = "true";
defparam \fifo_out|Dout[37] .power_up = "low";

// Location: IOIBUF_X142_Y174_N62
twentynm_io_ibuf \CHNL_RX_DATA[38]~input (
	.i(CHNL_RX_DATA[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[38]~input_o ));
defparam \CHNL_RX_DATA[38]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[38]~input .simulate_z_as = "z";

// Location: EC_X150_Y104_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[38]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";

// Location: FF_X151_Y104_N22
dffeas \fifo_in|Dout[38]~RTM_191 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [38]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[38]~RTM_191_q ),
	.prn(vcc));
defparam \fifo_in|Dout[38]~RTM_191 .is_wysiwyg = "true";
defparam \fifo_in|Dout[38]~RTM_191 .power_up = "low";

// Location: FF_X151_Y104_N53
dffeas \fifo_in|mem_rtl_0_bypass[59] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [59]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[59] .power_up = "low";

// Location: FF_X151_Y104_N20
dffeas \fifo_in|Dout[38]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [59]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[38]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[38]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[38]~RTM .power_up = "low";

// Location: FF_X151_Y104_N31
dffeas \fifo_in|mem~39 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~39_q ),
	.prn(vcc));
defparam \fifo_in|mem~39 .is_wysiwyg = "true";
defparam \fifo_in|mem~39 .power_up = "low";

// Location: FF_X151_Y104_N19
dffeas \fifo_in|Dout[38]~RTM_192 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~39_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[38]~RTM_192_q ),
	.prn(vcc));
defparam \fifo_in|Dout[38]~RTM_192 .is_wysiwyg = "true";
defparam \fifo_in|Dout[38]~RTM_192 .power_up = "low";

// Location: LABCELL_X151_Y104_N33
twentynm_lcell_comb \fifo_in|mem~172 (
// Equation(s):
// \fifo_in|mem~172_combout  = ( \fifo_in|Dout[38]~RTM_q  & ( \fifo_in|Dout[38]~RTM_192_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) # (\fifo_in|Dout[38]~RTM_191_q ) ) ) ) # ( !\fifo_in|Dout[38]~RTM_q  & ( 
// \fifo_in|Dout[38]~RTM_192_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[38]~RTM_191_q ))) ) ) ) # ( \fifo_in|Dout[38]~RTM_q  & ( !\fifo_in|Dout[38]~RTM_192_q  & ( ((\fifo_in|Dout[38]~RTM_191_q  & 
// \fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[38]~RTM_q  & ( !\fifo_in|Dout[38]~RTM_192_q  & ( (\fifo_in|Dout[38]~RTM_191_q  & (\fifo_in|Dout[3]~RTM_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[38]~RTM_191_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[38]~RTM_q ),
	.dataf(!\fifo_in|Dout[38]~RTM_192_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~172 .extended_lut = "off";
defparam \fifo_in|mem~172 .lut_mask = 64'h030003FFF300F3FF;
defparam \fifo_in|mem~172 .shared_arith = "off";

// Location: FF_X151_Y99_N49
dffeas \fifo_out|mem~39 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~39_q ),
	.prn(vcc));
defparam \fifo_out|mem~39 .is_wysiwyg = "true";
defparam \fifo_out|mem~39 .power_up = "low";

// Location: EC_X150_Y99_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~172_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";

// Location: FF_X151_Y99_N7
dffeas \fifo_out|mem_rtl_0_bypass[59] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [59]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[59] .power_up = "low";

// Location: LABCELL_X151_Y99_N45
twentynm_lcell_comb \fifo_out|mem~172 (
// Equation(s):
// \fifo_out|mem~172_combout  = ( \fifo_out|mem_rtl_0_bypass [59] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~39_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [38])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [59] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~39_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [38]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~39_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [38]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~172 .extended_lut = "off";
defparam \fifo_out|mem~172 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~172 .shared_arith = "off";

// Location: FF_X151_Y99_N46
dffeas \fifo_out|Dout[38] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~172_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [38]),
	.prn(vcc));
defparam \fifo_out|Dout[38] .is_wysiwyg = "true";
defparam \fifo_out|Dout[38] .power_up = "low";

// Location: IOIBUF_X142_Y176_N17
twentynm_io_ibuf \CHNL_RX_DATA[39]~input (
	.i(CHNL_RX_DATA[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[39]~input_o ));
defparam \CHNL_RX_DATA[39]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[39]~input .simulate_z_as = "z";

// Location: FF_X149_Y104_N59
dffeas \fifo_in|mem_rtl_0_bypass[60] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [60]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[60] .power_up = "low";

// Location: FF_X149_Y104_N8
dffeas \fifo_in|Dout[39]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [60]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[39]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[39]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[39]~RTM .power_up = "low";

// Location: EC_X150_Y104_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[39]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";

// Location: FF_X149_Y104_N28
dffeas \fifo_in|Dout[39]~RTM_235 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [39]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[39]~RTM_235_q ),
	.prn(vcc));
defparam \fifo_in|Dout[39]~RTM_235 .is_wysiwyg = "true";
defparam \fifo_in|Dout[39]~RTM_235 .power_up = "low";

// Location: FF_X149_Y104_N4
dffeas \fifo_in|mem~40 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~40_q ),
	.prn(vcc));
defparam \fifo_in|mem~40 .is_wysiwyg = "true";
defparam \fifo_in|mem~40 .power_up = "low";

// Location: FF_X148_Y104_N29
dffeas \fifo_in|Dout[39]~RTM_236 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~40_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[39]~RTM_236_q ),
	.prn(vcc));
defparam \fifo_in|Dout[39]~RTM_236 .is_wysiwyg = "true";
defparam \fifo_in|Dout[39]~RTM_236 .power_up = "low";

// Location: LABCELL_X149_Y104_N21
twentynm_lcell_comb \fifo_in|mem~173 (
// Equation(s):
// \fifo_in|mem~173_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[39]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[39]~RTM_235_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[39]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[39]~RTM_236_q  ) ) )

	.dataa(!\fifo_in|Dout[39]~RTM_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[39]~RTM_235_q ),
	.datad(!\fifo_in|Dout[39]~RTM_236_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~173 .extended_lut = "off";
defparam \fifo_in|mem~173 .lut_mask = 64'h00FF55550F0F5555;
defparam \fifo_in|mem~173 .shared_arith = "off";

// Location: FF_X149_Y99_N16
dffeas \fifo_out|mem_rtl_0_bypass[60] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [60]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[60] .power_up = "low";

// Location: FF_X149_Y99_N31
dffeas \fifo_out|mem~40 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~40_q ),
	.prn(vcc));
defparam \fifo_out|mem~40 .is_wysiwyg = "true";
defparam \fifo_out|mem~40 .power_up = "low";

// Location: EC_X150_Y99_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~173_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y99_N57
twentynm_lcell_comb \fifo_out|mem~173 (
// Equation(s):
// \fifo_out|mem~173_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [39] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~40_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [60])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [39] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~40_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [60])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [60]),
	.datad(!\fifo_out|mem~40_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~173 .extended_lut = "off";
defparam \fifo_out|mem~173 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~173 .shared_arith = "off";

// Location: FF_X149_Y99_N58
dffeas \fifo_out|Dout[39] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~173_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [39]),
	.prn(vcc));
defparam \fifo_out|Dout[39] .is_wysiwyg = "true";
defparam \fifo_out|Dout[39] .power_up = "low";

// Location: IOIBUF_X142_Y176_N62
twentynm_io_ibuf \CHNL_RX_DATA[40]~input (
	.i(CHNL_RX_DATA[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[40]~input_o ));
defparam \CHNL_RX_DATA[40]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[40]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[40]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N4
dffeas \fifo_in|Dout[40]~RTM_131 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [40]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[40]~RTM_131_q ),
	.prn(vcc));
defparam \fifo_in|Dout[40]~RTM_131 .is_wysiwyg = "true";
defparam \fifo_in|Dout[40]~RTM_131 .power_up = "low";

// Location: FF_X152_Y105_N32
dffeas \fifo_in|mem_rtl_0_bypass[61] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [61]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[61] .power_up = "low";

// Location: FF_X152_Y105_N28
dffeas \fifo_in|Dout[40]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [61]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[40]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[40]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[40]~RTM .power_up = "low";

// Location: FF_X152_Y105_N53
dffeas \fifo_in|mem~41 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~41_q ),
	.prn(vcc));
defparam \fifo_in|mem~41 .is_wysiwyg = "true";
defparam \fifo_in|mem~41 .power_up = "low";

// Location: FF_X152_Y105_N25
dffeas \fifo_in|Dout[40]~RTM_132 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~41_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[40]~RTM_132_q ),
	.prn(vcc));
defparam \fifo_in|Dout[40]~RTM_132 .is_wysiwyg = "true";
defparam \fifo_in|Dout[40]~RTM_132 .power_up = "low";

// Location: MLABCELL_X152_Y105_N48
twentynm_lcell_comb \fifo_in|mem~174 (
// Equation(s):
// \fifo_in|mem~174_combout  = ( \fifo_in|Dout[40]~RTM_q  & ( \fifo_in|Dout[40]~RTM_132_q  & ( (!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[40]~RTM_131_q )) ) ) ) # ( !\fifo_in|Dout[40]~RTM_q  & ( 
// \fifo_in|Dout[40]~RTM_132_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[40]~RTM_131_q ))) ) ) ) # ( \fifo_in|Dout[40]~RTM_q  & ( !\fifo_in|Dout[40]~RTM_132_q  & ( ((\fifo_in|Dout[3]~RTM_q  & 
// \fifo_in|Dout[40]~RTM_131_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[40]~RTM_q  & ( !\fifo_in|Dout[40]~RTM_132_q  & ( (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[40]~RTM_131_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[40]~RTM_131_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[40]~RTM_q ),
	.dataf(!\fifo_in|Dout[40]~RTM_132_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~174 .extended_lut = "off";
defparam \fifo_in|mem~174 .lut_mask = 64'h050005FFAF00AFFF;
defparam \fifo_in|mem~174 .shared_arith = "off";

// Location: FF_X149_Y100_N59
dffeas \fifo_out|mem_rtl_0_bypass[61] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [61]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[61] .power_up = "low";

// Location: FF_X149_Y100_N28
dffeas \fifo_out|mem~41 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~174_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~41_q ),
	.prn(vcc));
defparam \fifo_out|mem~41 .is_wysiwyg = "true";
defparam \fifo_out|mem~41 .power_up = "low";

// Location: EC_X150_Y100_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~174_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y100_N3
twentynm_lcell_comb \fifo_out|mem~174 (
// Equation(s):
// \fifo_out|mem~174_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [40] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~41_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [61])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [40] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~41_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [61])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [61]),
	.datad(!\fifo_out|mem~41_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~174 .extended_lut = "off";
defparam \fifo_out|mem~174 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~174 .shared_arith = "off";

// Location: FF_X149_Y100_N5
dffeas \fifo_out|Dout[40] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~174_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [40]),
	.prn(vcc));
defparam \fifo_out|Dout[40] .is_wysiwyg = "true";
defparam \fifo_out|Dout[40] .power_up = "low";

// Location: IOIBUF_X142_Y179_N17
twentynm_io_ibuf \CHNL_RX_DATA[41]~input (
	.i(CHNL_RX_DATA[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[41]~input_o ));
defparam \CHNL_RX_DATA[41]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[41]~input .simulate_z_as = "z";

// Location: FF_X151_Y104_N47
dffeas \fifo_in|mem~42 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[41]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~42_q ),
	.prn(vcc));
defparam \fifo_in|mem~42 .is_wysiwyg = "true";
defparam \fifo_in|mem~42 .power_up = "low";

// Location: FF_X151_Y104_N5
dffeas \fifo_in|Dout[41]~RTM_196 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~42_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[41]~RTM_196_q ),
	.prn(vcc));
defparam \fifo_in|Dout[41]~RTM_196 .is_wysiwyg = "true";
defparam \fifo_in|Dout[41]~RTM_196 .power_up = "low";

// Location: FF_X151_Y104_N49
dffeas \fifo_in|mem_rtl_0_bypass[62] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[41]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [62]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[62] .power_up = "low";

// Location: FF_X151_Y104_N2
dffeas \fifo_in|Dout[41]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [62]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[41]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[41]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[41]~RTM .power_up = "low";

// Location: EC_X150_Y105_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[41]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N59
dffeas \fifo_in|Dout[41]~RTM_195 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [41]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[41]~RTM_195_q ),
	.prn(vcc));
defparam \fifo_in|Dout[41]~RTM_195 .is_wysiwyg = "true";
defparam \fifo_in|Dout[41]~RTM_195 .power_up = "low";

// Location: LABCELL_X151_Y104_N45
twentynm_lcell_comb \fifo_in|mem~175 (
// Equation(s):
// \fifo_in|mem~175_combout  = ( \fifo_in|Dout[41]~RTM_195_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[41]~RTM_196_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[41]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[41]~RTM_195_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[41]~RTM_196_q  & (!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[41]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[41]~RTM_196_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[41]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[41]~RTM_195_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~175 .extended_lut = "off";
defparam \fifo_in|mem~175 .lut_mask = 64'h440F440F770F770F;
defparam \fifo_in|mem~175 .shared_arith = "off";

// Location: FF_X151_Y100_N8
dffeas \fifo_out|mem_rtl_0_bypass[62] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [62]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[62] .power_up = "low";

// Location: FF_X151_Y100_N2
dffeas \fifo_out|mem~42 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~42_q ),
	.prn(vcc));
defparam \fifo_out|mem~42 .is_wysiwyg = "true";
defparam \fifo_out|mem~42 .power_up = "low";

// Location: EC_X150_Y100_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~175_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N12
twentynm_lcell_comb \fifo_out|mem~175 (
// Equation(s):
// \fifo_out|mem~175_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [41] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~42_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [62])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [41] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~42_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [62])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [62]),
	.datad(!\fifo_out|mem~42_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~175 .extended_lut = "off";
defparam \fifo_out|mem~175 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~175 .shared_arith = "off";

// Location: FF_X151_Y100_N14
dffeas \fifo_out|Dout[41] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~175_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [41]),
	.prn(vcc));
defparam \fifo_out|Dout[41] .is_wysiwyg = "true";
defparam \fifo_out|Dout[41] .power_up = "low";

// Location: IOIBUF_X142_Y172_N62
twentynm_io_ibuf \CHNL_RX_DATA[42]~input (
	.i(CHNL_RX_DATA[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[42]~input_o ));
defparam \CHNL_RX_DATA[42]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[42]~input .simulate_z_as = "z";

// Location: FF_X152_Y105_N2
dffeas \fifo_in|mem~43 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~43_q ),
	.prn(vcc));
defparam \fifo_in|mem~43 .is_wysiwyg = "true";
defparam \fifo_in|mem~43 .power_up = "low";

// Location: FF_X152_Y105_N37
dffeas \fifo_in|Dout[42]~RTM_24 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~43_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[42]~RTM_24_q ),
	.prn(vcc));
defparam \fifo_in|Dout[42]~RTM_24 .is_wysiwyg = "true";
defparam \fifo_in|Dout[42]~RTM_24 .power_up = "low";

// Location: EC_X150_Y105_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[42]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N25
dffeas \fifo_in|Dout[42]~RTM_23 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [42]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[42]~RTM_23_q ),
	.prn(vcc));
defparam \fifo_in|Dout[42]~RTM_23 .is_wysiwyg = "true";
defparam \fifo_in|Dout[42]~RTM_23 .power_up = "low";

// Location: FF_X152_Y105_N56
dffeas \fifo_in|mem_rtl_0_bypass[63] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [63]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[63] .power_up = "low";

// Location: FF_X152_Y105_N40
dffeas \fifo_in|Dout[42]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [63]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[42]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[42]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[42]~RTM .power_up = "low";

// Location: MLABCELL_X152_Y105_N57
twentynm_lcell_comb \fifo_in|mem~176 (
// Equation(s):
// \fifo_in|mem~176_combout  = ( \fifo_in|Dout[42]~RTM_23_q  & ( \fifo_in|Dout[42]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) # (\fifo_in|Dout[42]~RTM_24_q ) ) ) ) # ( !\fifo_in|Dout[42]~RTM_23_q  & ( 
// \fifo_in|Dout[42]~RTM_q  & ( ((\fifo_in|Dout[42]~RTM_24_q  & !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[42]~RTM_23_q  & ( !\fifo_in|Dout[42]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[42]~RTM_24_q ))) ) ) ) # ( !\fifo_in|Dout[42]~RTM_23_q  & ( !\fifo_in|Dout[42]~RTM_q  & ( (\fifo_in|Dout[42]~RTM_24_q  & (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[42]~RTM_24_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[42]~RTM_23_q ),
	.dataf(!\fifo_in|Dout[42]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~176 .extended_lut = "off";
defparam \fifo_in|mem~176 .lut_mask = 64'h500050F05F0F5FFF;
defparam \fifo_in|mem~176 .shared_arith = "off";

// Location: EC_X150_Y100_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~176_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";

// Location: FF_X149_Y100_N49
dffeas \fifo_out|mem_rtl_0_bypass[63] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [63]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[63] .power_up = "low";

// Location: FF_X149_Y100_N25
dffeas \fifo_out|mem~43 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~43_q ),
	.prn(vcc));
defparam \fifo_out|mem~43 .is_wysiwyg = "true";
defparam \fifo_out|mem~43 .power_up = "low";

// Location: LABCELL_X149_Y100_N33
twentynm_lcell_comb \fifo_out|mem~176 (
// Equation(s):
// \fifo_out|mem~176_combout  = ( \fifo_out|mem~43_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [42])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [63])))) ) ) # ( 
// !\fifo_out|mem~43_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [42]))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [63])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [42]),
	.datad(!\fifo_out|mem_rtl_0_bypass [63]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~176 .extended_lut = "off";
defparam \fifo_out|mem~176 .lut_mask = 64'h043704378CBF8CBF;
defparam \fifo_out|mem~176 .shared_arith = "off";

// Location: FF_X149_Y100_N35
dffeas \fifo_out|Dout[42] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~176_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [42]),
	.prn(vcc));
defparam \fifo_out|Dout[42] .is_wysiwyg = "true";
defparam \fifo_out|Dout[42] .power_up = "low";

// Location: IOIBUF_X142_Y169_N62
twentynm_io_ibuf \CHNL_RX_DATA[43]~input (
	.i(CHNL_RX_DATA[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[43]~input_o ));
defparam \CHNL_RX_DATA[43]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[43]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[43]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N28
dffeas \fifo_in|Dout[43]~RTM_25 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [43]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[43]~RTM_25_q ),
	.prn(vcc));
defparam \fifo_in|Dout[43]~RTM_25 .is_wysiwyg = "true";
defparam \fifo_in|Dout[43]~RTM_25 .power_up = "low";

// Location: FF_X152_Y105_N13
dffeas \fifo_in|mem~44 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~44_q ),
	.prn(vcc));
defparam \fifo_in|mem~44 .is_wysiwyg = "true";
defparam \fifo_in|mem~44 .power_up = "low";

// Location: FF_X152_Y105_N44
dffeas \fifo_in|Dout[43]~RTM_26 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~44_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[43]~RTM_26_q ),
	.prn(vcc));
defparam \fifo_in|Dout[43]~RTM_26 .is_wysiwyg = "true";
defparam \fifo_in|Dout[43]~RTM_26 .power_up = "low";

// Location: FF_X152_Y105_N34
dffeas \fifo_in|mem_rtl_0_bypass[64] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [64]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[64] .power_up = "low";

// Location: FF_X152_Y105_N46
dffeas \fifo_in|Dout[43]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [64]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[43]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[43]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[43]~RTM .power_up = "low";

// Location: MLABCELL_X152_Y105_N33
twentynm_lcell_comb \fifo_in|mem~177 (
// Equation(s):
// \fifo_in|mem~177_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[43]~RTM_25_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[43]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[43]~RTM_26_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[43]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[43]~RTM_25_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[43]~RTM_26_q ),
	.datad(!\fifo_in|Dout[43]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~177 .extended_lut = "off";
defparam \fifo_in|mem~177 .lut_mask = 64'h0C3F0C3F44774477;
defparam \fifo_in|mem~177 .shared_arith = "off";

// Location: FF_X152_Y100_N37
dffeas \fifo_out|mem_rtl_0_bypass[64] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [64]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[64] .power_up = "low";

// Location: EC_X150_Y100_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~177_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";

// Location: FF_X152_Y100_N20
dffeas \fifo_out|mem~44 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~44_q ),
	.prn(vcc));
defparam \fifo_out|mem~44 .is_wysiwyg = "true";
defparam \fifo_out|mem~44 .power_up = "low";

// Location: LABCELL_X151_Y100_N24
twentynm_lcell_comb \fifo_out|mem~177 (
// Equation(s):
// \fifo_out|mem~177_combout  = ( \fifo_out|mem~44_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [43])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [64])))) ) ) # ( 
// !\fifo_out|mem~44_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [43])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [64])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [64]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [43]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~44_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~177 .extended_lut = "off";
defparam \fifo_out|mem~177 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~177 .shared_arith = "off";

// Location: FF_X151_Y100_N26
dffeas \fifo_out|Dout[43] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~177_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [43]),
	.prn(vcc));
defparam \fifo_out|Dout[43] .is_wysiwyg = "true";
defparam \fifo_out|Dout[43] .power_up = "low";

// Location: IOIBUF_X142_Y176_N32
twentynm_io_ibuf \CHNL_RX_DATA[44]~input (
	.i(CHNL_RX_DATA[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[44]~input_o ));
defparam \CHNL_RX_DATA[44]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[44]~input .simulate_z_as = "z";

// Location: FF_X149_Y104_N1
dffeas \fifo_in|mem~45 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[44]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~45_q ),
	.prn(vcc));
defparam \fifo_in|mem~45 .is_wysiwyg = "true";
defparam \fifo_in|mem~45 .power_up = "low";

// Location: FF_X148_Y104_N25
dffeas \fifo_in|Dout[44]~RTM_254 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~45_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[44]~RTM_254_q ),
	.prn(vcc));
defparam \fifo_in|Dout[44]~RTM_254 .is_wysiwyg = "true";
defparam \fifo_in|Dout[44]~RTM_254 .power_up = "low";

// Location: EC_X150_Y105_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[44]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N59
dffeas \fifo_in|Dout[44]~RTM_253 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [44]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[44]~RTM_253_q ),
	.prn(vcc));
defparam \fifo_in|Dout[44]~RTM_253 .is_wysiwyg = "true";
defparam \fifo_in|Dout[44]~RTM_253 .power_up = "low";

// Location: FF_X149_Y104_N32
dffeas \fifo_in|mem_rtl_0_bypass[65] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[44]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [65]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[65] .power_up = "low";

// Location: FF_X149_Y101_N58
dffeas \fifo_in|Dout[44]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [65]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[44]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[44]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[44]~RTM .power_up = "low";

// Location: LABCELL_X149_Y104_N0
twentynm_lcell_comb \fifo_in|mem~178 (
// Equation(s):
// \fifo_in|mem~178_combout  = ( \fifo_in|Dout[44]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[44]~RTM_254_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[44]~RTM_253_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[44]~RTM_q 
//  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[44]~RTM_254_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[44]~RTM_253_q ))))) ) )

	.dataa(!\fifo_in|Dout[44]~RTM_254_q ),
	.datab(!\fifo_in|Dout[44]~RTM_253_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[44]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~178 .extended_lut = "off";
defparam \fifo_in|mem~178 .lut_mask = 64'h503050305F3F5F3F;
defparam \fifo_in|mem~178 .shared_arith = "off";

// Location: FF_X151_Y100_N58
dffeas \fifo_out|mem_rtl_0_bypass[65] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [65]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[65] .power_up = "low";

// Location: FF_X151_Y100_N50
dffeas \fifo_out|mem~45 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~45_q ),
	.prn(vcc));
defparam \fifo_out|mem~45 .is_wysiwyg = "true";
defparam \fifo_out|mem~45 .power_up = "low";

// Location: EC_X150_Y100_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~178_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N27
twentynm_lcell_comb \fifo_out|mem~178 (
// Equation(s):
// \fifo_out|mem~178_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [44] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~45_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [65])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [44] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~45_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [65])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [65]),
	.datad(!\fifo_out|mem~45_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~178 .extended_lut = "off";
defparam \fifo_out|mem~178 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~178 .shared_arith = "off";

// Location: FF_X151_Y100_N28
dffeas \fifo_out|Dout[44] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~178_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [44]),
	.prn(vcc));
defparam \fifo_out|Dout[44] .is_wysiwyg = "true";
defparam \fifo_out|Dout[44] .power_up = "low";

// Location: IOIBUF_X142_Y174_N32
twentynm_io_ibuf \CHNL_RX_DATA[45]~input (
	.i(CHNL_RX_DATA[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[45]~input_o ));
defparam \CHNL_RX_DATA[45]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[45]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[45]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N2
dffeas \fifo_in|Dout[45]~RTM_197 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [45]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[45]~RTM_197_q ),
	.prn(vcc));
defparam \fifo_in|Dout[45]~RTM_197 .is_wysiwyg = "true";
defparam \fifo_in|Dout[45]~RTM_197 .power_up = "low";

// Location: FF_X151_Y105_N41
dffeas \fifo_in|mem_rtl_0_bypass[66] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[45]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [66]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[66] .power_up = "low";

// Location: FF_X151_Y105_N26
dffeas \fifo_in|Dout[45]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [66]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[45]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[45]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[45]~RTM .power_up = "low";

// Location: FF_X151_Y105_N22
dffeas \fifo_in|mem~46 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[45]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~46_q ),
	.prn(vcc));
defparam \fifo_in|mem~46 .is_wysiwyg = "true";
defparam \fifo_in|mem~46 .power_up = "low";

// Location: FF_X151_Y105_N1
dffeas \fifo_in|Dout[45]~RTM_198 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~46_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[45]~RTM_198_q ),
	.prn(vcc));
defparam \fifo_in|Dout[45]~RTM_198 .is_wysiwyg = "true";
defparam \fifo_in|Dout[45]~RTM_198 .power_up = "low";

// Location: LABCELL_X151_Y105_N21
twentynm_lcell_comb \fifo_in|mem~179 (
// Equation(s):
// \fifo_in|mem~179_combout  = ( \fifo_in|Dout[45]~RTM_q  & ( \fifo_in|Dout[45]~RTM_198_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[45]~RTM_197_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[45]~RTM_q  & ( 
// \fifo_in|Dout[45]~RTM_198_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[45]~RTM_197_q ))) ) ) ) # ( \fifo_in|Dout[45]~RTM_q  & ( !\fifo_in|Dout[45]~RTM_198_q  & ( ((\fifo_in|Dout[45]~RTM_197_q  & 
// \fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[45]~RTM_q  & ( !\fifo_in|Dout[45]~RTM_198_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[45]~RTM_197_q  & \fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[45]~RTM_197_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[45]~RTM_q ),
	.dataf(!\fifo_in|Dout[45]~RTM_198_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~179 .extended_lut = "off";
defparam \fifo_in|mem~179 .lut_mask = 64'h02025757A2A2F7F7;
defparam \fifo_in|mem~179 .shared_arith = "off";

// Location: FF_X151_Y100_N7
dffeas \fifo_out|mem_rtl_0_bypass[66] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [66]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[66] .power_up = "low";

// Location: FF_X151_Y100_N4
dffeas \fifo_out|mem~46 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~46_q ),
	.prn(vcc));
defparam \fifo_out|mem~46 .is_wysiwyg = "true";
defparam \fifo_out|mem~46 .power_up = "low";

// Location: EC_X150_Y100_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~179_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N21
twentynm_lcell_comb \fifo_out|mem~179 (
// Equation(s):
// \fifo_out|mem~179_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [45] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~46_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [66])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [45] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~46_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [66])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [66]),
	.datad(!\fifo_out|mem~46_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~179 .extended_lut = "off";
defparam \fifo_out|mem~179 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~179 .shared_arith = "off";

// Location: FF_X151_Y100_N22
dffeas \fifo_out|Dout[45] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~179_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [45]),
	.prn(vcc));
defparam \fifo_out|Dout[45] .is_wysiwyg = "true";
defparam \fifo_out|Dout[45] .power_up = "low";

// Location: IOIBUF_X142_Y178_N32
twentynm_io_ibuf \CHNL_RX_DATA[46]~input (
	.i(CHNL_RX_DATA[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[46]~input_o ));
defparam \CHNL_RX_DATA[46]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[46]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N1
dffeas \fifo_in|mem~47 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[46]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~47_q ),
	.prn(vcc));
defparam \fifo_in|mem~47 .is_wysiwyg = "true";
defparam \fifo_in|mem~47 .power_up = "low";

// Location: FF_X146_Y105_N14
dffeas \fifo_in|Dout[46]~RTM_256 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~47_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[46]~RTM_256_q ),
	.prn(vcc));
defparam \fifo_in|Dout[46]~RTM_256 .is_wysiwyg = "true";
defparam \fifo_in|Dout[46]~RTM_256 .power_up = "low";

// Location: FF_X146_Y105_N50
dffeas \fifo_in|mem_rtl_0_bypass[67] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[46]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [67]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[67] .power_up = "low";

// Location: FF_X146_Y105_N31
dffeas \fifo_in|Dout[46]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [67]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[46]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[46]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[46]~RTM .power_up = "low";

// Location: EC_X150_Y105_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[46]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N41
dffeas \fifo_in|Dout[46]~RTM_255 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [46]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[46]~RTM_255_q ),
	.prn(vcc));
defparam \fifo_in|Dout[46]~RTM_255 .is_wysiwyg = "true";
defparam \fifo_in|Dout[46]~RTM_255 .power_up = "low";

// Location: MLABCELL_X146_Y105_N0
twentynm_lcell_comb \fifo_in|mem~180 (
// Equation(s):
// \fifo_in|mem~180_combout  = ( \fifo_in|Dout[46]~RTM_q  & ( \fifo_in|Dout[46]~RTM_255_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) # (\fifo_in|Dout[46]~RTM_256_q ) ) ) ) # ( !\fifo_in|Dout[46]~RTM_q  & ( 
// \fifo_in|Dout[46]~RTM_255_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[46]~RTM_256_q ))) ) ) ) # ( \fifo_in|Dout[46]~RTM_q  & ( !\fifo_in|Dout[46]~RTM_255_q  & ( ((\fifo_in|Dout[46]~RTM_256_q  & 
// !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[46]~RTM_q  & ( !\fifo_in|Dout[46]~RTM_255_q  & ( (\fifo_in|Dout[46]~RTM_256_q  & (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[46]~RTM_256_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[46]~RTM_q ),
	.dataf(!\fifo_in|Dout[46]~RTM_255_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~180 .extended_lut = "off";
defparam \fifo_in|mem~180 .lut_mask = 64'h404073734C4C7F7F;
defparam \fifo_in|mem~180 .shared_arith = "off";

// Location: FF_X149_Y100_N53
dffeas \fifo_out|mem_rtl_0_bypass[67] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [67]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[67] .power_up = "low";

// Location: EC_X150_Y100_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~180_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";

// Location: FF_X149_Y100_N20
dffeas \fifo_out|mem~47 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~47_q ),
	.prn(vcc));
defparam \fifo_out|mem~47 .is_wysiwyg = "true";
defparam \fifo_out|mem~47 .power_up = "low";

// Location: LABCELL_X149_Y100_N15
twentynm_lcell_comb \fifo_out|mem~180 (
// Equation(s):
// \fifo_out|mem~180_combout  = ( \fifo_out|mem~47_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [46])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [67])))) ) ) # ( 
// !\fifo_out|mem~47_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [46])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [67])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [67]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [46]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~180 .extended_lut = "off";
defparam \fifo_out|mem~180 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~180 .shared_arith = "off";

// Location: FF_X149_Y100_N16
dffeas \fifo_out|Dout[46] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~180_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [46]),
	.prn(vcc));
defparam \fifo_out|Dout[46] .is_wysiwyg = "true";
defparam \fifo_out|Dout[46] .power_up = "low";

// Location: IOIBUF_X142_Y180_N47
twentynm_io_ibuf \CHNL_RX_DATA[47]~input (
	.i(CHNL_RX_DATA[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[47]~input_o ));
defparam \CHNL_RX_DATA[47]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[47]~input .simulate_z_as = "z";

// Location: FF_X146_Y105_N23
dffeas \fifo_in|mem~48 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~48_q ),
	.prn(vcc));
defparam \fifo_in|mem~48 .is_wysiwyg = "true";
defparam \fifo_in|mem~48 .power_up = "low";

// Location: FF_X147_Y105_N47
dffeas \fifo_in|Dout[47]~RTM_238 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~48_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[47]~RTM_238_q ),
	.prn(vcc));
defparam \fifo_in|Dout[47]~RTM_238 .is_wysiwyg = "true";
defparam \fifo_in|Dout[47]~RTM_238 .power_up = "low";

// Location: EC_X150_Y105_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[47]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N31
dffeas \fifo_in|Dout[47]~RTM_237 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [47]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[47]~RTM_237_q ),
	.prn(vcc));
defparam \fifo_in|Dout[47]~RTM_237 .is_wysiwyg = "true";
defparam \fifo_in|Dout[47]~RTM_237 .power_up = "low";

// Location: FF_X146_Y105_N56
dffeas \fifo_in|mem_rtl_0_bypass[68] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [68]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[68] .power_up = "low";

// Location: FF_X147_Y105_N38
dffeas \fifo_in|Dout[47]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [68]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[47]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[47]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[47]~RTM .power_up = "low";

// Location: LABCELL_X147_Y105_N36
twentynm_lcell_comb \fifo_in|mem~181 (
// Equation(s):
// \fifo_in|mem~181_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[47]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[47]~RTM_238_q )) # (\fifo_in|Dout[3]~RTM_q  & 
// ((\fifo_in|Dout[47]~RTM_237_q ))) ) )

	.dataa(!\fifo_in|Dout[47]~RTM_238_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[47]~RTM_237_q ),
	.datad(!\fifo_in|Dout[47]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~181 .extended_lut = "off";
defparam \fifo_in|mem~181 .lut_mask = 64'h4747474700FF00FF;
defparam \fifo_in|mem~181 .shared_arith = "off";

// Location: FF_X151_Y99_N19
dffeas \fifo_out|mem~48 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~181_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~48_q ),
	.prn(vcc));
defparam \fifo_out|mem~48 .is_wysiwyg = "true";
defparam \fifo_out|mem~48 .power_up = "low";

// Location: FF_X146_Y102_N37
dffeas \fifo_out|mem_rtl_0_bypass[68] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [68]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[68] .power_up = "low";

// Location: EC_X150_Y100_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~181_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N18
twentynm_lcell_comb \fifo_out|mem~181 (
// Equation(s):
// \fifo_out|mem~181_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [47] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~48_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [68])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [47] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~48_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [68])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~48_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [68]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~181 .extended_lut = "off";
defparam \fifo_out|mem~181 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~181 .shared_arith = "off";

// Location: FF_X151_Y100_N20
dffeas \fifo_out|Dout[47] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~181_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [47]),
	.prn(vcc));
defparam \fifo_out|Dout[47] .is_wysiwyg = "true";
defparam \fifo_out|Dout[47] .power_up = "low";

// Location: IOIBUF_X142_Y179_N62
twentynm_io_ibuf \CHNL_RX_DATA[48]~input (
	.i(CHNL_RX_DATA[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[48]~input_o ));
defparam \CHNL_RX_DATA[48]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[48]~input .simulate_z_as = "z";

// Location: FF_X151_Y105_N47
dffeas \fifo_in|mem~49 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[48]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~49_q ),
	.prn(vcc));
defparam \fifo_in|mem~49 .is_wysiwyg = "true";
defparam \fifo_in|mem~49 .power_up = "low";

// Location: FF_X149_Y105_N50
dffeas \fifo_in|Dout[48]~RTM_258 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~49_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[48]~RTM_258_q ),
	.prn(vcc));
defparam \fifo_in|Dout[48]~RTM_258 .is_wysiwyg = "true";
defparam \fifo_in|Dout[48]~RTM_258 .power_up = "low";

// Location: EC_X150_Y105_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[48]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N5
dffeas \fifo_in|Dout[48]~RTM_257 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [48]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[48]~RTM_257_q ),
	.prn(vcc));
defparam \fifo_in|Dout[48]~RTM_257 .is_wysiwyg = "true";
defparam \fifo_in|Dout[48]~RTM_257 .power_up = "low";

// Location: FF_X151_Y105_N14
dffeas \fifo_in|mem_rtl_0_bypass[69] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[48]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [69]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[69] .power_up = "low";

// Location: FF_X149_Y105_N44
dffeas \fifo_in|Dout[48]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [69]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[48]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[48]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[48]~RTM .power_up = "low";

// Location: LABCELL_X149_Y105_N54
twentynm_lcell_comb \fifo_in|mem~182 (
// Equation(s):
// \fifo_in|mem~182_combout  = ( \fifo_in|Dout[48]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[48]~RTM_258_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[48]~RTM_257_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[48]~RTM_q 
//  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[48]~RTM_258_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[48]~RTM_257_q ))))) ) )

	.dataa(!\fifo_in|Dout[48]~RTM_258_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[48]~RTM_257_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[48]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~182 .extended_lut = "off";
defparam \fifo_in|mem~182 .lut_mask = 64'h4700470047FF47FF;
defparam \fifo_in|mem~182 .shared_arith = "off";

// Location: FF_X151_Y100_N1
dffeas \fifo_out|mem~49 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~49_q ),
	.prn(vcc));
defparam \fifo_out|mem~49 .is_wysiwyg = "true";
defparam \fifo_out|mem~49 .power_up = "low";

// Location: FF_X151_Y100_N55
dffeas \fifo_out|mem_rtl_0_bypass[69] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [69]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[69] .power_up = "low";

// Location: EC_X150_Y100_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~182_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N30
twentynm_lcell_comb \fifo_out|mem~182 (
// Equation(s):
// \fifo_out|mem~182_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [48] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~49_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [69])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [48] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~49_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [69])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~49_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [69]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~182 .extended_lut = "off";
defparam \fifo_out|mem~182 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~182 .shared_arith = "off";

// Location: FF_X151_Y100_N31
dffeas \fifo_out|Dout[48] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~182_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [48]),
	.prn(vcc));
defparam \fifo_out|Dout[48] .is_wysiwyg = "true";
defparam \fifo_out|Dout[48] .power_up = "low";

// Location: IOIBUF_X142_Y170_N17
twentynm_io_ibuf \CHNL_RX_DATA[49]~input (
	.i(CHNL_RX_DATA[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[49]~input_o ));
defparam \CHNL_RX_DATA[49]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[49]~input .simulate_z_as = "z";

// Location: FF_X152_Y105_N5
dffeas \fifo_in|mem~50 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[49]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~50_q ),
	.prn(vcc));
defparam \fifo_in|mem~50 .is_wysiwyg = "true";
defparam \fifo_in|mem~50 .power_up = "low";

// Location: FF_X152_Y105_N7
dffeas \fifo_in|Dout[49]~RTM_114 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~50_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[49]~RTM_114_q ),
	.prn(vcc));
defparam \fifo_in|Dout[49]~RTM_114 .is_wysiwyg = "true";
defparam \fifo_in|Dout[49]~RTM_114 .power_up = "low";

// Location: EC_X150_Y105_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[49]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N31
dffeas \fifo_in|Dout[49]~RTM_113 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [49]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[49]~RTM_113_q ),
	.prn(vcc));
defparam \fifo_in|Dout[49]~RTM_113 .is_wysiwyg = "true";
defparam \fifo_in|Dout[49]~RTM_113 .power_up = "low";

// Location: FF_X152_Y105_N20
dffeas \fifo_in|mem_rtl_0_bypass[70] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[49]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [70]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[70] .power_up = "low";

// Location: FF_X152_Y105_N10
dffeas \fifo_in|Dout[49]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [70]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[49]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[49]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[49]~RTM .power_up = "low";

// Location: MLABCELL_X152_Y105_N3
twentynm_lcell_comb \fifo_in|mem~183 (
// Equation(s):
// \fifo_in|mem~183_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[49]~RTM_113_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[49]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[49]~RTM_114_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[49]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[49]~RTM_114_q ),
	.datab(!\fifo_in|Dout[49]~RTM_113_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[49]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~183 .extended_lut = "off";
defparam \fifo_in|mem~183 .lut_mask = 64'h505F505F303F303F;
defparam \fifo_in|mem~183 .shared_arith = "off";

// Location: FF_X149_Y100_N55
dffeas \fifo_out|mem_rtl_0_bypass[70] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~183_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [70]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[70] .power_up = "low";

// Location: FF_X149_Y101_N13
dffeas \fifo_out|mem~50 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~50_q ),
	.prn(vcc));
defparam \fifo_out|mem~50 .is_wysiwyg = "true";
defparam \fifo_out|mem~50 .power_up = "low";

// Location: EC_X150_Y100_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~183_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y100_N42
twentynm_lcell_comb \fifo_out|mem~183 (
// Equation(s):
// \fifo_out|mem~183_combout  = ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [49] & ( \fifo_out|mem_rtl_0_bypass [70] ) ) ) # ( !\fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [49] & ( (\fifo_out|mem~0_q ) # 
// (\fifo_out|mem~50_q ) ) ) ) # ( \fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [49] & ( \fifo_out|mem_rtl_0_bypass [70] ) ) ) # ( !\fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [49] & ( (\fifo_out|mem~50_q  
// & !\fifo_out|mem~0_q ) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [70]),
	.datab(!\fifo_out|mem~50_q ),
	.datac(!\fifo_out|mem~0_q ),
	.datad(gnd),
	.datae(!\fifo_out|mem~133_combout ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~183 .extended_lut = "off";
defparam \fifo_out|mem~183 .lut_mask = 64'h303055553F3F5555;
defparam \fifo_out|mem~183 .shared_arith = "off";

// Location: FF_X149_Y100_N44
dffeas \fifo_out|Dout[49] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~183_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [49]),
	.prn(vcc));
defparam \fifo_out|Dout[49] .is_wysiwyg = "true";
defparam \fifo_out|Dout[49] .power_up = "low";

// Location: IOIBUF_X142_Y171_N47
twentynm_io_ibuf \CHNL_RX_DATA[50]~input (
	.i(CHNL_RX_DATA[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[50]~input_o ));
defparam \CHNL_RX_DATA[50]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[50]~input .simulate_z_as = "z";

// Location: FF_X151_Y105_N17
dffeas \fifo_in|mem_rtl_0_bypass[71] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[50]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [71]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[71] .power_up = "low";

// Location: FF_X151_Y105_N55
dffeas \fifo_in|Dout[50]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [71]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[50]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[50]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[50]~RTM .power_up = "low";

// Location: EC_X150_Y105_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[50]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N58
dffeas \fifo_in|Dout[50]~RTM_241 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [50]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[50]~RTM_241_q ),
	.prn(vcc));
defparam \fifo_in|Dout[50]~RTM_241 .is_wysiwyg = "true";
defparam \fifo_in|Dout[50]~RTM_241 .power_up = "low";

// Location: FF_X151_Y105_N43
dffeas \fifo_in|mem~51 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[50]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~51_q ),
	.prn(vcc));
defparam \fifo_in|mem~51 .is_wysiwyg = "true";
defparam \fifo_in|mem~51 .power_up = "low";

// Location: FF_X151_Y105_N11
dffeas \fifo_in|Dout[50]~RTM_242 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~51_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[50]~RTM_242_q ),
	.prn(vcc));
defparam \fifo_in|Dout[50]~RTM_242 .is_wysiwyg = "true";
defparam \fifo_in|Dout[50]~RTM_242 .power_up = "low";

// Location: LABCELL_X151_Y105_N15
twentynm_lcell_comb \fifo_in|mem~184 (
// Equation(s):
// \fifo_in|mem~184_combout  = ( \fifo_in|Dout[50]~RTM_242_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[50]~RTM_241_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[50]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[50]~RTM_242_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[50]~RTM_241_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[50]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[50]~RTM_q ),
	.datad(!\fifo_in|Dout[50]~RTM_241_q ),
	.datae(!\fifo_in|Dout[50]~RTM_242_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~184 .extended_lut = "off";
defparam \fifo_in|mem~184 .lut_mask = 64'h05278DAF05278DAF;
defparam \fifo_in|mem~184 .shared_arith = "off";

// Location: FF_X151_Y100_N49
dffeas \fifo_out|mem~51 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~51_q ),
	.prn(vcc));
defparam \fifo_out|mem~51 .is_wysiwyg = "true";
defparam \fifo_out|mem~51 .power_up = "low";

// Location: FF_X151_Y100_N59
dffeas \fifo_out|mem_rtl_0_bypass[71] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [71]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[71] .power_up = "low";

// Location: EC_X150_Y100_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~184_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y99_N12
twentynm_lcell_comb \fifo_out|mem~184 (
// Equation(s):
// \fifo_out|mem~184_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [50] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~51_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [71])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [50] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~51_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [71])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~51_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [71]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~184 .extended_lut = "off";
defparam \fifo_out|mem~184 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~184 .shared_arith = "off";

// Location: FF_X151_Y99_N14
dffeas \fifo_out|Dout[50] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~184_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [50]),
	.prn(vcc));
defparam \fifo_out|Dout[50] .is_wysiwyg = "true";
defparam \fifo_out|Dout[50] .power_up = "low";

// Location: IOIBUF_X142_Y180_N32
twentynm_io_ibuf \CHNL_RX_DATA[51]~input (
	.i(CHNL_RX_DATA[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[51]~input_o ));
defparam \CHNL_RX_DATA[51]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[51]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[51]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N7
dffeas \fifo_in|Dout[51]~RTM_231 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [51]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[51]~RTM_231_q ),
	.prn(vcc));
defparam \fifo_in|Dout[51]~RTM_231 .is_wysiwyg = "true";
defparam \fifo_in|Dout[51]~RTM_231 .power_up = "low";

// Location: FF_X149_Y104_N43
dffeas \fifo_in|mem~52 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[51]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~52_q ),
	.prn(vcc));
defparam \fifo_in|mem~52 .is_wysiwyg = "true";
defparam \fifo_in|mem~52 .power_up = "low";

// Location: FF_X151_Y105_N5
dffeas \fifo_in|Dout[51]~RTM_232 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~52_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[51]~RTM_232_q ),
	.prn(vcc));
defparam \fifo_in|Dout[51]~RTM_232 .is_wysiwyg = "true";
defparam \fifo_in|Dout[51]~RTM_232 .power_up = "low";

// Location: FF_X149_Y104_N13
dffeas \fifo_in|mem_rtl_0_bypass[72] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[51]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [72]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[72] .power_up = "low";

// Location: FF_X151_Y105_N50
dffeas \fifo_in|Dout[51]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [72]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[51]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[51]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[51]~RTM .power_up = "low";

// Location: LABCELL_X151_Y105_N48
twentynm_lcell_comb \fifo_in|mem~185 (
// Equation(s):
// \fifo_in|mem~185_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[51]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[51]~RTM_232_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[51]~RTM_231_q )) ) )

	.dataa(!\fifo_in|Dout[51]~RTM_231_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[51]~RTM_232_q ),
	.datad(!\fifo_in|Dout[51]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~185 .extended_lut = "off";
defparam \fifo_in|mem~185 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \fifo_in|mem~185 .shared_arith = "off";

// Location: EC_X150_Y100_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~185_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";

// Location: FF_X151_Y100_N5
dffeas \fifo_out|mem~52 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~185_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~52_q ),
	.prn(vcc));
defparam \fifo_out|mem~52 .is_wysiwyg = "true";
defparam \fifo_out|mem~52 .power_up = "low";

// Location: FF_X151_Y100_N46
dffeas \fifo_out|mem_rtl_0_bypass[72] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [72]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[72] .power_up = "low";

// Location: LABCELL_X151_Y100_N36
twentynm_lcell_comb \fifo_out|mem~185 (
// Equation(s):
// \fifo_out|mem~185_combout  = ( \fifo_out|mem_rtl_0_bypass [72] & ( ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~52_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [51]))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [72] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~52_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [51])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [51]),
	.datad(!\fifo_out|mem~52_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~185 .extended_lut = "off";
defparam \fifo_out|mem~185 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_out|mem~185 .shared_arith = "off";

// Location: FF_X151_Y100_N38
dffeas \fifo_out|Dout[51] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~185_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [51]),
	.prn(vcc));
defparam \fifo_out|Dout[51] .is_wysiwyg = "true";
defparam \fifo_out|Dout[51] .power_up = "low";

// Location: IOIBUF_X142_Y89_N62
twentynm_io_ibuf \CHNL_RX_DATA[52]~input (
	.i(CHNL_RX_DATA[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[52]~input_o ));
defparam \CHNL_RX_DATA[52]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[52]~input .simulate_z_as = "z";

// Location: FF_X151_Y105_N37
dffeas \fifo_in|mem_rtl_0_bypass[73] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[52]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [73]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[73] .power_up = "low";

// Location: FF_X151_Y105_N8
dffeas \fifo_in|Dout[52]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [73]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[52]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[52]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[52]~RTM .power_up = "low";

// Location: FF_X151_Y105_N20
dffeas \fifo_in|mem~53 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[52]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~53_q ),
	.prn(vcc));
defparam \fifo_in|mem~53 .is_wysiwyg = "true";
defparam \fifo_in|mem~53 .power_up = "low";

// Location: FF_X151_Y105_N52
dffeas \fifo_in|Dout[52]~RTM_194 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~53_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[52]~RTM_194_q ),
	.prn(vcc));
defparam \fifo_in|Dout[52]~RTM_194 .is_wysiwyg = "true";
defparam \fifo_in|Dout[52]~RTM_194 .power_up = "low";

// Location: EC_X150_Y105_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[52]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N29
dffeas \fifo_in|Dout[52]~RTM_193 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [52]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[52]~RTM_193_q ),
	.prn(vcc));
defparam \fifo_in|Dout[52]~RTM_193 .is_wysiwyg = "true";
defparam \fifo_in|Dout[52]~RTM_193 .power_up = "low";

// Location: LABCELL_X151_Y105_N36
twentynm_lcell_comb \fifo_in|mem~186 (
// Equation(s):
// \fifo_in|mem~186_combout  = ( \fifo_in|Dout[52]~RTM_193_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[52]~RTM_194_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[52]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[52]~RTM_193_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[52]~RTM_194_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[52]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[52]~RTM_q ),
	.datad(!\fifo_in|Dout[52]~RTM_194_q ),
	.datae(!\fifo_in|Dout[52]~RTM_193_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~186 .extended_lut = "off";
defparam \fifo_in|mem~186 .lut_mask = 64'h058D27AF058D27AF;
defparam \fifo_in|mem~186 .shared_arith = "off";

// Location: FF_X151_Y100_N11
dffeas \fifo_out|mem_rtl_0_bypass[73] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [73]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[73] .power_up = "low";

// Location: FF_X151_Y100_N53
dffeas \fifo_out|mem~53 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~53_q ),
	.prn(vcc));
defparam \fifo_out|mem~53 .is_wysiwyg = "true";
defparam \fifo_out|mem~53 .power_up = "low";

// Location: EC_X150_Y100_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~186_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y100_N39
twentynm_lcell_comb \fifo_out|mem~186 (
// Equation(s):
// \fifo_out|mem~186_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [52] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~53_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [73])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [52] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~53_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [73])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [73]),
	.datad(!\fifo_out|mem~53_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~186 .extended_lut = "off";
defparam \fifo_out|mem~186 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~186 .shared_arith = "off";

// Location: FF_X151_Y100_N40
dffeas \fifo_out|Dout[52] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~186_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [52]),
	.prn(vcc));
defparam \fifo_out|Dout[52] .is_wysiwyg = "true";
defparam \fifo_out|Dout[52] .power_up = "low";

// Location: IOIBUF_X142_Y35_N32
twentynm_io_ibuf \CHNL_RX_DATA[53]~input (
	.i(CHNL_RX_DATA[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[53]~input_o ));
defparam \CHNL_RX_DATA[53]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[53]~input .simulate_z_as = "z";

// Location: FF_X148_Y100_N56
dffeas \fifo_in|mem~54 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[53]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~54_q ),
	.prn(vcc));
defparam \fifo_in|mem~54 .is_wysiwyg = "true";
defparam \fifo_in|mem~54 .power_up = "low";

// Location: FF_X148_Y100_N32
dffeas \fifo_in|Dout[53]~RTM_34 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~54_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[53]~RTM_34_q ),
	.prn(vcc));
defparam \fifo_in|Dout[53]~RTM_34 .is_wysiwyg = "true";
defparam \fifo_in|Dout[53]~RTM_34 .power_up = "low";

// Location: EC_X150_Y105_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[53]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N20
dffeas \fifo_in|Dout[53]~RTM_33 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [53]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[53]~RTM_33_q ),
	.prn(vcc));
defparam \fifo_in|Dout[53]~RTM_33 .is_wysiwyg = "true";
defparam \fifo_in|Dout[53]~RTM_33 .power_up = "low";

// Location: FF_X148_Y100_N37
dffeas \fifo_in|mem_rtl_0_bypass[74] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[53]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [74]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[74] .power_up = "low";

// Location: FF_X148_Y100_N14
dffeas \fifo_in|Dout[53]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [74]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[53]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[53]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[53]~RTM .power_up = "low";

// Location: LABCELL_X149_Y100_N36
twentynm_lcell_comb \fifo_in|mem~187 (
// Equation(s):
// \fifo_in|mem~187_combout  = ( \fifo_in|Dout[53]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[53]~RTM_34_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[53]~RTM_33_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[53]~RTM_q  
// & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[53]~RTM_34_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[53]~RTM_33_q ))))) ) )

	.dataa(!\fifo_in|Dout[53]~RTM_34_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[53]~RTM_33_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[53]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~187 .extended_lut = "off";
defparam \fifo_in|mem~187 .lut_mask = 64'h4700470047FF47FF;
defparam \fifo_in|mem~187 .shared_arith = "off";

// Location: FF_X149_Y100_N19
dffeas \fifo_out|mem~54 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~54_q ),
	.prn(vcc));
defparam \fifo_out|mem~54 .is_wysiwyg = "true";
defparam \fifo_out|mem~54 .power_up = "low";

// Location: EC_X150_Y100_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~187_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";

// Location: FF_X149_Y100_N50
dffeas \fifo_out|mem_rtl_0_bypass[74] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [74]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[74] .power_up = "low";

// Location: LABCELL_X149_Y100_N30
twentynm_lcell_comb \fifo_out|mem~187 (
// Equation(s):
// \fifo_out|mem~187_combout  = ( \fifo_out|mem_rtl_0_bypass [74] & ( ((!\fifo_out|mem~0_q  & (\fifo_out|mem~54_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [53])))) # (\fifo_out|mem~133_combout ) ) ) # ( !\fifo_out|mem_rtl_0_bypass 
// [74] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & (\fifo_out|mem~54_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [53]))))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~54_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [53]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~187 .extended_lut = "off";
defparam \fifo_out|mem~187 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~187 .shared_arith = "off";

// Location: FF_X149_Y100_N32
dffeas \fifo_out|Dout[53] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~187_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [53]),
	.prn(vcc));
defparam \fifo_out|Dout[53] .is_wysiwyg = "true";
defparam \fifo_out|Dout[53] .power_up = "low";

// Location: IOIBUF_X142_Y37_N47
twentynm_io_ibuf \CHNL_RX_DATA[54]~input (
	.i(CHNL_RX_DATA[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[54]~input_o ));
defparam \CHNL_RX_DATA[54]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[54]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[54]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N8
dffeas \fifo_in|Dout[54]~RTM_29 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [54]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[54]~RTM_29_q ),
	.prn(vcc));
defparam \fifo_in|Dout[54]~RTM_29 .is_wysiwyg = "true";
defparam \fifo_in|Dout[54]~RTM_29 .power_up = "low";

// Location: FF_X148_Y100_N7
dffeas \fifo_in|mem~55 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~55_q ),
	.prn(vcc));
defparam \fifo_in|mem~55 .is_wysiwyg = "true";
defparam \fifo_in|mem~55 .power_up = "low";

// Location: FF_X148_Y100_N44
dffeas \fifo_in|Dout[54]~RTM_30 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~55_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[54]~RTM_30_q ),
	.prn(vcc));
defparam \fifo_in|Dout[54]~RTM_30 .is_wysiwyg = "true";
defparam \fifo_in|Dout[54]~RTM_30 .power_up = "low";

// Location: FF_X148_Y100_N50
dffeas \fifo_in|mem_rtl_0_bypass[75] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [75]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[75] .power_up = "low";

// Location: FF_X148_Y100_N43
dffeas \fifo_in|Dout[54]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [75]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[54]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[54]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[54]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y100_N48
twentynm_lcell_comb \fifo_in|mem~188 (
// Equation(s):
// \fifo_in|mem~188_combout  = ( \fifo_in|Dout[54]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[54]~RTM_30_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[54]~RTM_29_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( !\fifo_in|Dout[54]~RTM_q  
// & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[54]~RTM_30_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[54]~RTM_29_q )))) ) )

	.dataa(!\fifo_in|Dout[54]~RTM_29_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[54]~RTM_30_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[54]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~188 .extended_lut = "off";
defparam \fifo_in|mem~188 .lut_mask = 64'h04C404C437F737F7;
defparam \fifo_in|mem~188 .shared_arith = "off";

// Location: FF_X152_Y100_N31
dffeas \fifo_out|mem~55 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~55_q ),
	.prn(vcc));
defparam \fifo_out|mem~55 .is_wysiwyg = "true";
defparam \fifo_out|mem~55 .power_up = "low";

// Location: EC_X150_Y100_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~188_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";

// Location: FF_X152_Y100_N38
dffeas \fifo_out|mem_rtl_0_bypass[75] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [75]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[75] .power_up = "low";

// Location: LABCELL_X151_Y100_N33
twentynm_lcell_comb \fifo_out|mem~188 (
// Equation(s):
// \fifo_out|mem~188_combout  = ( \fifo_out|mem_rtl_0_bypass [75] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~55_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [54])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [75] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~55_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [54]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~55_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [54]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [75]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~188 .extended_lut = "off";
defparam \fifo_out|mem~188 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~188 .shared_arith = "off";

// Location: FF_X151_Y100_N34
dffeas \fifo_out|Dout[54] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~188_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [54]),
	.prn(vcc));
defparam \fifo_out|Dout[54] .is_wysiwyg = "true";
defparam \fifo_out|Dout[54] .power_up = "low";

// Location: IOIBUF_X142_Y40_N62
twentynm_io_ibuf \CHNL_RX_DATA[55]~input (
	.i(CHNL_RX_DATA[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[55]~input_o ));
defparam \CHNL_RX_DATA[55]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[55]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[55]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N35
dffeas \fifo_in|Dout[55]~RTM_43 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [55]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[55]~RTM_43_q ),
	.prn(vcc));
defparam \fifo_in|Dout[55]~RTM_43 .is_wysiwyg = "true";
defparam \fifo_in|Dout[55]~RTM_43 .power_up = "low";

// Location: FF_X152_Y103_N8
dffeas \fifo_in|mem_rtl_0_bypass[76] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[55]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [76]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[76] .power_up = "low";

// Location: FF_X151_Y103_N40
dffeas \fifo_in|Dout[55]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [76]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[55]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[55]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[55]~RTM .power_up = "low";

// Location: FF_X152_Y103_N14
dffeas \fifo_in|mem~56 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[55]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~56_q ),
	.prn(vcc));
defparam \fifo_in|mem~56 .is_wysiwyg = "true";
defparam \fifo_in|mem~56 .power_up = "low";

// Location: FF_X151_Y103_N37
dffeas \fifo_in|Dout[55]~RTM_44 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~56_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[55]~RTM_44_q ),
	.prn(vcc));
defparam \fifo_in|Dout[55]~RTM_44 .is_wysiwyg = "true";
defparam \fifo_in|Dout[55]~RTM_44 .power_up = "low";

// Location: LABCELL_X151_Y103_N39
twentynm_lcell_comb \fifo_in|mem~189 (
// Equation(s):
// \fifo_in|mem~189_combout  = ( \fifo_in|Dout[55]~RTM_q  & ( \fifo_in|Dout[55]~RTM_44_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[55]~RTM_43_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[55]~RTM_q  & ( 
// \fifo_in|Dout[55]~RTM_44_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[55]~RTM_43_q ))) ) ) ) # ( \fifo_in|Dout[55]~RTM_q  & ( !\fifo_in|Dout[55]~RTM_44_q  & ( ((\fifo_in|Dout[55]~RTM_43_q  & 
// \fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[55]~RTM_q  & ( !\fifo_in|Dout[55]~RTM_44_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[55]~RTM_43_q  & \fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[55]~RTM_43_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[55]~RTM_q ),
	.dataf(!\fifo_in|Dout[55]~RTM_44_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~189 .extended_lut = "off";
defparam \fifo_in|mem~189 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \fifo_in|mem~189 .shared_arith = "off";

// Location: FF_X149_Y100_N26
dffeas \fifo_out|mem~56 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~56_q ),
	.prn(vcc));
defparam \fifo_out|mem~56 .is_wysiwyg = "true";
defparam \fifo_out|mem~56 .power_up = "low";

// Location: FF_X149_Y100_N41
dffeas \fifo_out|mem_rtl_0_bypass[76] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [76]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[76] .power_up = "low";

// Location: EC_X150_Y100_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~189_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y100_N6
twentynm_lcell_comb \fifo_out|mem~189 (
// Equation(s):
// \fifo_out|mem~189_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [55] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~56_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [76])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [55] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~56_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [76])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~56_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [76]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~189 .extended_lut = "off";
defparam \fifo_out|mem~189 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~189 .shared_arith = "off";

// Location: FF_X149_Y100_N7
dffeas \fifo_out|Dout[55] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~189_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [55]),
	.prn(vcc));
defparam \fifo_out|Dout[55] .is_wysiwyg = "true";
defparam \fifo_out|Dout[55] .power_up = "low";

// Location: IOIBUF_X142_Y35_N62
twentynm_io_ibuf \CHNL_RX_DATA[56]~input (
	.i(CHNL_RX_DATA[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[56]~input_o ));
defparam \CHNL_RX_DATA[56]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[56]~input .simulate_z_as = "z";

// Location: EC_X150_Y105_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[56]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";

// Location: FF_X149_Y105_N23
dffeas \fifo_in|Dout[56]~RTM_31 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [56]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[56]~RTM_31_q ),
	.prn(vcc));
defparam \fifo_in|Dout[56]~RTM_31 .is_wysiwyg = "true";
defparam \fifo_in|Dout[56]~RTM_31 .power_up = "low";

// Location: FF_X148_Y100_N53
dffeas \fifo_in|mem_rtl_0_bypass[77] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[56]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [77]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[77] .power_up = "low";

// Location: FF_X148_Y100_N17
dffeas \fifo_in|Dout[56]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [77]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[56]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[56]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[56]~RTM .power_up = "low";

// Location: FF_X148_Y100_N19
dffeas \fifo_in|mem~57 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[56]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~57_q ),
	.prn(vcc));
defparam \fifo_in|mem~57 .is_wysiwyg = "true";
defparam \fifo_in|mem~57 .power_up = "low";

// Location: FF_X148_Y100_N16
dffeas \fifo_in|Dout[56]~RTM_32 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~57_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[56]~RTM_32_q ),
	.prn(vcc));
defparam \fifo_in|Dout[56]~RTM_32 .is_wysiwyg = "true";
defparam \fifo_in|Dout[56]~RTM_32 .power_up = "low";

// Location: LABCELL_X149_Y100_N54
twentynm_lcell_comb \fifo_in|mem~190 (
// Equation(s):
// \fifo_in|mem~190_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[56]~RTM_31_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[56]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[56]~RTM_32_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[56]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[56]~RTM_31_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[56]~RTM_q ),
	.datad(!\fifo_in|Dout[56]~RTM_32_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~190 .extended_lut = "off";
defparam \fifo_in|mem~190 .lut_mask = 64'h03CF03CF47474747;
defparam \fifo_in|mem~190 .shared_arith = "off";

// Location: FF_X149_Y100_N29
dffeas \fifo_out|mem~57 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~57_q ),
	.prn(vcc));
defparam \fifo_out|mem~57 .is_wysiwyg = "true";
defparam \fifo_out|mem~57 .power_up = "low";

// Location: EC_X150_Y100_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~190_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";

// Location: FF_X149_Y100_N38
dffeas \fifo_out|mem_rtl_0_bypass[77] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [77]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[77] .power_up = "low";

// Location: LABCELL_X149_Y100_N9
twentynm_lcell_comb \fifo_out|mem~190 (
// Equation(s):
// \fifo_out|mem~190_combout  = ( \fifo_out|mem_rtl_0_bypass [77] & ( ((!\fifo_out|mem~0_q  & (\fifo_out|mem~57_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [56])))) # (\fifo_out|mem~133_combout ) ) ) # ( !\fifo_out|mem_rtl_0_bypass 
// [77] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & (\fifo_out|mem~57_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [56]))))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~57_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [56]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~190 .extended_lut = "off";
defparam \fifo_out|mem~190 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~190 .shared_arith = "off";

// Location: FF_X149_Y100_N10
dffeas \fifo_out|Dout[56] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~190_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [56]),
	.prn(vcc));
defparam \fifo_out|Dout[56] .is_wysiwyg = "true";
defparam \fifo_out|Dout[56] .power_up = "low";

// Location: IOIBUF_X142_Y44_N17
twentynm_io_ibuf \CHNL_RX_DATA[57]~input (
	.i(CHNL_RX_DATA[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[57]~input_o ));
defparam \CHNL_RX_DATA[57]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[57]~input .simulate_z_as = "z";

// Location: FF_X148_Y101_N53
dffeas \fifo_in|mem~58 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[57]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~58_q ),
	.prn(vcc));
defparam \fifo_in|mem~58 .is_wysiwyg = "true";
defparam \fifo_in|mem~58 .power_up = "low";

// Location: FF_X151_Y103_N28
dffeas \fifo_in|Dout[57]~RTM_36 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~58_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[57]~RTM_36_q ),
	.prn(vcc));
defparam \fifo_in|Dout[57]~RTM_36 .is_wysiwyg = "true";
defparam \fifo_in|Dout[57]~RTM_36 .power_up = "low";

// Location: FF_X148_Y101_N35
dffeas \fifo_in|mem_rtl_0_bypass[78] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[57]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [78]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[78] .power_up = "low";

// Location: FF_X151_Y103_N26
dffeas \fifo_in|Dout[57]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [78]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[57]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[57]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[57]~RTM .power_up = "low";

// Location: EC_X150_Y105_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[57]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N10
dffeas \fifo_in|Dout[57]~RTM_35 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [57]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[57]~RTM_35_q ),
	.prn(vcc));
defparam \fifo_in|Dout[57]~RTM_35 .is_wysiwyg = "true";
defparam \fifo_in|Dout[57]~RTM_35 .power_up = "low";

// Location: LABCELL_X151_Y103_N24
twentynm_lcell_comb \fifo_in|mem~191 (
// Equation(s):
// \fifo_in|mem~191_combout  = ( \fifo_in|Dout[57]~RTM_q  & ( \fifo_in|Dout[57]~RTM_35_q  & ( ((\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[57]~RTM_36_q ) ) ) ) # ( !\fifo_in|Dout[57]~RTM_q  & ( 
// \fifo_in|Dout[57]~RTM_35_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[57]~RTM_36_q ))) ) ) ) # ( \fifo_in|Dout[57]~RTM_q  & ( !\fifo_in|Dout[57]~RTM_35_q  & ( ((\fifo_in|Dout[57]~RTM_36_q  & 
// !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[57]~RTM_q  & ( !\fifo_in|Dout[57]~RTM_35_q  & ( (\fifo_in|Dout[57]~RTM_36_q  & (!\fifo_in|Dout[3]~RTM_q  & !\fifo_in|Dout[3]~RTM_4DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[57]~RTM_36_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[57]~RTM_q ),
	.dataf(!\fifo_in|Dout[57]~RTM_35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~191 .extended_lut = "off";
defparam \fifo_in|mem~191 .lut_mask = 64'h300030FF3F003FFF;
defparam \fifo_in|mem~191 .shared_arith = "off";

// Location: FF_X149_Y100_N40
dffeas \fifo_out|mem_rtl_0_bypass[78] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [78]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[78] .power_up = "low";

// Location: FF_X149_Y99_N11
dffeas \fifo_out|mem~58 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~58_q ),
	.prn(vcc));
defparam \fifo_out|mem~58 .is_wysiwyg = "true";
defparam \fifo_out|mem~58 .power_up = "low";

// Location: EC_X150_Y100_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~191_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y100_N12
twentynm_lcell_comb \fifo_out|mem~191 (
// Equation(s):
// \fifo_out|mem~191_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [57] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~58_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [78])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [57] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~58_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [78])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [78]),
	.datad(!\fifo_out|mem~58_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~191 .extended_lut = "off";
defparam \fifo_out|mem~191 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~191 .shared_arith = "off";

// Location: FF_X149_Y100_N14
dffeas \fifo_out|Dout[57] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~191_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [57]),
	.prn(vcc));
defparam \fifo_out|Dout[57] .is_wysiwyg = "true";
defparam \fifo_out|Dout[57] .power_up = "low";

// Location: IOIBUF_X142_Y40_N32
twentynm_io_ibuf \CHNL_RX_DATA[58]~input (
	.i(CHNL_RX_DATA[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[58]~input_o ));
defparam \CHNL_RX_DATA[58]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[58]~input .simulate_z_as = "z";

// Location: FF_X151_Y101_N28
dffeas \fifo_in|mem_rtl_0_bypass[79] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[58]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [79]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[79] .power_up = "low";

// Location: FF_X151_Y101_N50
dffeas \fifo_in|Dout[58]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [79]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[58]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[58]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[58]~RTM .power_up = "low";

// Location: EC_X150_Y105_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[58]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N53
dffeas \fifo_in|Dout[58]~RTM_27 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [58]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[58]~RTM_27_q ),
	.prn(vcc));
defparam \fifo_in|Dout[58]~RTM_27 .is_wysiwyg = "true";
defparam \fifo_in|Dout[58]~RTM_27 .power_up = "low";

// Location: FF_X151_Y101_N47
dffeas \fifo_in|mem~59 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[58]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~59_q ),
	.prn(vcc));
defparam \fifo_in|mem~59 .is_wysiwyg = "true";
defparam \fifo_in|mem~59 .power_up = "low";

// Location: FF_X151_Y101_N53
dffeas \fifo_in|Dout[58]~RTM_28 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~59_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[58]~RTM_28_q ),
	.prn(vcc));
defparam \fifo_in|Dout[58]~RTM_28 .is_wysiwyg = "true";
defparam \fifo_in|Dout[58]~RTM_28 .power_up = "low";

// Location: LABCELL_X151_Y101_N51
twentynm_lcell_comb \fifo_in|mem~192 (
// Equation(s):
// \fifo_in|mem~192_combout  = ( \fifo_in|Dout[58]~RTM_28_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[58]~RTM_27_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[58]~RTM_q )) ) ) # ( !\fifo_in|Dout[58]~RTM_28_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[58]~RTM_27_q  & \fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[58]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[58]~RTM_q ),
	.datab(!\fifo_in|Dout[58]~RTM_27_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[58]~RTM_28_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~192 .extended_lut = "off";
defparam \fifo_in|mem~192 .lut_mask = 64'h0535F5350535F535;
defparam \fifo_in|mem~192 .shared_arith = "off";

// Location: FF_X151_Y100_N52
dffeas \fifo_out|mem~59 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~59_q ),
	.prn(vcc));
defparam \fifo_out|mem~59 .is_wysiwyg = "true";
defparam \fifo_out|mem~59 .power_up = "low";

// Location: EC_X150_Y100_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~192_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";

// Location: FF_X151_Y100_N44
dffeas \fifo_out|mem_rtl_0_bypass[79] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [79]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[79] .power_up = "low";

// Location: LABCELL_X151_Y100_N15
twentynm_lcell_comb \fifo_out|mem~192 (
// Equation(s):
// \fifo_out|mem~192_combout  = ( \fifo_out|mem_rtl_0_bypass [79] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~59_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [58])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [79] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~59_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [58]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~59_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [58]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~192 .extended_lut = "off";
defparam \fifo_out|mem~192 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~192 .shared_arith = "off";

// Location: FF_X151_Y100_N16
dffeas \fifo_out|Dout[58] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~192_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [58]),
	.prn(vcc));
defparam \fifo_out|Dout[58] .is_wysiwyg = "true";
defparam \fifo_out|Dout[58] .power_up = "low";

// Location: IOIBUF_X142_Y41_N32
twentynm_io_ibuf \CHNL_RX_DATA[59]~input (
	.i(CHNL_RX_DATA[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[59]~input_o ));
defparam \CHNL_RX_DATA[59]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[59]~input .simulate_z_as = "z";

// Location: FF_X151_Y103_N53
dffeas \fifo_in|mem_rtl_0_bypass[80] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [80]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[80] .power_up = "low";

// Location: FF_X151_Y103_N58
dffeas \fifo_in|Dout[59]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [80]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[59]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[59]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[59]~RTM .power_up = "low";

// Location: FF_X151_Y102_N53
dffeas \fifo_in|mem~60 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~60_q ),
	.prn(vcc));
defparam \fifo_in|mem~60 .is_wysiwyg = "true";
defparam \fifo_in|mem~60 .power_up = "low";

// Location: FF_X151_Y103_N4
dffeas \fifo_in|Dout[59]~RTM_42 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~60_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[59]~RTM_42_q ),
	.prn(vcc));
defparam \fifo_in|Dout[59]~RTM_42 .is_wysiwyg = "true";
defparam \fifo_in|Dout[59]~RTM_42 .power_up = "low";

// Location: EC_X150_Y105_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[59]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";

// Location: FF_X151_Y105_N56
dffeas \fifo_in|Dout[59]~RTM_41 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [59]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[59]~RTM_41_q ),
	.prn(vcc));
defparam \fifo_in|Dout[59]~RTM_41 .is_wysiwyg = "true";
defparam \fifo_in|Dout[59]~RTM_41 .power_up = "low";

// Location: LABCELL_X151_Y103_N51
twentynm_lcell_comb \fifo_in|mem~193 (
// Equation(s):
// \fifo_in|mem~193_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[59]~RTM_41_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[59]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[59]~RTM_41_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[59]~RTM_42_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[59]~RTM_q )) ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[59]~RTM_41_q  & ( (\fifo_in|Dout[59]~RTM_q  & 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[59]~RTM_41_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[59]~RTM_42_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[59]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[59]~RTM_q ),
	.datab(!\fifo_in|Dout[59]~RTM_42_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[59]~RTM_41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~193 .extended_lut = "off";
defparam \fifo_in|mem~193 .lut_mask = 64'h353505053535F5F5;
defparam \fifo_in|mem~193 .shared_arith = "off";

// Location: FF_X149_Y100_N58
dffeas \fifo_out|mem_rtl_0_bypass[80] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~193_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [80]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[80] .power_up = "low";

// Location: FF_X149_Y100_N22
dffeas \fifo_out|mem~60 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~193_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~60_q ),
	.prn(vcc));
defparam \fifo_out|mem~60 .is_wysiwyg = "true";
defparam \fifo_out|mem~60 .power_up = "low";

// Location: EC_X150_Y100_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~193_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y100_N0
twentynm_lcell_comb \fifo_out|mem~193 (
// Equation(s):
// \fifo_out|mem~193_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [59] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~60_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [80])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [59] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~60_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [80])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [80]),
	.datad(!\fifo_out|mem~60_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~193 .extended_lut = "off";
defparam \fifo_out|mem~193 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~193 .shared_arith = "off";

// Location: FF_X149_Y100_N2
dffeas \fifo_out|Dout[59] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~193_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [59]),
	.prn(vcc));
defparam \fifo_out|Dout[59] .is_wysiwyg = "true";
defparam \fifo_out|Dout[59] .power_up = "low";

// Location: IOIBUF_X142_Y41_N17
twentynm_io_ibuf \CHNL_RX_DATA[60]~input (
	.i(CHNL_RX_DATA[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[60]~input_o ));
defparam \CHNL_RX_DATA[60]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[60]~input .simulate_z_as = "z";

// Location: FF_X152_Y101_N22
dffeas \fifo_in|mem~61 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~61_q ),
	.prn(vcc));
defparam \fifo_in|mem~61 .is_wysiwyg = "true";
defparam \fifo_in|mem~61 .power_up = "low";

// Location: FF_X152_Y101_N35
dffeas \fifo_in|Dout[60]~RTM_108 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~61_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[60]~RTM_108_q ),
	.prn(vcc));
defparam \fifo_in|Dout[60]~RTM_108 .is_wysiwyg = "true";
defparam \fifo_in|Dout[60]~RTM_108 .power_up = "low";

// Location: EC_X150_Y101_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[60]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N31
dffeas \fifo_in|Dout[60]~RTM_107 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [60]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[60]~RTM_107_q ),
	.prn(vcc));
defparam \fifo_in|Dout[60]~RTM_107 .is_wysiwyg = "true";
defparam \fifo_in|Dout[60]~RTM_107 .power_up = "low";

// Location: FF_X152_Y101_N59
dffeas \fifo_in|mem_rtl_0_bypass[81] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[60]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [81]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[81] .power_up = "low";

// Location: FF_X152_Y101_N38
dffeas \fifo_in|Dout[60]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [81]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[60]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[60]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[60]~RTM .power_up = "low";

// Location: LABCELL_X151_Y101_N42
twentynm_lcell_comb \fifo_in|mem~194 (
// Equation(s):
// \fifo_in|mem~194_combout  = ( \fifo_in|Dout[60]~RTM_107_q  & ( \fifo_in|Dout[60]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4_q )) # (\fifo_in|Dout[60]~RTM_108_q ) ) ) ) # ( !\fifo_in|Dout[60]~RTM_107_q  & ( \fifo_in|Dout[60]~RTM_q  & ( 
// ((\fifo_in|Dout[60]~RTM_108_q  & !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( \fifo_in|Dout[60]~RTM_107_q  & ( !\fifo_in|Dout[60]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[60]~RTM_108_q ))) 
// ) ) ) # ( !\fifo_in|Dout[60]~RTM_107_q  & ( !\fifo_in|Dout[60]~RTM_q  & ( (\fifo_in|Dout[60]~RTM_108_q  & (!\fifo_in|Dout[3]~RTM_4_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[60]~RTM_108_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[60]~RTM_107_q ),
	.dataf(!\fifo_in|Dout[60]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~194 .extended_lut = "off";
defparam \fifo_in|mem~194 .lut_mask = 64'h40404C4C73737F7F;
defparam \fifo_in|mem~194 .shared_arith = "off";

// Location: FF_X151_Y98_N35
dffeas \fifo_out|mem_rtl_0_bypass[81] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [81]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[81] .power_up = "low";

// Location: FF_X151_Y98_N49
dffeas \fifo_out|mem~61 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~61_q ),
	.prn(vcc));
defparam \fifo_out|mem~61 .is_wysiwyg = "true";
defparam \fifo_out|mem~61 .power_up = "low";

// Location: EC_X150_Y98_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~194_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N15
twentynm_lcell_comb \fifo_out|mem~194 (
// Equation(s):
// \fifo_out|mem~194_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [60] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~61_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [81])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [60] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~61_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [81])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [81]),
	.datad(!\fifo_out|mem~61_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~194 .extended_lut = "off";
defparam \fifo_out|mem~194 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~194 .shared_arith = "off";

// Location: FF_X151_Y98_N16
dffeas \fifo_out|Dout[60] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~194_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [60]),
	.prn(vcc));
defparam \fifo_out|Dout[60] .is_wysiwyg = "true";
defparam \fifo_out|Dout[60] .power_up = "low";

// Location: IOIBUF_X142_Y40_N17
twentynm_io_ibuf \CHNL_RX_DATA[61]~input (
	.i(CHNL_RX_DATA[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[61]~input_o ));
defparam \CHNL_RX_DATA[61]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[61]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[61]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N2
dffeas \fifo_in|Dout[61]~RTM_179 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [61]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[61]~RTM_179_q ),
	.prn(vcc));
defparam \fifo_in|Dout[61]~RTM_179 .is_wysiwyg = "true";
defparam \fifo_in|Dout[61]~RTM_179 .power_up = "low";

// Location: FF_X148_Y101_N20
dffeas \fifo_in|mem~62 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~62_q ),
	.prn(vcc));
defparam \fifo_in|mem~62 .is_wysiwyg = "true";
defparam \fifo_in|mem~62 .power_up = "low";

// Location: FF_X148_Y101_N17
dffeas \fifo_in|Dout[61]~RTM_180 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~62_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[61]~RTM_180_q ),
	.prn(vcc));
defparam \fifo_in|Dout[61]~RTM_180 .is_wysiwyg = "true";
defparam \fifo_in|Dout[61]~RTM_180 .power_up = "low";

// Location: FF_X148_Y101_N37
dffeas \fifo_in|mem_rtl_0_bypass[82] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [82]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[82] .power_up = "low";

// Location: FF_X148_Y101_N59
dffeas \fifo_in|Dout[61]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [82]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[61]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[61]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[61]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y101_N18
twentynm_lcell_comb \fifo_in|mem~195 (
// Equation(s):
// \fifo_in|mem~195_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[61]~RTM_179_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[61]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[61]~RTM_180_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[61]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[61]~RTM_179_q ),
	.datab(!\fifo_in|Dout[61]~RTM_180_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[61]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~195 .extended_lut = "off";
defparam \fifo_in|mem~195 .lut_mask = 64'h303F303F505F505F;
defparam \fifo_in|mem~195 .shared_arith = "off";

// Location: FF_X148_Y98_N53
dffeas \fifo_out|mem~62 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~62_q ),
	.prn(vcc));
defparam \fifo_out|mem~62 .is_wysiwyg = "true";
defparam \fifo_out|mem~62 .power_up = "low";

// Location: FF_X148_Y98_N31
dffeas \fifo_out|mem_rtl_0_bypass[82] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [82]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[82] .power_up = "low";

// Location: EC_X150_Y98_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~195_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";

// Location: MLABCELL_X148_Y98_N39
twentynm_lcell_comb \fifo_out|mem~195 (
// Equation(s):
// \fifo_out|mem~195_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [61] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~62_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [82])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [61] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~62_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [82])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~62_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [82]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~195 .extended_lut = "off";
defparam \fifo_out|mem~195 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~195 .shared_arith = "off";

// Location: FF_X148_Y98_N41
dffeas \fifo_out|Dout[61] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~195_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [61]),
	.prn(vcc));
defparam \fifo_out|Dout[61] .is_wysiwyg = "true";
defparam \fifo_out|Dout[61] .power_up = "low";

// Location: IOIBUF_X142_Y38_N32
twentynm_io_ibuf \CHNL_RX_DATA[62]~input (
	.i(CHNL_RX_DATA[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[62]~input_o ));
defparam \CHNL_RX_DATA[62]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[62]~input .simulate_z_as = "z";

// Location: FF_X147_Y101_N5
dffeas \fifo_in|mem_rtl_0_bypass[83] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [83]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[83] .power_up = "low";

// Location: FF_X147_Y101_N59
dffeas \fifo_in|Dout[62]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [83]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[62]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[62]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[62]~RTM .power_up = "low";

// Location: EC_X150_Y101_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[62]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N56
dffeas \fifo_in|Dout[62]~RTM_89 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [62]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[62]~RTM_89_q ),
	.prn(vcc));
defparam \fifo_in|Dout[62]~RTM_89 .is_wysiwyg = "true";
defparam \fifo_in|Dout[62]~RTM_89 .power_up = "low";

// Location: FF_X147_Y101_N20
dffeas \fifo_in|mem~63 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~63_q ),
	.prn(vcc));
defparam \fifo_in|mem~63 .is_wysiwyg = "true";
defparam \fifo_in|mem~63 .power_up = "low";

// Location: FF_X147_Y101_N49
dffeas \fifo_in|Dout[62]~RTM_90 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~63_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[62]~RTM_90_q ),
	.prn(vcc));
defparam \fifo_in|Dout[62]~RTM_90 .is_wysiwyg = "true";
defparam \fifo_in|Dout[62]~RTM_90 .power_up = "low";

// Location: MLABCELL_X148_Y101_N51
twentynm_lcell_comb \fifo_in|mem~196 (
// Equation(s):
// \fifo_in|mem~196_combout  = ( \fifo_in|Dout[62]~RTM_90_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[62]~RTM_89_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[62]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[62]~RTM_90_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[62]~RTM_89_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[62]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[62]~RTM_q ),
	.datad(!\fifo_in|Dout[62]~RTM_89_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[62]~RTM_90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~196 .extended_lut = "off";
defparam \fifo_in|mem~196 .lut_mask = 64'h052705278DAF8DAF;
defparam \fifo_in|mem~196 .shared_arith = "off";

// Location: FF_X149_Y98_N59
dffeas \fifo_out|mem_rtl_0_bypass[83] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [83]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[83] .power_up = "low";

// Location: FF_X149_Y98_N10
dffeas \fifo_out|mem~63 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~63_q ),
	.prn(vcc));
defparam \fifo_out|mem~63 .is_wysiwyg = "true";
defparam \fifo_out|mem~63 .power_up = "low";

// Location: EC_X150_Y98_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~196_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N42
twentynm_lcell_comb \fifo_out|mem~196 (
// Equation(s):
// \fifo_out|mem~196_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [62] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~63_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [83])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [62] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~63_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [83])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [83]),
	.datad(!\fifo_out|mem~63_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [62]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~196 .extended_lut = "off";
defparam \fifo_out|mem~196 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~196 .shared_arith = "off";

// Location: FF_X149_Y98_N44
dffeas \fifo_out|Dout[62] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~196_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [62]),
	.prn(vcc));
defparam \fifo_out|Dout[62] .is_wysiwyg = "true";
defparam \fifo_out|Dout[62] .power_up = "low";

// Location: IOIBUF_X142_Y39_N47
twentynm_io_ibuf \CHNL_RX_DATA[63]~input (
	.i(CHNL_RX_DATA[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[63]~input_o ));
defparam \CHNL_RX_DATA[63]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[63]~input .simulate_z_as = "z";

// Location: FF_X152_Y101_N17
dffeas \fifo_in|mem~64 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[63]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~64_q ),
	.prn(vcc));
defparam \fifo_in|mem~64 .is_wysiwyg = "true";
defparam \fifo_in|mem~64 .power_up = "low";

// Location: FF_X152_Y101_N44
dffeas \fifo_in|Dout[63]~RTM_134 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~64_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[63]~RTM_134_q ),
	.prn(vcc));
defparam \fifo_in|Dout[63]~RTM_134 .is_wysiwyg = "true";
defparam \fifo_in|Dout[63]~RTM_134 .power_up = "low";

// Location: EC_X150_Y101_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[63]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N4
dffeas \fifo_in|Dout[63]~RTM_133 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [63]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[63]~RTM_133_q ),
	.prn(vcc));
defparam \fifo_in|Dout[63]~RTM_133 .is_wysiwyg = "true";
defparam \fifo_in|Dout[63]~RTM_133 .power_up = "low";

// Location: FF_X152_Y101_N49
dffeas \fifo_in|mem_rtl_0_bypass[84] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[63]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [84]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[84] .power_up = "low";

// Location: FF_X152_Y101_N47
dffeas \fifo_in|Dout[63]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [84]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[63]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[63]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[63]~RTM .power_up = "low";

// Location: LABCELL_X151_Y101_N21
twentynm_lcell_comb \fifo_in|mem~197 (
// Equation(s):
// \fifo_in|mem~197_combout  = ( \fifo_in|Dout[63]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[63]~RTM_134_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[63]~RTM_133_q )))) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) # ( !\fifo_in|Dout[63]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[63]~RTM_134_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[63]~RTM_133_q ))))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4_q ),
	.datab(!\fifo_in|Dout[63]~RTM_134_q ),
	.datac(!\fifo_in|Dout[63]~RTM_133_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[63]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~197 .extended_lut = "off";
defparam \fifo_in|mem~197 .lut_mask = 64'h220A220A775F775F;
defparam \fifo_in|mem~197 .shared_arith = "off";

// Location: FF_X148_Y98_N11
dffeas \fifo_out|mem~64 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~64_q ),
	.prn(vcc));
defparam \fifo_out|mem~64 .is_wysiwyg = "true";
defparam \fifo_out|mem~64 .power_up = "low";

// Location: FF_X148_Y98_N20
dffeas \fifo_out|mem_rtl_0_bypass[84] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [84]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[84] .power_up = "low";

// Location: EC_X150_Y98_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~197_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N21
twentynm_lcell_comb \fifo_out|mem~197 (
// Equation(s):
// \fifo_out|mem~197_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [63] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~64_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [84])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [63] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~64_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [84])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~64_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [84]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~197 .extended_lut = "off";
defparam \fifo_out|mem~197 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~197 .shared_arith = "off";

// Location: FF_X149_Y98_N22
dffeas \fifo_out|Dout[63] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~197_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [63]),
	.prn(vcc));
defparam \fifo_out|Dout[63] .is_wysiwyg = "true";
defparam \fifo_out|Dout[63] .power_up = "low";

// Location: IOIBUF_X142_Y36_N47
twentynm_io_ibuf \CHNL_RX_DATA[64]~input (
	.i(CHNL_RX_DATA[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[64]~input_o ));
defparam \CHNL_RX_DATA[64]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[64]~input .simulate_z_as = "z";

// Location: FF_X148_Y101_N43
dffeas \fifo_in|mem~65 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[64]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~65_q ),
	.prn(vcc));
defparam \fifo_in|mem~65 .is_wysiwyg = "true";
defparam \fifo_in|mem~65 .power_up = "low";

// Location: FF_X148_Y101_N16
dffeas \fifo_in|Dout[64]~RTM_182 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~65_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[64]~RTM_182_q ),
	.prn(vcc));
defparam \fifo_in|Dout[64]~RTM_182 .is_wysiwyg = "true";
defparam \fifo_in|Dout[64]~RTM_182 .power_up = "low";

// Location: EC_X150_Y101_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[64]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N26
dffeas \fifo_in|Dout[64]~RTM_181 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [64]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[64]~RTM_181_q ),
	.prn(vcc));
defparam \fifo_in|Dout[64]~RTM_181 .is_wysiwyg = "true";
defparam \fifo_in|Dout[64]~RTM_181 .power_up = "low";

// Location: FF_X148_Y101_N2
dffeas \fifo_in|mem_rtl_0_bypass[85] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[64]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [85]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[85] .power_up = "low";

// Location: FF_X148_Y101_N55
dffeas \fifo_in|Dout[64]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [85]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[64]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[64]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[64]~RTM .power_up = "low";

// Location: LABCELL_X149_Y101_N6
twentynm_lcell_comb \fifo_in|mem~198 (
// Equation(s):
// \fifo_in|mem~198_combout  = ( \fifo_in|Dout[64]~RTM_181_q  & ( \fifo_in|Dout[64]~RTM_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[64]~RTM_182_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[64]~RTM_181_q  & ( 
// \fifo_in|Dout[64]~RTM_q  & ( ((\fifo_in|Dout[64]~RTM_182_q  & !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[64]~RTM_181_q  & ( !\fifo_in|Dout[64]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[64]~RTM_182_q ))) ) ) ) # ( !\fifo_in|Dout[64]~RTM_181_q  & ( !\fifo_in|Dout[64]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[64]~RTM_182_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[64]~RTM_182_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[64]~RTM_181_q ),
	.dataf(!\fifo_in|Dout[64]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~198 .extended_lut = "off";
defparam \fifo_in|mem~198 .lut_mask = 64'h220022AA775577FF;
defparam \fifo_in|mem~198 .shared_arith = "off";

// Location: FF_X151_Y98_N11
dffeas \fifo_out|mem~65 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~65_q ),
	.prn(vcc));
defparam \fifo_out|mem~65 .is_wysiwyg = "true";
defparam \fifo_out|mem~65 .power_up = "low";

// Location: FF_X151_Y98_N31
dffeas \fifo_out|mem_rtl_0_bypass[85] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [85]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[85] .power_up = "low";

// Location: EC_X150_Y98_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~198_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N0
twentynm_lcell_comb \fifo_out|mem~198 (
// Equation(s):
// \fifo_out|mem~198_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [64] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~65_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [85])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [64] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~65_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [85])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~65_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [85]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~198 .extended_lut = "off";
defparam \fifo_out|mem~198 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~198 .shared_arith = "off";

// Location: FF_X151_Y98_N2
dffeas \fifo_out|Dout[64] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~198_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [64]),
	.prn(vcc));
defparam \fifo_out|Dout[64] .is_wysiwyg = "true";
defparam \fifo_out|Dout[64] .power_up = "low";

// Location: IOIBUF_X142_Y34_N62
twentynm_io_ibuf \CHNL_RX_DATA[65]~input (
	.i(CHNL_RX_DATA[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[65]~input_o ));
defparam \CHNL_RX_DATA[65]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[65]~input .simulate_z_as = "z";

// Location: FF_X148_Y101_N4
dffeas \fifo_in|mem_rtl_0_bypass[86] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[65]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [86]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[86] .power_up = "low";

// Location: FF_X148_Y101_N25
dffeas \fifo_in|Dout[65]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [86]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[65]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[65]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[65]~RTM .power_up = "low";

// Location: FF_X148_Y101_N50
dffeas \fifo_in|mem~66 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[65]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~66_q ),
	.prn(vcc));
defparam \fifo_in|mem~66 .is_wysiwyg = "true";
defparam \fifo_in|mem~66 .power_up = "low";

// Location: FF_X148_Y101_N28
dffeas \fifo_in|Dout[65]~RTM_174 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~66_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[65]~RTM_174_q ),
	.prn(vcc));
defparam \fifo_in|Dout[65]~RTM_174 .is_wysiwyg = "true";
defparam \fifo_in|Dout[65]~RTM_174 .power_up = "low";

// Location: EC_X150_Y101_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[65]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 65;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 65;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N49
dffeas \fifo_in|Dout[65]~RTM_173 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [65]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[65]~RTM_173_q ),
	.prn(vcc));
defparam \fifo_in|Dout[65]~RTM_173 .is_wysiwyg = "true";
defparam \fifo_in|Dout[65]~RTM_173 .power_up = "low";

// Location: LABCELL_X149_Y101_N21
twentynm_lcell_comb \fifo_in|mem~199 (
// Equation(s):
// \fifo_in|mem~199_combout  = ( \fifo_in|Dout[65]~RTM_173_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[65]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[65]~RTM_173_q  & ( \fifo_in|Dout[3]~RTM_q  & ( 
// (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[65]~RTM_q ) ) ) ) # ( \fifo_in|Dout[65]~RTM_173_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[65]~RTM_174_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// (\fifo_in|Dout[65]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[65]~RTM_173_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[65]~RTM_174_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[65]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[65]~RTM_q ),
	.datac(!\fifo_in|Dout[65]~RTM_174_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[65]~RTM_173_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~199 .extended_lut = "off";
defparam \fifo_in|mem~199 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \fifo_in|mem~199 .shared_arith = "off";

// Location: FF_X149_Y98_N31
dffeas \fifo_out|mem_rtl_0_bypass[86] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [86]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[86] .power_up = "low";

// Location: EC_X150_Y98_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~199_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 65;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 65;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";

// Location: FF_X149_Y98_N25
dffeas \fifo_out|mem~66 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~199_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~66_q ),
	.prn(vcc));
defparam \fifo_out|mem~66 .is_wysiwyg = "true";
defparam \fifo_out|mem~66 .power_up = "low";

// Location: LABCELL_X149_Y98_N36
twentynm_lcell_comb \fifo_out|mem~199 (
// Equation(s):
// \fifo_out|mem~199_combout  = ( \fifo_out|mem~66_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [65])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [86])))) ) ) # ( 
// !\fifo_out|mem~66_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [65])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [86])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [86]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [65]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~199 .extended_lut = "off";
defparam \fifo_out|mem~199 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~199 .shared_arith = "off";

// Location: FF_X149_Y98_N38
dffeas \fifo_out|Dout[65] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~199_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [65]),
	.prn(vcc));
defparam \fifo_out|Dout[65] .is_wysiwyg = "true";
defparam \fifo_out|Dout[65] .power_up = "low";

// Location: IOIBUF_X142_Y43_N47
twentynm_io_ibuf \CHNL_RX_DATA[66]~input (
	.i(CHNL_RX_DATA[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[66]~input_o ));
defparam \CHNL_RX_DATA[66]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[66]~input .simulate_z_as = "z";

// Location: FF_X152_Y101_N4
dffeas \fifo_in|mem~67 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[66]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~67_q ),
	.prn(vcc));
defparam \fifo_in|mem~67 .is_wysiwyg = "true";
defparam \fifo_in|mem~67 .power_up = "low";

// Location: FF_X152_Y101_N26
dffeas \fifo_in|Dout[66]~RTM_138 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~67_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[66]~RTM_138_q ),
	.prn(vcc));
defparam \fifo_in|Dout[66]~RTM_138 .is_wysiwyg = "true";
defparam \fifo_in|Dout[66]~RTM_138 .power_up = "low";

// Location: FF_X152_Y101_N55
dffeas \fifo_in|mem_rtl_0_bypass[87] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[66]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [87]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[87] .power_up = "low";

// Location: FF_X152_Y101_N29
dffeas \fifo_in|Dout[66]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [87]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[66]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[66]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[66]~RTM .power_up = "low";

// Location: EC_X150_Y101_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[66]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 66;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 66;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N19
dffeas \fifo_in|Dout[66]~RTM_137 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [66]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[66]~RTM_137_q ),
	.prn(vcc));
defparam \fifo_in|Dout[66]~RTM_137 .is_wysiwyg = "true";
defparam \fifo_in|Dout[66]~RTM_137 .power_up = "low";

// Location: LABCELL_X151_Y101_N54
twentynm_lcell_comb \fifo_in|mem~200 (
// Equation(s):
// \fifo_in|mem~200_combout  = ( \fifo_in|Dout[66]~RTM_137_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[66]~RTM_138_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[66]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[66]~RTM_137_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[66]~RTM_138_q  & ((!\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[66]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[66]~RTM_138_q ),
	.datab(!\fifo_in|Dout[66]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[66]~RTM_137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~200 .extended_lut = "off";
defparam \fifo_in|mem~200 .lut_mask = 64'h503350335F335F33;
defparam \fifo_in|mem~200 .shared_arith = "off";

// Location: FF_X149_Y98_N29
dffeas \fifo_out|mem~67 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~67_q ),
	.prn(vcc));
defparam \fifo_out|mem~67 .is_wysiwyg = "true";
defparam \fifo_out|mem~67 .power_up = "low";

// Location: FF_X149_Y98_N13
dffeas \fifo_out|mem_rtl_0_bypass[87] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [87]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[87] .power_up = "low";

// Location: EC_X150_Y98_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~200_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 66;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 66;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N3
twentynm_lcell_comb \fifo_out|mem~200 (
// Equation(s):
// \fifo_out|mem~200_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [66] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~67_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [87])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [66] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~67_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [87])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~67_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [87]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~200 .extended_lut = "off";
defparam \fifo_out|mem~200 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~200 .shared_arith = "off";

// Location: FF_X149_Y98_N5
dffeas \fifo_out|Dout[66] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~200_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [66]),
	.prn(vcc));
defparam \fifo_out|Dout[66] .is_wysiwyg = "true";
defparam \fifo_out|Dout[66] .power_up = "low";

// Location: IOIBUF_X142_Y37_N32
twentynm_io_ibuf \CHNL_RX_DATA[67]~input (
	.i(CHNL_RX_DATA[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[67]~input_o ));
defparam \CHNL_RX_DATA[67]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[67]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[67]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 67;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 67;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N46
dffeas \fifo_in|Dout[67]~RTM_167 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [67]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[67]~RTM_167_q ),
	.prn(vcc));
defparam \fifo_in|Dout[67]~RTM_167 .is_wysiwyg = "true";
defparam \fifo_in|Dout[67]~RTM_167 .power_up = "low";

// Location: FF_X148_Y101_N47
dffeas \fifo_in|mem~68 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[67]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~68_q ),
	.prn(vcc));
defparam \fifo_in|mem~68 .is_wysiwyg = "true";
defparam \fifo_in|mem~68 .power_up = "low";

// Location: FF_X148_Y101_N58
dffeas \fifo_in|Dout[67]~RTM_168 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~68_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[67]~RTM_168_q ),
	.prn(vcc));
defparam \fifo_in|Dout[67]~RTM_168 .is_wysiwyg = "true";
defparam \fifo_in|Dout[67]~RTM_168 .power_up = "low";

// Location: FF_X148_Y101_N38
dffeas \fifo_in|mem_rtl_0_bypass[88] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[67]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [88]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[88] .power_up = "low";

// Location: FF_X148_Y101_N13
dffeas \fifo_in|Dout[67]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [88]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[67]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[67]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[67]~RTM .power_up = "low";

// Location: LABCELL_X149_Y101_N30
twentynm_lcell_comb \fifo_in|mem~201 (
// Equation(s):
// \fifo_in|mem~201_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[67]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[67]~RTM_167_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[67]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[67]~RTM_168_q  ) ) )

	.dataa(!\fifo_in|Dout[67]~RTM_167_q ),
	.datab(!\fifo_in|Dout[67]~RTM_168_q ),
	.datac(!\fifo_in|Dout[67]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~201 .extended_lut = "off";
defparam \fifo_in|mem~201 .lut_mask = 64'h33330F0F55550F0F;
defparam \fifo_in|mem~201 .shared_arith = "off";

// Location: FF_X151_Y98_N40
dffeas \fifo_out|mem_rtl_0_bypass[88] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [88]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[88] .power_up = "low";

// Location: FF_X151_Y98_N53
dffeas \fifo_out|mem~68 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~68_q ),
	.prn(vcc));
defparam \fifo_out|mem~68 .is_wysiwyg = "true";
defparam \fifo_out|mem~68 .power_up = "low";

// Location: EC_X150_Y98_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~201_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 67;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 67;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N42
twentynm_lcell_comb \fifo_out|mem~201 (
// Equation(s):
// \fifo_out|mem~201_combout  = ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [67] & ( \fifo_out|mem_rtl_0_bypass [88] ) ) ) # ( !\fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [67] & ( 
// (\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~68_q ) ) ) ) # ( \fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [67] & ( \fifo_out|mem_rtl_0_bypass [88] ) ) ) # ( !\fifo_out|mem~133_combout  & ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [67] & ( (\fifo_out|mem~68_q  & !\fifo_out|mem~0DUPLICATE_q ) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [88]),
	.datab(!\fifo_out|mem~68_q ),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_out|mem~133_combout ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [67]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~201 .extended_lut = "off";
defparam \fifo_out|mem~201 .lut_mask = 64'h303055553F3F5555;
defparam \fifo_out|mem~201 .shared_arith = "off";

// Location: FF_X151_Y98_N44
dffeas \fifo_out|Dout[67] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~201_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [67]),
	.prn(vcc));
defparam \fifo_out|Dout[67] .is_wysiwyg = "true";
defparam \fifo_out|Dout[67] .power_up = "low";

// Location: IOIBUF_X142_Y36_N17
twentynm_io_ibuf \CHNL_RX_DATA[68]~input (
	.i(CHNL_RX_DATA[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[68]~input_o ));
defparam \CHNL_RX_DATA[68]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[68]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[68]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N1
dffeas \fifo_in|Dout[68]~RTM_175 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [68]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[68]~RTM_175_q ),
	.prn(vcc));
defparam \fifo_in|Dout[68]~RTM_175 .is_wysiwyg = "true";
defparam \fifo_in|Dout[68]~RTM_175 .power_up = "low";

// Location: FF_X152_Y101_N58
dffeas \fifo_in|mem_rtl_0_bypass[89] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [89]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[89] .power_up = "low";

// Location: FF_X152_Y101_N11
dffeas \fifo_in|Dout[68]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [89]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[68]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[68]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[68]~RTM .power_up = "low";

// Location: FF_X152_Y101_N2
dffeas \fifo_in|mem~69 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~69_q ),
	.prn(vcc));
defparam \fifo_in|mem~69 .is_wysiwyg = "true";
defparam \fifo_in|mem~69 .power_up = "low";

// Location: FF_X152_Y101_N7
dffeas \fifo_in|Dout[68]~RTM_176 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~69_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[68]~RTM_176_q ),
	.prn(vcc));
defparam \fifo_in|Dout[68]~RTM_176 .is_wysiwyg = "true";
defparam \fifo_in|Dout[68]~RTM_176 .power_up = "low";

// Location: LABCELL_X149_Y101_N54
twentynm_lcell_comb \fifo_in|mem~202 (
// Equation(s):
// \fifo_in|mem~202_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[68]~RTM_175_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[68]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[68]~RTM_176_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[68]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[68]~RTM_175_q ),
	.datac(!\fifo_in|Dout[68]~RTM_q ),
	.datad(!\fifo_in|Dout[68]~RTM_176_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~202 .extended_lut = "off";
defparam \fifo_in|mem~202 .lut_mask = 64'h05AF05AF27272727;
defparam \fifo_in|mem~202 .shared_arith = "off";

// Location: EC_X150_Y98_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~202_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";

// Location: FF_X149_Y98_N16
dffeas \fifo_out|mem_rtl_0_bypass[89] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [89]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[89] .power_up = "low";

// Location: FF_X149_Y101_N35
dffeas \fifo_out|mem~69 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~69_q ),
	.prn(vcc));
defparam \fifo_out|mem~69 .is_wysiwyg = "true";
defparam \fifo_out|mem~69 .power_up = "low";

// Location: LABCELL_X149_Y98_N18
twentynm_lcell_comb \fifo_out|mem~202 (
// Equation(s):
// \fifo_out|mem~202_combout  = ( \fifo_out|mem~69_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [68])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [89])))) ) ) # ( 
// !\fifo_out|mem~69_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [68]))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [89])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [68]),
	.datad(!\fifo_out|mem_rtl_0_bypass [89]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~202 .extended_lut = "off";
defparam \fifo_out|mem~202 .lut_mask = 64'h043704378CBF8CBF;
defparam \fifo_out|mem~202 .shared_arith = "off";

// Location: FF_X149_Y98_N20
dffeas \fifo_out|Dout[68] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~202_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [68]),
	.prn(vcc));
defparam \fifo_out|Dout[68] .is_wysiwyg = "true";
defparam \fifo_out|Dout[68] .power_up = "low";

// Location: IOIBUF_X142_Y37_N17
twentynm_io_ibuf \CHNL_RX_DATA[69]~input (
	.i(CHNL_RX_DATA[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[69]~input_o ));
defparam \CHNL_RX_DATA[69]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[69]~input .simulate_z_as = "z";

// Location: FF_X148_Y100_N11
dffeas \fifo_in|mem~70 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~70_q ),
	.prn(vcc));
defparam \fifo_in|mem~70 .is_wysiwyg = "true";
defparam \fifo_in|mem~70 .power_up = "low";

// Location: FF_X148_Y100_N13
dffeas \fifo_in|Dout[69]~RTM_110 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~70_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[69]~RTM_110_q ),
	.prn(vcc));
defparam \fifo_in|Dout[69]~RTM_110 .is_wysiwyg = "true";
defparam \fifo_in|Dout[69]~RTM_110 .power_up = "low";

// Location: EC_X150_Y101_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[69]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 69;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 69;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N25
dffeas \fifo_in|Dout[69]~RTM_109 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [69]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[69]~RTM_109_q ),
	.prn(vcc));
defparam \fifo_in|Dout[69]~RTM_109 .is_wysiwyg = "true";
defparam \fifo_in|Dout[69]~RTM_109 .power_up = "low";

// Location: FF_X148_Y100_N29
dffeas \fifo_in|mem_rtl_0_bypass[90] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [90]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[90] .power_up = "low";

// Location: FF_X148_Y100_N35
dffeas \fifo_in|Dout[69]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [90]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[69]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[69]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[69]~RTM .power_up = "low";

// Location: LABCELL_X149_Y100_N51
twentynm_lcell_comb \fifo_in|mem~203 (
// Equation(s):
// \fifo_in|mem~203_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[69]~RTM_109_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[69]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[69]~RTM_110_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[69]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[69]~RTM_110_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[69]~RTM_109_q ),
	.datad(!\fifo_in|Dout[69]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~203 .extended_lut = "off";
defparam \fifo_in|mem~203 .lut_mask = 64'h447744770C3F0C3F;
defparam \fifo_in|mem~203 .shared_arith = "off";

// Location: FF_X149_Y98_N8
dffeas \fifo_out|mem~70 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~70_q ),
	.prn(vcc));
defparam \fifo_out|mem~70 .is_wysiwyg = "true";
defparam \fifo_out|mem~70 .power_up = "low";

// Location: FF_X149_Y98_N32
dffeas \fifo_out|mem_rtl_0_bypass[90] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [90]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[90] .power_up = "low";

// Location: EC_X150_Y98_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~203_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 69;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 69;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N39
twentynm_lcell_comb \fifo_out|mem~203 (
// Equation(s):
// \fifo_out|mem~203_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [69] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~70_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [90])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [69] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~70_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [90])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~70_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [90]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [69]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~203 .extended_lut = "off";
defparam \fifo_out|mem~203 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~203 .shared_arith = "off";

// Location: FF_X149_Y98_N40
dffeas \fifo_out|Dout[69] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~203_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [69]),
	.prn(vcc));
defparam \fifo_out|Dout[69] .is_wysiwyg = "true";
defparam \fifo_out|Dout[69] .power_up = "low";

// Location: IOIBUF_X142_Y35_N17
twentynm_io_ibuf \CHNL_RX_DATA[70]~input (
	.i(CHNL_RX_DATA[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[70]~input_o ));
defparam \CHNL_RX_DATA[70]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[70]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[70]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 70;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 70;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N59
dffeas \fifo_in|Dout[70]~RTM_135 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [70]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[70]~RTM_135_q ),
	.prn(vcc));
defparam \fifo_in|Dout[70]~RTM_135 .is_wysiwyg = "true";
defparam \fifo_in|Dout[70]~RTM_135 .power_up = "low";

// Location: FF_X148_Y101_N44
dffeas \fifo_in|mem~71 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[70]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~71_q ),
	.prn(vcc));
defparam \fifo_in|mem~71 .is_wysiwyg = "true";
defparam \fifo_in|mem~71 .power_up = "low";

// Location: FF_X148_Y101_N56
dffeas \fifo_in|Dout[70]~RTM_136 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~71_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[70]~RTM_136_q ),
	.prn(vcc));
defparam \fifo_in|Dout[70]~RTM_136 .is_wysiwyg = "true";
defparam \fifo_in|Dout[70]~RTM_136 .power_up = "low";

// Location: FF_X148_Y101_N32
dffeas \fifo_in|mem_rtl_0_bypass[91] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[70]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [91]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[91] .power_up = "low";

// Location: FF_X148_Y101_N10
dffeas \fifo_in|Dout[70]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [91]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[70]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[70]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[70]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y101_N12
twentynm_lcell_comb \fifo_in|mem~204 (
// Equation(s):
// \fifo_in|mem~204_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[70]~RTM_135_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[70]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[70]~RTM_136_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[70]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[70]~RTM_135_q ),
	.datab(!\fifo_in|Dout[70]~RTM_136_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[70]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~204 .extended_lut = "off";
defparam \fifo_in|mem~204 .lut_mask = 64'h303F303F505F505F;
defparam \fifo_in|mem~204 .shared_arith = "off";

// Location: FF_X148_Y98_N50
dffeas \fifo_out|mem~71 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~71_q ),
	.prn(vcc));
defparam \fifo_out|mem~71 .is_wysiwyg = "true";
defparam \fifo_out|mem~71 .power_up = "low";

// Location: FF_X148_Y98_N55
dffeas \fifo_out|mem_rtl_0_bypass[91] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [91]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[91] .power_up = "low";

// Location: EC_X150_Y98_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~204_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 70;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 70;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";

// Location: MLABCELL_X148_Y98_N0
twentynm_lcell_comb \fifo_out|mem~204 (
// Equation(s):
// \fifo_out|mem~204_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [70] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~0DUPLICATE_q )) # (\fifo_out|mem~71_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [91])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [70] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~71_q  & ((!\fifo_out|mem~0DUPLICATE_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [91])))) ) )

	.dataa(!\fifo_out|mem~71_q ),
	.datab(!\fifo_out|mem_rtl_0_bypass [91]),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(!\fifo_out|mem~133_combout ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~204 .extended_lut = "off";
defparam \fifo_out|mem~204 .lut_mask = 64'h503350335F335F33;
defparam \fifo_out|mem~204 .shared_arith = "off";

// Location: FF_X148_Y98_N2
dffeas \fifo_out|Dout[70] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~204_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [70]),
	.prn(vcc));
defparam \fifo_out|Dout[70] .is_wysiwyg = "true";
defparam \fifo_out|Dout[70] .power_up = "low";

// Location: IOIBUF_X142_Y39_N32
twentynm_io_ibuf \CHNL_RX_DATA[71]~input (
	.i(CHNL_RX_DATA[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[71]~input_o ));
defparam \CHNL_RX_DATA[71]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[71]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[71]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 71;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 71;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N58
dffeas \fifo_in|Dout[71]~RTM_169 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [71]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[71]~RTM_169_q ),
	.prn(vcc));
defparam \fifo_in|Dout[71]~RTM_169 .is_wysiwyg = "true";
defparam \fifo_in|Dout[71]~RTM_169 .power_up = "low";

// Location: FF_X152_Y101_N14
dffeas \fifo_in|mem~72 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~72_q ),
	.prn(vcc));
defparam \fifo_in|mem~72 .is_wysiwyg = "true";
defparam \fifo_in|mem~72 .power_up = "low";

// Location: FF_X152_Y101_N25
dffeas \fifo_in|Dout[71]~RTM_170 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~72_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[71]~RTM_170_q ),
	.prn(vcc));
defparam \fifo_in|Dout[71]~RTM_170 .is_wysiwyg = "true";
defparam \fifo_in|Dout[71]~RTM_170 .power_up = "low";

// Location: FF_X152_Y101_N56
dffeas \fifo_in|mem_rtl_0_bypass[92] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [92]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[92] .power_up = "low";

// Location: FF_X152_Y101_N8
dffeas \fifo_in|Dout[71]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [92]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[71]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[71]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[71]~RTM .power_up = "low";

// Location: LABCELL_X151_Y101_N33
twentynm_lcell_comb \fifo_in|mem~205 (
// Equation(s):
// \fifo_in|mem~205_combout  = ( \fifo_in|Dout[71]~RTM_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4_q ) # (\fifo_in|Dout[71]~RTM_169_q ) ) ) ) # ( !\fifo_in|Dout[71]~RTM_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[71]~RTM_169_q  & 
// !\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( \fifo_in|Dout[71]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[71]~RTM_170_q ) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( !\fifo_in|Dout[71]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// \fifo_in|Dout[71]~RTM_170_q ) ) ) )

	.dataa(!\fifo_in|Dout[71]~RTM_169_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[71]~RTM_170_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[71]~RTM_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~205 .extended_lut = "off";
defparam \fifo_in|mem~205 .lut_mask = 64'h0C0C3F3F44447777;
defparam \fifo_in|mem~205 .shared_arith = "off";

// Location: FF_X151_Y98_N55
dffeas \fifo_out|mem_rtl_0_bypass[92] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [92]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[92] .power_up = "low";

// Location: FF_X151_Y98_N7
dffeas \fifo_out|mem~72 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~72_q ),
	.prn(vcc));
defparam \fifo_out|mem~72 .is_wysiwyg = "true";
defparam \fifo_out|mem~72 .power_up = "low";

// Location: EC_X150_Y98_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~205_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 71;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 71;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N27
twentynm_lcell_comb \fifo_out|mem~205 (
// Equation(s):
// \fifo_out|mem~205_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [71] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~72_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [92])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [71] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~72_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [92])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [92]),
	.datad(!\fifo_out|mem~72_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [71]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~205 .extended_lut = "off";
defparam \fifo_out|mem~205 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~205 .shared_arith = "off";

// Location: FF_X151_Y98_N28
dffeas \fifo_out|Dout[71] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~205_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [71]),
	.prn(vcc));
defparam \fifo_out|Dout[71] .is_wysiwyg = "true";
defparam \fifo_out|Dout[71] .power_up = "low";

// Location: IOIBUF_X142_Y41_N62
twentynm_io_ibuf \CHNL_RX_DATA[72]~input (
	.i(CHNL_RX_DATA[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[72]~input_o ));
defparam \CHNL_RX_DATA[72]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[72]~input .simulate_z_as = "z";

// Location: FF_X152_Y101_N5
dffeas \fifo_in|mem~73 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[72]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~73_q ),
	.prn(vcc));
defparam \fifo_in|mem~73 .is_wysiwyg = "true";
defparam \fifo_in|mem~73 .power_up = "low";

// Location: FF_X152_Y101_N32
dffeas \fifo_in|Dout[72]~RTM_172 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~73_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[72]~RTM_172_q ),
	.prn(vcc));
defparam \fifo_in|Dout[72]~RTM_172 .is_wysiwyg = "true";
defparam \fifo_in|Dout[72]~RTM_172 .power_up = "low";

// Location: FF_X152_Y101_N50
dffeas \fifo_in|mem_rtl_0_bypass[93] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[72]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [93]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[93] .power_up = "low";

// Location: FF_X152_Y101_N41
dffeas \fifo_in|Dout[72]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [93]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[72]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[72]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[72]~RTM .power_up = "low";

// Location: EC_X150_Y101_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[72]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N22
dffeas \fifo_in|Dout[72]~RTM_171 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [72]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[72]~RTM_171_q ),
	.prn(vcc));
defparam \fifo_in|Dout[72]~RTM_171 .is_wysiwyg = "true";
defparam \fifo_in|Dout[72]~RTM_171 .power_up = "low";

// Location: LABCELL_X151_Y101_N0
twentynm_lcell_comb \fifo_in|mem~206 (
// Equation(s):
// \fifo_in|mem~206_combout  = ( \fifo_in|Dout[72]~RTM_171_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[72]~RTM_172_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[72]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[72]~RTM_171_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[72]~RTM_172_q  & ((!\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[72]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[72]~RTM_172_q ),
	.datab(!\fifo_in|Dout[72]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4_q ),
	.datae(!\fifo_in|Dout[72]~RTM_171_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~206 .extended_lut = "off";
defparam \fifo_in|mem~206 .lut_mask = 64'h50335F3350335F33;
defparam \fifo_in|mem~206 .shared_arith = "off";

// Location: FF_X151_Y98_N38
dffeas \fifo_out|mem_rtl_0_bypass[93] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [93]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[93] .power_up = "low";

// Location: FF_X151_Y98_N22
dffeas \fifo_out|mem~73 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~73_q ),
	.prn(vcc));
defparam \fifo_out|mem~73 .is_wysiwyg = "true";
defparam \fifo_out|mem~73 .power_up = "low";

// Location: EC_X150_Y98_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~206_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N12
twentynm_lcell_comb \fifo_out|mem~206 (
// Equation(s):
// \fifo_out|mem~206_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [72] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~73_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [93])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [72] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~73_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [93])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [93]),
	.datad(!\fifo_out|mem~73_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~206 .extended_lut = "off";
defparam \fifo_out|mem~206 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~206 .shared_arith = "off";

// Location: FF_X151_Y98_N14
dffeas \fifo_out|Dout[72] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~206_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [72]),
	.prn(vcc));
defparam \fifo_out|Dout[72] .is_wysiwyg = "true";
defparam \fifo_out|Dout[72] .power_up = "low";

// Location: IOIBUF_X142_Y42_N47
twentynm_io_ibuf \CHNL_RX_DATA[73]~input (
	.i(CHNL_RX_DATA[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[73]~input_o ));
defparam \CHNL_RX_DATA[73]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[73]~input .simulate_z_as = "z";

// Location: FF_X147_Y101_N26
dffeas \fifo_in|mem_rtl_0_bypass[94] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[73]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [94]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[94] .power_up = "low";

// Location: FF_X147_Y101_N50
dffeas \fifo_in|Dout[73]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [94]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[73]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[73]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[73]~RTM .power_up = "low";

// Location: FF_X147_Y101_N32
dffeas \fifo_in|mem~74 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[73]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~74_q ),
	.prn(vcc));
defparam \fifo_in|mem~74 .is_wysiwyg = "true";
defparam \fifo_in|mem~74 .power_up = "low";

// Location: FF_X147_Y101_N10
dffeas \fifo_in|Dout[73]~RTM_112 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~74_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[73]~RTM_112_q ),
	.prn(vcc));
defparam \fifo_in|Dout[73]~RTM_112 .is_wysiwyg = "true";
defparam \fifo_in|Dout[73]~RTM_112 .power_up = "low";

// Location: EC_X150_Y101_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[73]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 73;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 73;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N52
dffeas \fifo_in|Dout[73]~RTM_111 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [73]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[73]~RTM_111_q ),
	.prn(vcc));
defparam \fifo_in|Dout[73]~RTM_111 .is_wysiwyg = "true";
defparam \fifo_in|Dout[73]~RTM_111 .power_up = "low";

// Location: LABCELL_X147_Y101_N33
twentynm_lcell_comb \fifo_in|mem~207 (
// Equation(s):
// \fifo_in|mem~207_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[73]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[73]~RTM_111_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[73]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[73]~RTM_112_q  ) ) )

	.dataa(!\fifo_in|Dout[73]~RTM_q ),
	.datab(!\fifo_in|Dout[73]~RTM_112_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[73]~RTM_111_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~207 .extended_lut = "off";
defparam \fifo_in|mem~207 .lut_mask = 64'h3333555500FF5555;
defparam \fifo_in|mem~207 .shared_arith = "off";

// Location: FF_X148_Y98_N43
dffeas \fifo_out|mem~74 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~74_q ),
	.prn(vcc));
defparam \fifo_out|mem~74 .is_wysiwyg = "true";
defparam \fifo_out|mem~74 .power_up = "low";

// Location: FF_X148_Y98_N14
dffeas \fifo_out|mem_rtl_0_bypass[94] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [94]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[94] .power_up = "low";

// Location: EC_X150_Y98_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~207_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 73;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 73;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";

// Location: MLABCELL_X148_Y98_N36
twentynm_lcell_comb \fifo_out|mem~207 (
// Equation(s):
// \fifo_out|mem~207_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [73] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~74_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [94])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [73] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~74_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [94])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~74_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [94]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~207 .extended_lut = "off";
defparam \fifo_out|mem~207 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~207 .shared_arith = "off";

// Location: FF_X148_Y98_N38
dffeas \fifo_out|Dout[73] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~207_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [73]),
	.prn(vcc));
defparam \fifo_out|Dout[73] .is_wysiwyg = "true";
defparam \fifo_out|Dout[73] .power_up = "low";

// Location: IOIBUF_X142_Y39_N62
twentynm_io_ibuf \CHNL_RX_DATA[74]~input (
	.i(CHNL_RX_DATA[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[74]~input_o ));
defparam \CHNL_RX_DATA[74]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[74]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[74]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 74;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 74;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N44
dffeas \fifo_in|Dout[74]~RTM_177 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [74]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[74]~RTM_177_q ),
	.prn(vcc));
defparam \fifo_in|Dout[74]~RTM_177 .is_wysiwyg = "true";
defparam \fifo_in|Dout[74]~RTM_177 .power_up = "low";

// Location: FF_X148_Y101_N1
dffeas \fifo_in|mem_rtl_0_bypass[95] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[74]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [95]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[95] .power_up = "low";

// Location: FF_X148_Y101_N8
dffeas \fifo_in|Dout[74]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [95]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[74]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[74]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[74]~RTM .power_up = "low";

// Location: FF_X149_Y101_N8
dffeas \fifo_in|mem~75 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[74]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~75_q ),
	.prn(vcc));
defparam \fifo_in|mem~75 .is_wysiwyg = "true";
defparam \fifo_in|mem~75 .power_up = "low";

// Location: FF_X149_Y101_N37
dffeas \fifo_in|Dout[74]~RTM_178 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~75_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[74]~RTM_178_q ),
	.prn(vcc));
defparam \fifo_in|Dout[74]~RTM_178 .is_wysiwyg = "true";
defparam \fifo_in|Dout[74]~RTM_178 .power_up = "low";

// Location: LABCELL_X149_Y101_N36
twentynm_lcell_comb \fifo_in|mem~208 (
// Equation(s):
// \fifo_in|mem~208_combout  = ( \fifo_in|Dout[74]~RTM_178_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[74]~RTM_177_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[74]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[74]~RTM_178_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[74]~RTM_177_q  & ((\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[74]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[74]~RTM_177_q ),
	.datab(!\fifo_in|Dout[74]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[74]~RTM_178_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~208 .extended_lut = "off";
defparam \fifo_in|mem~208 .lut_mask = 64'h0353F3530353F353;
defparam \fifo_in|mem~208 .shared_arith = "off";

// Location: FF_X149_Y101_N19
dffeas \fifo_out|mem~75 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~75_q ),
	.prn(vcc));
defparam \fifo_out|mem~75 .is_wysiwyg = "true";
defparam \fifo_out|mem~75 .power_up = "low";

// Location: FF_X149_Y98_N35
dffeas \fifo_out|mem_rtl_0_bypass[95] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [95]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[95] .power_up = "low";

// Location: EC_X150_Y98_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~208_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 74;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 74;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N51
twentynm_lcell_comb \fifo_out|mem~208 (
// Equation(s):
// \fifo_out|mem~208_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [74] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~75_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [95])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [74] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~75_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [95])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~75_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [95]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~208 .extended_lut = "off";
defparam \fifo_out|mem~208 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~208 .shared_arith = "off";

// Location: FF_X149_Y98_N53
dffeas \fifo_out|Dout[74] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~208_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [74]),
	.prn(vcc));
defparam \fifo_out|Dout[74] .is_wysiwyg = "true";
defparam \fifo_out|Dout[74] .power_up = "low";

// Location: IOIBUF_X142_Y43_N17
twentynm_io_ibuf \CHNL_RX_DATA[75]~input (
	.i(CHNL_RX_DATA[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[75]~input_o ));
defparam \CHNL_RX_DATA[75]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[75]~input .simulate_z_as = "z";

// Location: EC_X150_Y101_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[75]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 75;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 75;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N29
dffeas \fifo_in|Dout[75]~RTM_91 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [75]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[75]~RTM_91_q ),
	.prn(vcc));
defparam \fifo_in|Dout[75]~RTM_91 .is_wysiwyg = "true";
defparam \fifo_in|Dout[75]~RTM_91 .power_up = "low";

// Location: FF_X148_Y101_N5
dffeas \fifo_in|mem_rtl_0_bypass[96] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [96]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[96] .power_up = "low";

// Location: FF_X148_Y101_N7
dffeas \fifo_in|Dout[75]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [96]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[75]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[75]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[75]~RTM .power_up = "low";

// Location: FF_X148_Y101_N49
dffeas \fifo_in|mem~76 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~76_q ),
	.prn(vcc));
defparam \fifo_in|mem~76 .is_wysiwyg = "true";
defparam \fifo_in|mem~76 .power_up = "low";

// Location: FF_X148_Y101_N11
dffeas \fifo_in|Dout[75]~RTM_92 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~76_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[75]~RTM_92_q ),
	.prn(vcc));
defparam \fifo_in|Dout[75]~RTM_92 .is_wysiwyg = "true";
defparam \fifo_in|Dout[75]~RTM_92 .power_up = "low";

// Location: MLABCELL_X148_Y101_N33
twentynm_lcell_comb \fifo_in|mem~209 (
// Equation(s):
// \fifo_in|mem~209_combout  = ( \fifo_in|Dout[75]~RTM_92_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[75]~RTM_91_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[75]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[75]~RTM_92_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[75]~RTM_91_q  & (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[75]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[75]~RTM_91_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[75]~RTM_q ),
	.datae(!\fifo_in|Dout[75]~RTM_92_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~209 .extended_lut = "off";
defparam \fifo_in|mem~209 .lut_mask = 64'h0257A2F70257A2F7;
defparam \fifo_in|mem~209 .shared_arith = "off";

// Location: FF_X148_Y98_N17
dffeas \fifo_out|mem_rtl_0_bypass[96] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~209_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [96]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[96] .power_up = "low";

// Location: FF_X148_Y98_N26
dffeas \fifo_out|mem~76 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~209_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~76_q ),
	.prn(vcc));
defparam \fifo_out|mem~76 .is_wysiwyg = "true";
defparam \fifo_out|mem~76 .power_up = "low";

// Location: EC_X150_Y98_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~209_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 75;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 75;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N45
twentynm_lcell_comb \fifo_out|mem~209 (
// Equation(s):
// \fifo_out|mem~209_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [75] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~76_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [96])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [75] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~76_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [96])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [96]),
	.datad(!\fifo_out|mem~76_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [75]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~209 .extended_lut = "off";
defparam \fifo_out|mem~209 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~209 .shared_arith = "off";

// Location: FF_X149_Y98_N47
dffeas \fifo_out|Dout[75] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~209_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [75]),
	.prn(vcc));
defparam \fifo_out|Dout[75] .is_wysiwyg = "true";
defparam \fifo_out|Dout[75] .power_up = "low";

// Location: IOIBUF_X142_Y38_N47
twentynm_io_ibuf \CHNL_RX_DATA[76]~input (
	.i(CHNL_RX_DATA[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[76]~input_o ));
defparam \CHNL_RX_DATA[76]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[76]~input .simulate_z_as = "z";

// Location: FF_X148_Y101_N41
dffeas \fifo_in|mem_rtl_0_bypass[97] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [97]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[97] .power_up = "low";

// Location: FF_X148_Y101_N26
dffeas \fifo_in|Dout[76]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [97]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[76]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[76]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[76]~RTM .power_up = "low";

// Location: FF_X148_Y101_N23
dffeas \fifo_in|mem~77 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~77_q ),
	.prn(vcc));
defparam \fifo_in|mem~77 .is_wysiwyg = "true";
defparam \fifo_in|mem~77 .power_up = "low";

// Location: FF_X148_Y101_N29
dffeas \fifo_in|Dout[76]~RTM_94 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~77_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[76]~RTM_94_q ),
	.prn(vcc));
defparam \fifo_in|Dout[76]~RTM_94 .is_wysiwyg = "true";
defparam \fifo_in|Dout[76]~RTM_94 .power_up = "low";

// Location: EC_X150_Y101_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[76]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N28
dffeas \fifo_in|Dout[76]~RTM_93 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [76]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[76]~RTM_93_q ),
	.prn(vcc));
defparam \fifo_in|Dout[76]~RTM_93 .is_wysiwyg = "true";
defparam \fifo_in|Dout[76]~RTM_93 .power_up = "low";

// Location: LABCELL_X149_Y101_N48
twentynm_lcell_comb \fifo_in|mem~210 (
// Equation(s):
// \fifo_in|mem~210_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[76]~RTM_93_q  & ( \fifo_in|Dout[76]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[76]~RTM_93_q  & ( (\fifo_in|Dout[3]~RTM_q ) # 
// (\fifo_in|Dout[76]~RTM_94_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[76]~RTM_93_q  & ( \fifo_in|Dout[76]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[76]~RTM_93_q  & ( (\fifo_in|Dout[76]~RTM_94_q  & 
// !\fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[76]~RTM_q ),
	.datab(!\fifo_in|Dout[76]~RTM_94_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[76]~RTM_93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~210 .extended_lut = "off";
defparam \fifo_in|mem~210 .lut_mask = 64'h3300555533FF5555;
defparam \fifo_in|mem~210 .shared_arith = "off";

// Location: FF_X151_Y98_N20
dffeas \fifo_out|mem~77 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~77_q ),
	.prn(vcc));
defparam \fifo_out|mem~77 .is_wysiwyg = "true";
defparam \fifo_out|mem~77 .power_up = "low";

// Location: FF_X151_Y98_N41
dffeas \fifo_out|mem_rtl_0_bypass[97] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [97]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[97] .power_up = "low";

// Location: EC_X150_Y98_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~210_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y98_N3
twentynm_lcell_comb \fifo_out|mem~210 (
// Equation(s):
// \fifo_out|mem~210_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [76] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~77_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [97])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [76] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~77_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [97])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~77_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [97]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~210 .extended_lut = "off";
defparam \fifo_out|mem~210 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~210 .shared_arith = "off";

// Location: FF_X151_Y98_N4
dffeas \fifo_out|Dout[76] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~210_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [76]),
	.prn(vcc));
defparam \fifo_out|Dout[76] .is_wysiwyg = "true";
defparam \fifo_out|Dout[76] .power_up = "low";

// Location: IOIBUF_X142_Y38_N62
twentynm_io_ibuf \CHNL_RX_DATA[77]~input (
	.i(CHNL_RX_DATA[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[77]~input_o ));
defparam \CHNL_RX_DATA[77]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[77]~input .simulate_z_as = "z";

// Location: FF_X147_Y101_N41
dffeas \fifo_in|mem_rtl_0_bypass[98] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [98]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[98] .power_up = "low";

// Location: FF_X147_Y101_N7
dffeas \fifo_in|Dout[77]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [98]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[77]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[77]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[77]~RTM .power_up = "low";

// Location: EC_X150_Y101_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[77]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 77;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 77;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";

// Location: FF_X151_Y101_N56
dffeas \fifo_in|Dout[77]~RTM_95 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [77]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[77]~RTM_95_q ),
	.prn(vcc));
defparam \fifo_in|Dout[77]~RTM_95 .is_wysiwyg = "true";
defparam \fifo_in|Dout[77]~RTM_95 .power_up = "low";

// Location: FF_X147_Y101_N44
dffeas \fifo_in|mem~78 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~78_q ),
	.prn(vcc));
defparam \fifo_in|mem~78 .is_wysiwyg = "true";
defparam \fifo_in|mem~78 .power_up = "low";

// Location: FF_X147_Y101_N53
dffeas \fifo_in|Dout[77]~RTM_96 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~78_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[77]~RTM_96_q ),
	.prn(vcc));
defparam \fifo_in|Dout[77]~RTM_96 .is_wysiwyg = "true";
defparam \fifo_in|Dout[77]~RTM_96 .power_up = "low";

// Location: LABCELL_X147_Y101_N27
twentynm_lcell_comb \fifo_in|mem~211 (
// Equation(s):
// \fifo_in|mem~211_combout  = ( \fifo_in|Dout[77]~RTM_96_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[77]~RTM_95_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[77]~RTM_q )) ) ) ) # ( 
// !\fifo_in|Dout[77]~RTM_96_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[77]~RTM_95_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[77]~RTM_q )) ) ) ) # ( \fifo_in|Dout[77]~RTM_96_q  & ( 
// !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[77]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[77]~RTM_96_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & \fifo_in|Dout[77]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[77]~RTM_q ),
	.datac(!\fifo_in|Dout[77]~RTM_95_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[77]~RTM_96_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~211 .extended_lut = "off";
defparam \fifo_in|mem~211 .lut_mask = 64'h1111BBBB1B1B1B1B;
defparam \fifo_in|mem~211 .shared_arith = "off";

// Location: FF_X148_Y98_N59
dffeas \fifo_out|mem_rtl_0_bypass[98] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [98]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[98] .power_up = "low";

// Location: EC_X150_Y98_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~211_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 77;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 77;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";

// Location: FF_X148_Y98_N7
dffeas \fifo_out|mem~78 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~78_q ),
	.prn(vcc));
defparam \fifo_out|mem~78 .is_wysiwyg = "true";
defparam \fifo_out|mem~78 .power_up = "low";

// Location: LABCELL_X151_Y98_N24
twentynm_lcell_comb \fifo_out|mem~211 (
// Equation(s):
// \fifo_out|mem~211_combout  = ( \fifo_out|mem~78_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [77])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [98])))) ) ) # ( 
// !\fifo_out|mem~78_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [77])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [98])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [98]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [77]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~211 .extended_lut = "off";
defparam \fifo_out|mem~211 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~211 .shared_arith = "off";

// Location: FF_X151_Y98_N26
dffeas \fifo_out|Dout[77] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~211_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [77]),
	.prn(vcc));
defparam \fifo_out|Dout[77] .is_wysiwyg = "true";
defparam \fifo_out|Dout[77] .power_up = "low";

// Location: IOIBUF_X142_Y41_N47
twentynm_io_ibuf \CHNL_RX_DATA[78]~input (
	.i(CHNL_RX_DATA[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[78]~input_o ));
defparam \CHNL_RX_DATA[78]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[78]~input .simulate_z_as = "z";

// Location: FF_X147_Y101_N47
dffeas \fifo_in|mem~79 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[78]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~79_q ),
	.prn(vcc));
defparam \fifo_in|mem~79 .is_wysiwyg = "true";
defparam \fifo_in|mem~79 .power_up = "low";

// Location: FF_X147_Y101_N52
dffeas \fifo_in|Dout[78]~RTM_98 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~79_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[78]~RTM_98_q ),
	.prn(vcc));
defparam \fifo_in|Dout[78]~RTM_98 .is_wysiwyg = "true";
defparam \fifo_in|Dout[78]~RTM_98 .power_up = "low";

// Location: EC_X150_Y101_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[78]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 78;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 78;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N4
dffeas \fifo_in|Dout[78]~RTM_97 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [78]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[78]~RTM_97_q ),
	.prn(vcc));
defparam \fifo_in|Dout[78]~RTM_97 .is_wysiwyg = "true";
defparam \fifo_in|Dout[78]~RTM_97 .power_up = "low";

// Location: FF_X147_Y101_N14
dffeas \fifo_in|mem_rtl_0_bypass[99] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[78]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [99]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[99] .power_up = "low";

// Location: FF_X147_Y101_N55
dffeas \fifo_in|Dout[78]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [99]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[78]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[78]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[78]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y101_N39
twentynm_lcell_comb \fifo_in|mem~212 (
// Equation(s):
// \fifo_in|mem~212_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[78]~RTM_97_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[78]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[78]~RTM_98_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[78]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[78]~RTM_98_q ),
	.datac(!\fifo_in|Dout[78]~RTM_97_q ),
	.datad(!\fifo_in|Dout[78]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~212 .extended_lut = "off";
defparam \fifo_in|mem~212 .lut_mask = 64'h227722770A5F0A5F;
defparam \fifo_in|mem~212 .shared_arith = "off";

// Location: FF_X149_Y99_N49
dffeas \fifo_out|mem~79 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~79_q ),
	.prn(vcc));
defparam \fifo_out|mem~79 .is_wysiwyg = "true";
defparam \fifo_out|mem~79 .power_up = "low";

// Location: FF_X149_Y98_N55
dffeas \fifo_out|mem_rtl_0_bypass[99] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [99]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[99] .power_up = "low";

// Location: EC_X150_Y98_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~212_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 78;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 78;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N0
twentynm_lcell_comb \fifo_out|mem~212 (
// Equation(s):
// \fifo_out|mem~212_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [78] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~79_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [99])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [78] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~79_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [99])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~79_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [99]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~212 .extended_lut = "off";
defparam \fifo_out|mem~212 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~212 .shared_arith = "off";

// Location: FF_X149_Y98_N2
dffeas \fifo_out|Dout[78] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~212_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [78]),
	.prn(vcc));
defparam \fifo_out|Dout[78] .is_wysiwyg = "true";
defparam \fifo_out|Dout[78] .power_up = "low";

// Location: IOIBUF_X142_Y34_N32
twentynm_io_ibuf \CHNL_RX_DATA[79]~input (
	.i(CHNL_RX_DATA[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[79]~input_o ));
defparam \CHNL_RX_DATA[79]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[79]~input .simulate_z_as = "z";

// Location: FF_X148_Y100_N25
dffeas \fifo_in|mem_rtl_0_bypass[100] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[79]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [100]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[100] .power_up = "low";

// Location: FF_X148_Y100_N47
dffeas \fifo_in|Dout[79]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [100]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[79]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[79]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[79]~RTM .power_up = "low";

// Location: FF_X148_Y100_N1
dffeas \fifo_in|mem~80 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[79]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~80_q ),
	.prn(vcc));
defparam \fifo_in|mem~80 .is_wysiwyg = "true";
defparam \fifo_in|mem~80 .power_up = "low";

// Location: FF_X148_Y100_N31
dffeas \fifo_in|Dout[79]~RTM_88 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~80_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[79]~RTM_88_q ),
	.prn(vcc));
defparam \fifo_in|Dout[79]~RTM_88 .is_wysiwyg = "true";
defparam \fifo_in|Dout[79]~RTM_88 .power_up = "low";

// Location: EC_X150_Y101_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[79]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 79;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 79;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";

// Location: FF_X149_Y101_N41
dffeas \fifo_in|Dout[79]~RTM_87 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [79]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[79]~RTM_87_q ),
	.prn(vcc));
defparam \fifo_in|Dout[79]~RTM_87 .is_wysiwyg = "true";
defparam \fifo_in|Dout[79]~RTM_87 .power_up = "low";

// Location: MLABCELL_X148_Y100_N24
twentynm_lcell_comb \fifo_in|mem~213 (
// Equation(s):
// \fifo_in|mem~213_combout  = ( \fifo_in|Dout[79]~RTM_87_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[79]~RTM_88_q ) # (\fifo_in|Dout[3]~RTM_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[79]~RTM_q )) ) ) # ( 
// !\fifo_in|Dout[79]~RTM_87_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((!\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[79]~RTM_88_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[79]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[79]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[79]~RTM_88_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[79]~RTM_87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~213 .extended_lut = "off";
defparam \fifo_in|mem~213 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \fifo_in|mem~213 .shared_arith = "off";

// Location: FF_X148_Y98_N29
dffeas \fifo_out|mem~80 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~80_q ),
	.prn(vcc));
defparam \fifo_out|mem~80 .is_wysiwyg = "true";
defparam \fifo_out|mem~80 .power_up = "low";

// Location: FF_X148_Y98_N23
dffeas \fifo_out|mem_rtl_0_bypass[100] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [100]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[100] .power_up = "low";

// Location: EC_X150_Y98_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~213_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 79;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 79;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y98_N48
twentynm_lcell_comb \fifo_out|mem~213 (
// Equation(s):
// \fifo_out|mem~213_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [79] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~80_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [100])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [79] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~80_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [100])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~80_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [100]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~213 .extended_lut = "off";
defparam \fifo_out|mem~213 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~213 .shared_arith = "off";

// Location: FF_X149_Y98_N50
dffeas \fifo_out|Dout[79] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~213_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [79]),
	.prn(vcc));
defparam \fifo_out|Dout[79] .is_wysiwyg = "true";
defparam \fifo_out|Dout[79] .power_up = "low";

// Location: IOIBUF_X142_Y33_N32
twentynm_io_ibuf \CHNL_RX_DATA[80]~input (
	.i(CHNL_RX_DATA[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[80]~input_o ));
defparam \CHNL_RX_DATA[80]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[80]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[80]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 80;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 80;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N56
dffeas \fifo_in|Dout[80]~RTM_115 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [80]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[80]~RTM_115_q ),
	.prn(vcc));
defparam \fifo_in|Dout[80]~RTM_115 .is_wysiwyg = "true";
defparam \fifo_in|Dout[80]~RTM_115 .power_up = "low";

// Location: FF_X149_Y102_N53
dffeas \fifo_in|mem_rtl_0_bypass[101] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[80]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [101]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[101] .power_up = "low";

// Location: FF_X149_Y102_N55
dffeas \fifo_in|Dout[80]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [101]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[80]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[80]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[80]~RTM .power_up = "low";

// Location: FF_X149_Y102_N8
dffeas \fifo_in|mem~81 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[80]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~81_q ),
	.prn(vcc));
defparam \fifo_in|mem~81 .is_wysiwyg = "true";
defparam \fifo_in|mem~81 .power_up = "low";

// Location: FF_X149_Y102_N16
dffeas \fifo_in|Dout[80]~RTM_116 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~81_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[80]~RTM_116_q ),
	.prn(vcc));
defparam \fifo_in|Dout[80]~RTM_116 .is_wysiwyg = "true";
defparam \fifo_in|Dout[80]~RTM_116 .power_up = "low";

// Location: LABCELL_X149_Y102_N15
twentynm_lcell_comb \fifo_in|mem~214 (
// Equation(s):
// \fifo_in|mem~214_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[80]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[80]~RTM_116_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[80]~RTM_115_q )) ) )

	.dataa(!\fifo_in|Dout[80]~RTM_115_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[80]~RTM_q ),
	.datad(!\fifo_in|Dout[80]~RTM_116_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~214 .extended_lut = "off";
defparam \fifo_in|mem~214 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \fifo_in|mem~214 .shared_arith = "off";

// Location: FF_X149_Y103_N44
dffeas \fifo_out|mem_rtl_0_bypass[101] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [101]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[101] .power_up = "low";

// Location: FF_X149_Y103_N14
dffeas \fifo_out|mem~81 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~81_q ),
	.prn(vcc));
defparam \fifo_out|mem~81 .is_wysiwyg = "true";
defparam \fifo_out|mem~81 .power_up = "low";

// Location: EC_X150_Y103_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~214_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 80;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 80;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N3
twentynm_lcell_comb \fifo_out|mem~214 (
// Equation(s):
// \fifo_out|mem~214_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [80] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~81_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [101])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [80] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~81_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [101])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [101]),
	.datad(!\fifo_out|mem~81_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~214 .extended_lut = "off";
defparam \fifo_out|mem~214 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~214 .shared_arith = "off";

// Location: FF_X149_Y103_N4
dffeas \fifo_out|Dout[80] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~214_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [80]),
	.prn(vcc));
defparam \fifo_out|Dout[80] .is_wysiwyg = "true";
defparam \fifo_out|Dout[80] .power_up = "low";

// Location: IOIBUF_X142_Y40_N47
twentynm_io_ibuf \CHNL_RX_DATA[81]~input (
	.i(CHNL_RX_DATA[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[81]~input_o ));
defparam \CHNL_RX_DATA[81]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[81]~input .simulate_z_as = "z";

// Location: FF_X147_Y102_N37
dffeas \fifo_in|mem~82 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[81]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~82_q ),
	.prn(vcc));
defparam \fifo_in|mem~82 .is_wysiwyg = "true";
defparam \fifo_in|mem~82 .power_up = "low";

// Location: FF_X147_Y102_N31
dffeas \fifo_in|Dout[81]~RTM_118 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~82_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[81]~RTM_118_q ),
	.prn(vcc));
defparam \fifo_in|Dout[81]~RTM_118 .is_wysiwyg = "true";
defparam \fifo_in|Dout[81]~RTM_118 .power_up = "low";

// Location: EC_X150_Y102_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[81]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 81;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 81;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N28
dffeas \fifo_in|Dout[81]~RTM_117 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [81]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[81]~RTM_117_q ),
	.prn(vcc));
defparam \fifo_in|Dout[81]~RTM_117 .is_wysiwyg = "true";
defparam \fifo_in|Dout[81]~RTM_117 .power_up = "low";

// Location: FF_X147_Y102_N47
dffeas \fifo_in|mem_rtl_0_bypass[102] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[81]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [102]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[102] .power_up = "low";

// Location: FF_X147_Y102_N34
dffeas \fifo_in|Dout[81]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [102]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[81]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[81]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[81]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y102_N3
twentynm_lcell_comb \fifo_in|mem~215 (
// Equation(s):
// \fifo_in|mem~215_combout  = ( \fifo_in|Dout[81]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[81]~RTM_118_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[81]~RTM_117_q )))) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) # ( !\fifo_in|Dout[81]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[81]~RTM_118_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[81]~RTM_117_q ))))) ) )

	.dataa(!\fifo_in|Dout[81]~RTM_118_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[81]~RTM_117_q ),
	.datae(!\fifo_in|Dout[81]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~215 .extended_lut = "off";
defparam \fifo_in|mem~215 .lut_mask = 64'h404C737F404C737F;
defparam \fifo_in|mem~215 .shared_arith = "off";

// Location: FF_X149_Y103_N55
dffeas \fifo_out|mem_rtl_0_bypass[102] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [102]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[102] .power_up = "low";

// Location: FF_X149_Y103_N26
dffeas \fifo_out|mem~82 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~82_q ),
	.prn(vcc));
defparam \fifo_out|mem~82 .is_wysiwyg = "true";
defparam \fifo_out|mem~82 .power_up = "low";

// Location: EC_X150_Y103_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~215_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 81;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 81;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N0
twentynm_lcell_comb \fifo_out|mem~215 (
// Equation(s):
// \fifo_out|mem~215_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [81] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~82_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [102])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [81] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~82_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [102])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [102]),
	.datad(!\fifo_out|mem~82_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [81]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~215 .extended_lut = "off";
defparam \fifo_out|mem~215 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~215 .shared_arith = "off";

// Location: FF_X149_Y103_N2
dffeas \fifo_out|Dout[81] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~215_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [81]),
	.prn(vcc));
defparam \fifo_out|Dout[81] .is_wysiwyg = "true";
defparam \fifo_out|Dout[81] .power_up = "low";

// Location: IOIBUF_X142_Y33_N62
twentynm_io_ibuf \CHNL_RX_DATA[82]~input (
	.i(CHNL_RX_DATA[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[82]~input_o ));
defparam \CHNL_RX_DATA[82]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[82]~input .simulate_z_as = "z";

// Location: FF_X149_Y102_N52
dffeas \fifo_in|mem_rtl_0_bypass[103] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[82]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [103]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[103] .power_up = "low";

// Location: FF_X148_Y102_N53
dffeas \fifo_in|Dout[82]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [103]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[82]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[82]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[82]~RTM .power_up = "low";

// Location: FF_X149_Y102_N32
dffeas \fifo_in|mem~83 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[82]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~83_q ),
	.prn(vcc));
defparam \fifo_in|mem~83 .is_wysiwyg = "true";
defparam \fifo_in|mem~83 .power_up = "low";

// Location: FF_X148_Y102_N16
dffeas \fifo_in|Dout[82]~RTM_120 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~83_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[82]~RTM_120_q ),
	.prn(vcc));
defparam \fifo_in|Dout[82]~RTM_120 .is_wysiwyg = "true";
defparam \fifo_in|Dout[82]~RTM_120 .power_up = "low";

// Location: EC_X150_Y102_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[82]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 82;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 82;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N40
dffeas \fifo_in|Dout[82]~RTM_119 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [82]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[82]~RTM_119_q ),
	.prn(vcc));
defparam \fifo_in|Dout[82]~RTM_119 .is_wysiwyg = "true";
defparam \fifo_in|Dout[82]~RTM_119 .power_up = "low";

// Location: MLABCELL_X148_Y102_N21
twentynm_lcell_comb \fifo_in|mem~216 (
// Equation(s):
// \fifo_in|mem~216_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[82]~RTM_119_q  & ( \fifo_in|Dout[82]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[82]~RTM_119_q  & ( (\fifo_in|Dout[82]~RTM_120_q ) # (\fifo_in|Dout[3]~RTM_q ) ) ) 
// ) # ( \fifo_in|Dout[3]~RTM_4_q  & ( !\fifo_in|Dout[82]~RTM_119_q  & ( \fifo_in|Dout[82]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( !\fifo_in|Dout[82]~RTM_119_q  & ( (!\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[82]~RTM_120_q ) ) ) )

	.dataa(!\fifo_in|Dout[82]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[82]~RTM_120_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4_q ),
	.dataf(!\fifo_in|Dout[82]~RTM_119_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~216 .extended_lut = "off";
defparam \fifo_in|mem~216 .lut_mask = 64'h0C0C55553F3F5555;
defparam \fifo_in|mem~216 .shared_arith = "off";

// Location: FF_X148_Y103_N52
dffeas \fifo_out|mem~83 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~83_q ),
	.prn(vcc));
defparam \fifo_out|mem~83 .is_wysiwyg = "true";
defparam \fifo_out|mem~83 .power_up = "low";

// Location: FF_X148_Y103_N19
dffeas \fifo_out|mem_rtl_0_bypass[103] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [103]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[103] .power_up = "low";

// Location: EC_X150_Y103_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~216_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 82;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 82;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N30
twentynm_lcell_comb \fifo_out|mem~216 (
// Equation(s):
// \fifo_out|mem~216_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [82] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~83_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [103])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [82] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~83_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [103])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~83_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [103]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~216 .extended_lut = "off";
defparam \fifo_out|mem~216 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~216 .shared_arith = "off";

// Location: FF_X149_Y103_N32
dffeas \fifo_out|Dout[82] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~216_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [82]),
	.prn(vcc));
defparam \fifo_out|Dout[82] .is_wysiwyg = "true";
defparam \fifo_out|Dout[82] .power_up = "low";

// Location: IOIBUF_X142_Y42_N17
twentynm_io_ibuf \CHNL_RX_DATA[83]~input (
	.i(CHNL_RX_DATA[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[83]~input_o ));
defparam \CHNL_RX_DATA[83]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[83]~input .simulate_z_as = "z";

// Location: FF_X148_Y102_N55
dffeas \fifo_in|mem~84 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[83]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~84_q ),
	.prn(vcc));
defparam \fifo_in|mem~84 .is_wysiwyg = "true";
defparam \fifo_in|mem~84 .power_up = "low";

// Location: FF_X147_Y102_N17
dffeas \fifo_in|Dout[83]~RTM_50 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~84_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[83]~RTM_50_q ),
	.prn(vcc));
defparam \fifo_in|Dout[83]~RTM_50 .is_wysiwyg = "true";
defparam \fifo_in|Dout[83]~RTM_50 .power_up = "low";

// Location: EC_X150_Y102_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[83]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 83;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 83;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N38
dffeas \fifo_in|Dout[83]~RTM_49 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [83]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[83]~RTM_49_q ),
	.prn(vcc));
defparam \fifo_in|Dout[83]~RTM_49 .is_wysiwyg = "true";
defparam \fifo_in|Dout[83]~RTM_49 .power_up = "low";

// Location: FF_X148_Y102_N37
dffeas \fifo_in|mem_rtl_0_bypass[104] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[83]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [104]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[104] .power_up = "low";

// Location: FF_X148_Y102_N49
dffeas \fifo_in|Dout[83]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [104]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[83]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[83]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[83]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y102_N27
twentynm_lcell_comb \fifo_in|mem~217 (
// Equation(s):
// \fifo_in|mem~217_combout  = ( \fifo_in|Dout[83]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[83]~RTM_50_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[83]~RTM_49_q )))) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) # ( !\fifo_in|Dout[83]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[83]~RTM_50_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[83]~RTM_49_q ))))) ) )

	.dataa(!\fifo_in|Dout[83]~RTM_50_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[83]~RTM_49_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[83]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~217 .extended_lut = "off";
defparam \fifo_in|mem~217 .lut_mask = 64'h404C404C737F737F;
defparam \fifo_in|mem~217 .shared_arith = "off";

// Location: FF_X152_Y103_N37
dffeas \fifo_out|mem_rtl_0_bypass[104] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [104]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[104] .power_up = "low";

// Location: FF_X152_Y103_N44
dffeas \fifo_out|mem~84 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~84_q ),
	.prn(vcc));
defparam \fifo_out|mem~84 .is_wysiwyg = "true";
defparam \fifo_out|mem~84 .power_up = "low";

// Location: EC_X150_Y103_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~217_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 83;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 83;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y103_N42
twentynm_lcell_comb \fifo_out|mem~217 (
// Equation(s):
// \fifo_out|mem~217_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [83] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~84_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [104])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [83] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~84_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [104])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [104]),
	.datad(!\fifo_out|mem~84_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [83]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~217 .extended_lut = "off";
defparam \fifo_out|mem~217 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~217 .shared_arith = "off";

// Location: FF_X151_Y103_N43
dffeas \fifo_out|Dout[83] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~217_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [83]),
	.prn(vcc));
defparam \fifo_out|Dout[83] .is_wysiwyg = "true";
defparam \fifo_out|Dout[83] .power_up = "low";

// Location: IOIBUF_X142_Y36_N62
twentynm_io_ibuf \CHNL_RX_DATA[84]~input (
	.i(CHNL_RX_DATA[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[84]~input_o ));
defparam \CHNL_RX_DATA[84]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[84]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[84]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 84;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 84;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N14
dffeas \fifo_in|Dout[84]~RTM_51 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [84]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[84]~RTM_51_q ),
	.prn(vcc));
defparam \fifo_in|Dout[84]~RTM_51 .is_wysiwyg = "true";
defparam \fifo_in|Dout[84]~RTM_51 .power_up = "low";

// Location: FF_X148_Y102_N19
dffeas \fifo_in|mem~85 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~85_q ),
	.prn(vcc));
defparam \fifo_in|mem~85 .is_wysiwyg = "true";
defparam \fifo_in|mem~85 .power_up = "low";

// Location: FF_X148_Y102_N17
dffeas \fifo_in|Dout[84]~RTM_52 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~85_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[84]~RTM_52_q ),
	.prn(vcc));
defparam \fifo_in|Dout[84]~RTM_52 .is_wysiwyg = "true";
defparam \fifo_in|Dout[84]~RTM_52 .power_up = "low";

// Location: FF_X148_Y102_N28
dffeas \fifo_in|mem_rtl_0_bypass[105] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [105]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[105] .power_up = "low";

// Location: FF_X148_Y102_N14
dffeas \fifo_in|Dout[84]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [105]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[84]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[84]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[84]~RTM .power_up = "low";

// Location: LABCELL_X149_Y102_N45
twentynm_lcell_comb \fifo_in|mem~218 (
// Equation(s):
// \fifo_in|mem~218_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[84]~RTM_51_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[84]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// (\fifo_in|Dout[84]~RTM_52_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[84]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[84]~RTM_51_q ),
	.datab(!\fifo_in|Dout[84]~RTM_52_q ),
	.datac(!\fifo_in|Dout[84]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~218 .extended_lut = "off";
defparam \fifo_in|mem~218 .lut_mask = 64'h330F330F550F550F;
defparam \fifo_in|mem~218 .shared_arith = "off";

// Location: FF_X152_Y103_N34
dffeas \fifo_out|mem~85 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~85_q ),
	.prn(vcc));
defparam \fifo_out|mem~85 .is_wysiwyg = "true";
defparam \fifo_out|mem~85 .power_up = "low";

// Location: FF_X152_Y103_N28
dffeas \fifo_out|mem_rtl_0_bypass[105] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [105]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[105] .power_up = "low";

// Location: EC_X150_Y103_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~218_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 84;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 84;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y103_N9
twentynm_lcell_comb \fifo_out|mem~218 (
// Equation(s):
// \fifo_out|mem~218_combout  = ( \fifo_out|mem~0_q  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [84] & ( (!\fifo_out|mem~133_combout ) # (\fifo_out|mem_rtl_0_bypass [105]) ) ) ) # ( !\fifo_out|mem~0_q  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [84] & ( 
// (!\fifo_out|mem~133_combout  & (\fifo_out|mem~85_q )) # (\fifo_out|mem~133_combout  & ((\fifo_out|mem_rtl_0_bypass [105]))) ) ) ) # ( \fifo_out|mem~0_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [84] & ( (\fifo_out|mem_rtl_0_bypass [105] & 
// \fifo_out|mem~133_combout ) ) ) ) # ( !\fifo_out|mem~0_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [84] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~85_q )) # (\fifo_out|mem~133_combout  & ((\fifo_out|mem_rtl_0_bypass [105]))) ) ) )

	.dataa(!\fifo_out|mem~85_q ),
	.datab(!\fifo_out|mem_rtl_0_bypass [105]),
	.datac(!\fifo_out|mem~133_combout ),
	.datad(gnd),
	.datae(!\fifo_out|mem~0_q ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~218 .extended_lut = "off";
defparam \fifo_out|mem~218 .lut_mask = 64'h535303035353F3F3;
defparam \fifo_out|mem~218 .shared_arith = "off";

// Location: FF_X151_Y103_N10
dffeas \fifo_out|Dout[84] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~218_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [84]),
	.prn(vcc));
defparam \fifo_out|Dout[84] .is_wysiwyg = "true";
defparam \fifo_out|Dout[84] .power_up = "low";

// Location: IOIBUF_X142_Y42_N32
twentynm_io_ibuf \CHNL_RX_DATA[85]~input (
	.i(CHNL_RX_DATA[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[85]~input_o ));
defparam \CHNL_RX_DATA[85]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[85]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[85]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 85;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 85;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N2
dffeas \fifo_in|Dout[85]~RTM_67 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [85]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[85]~RTM_67_q ),
	.prn(vcc));
defparam \fifo_in|Dout[85]~RTM_67 .is_wysiwyg = "true";
defparam \fifo_in|Dout[85]~RTM_67 .power_up = "low";

// Location: FF_X146_Y104_N7
dffeas \fifo_in|mem~86 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[85]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~86_q ),
	.prn(vcc));
defparam \fifo_in|mem~86 .is_wysiwyg = "true";
defparam \fifo_in|mem~86 .power_up = "low";

// Location: FF_X146_Y104_N56
dffeas \fifo_in|Dout[85]~RTM_68 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~86_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[85]~RTM_68_q ),
	.prn(vcc));
defparam \fifo_in|Dout[85]~RTM_68 .is_wysiwyg = "true";
defparam \fifo_in|Dout[85]~RTM_68 .power_up = "low";

// Location: FF_X146_Y104_N32
dffeas \fifo_in|mem_rtl_0_bypass[106] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[85]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [106]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[106] .power_up = "low";

// Location: FF_X146_Y104_N55
dffeas \fifo_in|Dout[85]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [106]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[85]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[85]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[85]~RTM .power_up = "low";

// Location: MLABCELL_X146_Y104_N57
twentynm_lcell_comb \fifo_in|mem~219 (
// Equation(s):
// \fifo_in|mem~219_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[85]~RTM_67_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[85]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[85]~RTM_68_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[85]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[85]~RTM_67_q ),
	.datac(!\fifo_in|Dout[85]~RTM_68_q ),
	.datad(!\fifo_in|Dout[85]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~219 .extended_lut = "off";
defparam \fifo_in|mem~219 .lut_mask = 64'h0A5F0A5F22772277;
defparam \fifo_in|mem~219 .shared_arith = "off";

// Location: FF_X149_Y103_N58
dffeas \fifo_out|mem_rtl_0_bypass[106] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [106]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[106] .power_up = "low";

// Location: FF_X149_Y103_N28
dffeas \fifo_out|mem~86 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~86_q ),
	.prn(vcc));
defparam \fifo_out|mem~86 .is_wysiwyg = "true";
defparam \fifo_out|mem~86 .power_up = "low";

// Location: EC_X150_Y103_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~219_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 85;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 85;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N48
twentynm_lcell_comb \fifo_out|mem~219 (
// Equation(s):
// \fifo_out|mem~219_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [85] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~86_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [106])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [85] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~86_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [106])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [106]),
	.datad(!\fifo_out|mem~86_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [85]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~219 .extended_lut = "off";
defparam \fifo_out|mem~219 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~219 .shared_arith = "off";

// Location: FF_X149_Y103_N50
dffeas \fifo_out|Dout[85] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~219_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [85]),
	.prn(vcc));
defparam \fifo_out|Dout[85] .is_wysiwyg = "true";
defparam \fifo_out|Dout[85] .power_up = "low";

// Location: IOIBUF_X142_Y39_N17
twentynm_io_ibuf \CHNL_RX_DATA[86]~input (
	.i(CHNL_RX_DATA[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[86]~input_o ));
defparam \CHNL_RX_DATA[86]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[86]~input .simulate_z_as = "z";

// Location: FF_X151_Y102_N20
dffeas \fifo_in|mem~87 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[86]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~87_q ),
	.prn(vcc));
defparam \fifo_in|mem~87 .is_wysiwyg = "true";
defparam \fifo_in|mem~87 .power_up = "low";

// Location: FF_X151_Y102_N34
dffeas \fifo_in|Dout[86]~RTM_54 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~87_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[86]~RTM_54_q ),
	.prn(vcc));
defparam \fifo_in|Dout[86]~RTM_54 .is_wysiwyg = "true";
defparam \fifo_in|Dout[86]~RTM_54 .power_up = "low";

// Location: FF_X151_Y102_N25
dffeas \fifo_in|mem_rtl_0_bypass[107] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[86]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [107]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[107] .power_up = "low";

// Location: FF_X151_Y102_N43
dffeas \fifo_in|Dout[86]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [107]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[86]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[86]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[86]~RTM .power_up = "low";

// Location: EC_X150_Y102_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[86]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 86;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 86;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";

// Location: FF_X151_Y102_N5
dffeas \fifo_in|Dout[86]~RTM_53 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [86]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[86]~RTM_53_q ),
	.prn(vcc));
defparam \fifo_in|Dout[86]~RTM_53 .is_wysiwyg = "true";
defparam \fifo_in|Dout[86]~RTM_53 .power_up = "low";

// Location: LABCELL_X151_Y102_N27
twentynm_lcell_comb \fifo_in|mem~220 (
// Equation(s):
// \fifo_in|mem~220_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[86]~RTM_53_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[86]~RTM_q )) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// (\fifo_in|Dout[86]~RTM_54_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[86]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[86]~RTM_54_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[86]~RTM_q ),
	.datad(!\fifo_in|Dout[86]~RTM_53_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~220 .extended_lut = "off";
defparam \fifo_in|mem~220 .lut_mask = 64'h474703CF474703CF;
defparam \fifo_in|mem~220 .shared_arith = "off";

// Location: FF_X152_Y102_N47
dffeas \fifo_out|mem~87 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~87_q ),
	.prn(vcc));
defparam \fifo_out|mem~87 .is_wysiwyg = "true";
defparam \fifo_out|mem~87 .power_up = "low";

// Location: FF_X151_Y103_N49
dffeas \fifo_out|mem_rtl_0_bypass[107] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [107]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[107] .power_up = "low";

// Location: EC_X150_Y103_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~220_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 86;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 86;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y103_N45
twentynm_lcell_comb \fifo_out|mem~220 (
// Equation(s):
// \fifo_out|mem~220_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [86] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~87_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [107])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [86] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~87_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [107])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~87_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [107]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~220 .extended_lut = "off";
defparam \fifo_out|mem~220 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~220 .shared_arith = "off";

// Location: FF_X151_Y103_N46
dffeas \fifo_out|Dout[86] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~220_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [86]),
	.prn(vcc));
defparam \fifo_out|Dout[86] .is_wysiwyg = "true";
defparam \fifo_out|Dout[86] .power_up = "low";

// Location: IOIBUF_X142_Y44_N47
twentynm_io_ibuf \CHNL_RX_DATA[87]~input (
	.i(CHNL_RX_DATA[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[87]~input_o ));
defparam \CHNL_RX_DATA[87]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[87]~input .simulate_z_as = "z";

// Location: FF_X151_Y102_N37
dffeas \fifo_in|mem~88 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[87]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~88_q ),
	.prn(vcc));
defparam \fifo_in|mem~88 .is_wysiwyg = "true";
defparam \fifo_in|mem~88 .power_up = "low";

// Location: FF_X151_Y102_N31
dffeas \fifo_in|Dout[87]~RTM_56 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~88_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[87]~RTM_56_q ),
	.prn(vcc));
defparam \fifo_in|Dout[87]~RTM_56 .is_wysiwyg = "true";
defparam \fifo_in|Dout[87]~RTM_56 .power_up = "low";

// Location: EC_X150_Y102_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[87]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 87;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 87;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";

// Location: FF_X151_Y102_N32
dffeas \fifo_in|Dout[87]~RTM_55 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [87]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[87]~RTM_55_q ),
	.prn(vcc));
defparam \fifo_in|Dout[87]~RTM_55 .is_wysiwyg = "true";
defparam \fifo_in|Dout[87]~RTM_55 .power_up = "low";

// Location: FF_X151_Y102_N7
dffeas \fifo_in|mem_rtl_0_bypass[108] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[87]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [108]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[108] .power_up = "low";

// Location: FF_X151_Y102_N35
dffeas \fifo_in|Dout[87]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [108]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[87]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[87]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[87]~RTM .power_up = "low";

// Location: LABCELL_X151_Y102_N39
twentynm_lcell_comb \fifo_in|mem~221 (
// Equation(s):
// \fifo_in|mem~221_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[87]~RTM_55_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[87]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & 
// (\fifo_in|Dout[87]~RTM_56_q )) # (\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[87]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[87]~RTM_56_q ),
	.datab(!\fifo_in|Dout[87]~RTM_55_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4_q ),
	.datad(!\fifo_in|Dout[87]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~221 .extended_lut = "off";
defparam \fifo_in|mem~221 .lut_mask = 64'h505F303F505F303F;
defparam \fifo_in|mem~221 .shared_arith = "off";

// Location: FF_X152_Y103_N47
dffeas \fifo_out|mem~88 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~88_q ),
	.prn(vcc));
defparam \fifo_out|mem~88 .is_wysiwyg = "true";
defparam \fifo_out|mem~88 .power_up = "low";

// Location: FF_X152_Y103_N53
dffeas \fifo_out|mem_rtl_0_bypass[108] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~221_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [108]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[108] .power_up = "low";

// Location: EC_X150_Y103_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~221_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 87;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 87;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y103_N21
twentynm_lcell_comb \fifo_out|mem~221 (
// Equation(s):
// \fifo_out|mem~221_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [87] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~88_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [108])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [87] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~88_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [108])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~88_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [108]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~221 .extended_lut = "off";
defparam \fifo_out|mem~221 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~221 .shared_arith = "off";

// Location: FF_X151_Y103_N22
dffeas \fifo_out|Dout[87] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~221_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [87]),
	.prn(vcc));
defparam \fifo_out|Dout[87] .is_wysiwyg = "true";
defparam \fifo_out|Dout[87] .power_up = "low";

// Location: IOIBUF_X142_Y37_N62
twentynm_io_ibuf \CHNL_RX_DATA[88]~input (
	.i(CHNL_RX_DATA[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[88]~input_o ));
defparam \CHNL_RX_DATA[88]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[88]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[88]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 88;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 88;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N58
dffeas \fifo_in|Dout[88]~RTM_127 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [88]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[88]~RTM_127_q ),
	.prn(vcc));
defparam \fifo_in|Dout[88]~RTM_127 .is_wysiwyg = "true";
defparam \fifo_in|Dout[88]~RTM_127 .power_up = "low";

// Location: FF_X147_Y102_N44
dffeas \fifo_in|mem_rtl_0_bypass[109] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[88]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [109]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[109] .power_up = "low";

// Location: FF_X147_Y102_N7
dffeas \fifo_in|Dout[88]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [109]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[88]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[88]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[88]~RTM .power_up = "low";

// Location: FF_X147_Y102_N29
dffeas \fifo_in|mem~89 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[88]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~89_q ),
	.prn(vcc));
defparam \fifo_in|mem~89 .is_wysiwyg = "true";
defparam \fifo_in|mem~89 .power_up = "low";

// Location: FF_X147_Y102_N10
dffeas \fifo_in|Dout[88]~RTM_128 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~89_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[88]~RTM_128_q ),
	.prn(vcc));
defparam \fifo_in|Dout[88]~RTM_128 .is_wysiwyg = "true";
defparam \fifo_in|Dout[88]~RTM_128 .power_up = "low";

// Location: MLABCELL_X148_Y102_N57
twentynm_lcell_comb \fifo_in|mem~222 (
// Equation(s):
// \fifo_in|mem~222_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[88]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[88]~RTM_128_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[88]~RTM_127_q )) ) )

	.dataa(!\fifo_in|Dout[88]~RTM_127_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[88]~RTM_q ),
	.datad(!\fifo_in|Dout[88]~RTM_128_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~222 .extended_lut = "off";
defparam \fifo_in|mem~222 .lut_mask = 64'h11DD0F0F11DD0F0F;
defparam \fifo_in|mem~222 .shared_arith = "off";

// Location: FF_X149_Y103_N56
dffeas \fifo_out|mem_rtl_0_bypass[109] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~222_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [109]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[109] .power_up = "low";

// Location: EC_X150_Y103_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~222_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 88;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 88;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";

// Location: FF_X149_Y103_N25
dffeas \fifo_out|mem~89 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~222_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~89_q ),
	.prn(vcc));
defparam \fifo_out|mem~89 .is_wysiwyg = "true";
defparam \fifo_out|mem~89 .power_up = "low";

// Location: LABCELL_X149_Y103_N6
twentynm_lcell_comb \fifo_out|mem~222 (
// Equation(s):
// \fifo_out|mem~222_combout  = ( \fifo_out|mem~89_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [88])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [109])))) ) ) # ( 
// !\fifo_out|mem~89_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [88])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [109])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [109]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [88]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~222 .extended_lut = "off";
defparam \fifo_out|mem~222 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~222 .shared_arith = "off";

// Location: FF_X149_Y103_N8
dffeas \fifo_out|Dout[88] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~222_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [88]),
	.prn(vcc));
defparam \fifo_out|Dout[88] .is_wysiwyg = "true";
defparam \fifo_out|Dout[88] .power_up = "low";

// Location: IOIBUF_X142_Y34_N17
twentynm_io_ibuf \CHNL_RX_DATA[89]~input (
	.i(CHNL_RX_DATA[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[89]~input_o ));
defparam \CHNL_RX_DATA[89]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[89]~input .simulate_z_as = "z";

// Location: FF_X147_Y102_N53
dffeas \fifo_in|mem_rtl_0_bypass[110] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[89]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [110]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[110] .power_up = "low";

// Location: FF_X147_Y102_N5
dffeas \fifo_in|Dout[89]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [110]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[89]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[89]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[89]~RTM .power_up = "low";

// Location: EC_X150_Y102_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[89]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 89;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 89;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N41
dffeas \fifo_in|Dout[89]~RTM_5 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [89]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[89]~RTM_5_q ),
	.prn(vcc));
defparam \fifo_in|Dout[89]~RTM_5 .is_wysiwyg = "true";
defparam \fifo_in|Dout[89]~RTM_5 .power_up = "low";

// Location: FF_X147_Y102_N25
dffeas \fifo_in|mem~90 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[89]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~90_q ),
	.prn(vcc));
defparam \fifo_in|mem~90 .is_wysiwyg = "true";
defparam \fifo_in|mem~90 .power_up = "low";

// Location: FF_X147_Y102_N4
dffeas \fifo_in|Dout[89]~RTM_6 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~90_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[89]~RTM_6_q ),
	.prn(vcc));
defparam \fifo_in|Dout[89]~RTM_6 .is_wysiwyg = "true";
defparam \fifo_in|Dout[89]~RTM_6 .power_up = "low";

// Location: MLABCELL_X148_Y102_N51
twentynm_lcell_comb \fifo_in|mem~223 (
// Equation(s):
// \fifo_in|mem~223_combout  = ( \fifo_in|Dout[89]~RTM_6_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[89]~RTM_5_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[89]~RTM_q )) ) ) # ( !\fifo_in|Dout[89]~RTM_6_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[89]~RTM_5_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[89]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[89]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4_q ),
	.datad(!\fifo_in|Dout[89]~RTM_5_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[89]~RTM_6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~223 .extended_lut = "off";
defparam \fifo_in|mem~223 .lut_mask = 64'h05350535C5F5C5F5;
defparam \fifo_in|mem~223 .shared_arith = "off";

// Location: FF_X152_Y103_N23
dffeas \fifo_out|mem_rtl_0_bypass[110] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [110]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[110] .power_up = "low";

// Location: EC_X150_Y103_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~223_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 89;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 89;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";

// Location: FF_X152_Y103_N35
dffeas \fifo_out|mem~90 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~90_q ),
	.prn(vcc));
defparam \fifo_out|mem~90 .is_wysiwyg = "true";
defparam \fifo_out|mem~90 .power_up = "low";

// Location: LABCELL_X151_Y103_N15
twentynm_lcell_comb \fifo_out|mem~223 (
// Equation(s):
// \fifo_out|mem~223_combout  = ( \fifo_out|mem~90_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [89])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [110])))) ) ) # ( 
// !\fifo_out|mem~90_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [89])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [110])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [110]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [89]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~223 .extended_lut = "off";
defparam \fifo_out|mem~223 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~223 .shared_arith = "off";

// Location: FF_X151_Y103_N16
dffeas \fifo_out|Dout[89] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~223_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [89]),
	.prn(vcc));
defparam \fifo_out|Dout[89] .is_wysiwyg = "true";
defparam \fifo_out|Dout[89] .power_up = "low";

// Location: IOIBUF_X142_Y36_N32
twentynm_io_ibuf \CHNL_RX_DATA[90]~input (
	.i(CHNL_RX_DATA[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[90]~input_o ));
defparam \CHNL_RX_DATA[90]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[90]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[90]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 90;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 90;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N37
dffeas \fifo_in|Dout[90]~RTM_57 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [90]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[90]~RTM_57_q ),
	.prn(vcc));
defparam \fifo_in|Dout[90]~RTM_57 .is_wysiwyg = "true";
defparam \fifo_in|Dout[90]~RTM_57 .power_up = "low";

// Location: FF_X148_Y102_N1
dffeas \fifo_in|mem_rtl_0_bypass[111] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [111]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[111] .power_up = "low";

// Location: FF_X148_Y102_N32
dffeas \fifo_in|Dout[90]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [111]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[90]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[90]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[90]~RTM .power_up = "low";

// Location: FF_X148_Y102_N11
dffeas \fifo_in|mem~91 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~91_q ),
	.prn(vcc));
defparam \fifo_in|mem~91 .is_wysiwyg = "true";
defparam \fifo_in|mem~91 .power_up = "low";

// Location: FF_X148_Y102_N43
dffeas \fifo_in|Dout[90]~RTM_58 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~91_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[90]~RTM_58_q ),
	.prn(vcc));
defparam \fifo_in|Dout[90]~RTM_58 .is_wysiwyg = "true";
defparam \fifo_in|Dout[90]~RTM_58 .power_up = "low";

// Location: MLABCELL_X148_Y102_N9
twentynm_lcell_comb \fifo_in|mem~224 (
// Equation(s):
// \fifo_in|mem~224_combout  = ( \fifo_in|Dout[90]~RTM_q  & ( \fifo_in|Dout[90]~RTM_58_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[3]~RTM_4_q )) # (\fifo_in|Dout[90]~RTM_57_q ) ) ) ) # ( !\fifo_in|Dout[90]~RTM_q  & ( \fifo_in|Dout[90]~RTM_58_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4_q  & ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[90]~RTM_57_q ))) ) ) ) # ( \fifo_in|Dout[90]~RTM_q  & ( !\fifo_in|Dout[90]~RTM_58_q  & ( ((\fifo_in|Dout[90]~RTM_57_q  & \fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4_q ) ) ) 
// ) # ( !\fifo_in|Dout[90]~RTM_q  & ( !\fifo_in|Dout[90]~RTM_58_q  & ( (\fifo_in|Dout[90]~RTM_57_q  & (!\fifo_in|Dout[3]~RTM_4_q  & \fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[90]~RTM_57_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[90]~RTM_q ),
	.dataf(!\fifo_in|Dout[90]~RTM_58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~224 .extended_lut = "off";
defparam \fifo_in|mem~224 .lut_mask = 64'h04043737C4C4F7F7;
defparam \fifo_in|mem~224 .shared_arith = "off";

// Location: FF_X148_Y103_N25
dffeas \fifo_out|mem_rtl_0_bypass[111] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [111]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[111] .power_up = "low";

// Location: FF_X148_Y103_N49
dffeas \fifo_out|mem~91 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~91_q ),
	.prn(vcc));
defparam \fifo_out|mem~91 .is_wysiwyg = "true";
defparam \fifo_out|mem~91 .power_up = "low";

// Location: EC_X150_Y103_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~224_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 90;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 90;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N51
twentynm_lcell_comb \fifo_out|mem~224 (
// Equation(s):
// \fifo_out|mem~224_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [90] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~91_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [111])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [90] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~91_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [111])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [111]),
	.datad(!\fifo_out|mem~91_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~224 .extended_lut = "off";
defparam \fifo_out|mem~224 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~224 .shared_arith = "off";

// Location: FF_X149_Y103_N52
dffeas \fifo_out|Dout[90] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~224_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [90]),
	.prn(vcc));
defparam \fifo_out|Dout[90] .is_wysiwyg = "true";
defparam \fifo_out|Dout[90] .power_up = "low";

// Location: IOIBUF_X142_Y44_N62
twentynm_io_ibuf \CHNL_RX_DATA[91]~input (
	.i(CHNL_RX_DATA[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[91]~input_o ));
defparam \CHNL_RX_DATA[91]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[91]~input .simulate_z_as = "z";

// Location: FF_X149_Y102_N47
dffeas \fifo_in|mem_rtl_0_bypass[112] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[91]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [112]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[112] .power_up = "low";

// Location: FF_X149_Y102_N13
dffeas \fifo_in|Dout[91]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [112]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[91]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[91]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[91]~RTM .power_up = "low";

// Location: EC_X150_Y102_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[91]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 91;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 91;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N59
dffeas \fifo_in|Dout[91]~RTM_121 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [91]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[91]~RTM_121_q ),
	.prn(vcc));
defparam \fifo_in|Dout[91]~RTM_121 .is_wysiwyg = "true";
defparam \fifo_in|Dout[91]~RTM_121 .power_up = "low";

// Location: FF_X149_Y102_N35
dffeas \fifo_in|mem~92 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[91]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~92_q ),
	.prn(vcc));
defparam \fifo_in|mem~92 .is_wysiwyg = "true";
defparam \fifo_in|mem~92 .power_up = "low";

// Location: FF_X148_Y102_N44
dffeas \fifo_in|Dout[91]~RTM_122 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~92_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[91]~RTM_122_q ),
	.prn(vcc));
defparam \fifo_in|Dout[91]~RTM_122 .is_wysiwyg = "true";
defparam \fifo_in|Dout[91]~RTM_122 .power_up = "low";

// Location: LABCELL_X149_Y102_N33
twentynm_lcell_comb \fifo_in|mem~225 (
// Equation(s):
// \fifo_in|mem~225_combout  = ( \fifo_in|Dout[91]~RTM_122_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[91]~RTM_121_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[91]~RTM_q )) ) ) # ( !\fifo_in|Dout[91]~RTM_122_q  
// & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[3]~RTM_q  & \fifo_in|Dout[91]~RTM_121_q )))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[91]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4_q ),
	.datab(!\fifo_in|Dout[91]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[91]~RTM_121_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[91]~RTM_122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~225 .extended_lut = "off";
defparam \fifo_in|mem~225 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \fifo_in|mem~225 .shared_arith = "off";

// Location: FF_X149_Y103_N43
dffeas \fifo_out|mem_rtl_0_bypass[112] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [112]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[112] .power_up = "low";

// Location: FF_X149_Y103_N13
dffeas \fifo_out|mem~92 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~92_q ),
	.prn(vcc));
defparam \fifo_out|mem~92 .is_wysiwyg = "true";
defparam \fifo_out|mem~92 .power_up = "low";

// Location: EC_X150_Y103_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~225_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 91;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 91;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N18
twentynm_lcell_comb \fifo_out|mem~225 (
// Equation(s):
// \fifo_out|mem~225_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [91] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~92_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [112])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [91] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~92_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [112])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [112]),
	.datad(!\fifo_out|mem~92_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [91]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~225 .extended_lut = "off";
defparam \fifo_out|mem~225 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~225 .shared_arith = "off";

// Location: FF_X149_Y103_N20
dffeas \fifo_out|Dout[91] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~225_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [91]),
	.prn(vcc));
defparam \fifo_out|Dout[91] .is_wysiwyg = "true";
defparam \fifo_out|Dout[91] .power_up = "low";

// Location: IOIBUF_X142_Y42_N62
twentynm_io_ibuf \CHNL_RX_DATA[92]~input (
	.i(CHNL_RX_DATA[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[92]~input_o ));
defparam \CHNL_RX_DATA[92]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[92]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[92]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 92;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 92;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N5
dffeas \fifo_in|Dout[92]~RTM_59 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [92]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[92]~RTM_59_q ),
	.prn(vcc));
defparam \fifo_in|Dout[92]~RTM_59 .is_wysiwyg = "true";
defparam \fifo_in|Dout[92]~RTM_59 .power_up = "low";

// Location: FF_X149_Y102_N43
dffeas \fifo_in|mem_rtl_0_bypass[113] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[92]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [113]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[113] .power_up = "low";

// Location: FF_X148_Y102_N13
dffeas \fifo_in|Dout[92]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [113]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[92]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[92]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[92]~RTM .power_up = "low";

// Location: FF_X149_Y102_N11
dffeas \fifo_in|mem~93 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[92]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~93_q ),
	.prn(vcc));
defparam \fifo_in|mem~93 .is_wysiwyg = "true";
defparam \fifo_in|mem~93 .power_up = "low";

// Location: FF_X149_Y102_N4
dffeas \fifo_in|Dout[92]~RTM_60 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~93_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[92]~RTM_60_q ),
	.prn(vcc));
defparam \fifo_in|Dout[92]~RTM_60 .is_wysiwyg = "true";
defparam \fifo_in|Dout[92]~RTM_60 .power_up = "low";

// Location: LABCELL_X149_Y102_N24
twentynm_lcell_comb \fifo_in|mem~226 (
// Equation(s):
// \fifo_in|mem~226_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[92]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[92]~RTM_60_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[92]~RTM_59_q )) ) )

	.dataa(!\fifo_in|Dout[92]~RTM_59_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[92]~RTM_q ),
	.datad(!\fifo_in|Dout[92]~RTM_60_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~226 .extended_lut = "off";
defparam \fifo_in|mem~226 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \fifo_in|mem~226 .shared_arith = "off";

// Location: FF_X148_Y103_N29
dffeas \fifo_out|mem_rtl_0_bypass[113] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [113]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[113] .power_up = "low";

// Location: EC_X150_Y103_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~226_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 92;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 92;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";

// Location: FF_X148_Y103_N50
dffeas \fifo_out|mem~93 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~93_q ),
	.prn(vcc));
defparam \fifo_out|mem~93 .is_wysiwyg = "true";
defparam \fifo_out|mem~93 .power_up = "low";

// Location: LABCELL_X149_Y103_N21
twentynm_lcell_comb \fifo_out|mem~226 (
// Equation(s):
// \fifo_out|mem~226_combout  = ( \fifo_out|mem~93_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [92])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [113])))) ) ) # ( 
// !\fifo_out|mem~93_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [92])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [113])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [113]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [92]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~226 .extended_lut = "off";
defparam \fifo_out|mem~226 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~226 .shared_arith = "off";

// Location: FF_X149_Y103_N22
dffeas \fifo_out|Dout[92] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~226_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [92]),
	.prn(vcc));
defparam \fifo_out|Dout[92] .is_wysiwyg = "true";
defparam \fifo_out|Dout[92] .power_up = "low";

// Location: IOIBUF_X142_Y38_N17
twentynm_io_ibuf \CHNL_RX_DATA[93]~input (
	.i(CHNL_RX_DATA[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[93]~input_o ));
defparam \CHNL_RX_DATA[93]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[93]~input .simulate_z_as = "z";

// Location: FF_X148_Y102_N5
dffeas \fifo_in|mem_rtl_0_bypass[114] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [114]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[114] .power_up = "low";

// Location: FF_X148_Y102_N46
dffeas \fifo_in|Dout[93]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [114]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[93]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[93]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[93]~RTM .power_up = "low";

// Location: FF_X148_Y102_N59
dffeas \fifo_in|mem~94 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~94_q ),
	.prn(vcc));
defparam \fifo_in|mem~94 .is_wysiwyg = "true";
defparam \fifo_in|mem~94 .power_up = "low";

// Location: FF_X148_Y102_N47
dffeas \fifo_in|Dout[93]~RTM_62 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~94_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[93]~RTM_62_q ),
	.prn(vcc));
defparam \fifo_in|Dout[93]~RTM_62 .is_wysiwyg = "true";
defparam \fifo_in|Dout[93]~RTM_62 .power_up = "low";

// Location: EC_X150_Y102_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[93]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 93;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 93;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N29
dffeas \fifo_in|Dout[93]~RTM_61 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [93]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[93]~RTM_61_q ),
	.prn(vcc));
defparam \fifo_in|Dout[93]~RTM_61 .is_wysiwyg = "true";
defparam \fifo_in|Dout[93]~RTM_61 .power_up = "low";

// Location: LABCELL_X149_Y102_N6
twentynm_lcell_comb \fifo_in|mem~227 (
// Equation(s):
// \fifo_in|mem~227_combout  = ( \fifo_in|Dout[93]~RTM_61_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q ) # (\fifo_in|Dout[93]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[93]~RTM_61_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (\fifo_in|Dout[93]~RTM_q  & 
// \fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( \fifo_in|Dout[93]~RTM_61_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[93]~RTM_62_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[93]~RTM_q )) ) ) ) # ( 
// !\fifo_in|Dout[93]~RTM_61_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & ((\fifo_in|Dout[93]~RTM_62_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[93]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[93]~RTM_q ),
	.datab(gnd),
	.datac(!\fifo_in|Dout[3]~RTM_4_q ),
	.datad(!\fifo_in|Dout[93]~RTM_62_q ),
	.datae(!\fifo_in|Dout[93]~RTM_61_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~227 .extended_lut = "off";
defparam \fifo_in|mem~227 .lut_mask = 64'h05F505F50505F5F5;
defparam \fifo_in|mem~227 .shared_arith = "off";

// Location: FF_X149_Y103_N59
dffeas \fifo_out|mem_rtl_0_bypass[114] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~227_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [114]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[114] .power_up = "low";

// Location: FF_X149_Y103_N29
dffeas \fifo_out|mem~94 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~227_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~94_q ),
	.prn(vcc));
defparam \fifo_out|mem~94 .is_wysiwyg = "true";
defparam \fifo_out|mem~94 .power_up = "low";

// Location: EC_X150_Y103_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~227_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 93;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 93;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N9
twentynm_lcell_comb \fifo_out|mem~227 (
// Equation(s):
// \fifo_out|mem~227_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [93] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~94_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [114])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [93] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~94_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [114])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [114]),
	.datad(!\fifo_out|mem~94_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~227 .extended_lut = "off";
defparam \fifo_out|mem~227 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~227 .shared_arith = "off";

// Location: FF_X149_Y103_N11
dffeas \fifo_out|Dout[93] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~227_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [93]),
	.prn(vcc));
defparam \fifo_out|Dout[93] .is_wysiwyg = "true";
defparam \fifo_out|Dout[93] .power_up = "low";

// Location: IOIBUF_X142_Y43_N62
twentynm_io_ibuf \CHNL_RX_DATA[94]~input (
	.i(CHNL_RX_DATA[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[94]~input_o ));
defparam \CHNL_RX_DATA[94]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[94]~input .simulate_z_as = "z";

// Location: FF_X147_Y102_N41
dffeas \fifo_in|mem~95 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[94]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~95_q ),
	.prn(vcc));
defparam \fifo_in|mem~95 .is_wysiwyg = "true";
defparam \fifo_in|mem~95 .power_up = "low";

// Location: FF_X147_Y102_N16
dffeas \fifo_in|Dout[94]~RTM_8 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~95_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[94]~RTM_8_q ),
	.prn(vcc));
defparam \fifo_in|Dout[94]~RTM_8 .is_wysiwyg = "true";
defparam \fifo_in|Dout[94]~RTM_8 .power_up = "low";

// Location: FF_X147_Y102_N20
dffeas \fifo_in|mem_rtl_0_bypass[115] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[94]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [115]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[115] .power_up = "low";

// Location: FF_X147_Y102_N13
dffeas \fifo_in|Dout[94]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [115]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[94]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[94]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[94]~RTM .power_up = "low";

// Location: EC_X150_Y102_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[94]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 94;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 94;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N23
dffeas \fifo_in|Dout[94]~RTM_7 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [94]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[94]~RTM_7_q ),
	.prn(vcc));
defparam \fifo_in|Dout[94]~RTM_7 .is_wysiwyg = "true";
defparam \fifo_in|Dout[94]~RTM_7 .power_up = "low";

// Location: MLABCELL_X148_Y102_N39
twentynm_lcell_comb \fifo_in|mem~228 (
// Equation(s):
// \fifo_in|mem~228_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[94]~RTM_7_q  & ( \fifo_in|Dout[94]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[94]~RTM_7_q  & ( (\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[94]~RTM_8_q ) ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4_q  & ( !\fifo_in|Dout[94]~RTM_7_q  & ( \fifo_in|Dout[94]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( !\fifo_in|Dout[94]~RTM_7_q  & ( (\fifo_in|Dout[94]~RTM_8_q  & !\fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[94]~RTM_8_q ),
	.datab(!\fifo_in|Dout[94]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_4_q ),
	.dataf(!\fifo_in|Dout[94]~RTM_7_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~228 .extended_lut = "off";
defparam \fifo_in|mem~228 .lut_mask = 64'h505033335F5F3333;
defparam \fifo_in|mem~228 .shared_arith = "off";

// Location: FF_X152_Y103_N58
dffeas \fifo_out|mem_rtl_0_bypass[115] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [115]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[115] .power_up = "low";

// Location: FF_X152_Y103_N31
dffeas \fifo_out|mem~95 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~228_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~95_q ),
	.prn(vcc));
defparam \fifo_out|mem~95 .is_wysiwyg = "true";
defparam \fifo_out|mem~95 .power_up = "low";

// Location: EC_X150_Y103_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~228_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 94;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 94;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y103_N30
twentynm_lcell_comb \fifo_out|mem~228 (
// Equation(s):
// \fifo_out|mem~228_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [94] & ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0_bypass [115] ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [94] & ( \fifo_out|mem~133_combout  & ( 
// \fifo_out|mem_rtl_0_bypass [115] ) ) ) # ( \fifo_out|mem_rtl_0|auto_generated|q_b [94] & ( !\fifo_out|mem~133_combout  & ( (\fifo_out|mem~0_q ) # (\fifo_out|mem~95_q ) ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [94] & ( !\fifo_out|mem~133_combout  
// & ( (\fifo_out|mem~95_q  & !\fifo_out|mem~0_q ) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [115]),
	.datab(!\fifo_out|mem~95_q ),
	.datac(!\fifo_out|mem~0_q ),
	.datad(gnd),
	.datae(!\fifo_out|mem_rtl_0|auto_generated|q_b [94]),
	.dataf(!\fifo_out|mem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~228 .extended_lut = "off";
defparam \fifo_out|mem~228 .lut_mask = 64'h30303F3F55555555;
defparam \fifo_out|mem~228 .shared_arith = "off";

// Location: FF_X151_Y103_N32
dffeas \fifo_out|Dout[94] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~228_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [94]),
	.prn(vcc));
defparam \fifo_out|Dout[94] .is_wysiwyg = "true";
defparam \fifo_out|Dout[94] .power_up = "low";

// Location: IOIBUF_X142_Y35_N47
twentynm_io_ibuf \CHNL_RX_DATA[95]~input (
	.i(CHNL_RX_DATA[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[95]~input_o ));
defparam \CHNL_RX_DATA[95]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[95]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[95]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 95;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 95;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";

// Location: FF_X151_Y102_N4
dffeas \fifo_in|Dout[95]~RTM_63 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [95]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[95]~RTM_63_q ),
	.prn(vcc));
defparam \fifo_in|Dout[95]~RTM_63 .is_wysiwyg = "true";
defparam \fifo_in|Dout[95]~RTM_63 .power_up = "low";

// Location: FF_X151_Y102_N13
dffeas \fifo_in|mem_rtl_0_bypass[116] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[95]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [116]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[116] .power_up = "low";

// Location: FF_X151_Y102_N2
dffeas \fifo_in|Dout[95]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [116]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[95]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[95]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[95]~RTM .power_up = "low";

// Location: FF_X151_Y102_N22
dffeas \fifo_in|mem~96 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[95]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~96_q ),
	.prn(vcc));
defparam \fifo_in|mem~96 .is_wysiwyg = "true";
defparam \fifo_in|mem~96 .power_up = "low";

// Location: FF_X151_Y102_N1
dffeas \fifo_in|Dout[95]~RTM_64 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~96_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[95]~RTM_64_q ),
	.prn(vcc));
defparam \fifo_in|Dout[95]~RTM_64 .is_wysiwyg = "true";
defparam \fifo_in|Dout[95]~RTM_64 .power_up = "low";

// Location: LABCELL_X151_Y102_N15
twentynm_lcell_comb \fifo_in|mem~229 (
// Equation(s):
// \fifo_in|mem~229_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[95]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[95]~RTM_q  ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( 
// !\fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[95]~RTM_63_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[95]~RTM_64_q  ) ) )

	.dataa(!\fifo_in|Dout[95]~RTM_63_q ),
	.datab(!\fifo_in|Dout[95]~RTM_q ),
	.datac(!\fifo_in|Dout[95]~RTM_64_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~229 .extended_lut = "off";
defparam \fifo_in|mem~229 .lut_mask = 64'h0F0F555533333333;
defparam \fifo_in|mem~229 .shared_arith = "off";

// Location: FF_X148_Y103_N53
dffeas \fifo_out|mem~96 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~96_q ),
	.prn(vcc));
defparam \fifo_out|mem~96 .is_wysiwyg = "true";
defparam \fifo_out|mem~96 .power_up = "low";

// Location: FF_X148_Y103_N32
dffeas \fifo_out|mem_rtl_0_bypass[116] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [116]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[116] .power_up = "low";

// Location: EC_X150_Y103_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~229_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 95;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 95;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N33
twentynm_lcell_comb \fifo_out|mem~229 (
// Equation(s):
// \fifo_out|mem~229_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [95] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~96_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [116])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [95] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & (\fifo_out|mem~96_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [116])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~96_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [116]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [95]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~229 .extended_lut = "off";
defparam \fifo_out|mem~229 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~229 .shared_arith = "off";

// Location: FF_X149_Y103_N34
dffeas \fifo_out|Dout[95] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~229_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [95]),
	.prn(vcc));
defparam \fifo_out|Dout[95] .is_wysiwyg = "true";
defparam \fifo_out|Dout[95] .power_up = "low";

// Location: IOIBUF_X142_Y34_N47
twentynm_io_ibuf \CHNL_RX_DATA[96]~input (
	.i(CHNL_RX_DATA[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[96]~input_o ));
defparam \CHNL_RX_DATA[96]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[96]~input .simulate_z_as = "z";

// Location: FF_X148_Y102_N8
dffeas \fifo_in|mem~97 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~97_q ),
	.prn(vcc));
defparam \fifo_in|mem~97 .is_wysiwyg = "true";
defparam \fifo_in|mem~97 .power_up = "low";

// Location: FF_X148_Y102_N50
dffeas \fifo_in|Dout[96]~RTM_10 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~97_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[96]~RTM_10_q ),
	.prn(vcc));
defparam \fifo_in|Dout[96]~RTM_10 .is_wysiwyg = "true";
defparam \fifo_in|Dout[96]~RTM_10 .power_up = "low";

// Location: FF_X148_Y102_N25
dffeas \fifo_in|mem_rtl_0_bypass[117] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [117]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[117] .power_up = "low";

// Location: FF_X148_Y102_N34
dffeas \fifo_in|Dout[96]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [117]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[96]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[96]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[96]~RTM .power_up = "low";

// Location: EC_X150_Y102_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[96]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 96;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 96;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N1
dffeas \fifo_in|Dout[96]~RTM_9 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [96]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[96]~RTM_9_q ),
	.prn(vcc));
defparam \fifo_in|Dout[96]~RTM_9 .is_wysiwyg = "true";
defparam \fifo_in|Dout[96]~RTM_9 .power_up = "low";

// Location: LABCELL_X149_Y102_N48
twentynm_lcell_comb \fifo_in|mem~230 (
// Equation(s):
// \fifo_in|mem~230_combout  = ( \fifo_in|Dout[96]~RTM_9_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[96]~RTM_10_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[96]~RTM_q )))) ) ) # ( !\fifo_in|Dout[96]~RTM_9_q  & 
// ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[96]~RTM_10_q  & (!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[96]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[96]~RTM_10_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4_q ),
	.datad(!\fifo_in|Dout[96]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[96]~RTM_9_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~230 .extended_lut = "off";
defparam \fifo_in|mem~230 .lut_mask = 64'h404F404F707F707F;
defparam \fifo_in|mem~230 .shared_arith = "off";

// Location: FF_X152_Y103_N26
dffeas \fifo_out|mem_rtl_0_bypass[117] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~230_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [117]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[117] .power_up = "low";

// Location: EC_X150_Y103_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~230_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 96;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 96;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";

// Location: FF_X152_Y103_N32
dffeas \fifo_out|mem~97 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~97_q ),
	.prn(vcc));
defparam \fifo_out|mem~97 .is_wysiwyg = "true";
defparam \fifo_out|mem~97 .power_up = "low";

// Location: LABCELL_X151_Y103_N18
twentynm_lcell_comb \fifo_out|mem~230 (
// Equation(s):
// \fifo_out|mem~230_combout  = ( \fifo_out|mem~97_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [96])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [117])))) ) ) # ( 
// !\fifo_out|mem~97_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [96])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [117])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [117]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [96]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~97_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~230 .extended_lut = "off";
defparam \fifo_out|mem~230 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~230 .shared_arith = "off";

// Location: FF_X151_Y103_N19
dffeas \fifo_out|Dout[96] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~230_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [96]),
	.prn(vcc));
defparam \fifo_out|Dout[96] .is_wysiwyg = "true";
defparam \fifo_out|Dout[96] .power_up = "low";

// Location: IOIBUF_X142_Y33_N47
twentynm_io_ibuf \CHNL_RX_DATA[97]~input (
	.i(CHNL_RX_DATA[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[97]~input_o ));
defparam \CHNL_RX_DATA[97]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[97]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[97]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 97;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 97;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N25
dffeas \fifo_in|Dout[97]~RTM_123 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [97]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[97]~RTM_123_q ),
	.prn(vcc));
defparam \fifo_in|Dout[97]~RTM_123 .is_wysiwyg = "true";
defparam \fifo_in|Dout[97]~RTM_123 .power_up = "low";

// Location: FF_X147_Y102_N55
dffeas \fifo_in|mem_rtl_0_bypass[118] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[97]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [118]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[118] .power_up = "low";

// Location: FF_X147_Y102_N2
dffeas \fifo_in|Dout[97]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [118]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[97]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[97]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[97]~RTM .power_up = "low";

// Location: FF_X147_Y102_N40
dffeas \fifo_in|mem~98 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[97]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~98_q ),
	.prn(vcc));
defparam \fifo_in|mem~98 .is_wysiwyg = "true";
defparam \fifo_in|mem~98 .power_up = "low";

// Location: FF_X147_Y102_N1
dffeas \fifo_in|Dout[97]~RTM_124 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~98_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[97]~RTM_124_q ),
	.prn(vcc));
defparam \fifo_in|Dout[97]~RTM_124 .is_wysiwyg = "true";
defparam \fifo_in|Dout[97]~RTM_124 .power_up = "low";

// Location: MLABCELL_X148_Y102_N33
twentynm_lcell_comb \fifo_in|mem~231 (
// Equation(s):
// \fifo_in|mem~231_combout  = ( \fifo_in|Dout[97]~RTM_124_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (((!\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[97]~RTM_123_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[97]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[97]~RTM_124_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  & (\fifo_in|Dout[97]~RTM_123_q  & (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4_q  & (((\fifo_in|Dout[97]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[97]~RTM_123_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[97]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[97]~RTM_124_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~231 .extended_lut = "off";
defparam \fifo_in|mem~231 .lut_mask = 64'h04370437C4F7C4F7;
defparam \fifo_in|mem~231 .shared_arith = "off";

// Location: FF_X149_Y103_N47
dffeas \fifo_out|mem_rtl_0_bypass[118] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [118]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[118] .power_up = "low";

// Location: FF_X149_Y103_N16
dffeas \fifo_out|mem~98 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~98_q ),
	.prn(vcc));
defparam \fifo_out|mem~98 .is_wysiwyg = "true";
defparam \fifo_out|mem~98 .power_up = "low";

// Location: EC_X150_Y103_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~231_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 97;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 97;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y103_N39
twentynm_lcell_comb \fifo_out|mem~231 (
// Equation(s):
// \fifo_out|mem~231_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [97] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~98_q )) # (\fifo_out|mem~0_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [118])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [97] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0_q  & ((\fifo_out|mem~98_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [118])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [118]),
	.datad(!\fifo_out|mem~98_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [97]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~231 .extended_lut = "off";
defparam \fifo_out|mem~231 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~231 .shared_arith = "off";

// Location: FF_X149_Y103_N40
dffeas \fifo_out|Dout[97] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~231_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [97]),
	.prn(vcc));
defparam \fifo_out|Dout[97] .is_wysiwyg = "true";
defparam \fifo_out|Dout[97] .power_up = "low";

// Location: IOIBUF_X142_Y44_N32
twentynm_io_ibuf \CHNL_RX_DATA[98]~input (
	.i(CHNL_RX_DATA[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[98]~input_o ));
defparam \CHNL_RX_DATA[98]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[98]~input .simulate_z_as = "z";

// Location: FF_X149_Y102_N31
dffeas \fifo_in|mem~99 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~99_q ),
	.prn(vcc));
defparam \fifo_in|mem~99 .is_wysiwyg = "true";
defparam \fifo_in|mem~99 .power_up = "low";

// Location: FF_X148_Y102_N31
dffeas \fifo_in|Dout[98]~RTM_126 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~99_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[98]~RTM_126_q ),
	.prn(vcc));
defparam \fifo_in|Dout[98]~RTM_126 .is_wysiwyg = "true";
defparam \fifo_in|Dout[98]~RTM_126 .power_up = "low";

// Location: FF_X149_Y102_N50
dffeas \fifo_in|mem_rtl_0_bypass[119] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [119]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[119] .power_up = "low";

// Location: FF_X149_Y102_N19
dffeas \fifo_in|Dout[98]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [119]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[98]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[98]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[98]~RTM .power_up = "low";

// Location: EC_X150_Y102_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[98]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 98;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 98;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";

// Location: FF_X149_Y102_N20
dffeas \fifo_in|Dout[98]~RTM_125 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [98]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[98]~RTM_125_q ),
	.prn(vcc));
defparam \fifo_in|Dout[98]~RTM_125 .is_wysiwyg = "true";
defparam \fifo_in|Dout[98]~RTM_125 .power_up = "low";

// Location: LABCELL_X149_Y102_N21
twentynm_lcell_comb \fifo_in|mem~232 (
// Equation(s):
// \fifo_in|mem~232_combout  = ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[98]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[98]~RTM_126_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[98]~RTM_125_q ))) ) )

	.dataa(!\fifo_in|Dout[98]~RTM_126_q ),
	.datab(!\fifo_in|Dout[98]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[98]~RTM_125_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~232 .extended_lut = "off";
defparam \fifo_in|mem~232 .lut_mask = 64'h505F505F33333333;
defparam \fifo_in|mem~232 .shared_arith = "off";

// Location: FF_X149_Y103_N17
dffeas \fifo_out|mem~99 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~99_q ),
	.prn(vcc));
defparam \fifo_out|mem~99 .is_wysiwyg = "true";
defparam \fifo_out|mem~99 .power_up = "low";

// Location: EC_X150_Y103_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~232_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 98;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 98;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";

// Location: FF_X149_Y103_N46
dffeas \fifo_out|mem_rtl_0_bypass[119] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [119]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[119] .power_up = "low";

// Location: LABCELL_X149_Y103_N36
twentynm_lcell_comb \fifo_out|mem~232 (
// Equation(s):
// \fifo_out|mem~232_combout  = ( \fifo_out|mem_rtl_0_bypass [119] & ( ((!\fifo_out|mem~0_q  & (\fifo_out|mem~99_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [98])))) # (\fifo_out|mem~133_combout ) ) ) # ( !\fifo_out|mem_rtl_0_bypass 
// [119] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & (\fifo_out|mem~99_q )) # (\fifo_out|mem~0_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [98]))))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~99_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [98]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [119]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~232 .extended_lut = "off";
defparam \fifo_out|mem~232 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~232 .shared_arith = "off";

// Location: FF_X149_Y103_N38
dffeas \fifo_out|Dout[98] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~232_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [98]),
	.prn(vcc));
defparam \fifo_out|Dout[98] .is_wysiwyg = "true";
defparam \fifo_out|Dout[98] .power_up = "low";

// Location: IOIBUF_X142_Y43_N32
twentynm_io_ibuf \CHNL_RX_DATA[99]~input (
	.i(CHNL_RX_DATA[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[99]~input_o ));
defparam \CHNL_RX_DATA[99]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[99]~input .simulate_z_as = "z";

// Location: EC_X150_Y102_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[99]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 99;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 99;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";

// Location: FF_X151_Y102_N46
dffeas \fifo_in|Dout[99]~RTM_11 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [99]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[99]~RTM_11_q ),
	.prn(vcc));
defparam \fifo_in|Dout[99]~RTM_11 .is_wysiwyg = "true";
defparam \fifo_in|Dout[99]~RTM_11 .power_up = "low";

// Location: FF_X151_Y102_N55
dffeas \fifo_in|mem_rtl_0_bypass[120] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[99]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [120]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[120] .power_up = "low";

// Location: FF_X151_Y102_N47
dffeas \fifo_in|Dout[99]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [120]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[99]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[99]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[99]~RTM .power_up = "low";

// Location: FF_X151_Y102_N49
dffeas \fifo_in|mem~100 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[99]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~100_q ),
	.prn(vcc));
defparam \fifo_in|mem~100 .is_wysiwyg = "true";
defparam \fifo_in|mem~100 .power_up = "low";

// Location: FF_X151_Y102_N44
dffeas \fifo_in|Dout[99]~RTM_12 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~100_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[99]~RTM_12_q ),
	.prn(vcc));
defparam \fifo_in|Dout[99]~RTM_12 .is_wysiwyg = "true";
defparam \fifo_in|Dout[99]~RTM_12 .power_up = "low";

// Location: LABCELL_X151_Y102_N48
twentynm_lcell_comb \fifo_in|mem~233 (
// Equation(s):
// \fifo_in|mem~233_combout  = ( \fifo_in|Dout[99]~RTM_12_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[99]~RTM_q  ) ) ) # ( !\fifo_in|Dout[99]~RTM_12_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[99]~RTM_q  ) ) ) # ( \fifo_in|Dout[99]~RTM_12_q  & 
// ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[99]~RTM_11_q ) ) ) ) # ( !\fifo_in|Dout[99]~RTM_12_q  & ( !\fifo_in|Dout[3]~RTM_4_q  & ( (\fifo_in|Dout[99]~RTM_11_q  & \fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(!\fifo_in|Dout[99]~RTM_11_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[99]~RTM_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[99]~RTM_12_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~233 .extended_lut = "off";
defparam \fifo_in|mem~233 .lut_mask = 64'h1111DDDD0F0F0F0F;
defparam \fifo_in|mem~233 .shared_arith = "off";

// Location: EC_X150_Y103_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~233_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd [1],\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 99;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 99;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";

// Location: FF_X152_Y103_N43
dffeas \fifo_out|mem~100 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~100_q ),
	.prn(vcc));
defparam \fifo_out|mem~100 .is_wysiwyg = "true";
defparam \fifo_out|mem~100 .power_up = "low";

// Location: FF_X152_Y103_N2
dffeas \fifo_out|mem_rtl_0_bypass[120] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [120]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[120] .power_up = "low";

// Location: LABCELL_X151_Y103_N12
twentynm_lcell_comb \fifo_out|mem~233 (
// Equation(s):
// \fifo_out|mem~233_combout  = ( \fifo_out|mem_rtl_0_bypass [120] & ( ((!\fifo_out|mem~0_q  & ((\fifo_out|mem~100_q ))) # (\fifo_out|mem~0_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [99]))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [120] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0_q  & ((\fifo_out|mem~100_q ))) # (\fifo_out|mem~0_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [99])))) ) )

	.dataa(!\fifo_out|mem~0_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [99]),
	.datad(!\fifo_out|mem~100_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [120]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~233 .extended_lut = "off";
defparam \fifo_out|mem~233 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_out|mem~233 .shared_arith = "off";

// Location: FF_X151_Y103_N14
dffeas \fifo_out|Dout[99] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~233_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [99]),
	.prn(vcc));
defparam \fifo_out|Dout[99] .is_wysiwyg = "true";
defparam \fifo_out|Dout[99] .power_up = "low";

// Location: IOIBUF_X78_Y119_N32
twentynm_io_ibuf \CHNL_RX_DATA[100]~input (
	.i(CHNL_RX_DATA[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[100]~input_o ));
defparam \CHNL_RX_DATA[100]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[100]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[100]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 100;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 100;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N2
dffeas \fifo_in|Dout[100]~RTM_73 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [100]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[100]~RTM_73_q ),
	.prn(vcc));
defparam \fifo_in|Dout[100]~RTM_73 .is_wysiwyg = "true";
defparam \fifo_in|Dout[100]~RTM_73 .power_up = "low";

// Location: FF_X148_Y107_N20
dffeas \fifo_in|mem_rtl_0_bypass[121] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[100]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [121]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[121] .power_up = "low";

// Location: FF_X148_Y109_N29
dffeas \fifo_in|Dout[100]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [121]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[100]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[100]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[100]~RTM .power_up = "low";

// Location: FF_X148_Y107_N35
dffeas \fifo_in|mem~101 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[100]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~101_q ),
	.prn(vcc));
defparam \fifo_in|mem~101 .is_wysiwyg = "true";
defparam \fifo_in|mem~101 .power_up = "low";

// Location: FF_X148_Y109_N5
dffeas \fifo_in|Dout[100]~RTM_74 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~101_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[100]~RTM_74_q ),
	.prn(vcc));
defparam \fifo_in|Dout[100]~RTM_74 .is_wysiwyg = "true";
defparam \fifo_in|Dout[100]~RTM_74 .power_up = "low";

// Location: LABCELL_X149_Y109_N57
twentynm_lcell_comb \fifo_in|mem~234 (
// Equation(s):
// \fifo_in|mem~234_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[100]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[100]~RTM_74_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[100]~RTM_73_q )) ) )

	.dataa(!\fifo_in|Dout[100]~RTM_73_q ),
	.datab(!\fifo_in|Dout[100]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[100]~RTM_74_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~234 .extended_lut = "off";
defparam \fifo_in|mem~234 .lut_mask = 64'h05F5333305F53333;
defparam \fifo_in|mem~234 .shared_arith = "off";

// Location: FF_X149_Y109_N10
dffeas \fifo_out|mem~101 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~101_q ),
	.prn(vcc));
defparam \fifo_out|mem~101 .is_wysiwyg = "true";
defparam \fifo_out|mem~101 .power_up = "low";

// Location: FF_X149_Y110_N41
dffeas \fifo_out|mem_rtl_0_bypass[121] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [121]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[121] .power_up = "low";

// Location: EC_X150_Y110_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~234_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 100;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 100;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N6
twentynm_lcell_comb \fifo_out|mem~234 (
// Equation(s):
// \fifo_out|mem~234_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [100] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~101_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [121])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [100] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~101_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [121])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~101_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [121]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [100]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~234 .extended_lut = "off";
defparam \fifo_out|mem~234 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~234 .shared_arith = "off";

// Location: FF_X149_Y110_N8
dffeas \fifo_out|Dout[100] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~234_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [100]),
	.prn(vcc));
defparam \fifo_out|Dout[100] .is_wysiwyg = "true";
defparam \fifo_out|Dout[100] .power_up = "low";

// Location: IOIBUF_X78_Y124_N62
twentynm_io_ibuf \CHNL_RX_DATA[101]~input (
	.i(CHNL_RX_DATA[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[101]~input_o ));
defparam \CHNL_RX_DATA[101]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[101]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N29
dffeas \fifo_in|mem_rtl_0_bypass[122] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [122]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[122] .power_up = "low";

// Location: FF_X147_Y110_N46
dffeas \fifo_in|Dout[101]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [122]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[101]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[101]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[101]~RTM .power_up = "low";

// Location: EC_X150_Y109_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[101]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 101;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 101;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N50
dffeas \fifo_in|Dout[101]~RTM_75 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [101]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[101]~RTM_75_q ),
	.prn(vcc));
defparam \fifo_in|Dout[101]~RTM_75 .is_wysiwyg = "true";
defparam \fifo_in|Dout[101]~RTM_75 .power_up = "low";

// Location: FF_X147_Y110_N59
dffeas \fifo_in|mem~102 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~102_q ),
	.prn(vcc));
defparam \fifo_in|mem~102 .is_wysiwyg = "true";
defparam \fifo_in|mem~102 .power_up = "low";

// Location: FF_X147_Y110_N5
dffeas \fifo_in|Dout[101]~RTM_76 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~102_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[101]~RTM_76_q ),
	.prn(vcc));
defparam \fifo_in|Dout[101]~RTM_76 .is_wysiwyg = "true";
defparam \fifo_in|Dout[101]~RTM_76 .power_up = "low";

// Location: MLABCELL_X148_Y110_N3
twentynm_lcell_comb \fifo_in|mem~235 (
// Equation(s):
// \fifo_in|mem~235_combout  = ( \fifo_in|Dout[101]~RTM_76_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[101]~RTM_75_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[101]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[101]~RTM_76_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[101]~RTM_75_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[101]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[101]~RTM_q ),
	.datad(!\fifo_in|Dout[101]~RTM_75_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[101]~RTM_76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~235 .extended_lut = "off";
defparam \fifo_in|mem~235 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_in|mem~235 .shared_arith = "off";

// Location: FF_X148_Y110_N41
dffeas \fifo_out|mem~102 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~235_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~102_q ),
	.prn(vcc));
defparam \fifo_out|mem~102 .is_wysiwyg = "true";
defparam \fifo_out|mem~102 .power_up = "low";

// Location: FF_X149_Y110_N56
dffeas \fifo_out|mem_rtl_0_bypass[122] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~235_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [122]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[122] .power_up = "low";

// Location: EC_X150_Y110_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~235_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 101;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 101;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N12
twentynm_lcell_comb \fifo_out|mem~235 (
// Equation(s):
// \fifo_out|mem~235_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [101] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~102_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [122])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [101] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~102_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [122])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~102_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [122]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [101]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~235 .extended_lut = "off";
defparam \fifo_out|mem~235 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~235 .shared_arith = "off";

// Location: FF_X149_Y110_N14
dffeas \fifo_out|Dout[101] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~235_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [101]),
	.prn(vcc));
defparam \fifo_out|Dout[101] .is_wysiwyg = "true";
defparam \fifo_out|Dout[101] .power_up = "low";

// Location: IOIBUF_X78_Y115_N17
twentynm_io_ibuf \CHNL_RX_DATA[102]~input (
	.i(CHNL_RX_DATA[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[102]~input_o ));
defparam \CHNL_RX_DATA[102]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[102]~input .simulate_z_as = "z";

// Location: FF_X148_Y109_N50
dffeas \fifo_in|mem_rtl_0_bypass[123] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[102]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [123]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[123] .power_up = "low";

// Location: FF_X148_Y109_N1
dffeas \fifo_in|Dout[102]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [123]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[102]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[102]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[102]~RTM .power_up = "low";

// Location: EC_X150_Y109_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[102]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 102;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 102;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N56
dffeas \fifo_in|Dout[102]~RTM_199 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [102]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[102]~RTM_199_q ),
	.prn(vcc));
defparam \fifo_in|Dout[102]~RTM_199 .is_wysiwyg = "true";
defparam \fifo_in|Dout[102]~RTM_199 .power_up = "low";

// Location: FF_X148_Y109_N7
dffeas \fifo_in|mem~103 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[102]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~103_q ),
	.prn(vcc));
defparam \fifo_in|mem~103 .is_wysiwyg = "true";
defparam \fifo_in|mem~103 .power_up = "low";

// Location: FF_X148_Y109_N2
dffeas \fifo_in|Dout[102]~RTM_200 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~103_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[102]~RTM_200_q ),
	.prn(vcc));
defparam \fifo_in|Dout[102]~RTM_200 .is_wysiwyg = "true";
defparam \fifo_in|Dout[102]~RTM_200 .power_up = "low";

// Location: MLABCELL_X148_Y109_N6
twentynm_lcell_comb \fifo_in|mem~236 (
// Equation(s):
// \fifo_in|mem~236_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[102]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[102]~RTM_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[102]~RTM_199_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[102]~RTM_200_q  ) ) )

	.dataa(!\fifo_in|Dout[102]~RTM_q ),
	.datab(!\fifo_in|Dout[102]~RTM_199_q ),
	.datac(!\fifo_in|Dout[102]~RTM_200_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~236 .extended_lut = "off";
defparam \fifo_in|mem~236 .lut_mask = 64'h0F0F333355555555;
defparam \fifo_in|mem~236 .shared_arith = "off";

// Location: FF_X148_Y110_N25
dffeas \fifo_out|mem_rtl_0_bypass[123] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [123]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[123] .power_up = "low";

// Location: FF_X148_Y110_N11
dffeas \fifo_out|mem~103 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~103_q ),
	.prn(vcc));
defparam \fifo_out|mem~103 .is_wysiwyg = "true";
defparam \fifo_out|mem~103 .power_up = "low";

// Location: EC_X150_Y110_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~236_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 102;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 102;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";

// Location: MLABCELL_X148_Y110_N57
twentynm_lcell_comb \fifo_out|mem~236 (
// Equation(s):
// \fifo_out|mem~236_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [102] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~103_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [123])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [102] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~103_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [123])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [123]),
	.datad(!\fifo_out|mem~103_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [102]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~236 .extended_lut = "off";
defparam \fifo_out|mem~236 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~236 .shared_arith = "off";

// Location: FF_X148_Y110_N59
dffeas \fifo_out|Dout[102] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~236_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [102]),
	.prn(vcc));
defparam \fifo_out|Dout[102] .is_wysiwyg = "true";
defparam \fifo_out|Dout[102] .power_up = "low";

// Location: IOIBUF_X78_Y119_N17
twentynm_io_ibuf \CHNL_RX_DATA[103]~input (
	.i(CHNL_RX_DATA[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[103]~input_o ));
defparam \CHNL_RX_DATA[103]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[103]~input .simulate_z_as = "z";

// Location: FF_X148_Y107_N13
dffeas \fifo_in|mem~104 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~104_q ),
	.prn(vcc));
defparam \fifo_in|mem~104 .is_wysiwyg = "true";
defparam \fifo_in|mem~104 .power_up = "low";

// Location: FF_X148_Y109_N4
dffeas \fifo_in|Dout[103]~RTM_78 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~104_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[103]~RTM_78_q ),
	.prn(vcc));
defparam \fifo_in|Dout[103]~RTM_78 .is_wysiwyg = "true";
defparam \fifo_in|Dout[103]~RTM_78 .power_up = "low";

// Location: FF_X148_Y107_N53
dffeas \fifo_in|mem_rtl_0_bypass[124] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [124]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[124] .power_up = "low";

// Location: FF_X148_Y109_N35
dffeas \fifo_in|Dout[103]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [124]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[103]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[103]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[103]~RTM .power_up = "low";

// Location: EC_X150_Y109_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[103]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 103;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 103;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N19
dffeas \fifo_in|Dout[103]~RTM_77 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [103]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[103]~RTM_77_q ),
	.prn(vcc));
defparam \fifo_in|Dout[103]~RTM_77 .is_wysiwyg = "true";
defparam \fifo_in|Dout[103]~RTM_77 .power_up = "low";

// Location: LABCELL_X149_Y109_N0
twentynm_lcell_comb \fifo_in|mem~237 (
// Equation(s):
// \fifo_in|mem~237_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[103]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[103]~RTM_77_q  ) ) ) # ( 
// \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[103]~RTM_q  ) ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[103]~RTM_78_q  ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[103]~RTM_78_q ),
	.datac(!\fifo_in|Dout[103]~RTM_q ),
	.datad(!\fifo_in|Dout[103]~RTM_77_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~237 .extended_lut = "off";
defparam \fifo_in|mem~237 .lut_mask = 64'h33330F0F00FF0F0F;
defparam \fifo_in|mem~237 .shared_arith = "off";

// Location: FF_X149_Y110_N22
dffeas \fifo_out|mem_rtl_0_bypass[124] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [124]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[124] .power_up = "low";

// Location: EC_X150_Y110_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~237_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 103;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 103;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";

// Location: FF_X149_Y110_N46
dffeas \fifo_out|mem~104 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~104_q ),
	.prn(vcc));
defparam \fifo_out|mem~104 .is_wysiwyg = "true";
defparam \fifo_out|mem~104 .power_up = "low";

// Location: LABCELL_X149_Y110_N0
twentynm_lcell_comb \fifo_out|mem~237 (
// Equation(s):
// \fifo_out|mem~237_combout  = ( \fifo_out|mem~104_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [103])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [124])))) ) ) # ( 
// !\fifo_out|mem~104_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [103])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [124])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [124]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [103]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~104_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~237 .extended_lut = "off";
defparam \fifo_out|mem~237 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~237 .shared_arith = "off";

// Location: FF_X149_Y110_N2
dffeas \fifo_out|Dout[103] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~237_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [103]),
	.prn(vcc));
defparam \fifo_out|Dout[103] .is_wysiwyg = "true";
defparam \fifo_out|Dout[103] .power_up = "low";

// Location: IOIBUF_X78_Y126_N17
twentynm_io_ibuf \CHNL_RX_DATA[104]~input (
	.i(CHNL_RX_DATA[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[104]~input_o ));
defparam \CHNL_RX_DATA[104]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[104]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[104]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 104;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 104;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";

// Location: FF_X151_Y109_N52
dffeas \fifo_in|Dout[104]~RTM_201 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [104]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[104]~RTM_201_q ),
	.prn(vcc));
defparam \fifo_in|Dout[104]~RTM_201 .is_wysiwyg = "true";
defparam \fifo_in|Dout[104]~RTM_201 .power_up = "low";

// Location: FF_X147_Y105_N28
dffeas \fifo_in|mem~105 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~105_q ),
	.prn(vcc));
defparam \fifo_in|mem~105 .is_wysiwyg = "true";
defparam \fifo_in|mem~105 .power_up = "low";

// Location: FF_X151_Y109_N13
dffeas \fifo_in|Dout[104]~RTM_202 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~105_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[104]~RTM_202_q ),
	.prn(vcc));
defparam \fifo_in|Dout[104]~RTM_202 .is_wysiwyg = "true";
defparam \fifo_in|Dout[104]~RTM_202 .power_up = "low";

// Location: FF_X147_Y105_N35
dffeas \fifo_in|mem_rtl_0_bypass[125] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [125]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[125] .power_up = "low";

// Location: FF_X148_Y105_N58
dffeas \fifo_in|Dout[104]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [125]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[104]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[104]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[104]~RTM .power_up = "low";

// Location: LABCELL_X151_Y109_N12
twentynm_lcell_comb \fifo_in|mem~238 (
// Equation(s):
// \fifo_in|mem~238_combout  = ( \fifo_in|Dout[104]~RTM_202_q  & ( \fifo_in|Dout[104]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[104]~RTM_201_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[104]~RTM_202_q  & ( 
// \fifo_in|Dout[104]~RTM_q  & ( ((\fifo_in|Dout[104]~RTM_201_q  & \fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[104]~RTM_202_q  & ( !\fifo_in|Dout[104]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// ((!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[104]~RTM_201_q ))) ) ) ) # ( !\fifo_in|Dout[104]~RTM_202_q  & ( !\fifo_in|Dout[104]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[104]~RTM_201_q  & \fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[104]~RTM_201_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[104]~RTM_202_q ),
	.dataf(!\fifo_in|Dout[104]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~238 .extended_lut = "off";
defparam \fifo_in|mem~238 .lut_mask = 64'h0022AA225577FF77;
defparam \fifo_in|mem~238 .shared_arith = "off";

// Location: FF_X151_Y110_N11
dffeas \fifo_out|mem~105 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~238_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~105_q ),
	.prn(vcc));
defparam \fifo_out|mem~105 .is_wysiwyg = "true";
defparam \fifo_out|mem~105 .power_up = "low";

// Location: FF_X151_Y110_N59
dffeas \fifo_out|mem_rtl_0_bypass[125] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [125]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[125] .power_up = "low";

// Location: EC_X150_Y110_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~238_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 104;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 104;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N0
twentynm_lcell_comb \fifo_out|mem~238 (
// Equation(s):
// \fifo_out|mem~238_combout  = ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [104] & ( \fifo_out|mem_rtl_0_bypass [125] ) ) ) # ( !\fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [104] & ( 
// (\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~105_q ) ) ) ) # ( \fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [104] & ( \fifo_out|mem_rtl_0_bypass [125] ) ) ) # ( !\fifo_out|mem~133_combout  & ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [104] & ( (\fifo_out|mem~105_q  & !\fifo_out|mem~0DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\fifo_out|mem~105_q ),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [125]),
	.datae(!\fifo_out|mem~133_combout ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [104]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~238 .extended_lut = "off";
defparam \fifo_out|mem~238 .lut_mask = 64'h303000FF3F3F00FF;
defparam \fifo_out|mem~238 .shared_arith = "off";

// Location: FF_X151_Y110_N2
dffeas \fifo_out|Dout[104] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~238_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [104]),
	.prn(vcc));
defparam \fifo_out|Dout[104] .is_wysiwyg = "true";
defparam \fifo_out|Dout[104] .power_up = "low";

// Location: IOIBUF_X78_Y123_N17
twentynm_io_ibuf \CHNL_RX_DATA[105]~input (
	.i(CHNL_RX_DATA[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[105]~input_o ));
defparam \CHNL_RX_DATA[105]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[105]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[105]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 105;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 105;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";

// Location: FF_X151_Y109_N32
dffeas \fifo_in|Dout[105]~RTM_203 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [105]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[105]~RTM_203_q ),
	.prn(vcc));
defparam \fifo_in|Dout[105]~RTM_203 .is_wysiwyg = "true";
defparam \fifo_in|Dout[105]~RTM_203 .power_up = "low";

// Location: FF_X148_Y109_N38
dffeas \fifo_in|mem_rtl_0_bypass[126] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [126]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[126] .power_up = "low";

// Location: FF_X151_Y109_N55
dffeas \fifo_in|Dout[105]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [126]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[105]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[105]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[105]~RTM .power_up = "low";

// Location: FF_X148_Y109_N43
dffeas \fifo_in|mem~106 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~106_q ),
	.prn(vcc));
defparam \fifo_in|mem~106 .is_wysiwyg = "true";
defparam \fifo_in|mem~106 .power_up = "low";

// Location: FF_X151_Y109_N59
dffeas \fifo_in|Dout[105]~RTM_204 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~106_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[105]~RTM_204_q ),
	.prn(vcc));
defparam \fifo_in|Dout[105]~RTM_204 .is_wysiwyg = "true";
defparam \fifo_in|Dout[105]~RTM_204 .power_up = "low";

// Location: LABCELL_X151_Y109_N57
twentynm_lcell_comb \fifo_in|mem~239 (
// Equation(s):
// \fifo_in|mem~239_combout  = ( \fifo_in|Dout[105]~RTM_204_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[105]~RTM_q  ) ) ) # ( !\fifo_in|Dout[105]~RTM_204_q  & ( \fifo_in|Dout[3]~RTM_4_q  & ( \fifo_in|Dout[105]~RTM_q  ) ) ) # ( 
// \fifo_in|Dout[105]~RTM_204_q  & ( !\fifo_in|Dout[3]~RTM_4_q  & ( (!\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[105]~RTM_203_q ) ) ) ) # ( !\fifo_in|Dout[105]~RTM_204_q  & ( !\fifo_in|Dout[3]~RTM_4_q  & ( (\fifo_in|Dout[105]~RTM_203_q  & 
// \fifo_in|Dout[3]~RTM_q ) ) ) )

	.dataa(gnd),
	.datab(!\fifo_in|Dout[105]~RTM_203_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[105]~RTM_q ),
	.datae(!\fifo_in|Dout[105]~RTM_204_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~239 .extended_lut = "off";
defparam \fifo_in|mem~239 .lut_mask = 64'h0303F3F300FF00FF;
defparam \fifo_in|mem~239 .shared_arith = "off";

// Location: FF_X151_Y110_N56
dffeas \fifo_out|mem_rtl_0_bypass[126] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [126]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[126] .power_up = "low";

// Location: FF_X151_Y110_N26
dffeas \fifo_out|mem~106 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~106_q ),
	.prn(vcc));
defparam \fifo_out|mem~106 .is_wysiwyg = "true";
defparam \fifo_out|mem~106 .power_up = "low";

// Location: EC_X150_Y110_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~239_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 105;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 105;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N33
twentynm_lcell_comb \fifo_out|mem~239 (
// Equation(s):
// \fifo_out|mem~239_combout  = ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [105] & ( \fifo_out|mem_rtl_0_bypass [126] ) ) ) # ( !\fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [105] & ( 
// (\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~106_q ) ) ) ) # ( \fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [105] & ( \fifo_out|mem_rtl_0_bypass [126] ) ) ) # ( !\fifo_out|mem~133_combout  & ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [105] & ( (\fifo_out|mem~106_q  & !\fifo_out|mem~0DUPLICATE_q ) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [126]),
	.datab(!\fifo_out|mem~106_q ),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(gnd),
	.datae(!\fifo_out|mem~133_combout ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [105]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~239 .extended_lut = "off";
defparam \fifo_out|mem~239 .lut_mask = 64'h303055553F3F5555;
defparam \fifo_out|mem~239 .shared_arith = "off";

// Location: FF_X151_Y110_N34
dffeas \fifo_out|Dout[105] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~239_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [105]),
	.prn(vcc));
defparam \fifo_out|Dout[105] .is_wysiwyg = "true";
defparam \fifo_out|Dout[105] .power_up = "low";

// Location: IOIBUF_X78_Y124_N32
twentynm_io_ibuf \CHNL_RX_DATA[106]~input (
	.i(CHNL_RX_DATA[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[106]~input_o ));
defparam \CHNL_RX_DATA[106]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[106]~input .simulate_z_as = "z";

// Location: FF_X148_Y109_N44
dffeas \fifo_in|mem~107 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[106]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~107_q ),
	.prn(vcc));
defparam \fifo_in|mem~107 .is_wysiwyg = "true";
defparam \fifo_in|mem~107 .power_up = "low";

// Location: FF_X148_Y109_N26
dffeas \fifo_in|Dout[106]~RTM_80 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~107_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[106]~RTM_80_q ),
	.prn(vcc));
defparam \fifo_in|Dout[106]~RTM_80 .is_wysiwyg = "true";
defparam \fifo_in|Dout[106]~RTM_80 .power_up = "low";

// Location: EC_X150_Y109_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[106]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 106;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 106;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N37
dffeas \fifo_in|Dout[106]~RTM_79 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [106]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[106]~RTM_79_q ),
	.prn(vcc));
defparam \fifo_in|Dout[106]~RTM_79 .is_wysiwyg = "true";
defparam \fifo_in|Dout[106]~RTM_79 .power_up = "low";

// Location: FF_X148_Y109_N17
dffeas \fifo_in|mem_rtl_0_bypass[127] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[106]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [127]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[127] .power_up = "low";

// Location: FF_X149_Y109_N25
dffeas \fifo_in|Dout[106]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [127]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[106]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[106]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[106]~RTM .power_up = "low";

// Location: LABCELL_X149_Y109_N33
twentynm_lcell_comb \fifo_in|mem~240 (
// Equation(s):
// \fifo_in|mem~240_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[106]~RTM_79_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[106]~RTM_q ))) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[106]~RTM_80_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[106]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[106]~RTM_80_q ),
	.datab(!\fifo_in|Dout[106]~RTM_79_q ),
	.datac(!\fifo_in|Dout[106]~RTM_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~240 .extended_lut = "off";
defparam \fifo_in|mem~240 .lut_mask = 64'h550F550F330F330F;
defparam \fifo_in|mem~240 .shared_arith = "off";

// Location: FF_X149_Y110_N25
dffeas \fifo_out|mem~107 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~240_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~107_q ),
	.prn(vcc));
defparam \fifo_out|mem~107 .is_wysiwyg = "true";
defparam \fifo_out|mem~107 .power_up = "low";

// Location: FF_X149_Y110_N37
dffeas \fifo_out|mem_rtl_0_bypass[127] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~240_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [127]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[127] .power_up = "low";

// Location: EC_X150_Y110_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~240_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 106;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 106;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N15
twentynm_lcell_comb \fifo_out|mem~240 (
// Equation(s):
// \fifo_out|mem~240_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [106] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~107_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [127])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [106] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~107_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [127])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~107_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [127]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [106]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~240 .extended_lut = "off";
defparam \fifo_out|mem~240 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~240 .shared_arith = "off";

// Location: FF_X149_Y110_N17
dffeas \fifo_out|Dout[106] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~240_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [106]),
	.prn(vcc));
defparam \fifo_out|Dout[106] .is_wysiwyg = "true";
defparam \fifo_out|Dout[106] .power_up = "low";

// Location: IOIBUF_X78_Y120_N62
twentynm_io_ibuf \CHNL_RX_DATA[107]~input (
	.i(CHNL_RX_DATA[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[107]~input_o ));
defparam \CHNL_RX_DATA[107]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[107]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[107]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 107;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 107;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";

// Location: FF_X151_Y109_N35
dffeas \fifo_in|Dout[107]~RTM_81 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [107]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[107]~RTM_81_q ),
	.prn(vcc));
defparam \fifo_in|Dout[107]~RTM_81 .is_wysiwyg = "true";
defparam \fifo_in|Dout[107]~RTM_81 .power_up = "low";

// Location: FF_X147_Y109_N14
dffeas \fifo_in|mem~108 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[107]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~108_q ),
	.prn(vcc));
defparam \fifo_in|mem~108 .is_wysiwyg = "true";
defparam \fifo_in|mem~108 .power_up = "low";

// Location: FF_X151_Y109_N23
dffeas \fifo_in|Dout[107]~RTM_82 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~108_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[107]~RTM_82_q ),
	.prn(vcc));
defparam \fifo_in|Dout[107]~RTM_82 .is_wysiwyg = "true";
defparam \fifo_in|Dout[107]~RTM_82 .power_up = "low";

// Location: FF_X147_Y109_N29
dffeas \fifo_in|mem_rtl_0_bypass[128] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[107]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [128]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[128] .power_up = "low";

// Location: FF_X151_Y109_N8
dffeas \fifo_in|Dout[107]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [128]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[107]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[107]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[107]~RTM .power_up = "low";

// Location: LABCELL_X151_Y109_N18
twentynm_lcell_comb \fifo_in|mem~241 (
// Equation(s):
// \fifo_in|mem~241_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[107]~RTM_q  & ( (\fifo_in|Dout[3]~RTM_4_q ) # (\fifo_in|Dout[107]~RTM_81_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( \fifo_in|Dout[107]~RTM_q  & ( (\fifo_in|Dout[107]~RTM_82_q ) # 
// (\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( \fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[107]~RTM_q  & ( (\fifo_in|Dout[107]~RTM_81_q  & !\fifo_in|Dout[3]~RTM_4_q ) ) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( !\fifo_in|Dout[107]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4_q  
// & \fifo_in|Dout[107]~RTM_82_q ) ) ) )

	.dataa(!\fifo_in|Dout[107]~RTM_81_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4_q ),
	.datac(!\fifo_in|Dout[107]~RTM_82_q ),
	.datad(gnd),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(!\fifo_in|Dout[107]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~241 .extended_lut = "off";
defparam \fifo_in|mem~241 .lut_mask = 64'h0C0C44443F3F7777;
defparam \fifo_in|mem~241 .shared_arith = "off";

// Location: FF_X151_Y110_N52
dffeas \fifo_out|mem_rtl_0_bypass[128] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~241_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [128]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[128] .power_up = "low";

// Location: FF_X151_Y110_N28
dffeas \fifo_out|mem~108 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~108_q ),
	.prn(vcc));
defparam \fifo_out|mem~108 .is_wysiwyg = "true";
defparam \fifo_out|mem~108 .power_up = "low";

// Location: EC_X150_Y110_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~241_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 107;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 107;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N15
twentynm_lcell_comb \fifo_out|mem~241 (
// Equation(s):
// \fifo_out|mem~241_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [107] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~108_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [128])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [107] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~108_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [128])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [128]),
	.datad(!\fifo_out|mem~108_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [107]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~241 .extended_lut = "off";
defparam \fifo_out|mem~241 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~241 .shared_arith = "off";

// Location: FF_X151_Y110_N16
dffeas \fifo_out|Dout[107] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~241_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [107]),
	.prn(vcc));
defparam \fifo_out|Dout[107] .is_wysiwyg = "true";
defparam \fifo_out|Dout[107] .power_up = "low";

// Location: IOIBUF_X78_Y116_N32
twentynm_io_ibuf \CHNL_RX_DATA[108]~input (
	.i(CHNL_RX_DATA[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[108]~input_o ));
defparam \CHNL_RX_DATA[108]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[108]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N8
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[108]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 108;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 108;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N31
dffeas \fifo_in|Dout[108]~RTM_205 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [108]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[108]~RTM_205_q ),
	.prn(vcc));
defparam \fifo_in|Dout[108]~RTM_205 .is_wysiwyg = "true";
defparam \fifo_in|Dout[108]~RTM_205 .power_up = "low";

// Location: FF_X147_Y110_N55
dffeas \fifo_in|mem~109 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~109_q ),
	.prn(vcc));
defparam \fifo_in|mem~109 .is_wysiwyg = "true";
defparam \fifo_in|mem~109 .power_up = "low";

// Location: FF_X147_Y110_N2
dffeas \fifo_in|Dout[108]~RTM_206 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~109_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[108]~RTM_206_q ),
	.prn(vcc));
defparam \fifo_in|Dout[108]~RTM_206 .is_wysiwyg = "true";
defparam \fifo_in|Dout[108]~RTM_206 .power_up = "low";

// Location: FF_X147_Y110_N38
dffeas \fifo_in|mem_rtl_0_bypass[129] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [129]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[129] .power_up = "low";

// Location: FF_X147_Y110_N53
dffeas \fifo_in|Dout[108]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [129]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[108]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[108]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[108]~RTM .power_up = "low";

// Location: MLABCELL_X148_Y110_N0
twentynm_lcell_comb \fifo_in|mem~242 (
// Equation(s):
// \fifo_in|mem~242_combout  = ( \fifo_in|Dout[108]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[108]~RTM_206_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[108]~RTM_205_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( 
// !\fifo_in|Dout[108]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[108]~RTM_206_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[108]~RTM_205_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[108]~RTM_205_q ),
	.datad(!\fifo_in|Dout[108]~RTM_206_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[108]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~242 .extended_lut = "off";
defparam \fifo_in|mem~242 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_in|mem~242 .shared_arith = "off";

// Location: EC_X150_Y110_N8
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~242_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 108;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 108;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";

// Location: FF_X148_Y110_N2
dffeas \fifo_out|mem_rtl_0_bypass[129] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [129]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[129] .power_up = "low";

// Location: FF_X148_Y110_N13
dffeas \fifo_out|mem~109 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~109_q ),
	.prn(vcc));
defparam \fifo_out|mem~109 .is_wysiwyg = "true";
defparam \fifo_out|mem~109 .power_up = "low";

// Location: LABCELL_X149_Y110_N30
twentynm_lcell_comb \fifo_out|mem~242 (
// Equation(s):
// \fifo_out|mem~242_combout  = ( \fifo_out|mem~109_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [108])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [129])))) ) ) # ( 
// !\fifo_out|mem~109_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [108]))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [129])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [108]),
	.datad(!\fifo_out|mem_rtl_0_bypass [129]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~109_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~242 .extended_lut = "off";
defparam \fifo_out|mem~242 .lut_mask = 64'h043704378CBF8CBF;
defparam \fifo_out|mem~242 .shared_arith = "off";

// Location: FF_X149_Y110_N32
dffeas \fifo_out|Dout[108] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~242_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [108]),
	.prn(vcc));
defparam \fifo_out|Dout[108] .is_wysiwyg = "true";
defparam \fifo_out|Dout[108] .power_up = "low";

// Location: IOIBUF_X78_Y122_N62
twentynm_io_ibuf \CHNL_RX_DATA[109]~input (
	.i(CHNL_RX_DATA[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[109]~input_o ));
defparam \CHNL_RX_DATA[109]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[109]~input .simulate_z_as = "z";

// Location: FF_X148_Y107_N11
dffeas \fifo_in|mem~110 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[109]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~110_q ),
	.prn(vcc));
defparam \fifo_in|mem~110 .is_wysiwyg = "true";
defparam \fifo_in|mem~110 .power_up = "low";

// Location: FF_X148_Y107_N25
dffeas \fifo_in|Dout[109]~RTM_84 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~110_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[109]~RTM_84_q ),
	.prn(vcc));
defparam \fifo_in|Dout[109]~RTM_84 .is_wysiwyg = "true";
defparam \fifo_in|Dout[109]~RTM_84 .power_up = "low";

// Location: FF_X148_Y107_N1
dffeas \fifo_in|mem_rtl_0_bypass[130] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[109]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [130]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[130] .power_up = "low";

// Location: FF_X148_Y107_N29
dffeas \fifo_in|Dout[109]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [130]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[109]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[109]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[109]~RTM .power_up = "low";

// Location: EC_X150_Y109_N9
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[109]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 109;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 109;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N32
dffeas \fifo_in|Dout[109]~RTM_83 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [109]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[109]~RTM_83_q ),
	.prn(vcc));
defparam \fifo_in|Dout[109]~RTM_83 .is_wysiwyg = "true";
defparam \fifo_in|Dout[109]~RTM_83 .power_up = "low";

// Location: MLABCELL_X148_Y107_N48
twentynm_lcell_comb \fifo_in|mem~243 (
// Equation(s):
// \fifo_in|mem~243_combout  = ( \fifo_in|Dout[109]~RTM_83_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[109]~RTM_84_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[109]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[109]~RTM_83_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[109]~RTM_84_q  & (!\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[109]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[109]~RTM_84_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[109]~RTM_q ),
	.datae(!\fifo_in|Dout[109]~RTM_83_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~243 .extended_lut = "off";
defparam \fifo_in|mem~243 .lut_mask = 64'h40734C7F40734C7F;
defparam \fifo_in|mem~243 .shared_arith = "off";

// Location: FF_X148_Y110_N20
dffeas \fifo_out|mem~110 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~110_q ),
	.prn(vcc));
defparam \fifo_out|mem~110 .is_wysiwyg = "true";
defparam \fifo_out|mem~110 .power_up = "low";

// Location: EC_X150_Y110_N9
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~243_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 109;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 109;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";

// Location: FF_X148_Y110_N28
dffeas \fifo_out|mem_rtl_0_bypass[130] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~243_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [130]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[130] .power_up = "low";

// Location: MLABCELL_X148_Y110_N45
twentynm_lcell_comb \fifo_out|mem~243 (
// Equation(s):
// \fifo_out|mem~243_combout  = ( \fifo_out|mem_rtl_0_bypass [130] & ( ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~110_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [109])))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [130] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~110_q )) # (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [109]))))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~110_q ),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [109]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [130]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~243 .extended_lut = "off";
defparam \fifo_out|mem~243 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_out|mem~243 .shared_arith = "off";

// Location: FF_X148_Y110_N47
dffeas \fifo_out|Dout[109] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~243_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [109]),
	.prn(vcc));
defparam \fifo_out|Dout[109] .is_wysiwyg = "true";
defparam \fifo_out|Dout[109] .power_up = "low";

// Location: IOIBUF_X78_Y121_N62
twentynm_io_ibuf \CHNL_RX_DATA[110]~input (
	.i(CHNL_RX_DATA[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[110]~input_o ));
defparam \CHNL_RX_DATA[110]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[110]~input .simulate_z_as = "z";

// Location: FF_X148_Y107_N31
dffeas \fifo_in|mem~111 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[110]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~111_q ),
	.prn(vcc));
defparam \fifo_in|mem~111 .is_wysiwyg = "true";
defparam \fifo_in|mem~111 .power_up = "low";

// Location: FF_X151_Y109_N4
dffeas \fifo_in|Dout[110]~RTM_218 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~111_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[110]~RTM_218_q ),
	.prn(vcc));
defparam \fifo_in|Dout[110]~RTM_218 .is_wysiwyg = "true";
defparam \fifo_in|Dout[110]~RTM_218 .power_up = "low";

// Location: FF_X148_Y107_N4
dffeas \fifo_in|mem_rtl_0_bypass[131] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[110]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [131]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[131] .power_up = "low";

// Location: FF_X151_Y109_N1
dffeas \fifo_in|Dout[110]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [131]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[110]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[110]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[110]~RTM .power_up = "low";

// Location: EC_X150_Y109_N10
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[110]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 110;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 110;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";

// Location: FF_X151_Y109_N28
dffeas \fifo_in|Dout[110]~RTM_217 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [110]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[110]~RTM_217_q ),
	.prn(vcc));
defparam \fifo_in|Dout[110]~RTM_217 .is_wysiwyg = "true";
defparam \fifo_in|Dout[110]~RTM_217 .power_up = "low";

// Location: LABCELL_X151_Y109_N0
twentynm_lcell_comb \fifo_in|mem~244 (
// Equation(s):
// \fifo_in|mem~244_combout  = ( \fifo_in|Dout[110]~RTM_q  & ( \fifo_in|Dout[110]~RTM_217_q  & ( ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[110]~RTM_218_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[110]~RTM_q  & ( 
// \fifo_in|Dout[110]~RTM_217_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[3]~RTM_q ) # (\fifo_in|Dout[110]~RTM_218_q ))) ) ) ) # ( \fifo_in|Dout[110]~RTM_q  & ( !\fifo_in|Dout[110]~RTM_217_q  & ( ((\fifo_in|Dout[110]~RTM_218_q  & 
// !\fifo_in|Dout[3]~RTM_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( !\fifo_in|Dout[110]~RTM_q  & ( !\fifo_in|Dout[110]~RTM_217_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[110]~RTM_218_q  & !\fifo_in|Dout[3]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[110]~RTM_218_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[110]~RTM_q ),
	.dataf(!\fifo_in|Dout[110]~RTM_217_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~244 .extended_lut = "off";
defparam \fifo_in|mem~244 .lut_mask = 64'h2200775522AA77FF;
defparam \fifo_in|mem~244 .shared_arith = "off";

// Location: FF_X151_Y110_N46
dffeas \fifo_out|mem~111 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~244_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~111_q ),
	.prn(vcc));
defparam \fifo_out|mem~111 .is_wysiwyg = "true";
defparam \fifo_out|mem~111 .power_up = "low";

// Location: FF_X151_Y110_N53
dffeas \fifo_out|mem_rtl_0_bypass[131] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [131]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[131] .power_up = "low";

// Location: EC_X150_Y110_N10
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~244_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 110;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 110;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N39
twentynm_lcell_comb \fifo_out|mem~244 (
// Equation(s):
// \fifo_out|mem~244_combout  = ( \fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [110] & ( \fifo_out|mem_rtl_0_bypass [131] ) ) ) # ( !\fifo_out|mem~133_combout  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [110] & ( 
// (\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~111_q ) ) ) ) # ( \fifo_out|mem~133_combout  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [110] & ( \fifo_out|mem_rtl_0_bypass [131] ) ) ) # ( !\fifo_out|mem~133_combout  & ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [110] & ( (\fifo_out|mem~111_q  & !\fifo_out|mem~0DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\fifo_out|mem~111_q ),
	.datac(!\fifo_out|mem~0DUPLICATE_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [131]),
	.datae(!\fifo_out|mem~133_combout ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [110]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~244 .extended_lut = "off";
defparam \fifo_out|mem~244 .lut_mask = 64'h303000FF3F3F00FF;
defparam \fifo_out|mem~244 .shared_arith = "off";

// Location: FF_X151_Y110_N40
dffeas \fifo_out|Dout[110] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~244_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [110]),
	.prn(vcc));
defparam \fifo_out|Dout[110] .is_wysiwyg = "true";
defparam \fifo_out|Dout[110] .power_up = "low";

// Location: IOIBUF_X78_Y120_N47
twentynm_io_ibuf \CHNL_RX_DATA[111]~input (
	.i(CHNL_RX_DATA[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[111]~input_o ));
defparam \CHNL_RX_DATA[111]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[111]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N8
dffeas \fifo_in|mem_rtl_0_bypass[132] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[111]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [132]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[132] .power_up = "low";

// Location: FF_X147_Y110_N20
dffeas \fifo_in|Dout[111]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [132]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[111]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[111]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[111]~RTM .power_up = "low";

// Location: EC_X150_Y109_N11
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[111]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 111;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 111;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N41
dffeas \fifo_in|Dout[111]~RTM_219 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [111]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[111]~RTM_219_q ),
	.prn(vcc));
defparam \fifo_in|Dout[111]~RTM_219 .is_wysiwyg = "true";
defparam \fifo_in|Dout[111]~RTM_219 .power_up = "low";

// Location: FF_X147_Y110_N13
dffeas \fifo_in|mem~112 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[111]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~112_q ),
	.prn(vcc));
defparam \fifo_in|mem~112 .is_wysiwyg = "true";
defparam \fifo_in|mem~112 .power_up = "low";

// Location: FF_X147_Y110_N35
dffeas \fifo_in|Dout[111]~RTM_220 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~112_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[111]~RTM_220_q ),
	.prn(vcc));
defparam \fifo_in|Dout[111]~RTM_220 .is_wysiwyg = "true";
defparam \fifo_in|Dout[111]~RTM_220 .power_up = "low";

// Location: MLABCELL_X148_Y110_N6
twentynm_lcell_comb \fifo_in|mem~245 (
// Equation(s):
// \fifo_in|mem~245_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[111]~RTM_219_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[111]~RTM_q )) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[111]~RTM_220_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[111]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[111]~RTM_q ),
	.datab(!\fifo_in|Dout[111]~RTM_219_q ),
	.datac(!\fifo_in|Dout[111]~RTM_220_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~245 .extended_lut = "off";
defparam \fifo_in|mem~245 .lut_mask = 64'h0F550F5533553355;
defparam \fifo_in|mem~245 .shared_arith = "off";

// Location: FF_X149_Y110_N59
dffeas \fifo_out|mem_rtl_0_bypass[132] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [132]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[132] .power_up = "low";

// Location: FF_X149_Y110_N29
dffeas \fifo_out|mem~112 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~112_q ),
	.prn(vcc));
defparam \fifo_out|mem~112 .is_wysiwyg = "true";
defparam \fifo_out|mem~112 .power_up = "low";

// Location: EC_X150_Y110_N11
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~245_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 111;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 111;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N9
twentynm_lcell_comb \fifo_out|mem~245 (
// Equation(s):
// \fifo_out|mem~245_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [111] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~112_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [132])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [111] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~112_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [132])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [132]),
	.datad(!\fifo_out|mem~112_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [111]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~245 .extended_lut = "off";
defparam \fifo_out|mem~245 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~245 .shared_arith = "off";

// Location: FF_X149_Y110_N11
dffeas \fifo_out|Dout[111] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~245_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [111]),
	.prn(vcc));
defparam \fifo_out|Dout[111] .is_wysiwyg = "true";
defparam \fifo_out|Dout[111] .power_up = "low";

// Location: IOIBUF_X78_Y117_N62
twentynm_io_ibuf \CHNL_RX_DATA[112]~input (
	.i(CHNL_RX_DATA[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[112]~input_o ));
defparam \CHNL_RX_DATA[112]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[112]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N7
dffeas \fifo_in|mem_rtl_0_bypass[133] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[112]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [133]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[133] .power_up = "low";

// Location: FF_X147_Y110_N22
dffeas \fifo_in|Dout[112]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [133]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[112]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[112]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[112]~RTM .power_up = "low";

// Location: FF_X147_Y110_N14
dffeas \fifo_in|mem~113 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[112]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~113_q ),
	.prn(vcc));
defparam \fifo_in|mem~113 .is_wysiwyg = "true";
defparam \fifo_in|mem~113 .power_up = "low";

// Location: FF_X147_Y110_N19
dffeas \fifo_in|Dout[112]~RTM_222 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~113_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[112]~RTM_222_q ),
	.prn(vcc));
defparam \fifo_in|Dout[112]~RTM_222 .is_wysiwyg = "true";
defparam \fifo_in|Dout[112]~RTM_222 .power_up = "low";

// Location: EC_X150_Y109_N12
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[112]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 112;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 112;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N16
dffeas \fifo_in|Dout[112]~RTM_221 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [112]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[112]~RTM_221_q ),
	.prn(vcc));
defparam \fifo_in|Dout[112]~RTM_221 .is_wysiwyg = "true";
defparam \fifo_in|Dout[112]~RTM_221 .power_up = "low";

// Location: MLABCELL_X148_Y110_N33
twentynm_lcell_comb \fifo_in|mem~246 (
// Equation(s):
// \fifo_in|mem~246_combout  = ( \fifo_in|Dout[112]~RTM_221_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[112]~RTM_222_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[112]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[112]~RTM_221_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[112]~RTM_222_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[112]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[112]~RTM_q ),
	.datad(!\fifo_in|Dout[112]~RTM_222_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[112]~RTM_221_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~246 .extended_lut = "off";
defparam \fifo_in|mem~246 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_in|mem~246 .shared_arith = "off";

// Location: FF_X148_Y110_N52
dffeas \fifo_out|mem_rtl_0_bypass[133] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [133]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[133] .power_up = "low";

// Location: EC_X150_Y110_N12
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~246_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 112;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 112;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";

// Location: FF_X148_Y110_N35
dffeas \fifo_out|mem~113 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~113_q ),
	.prn(vcc));
defparam \fifo_out|mem~113 .is_wysiwyg = "true";
defparam \fifo_out|mem~113 .power_up = "low";

// Location: MLABCELL_X148_Y110_N42
twentynm_lcell_comb \fifo_out|mem~246 (
// Equation(s):
// \fifo_out|mem~246_combout  = ( \fifo_out|mem~113_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [112])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [133])))) ) ) # ( 
// !\fifo_out|mem~113_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [112])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [133])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [133]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [112]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~113_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~246 .extended_lut = "off";
defparam \fifo_out|mem~246 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~246 .shared_arith = "off";

// Location: FF_X148_Y110_N44
dffeas \fifo_out|Dout[112] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~246_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [112]),
	.prn(vcc));
defparam \fifo_out|Dout[112] .is_wysiwyg = "true";
defparam \fifo_out|Dout[112] .power_up = "low";

// Location: IOIBUF_X78_Y119_N47
twentynm_io_ibuf \CHNL_RX_DATA[113]~input (
	.i(CHNL_RX_DATA[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[113]~input_o ));
defparam \CHNL_RX_DATA[113]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[113]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N11
dffeas \fifo_in|mem_rtl_0_bypass[134] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[113]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [134]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[134] .power_up = "low";

// Location: FF_X147_Y110_N43
dffeas \fifo_in|Dout[113]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [134]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[113]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[113]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[113]~RTM .power_up = "low";

// Location: FF_X147_Y110_N58
dffeas \fifo_in|mem~114 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[113]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~114_q ),
	.prn(vcc));
defparam \fifo_in|mem~114 .is_wysiwyg = "true";
defparam \fifo_in|mem~114 .power_up = "low";

// Location: FF_X147_Y110_N31
dffeas \fifo_in|Dout[113]~RTM_224 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~114_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[113]~RTM_224_q ),
	.prn(vcc));
defparam \fifo_in|Dout[113]~RTM_224 .is_wysiwyg = "true";
defparam \fifo_in|Dout[113]~RTM_224 .power_up = "low";

// Location: EC_X150_Y109_N13
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[113]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 113;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 113;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N22
dffeas \fifo_in|Dout[113]~RTM_223 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [113]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[113]~RTM_223_q ),
	.prn(vcc));
defparam \fifo_in|Dout[113]~RTM_223 .is_wysiwyg = "true";
defparam \fifo_in|Dout[113]~RTM_223 .power_up = "low";

// Location: MLABCELL_X148_Y110_N30
twentynm_lcell_comb \fifo_in|mem~247 (
// Equation(s):
// \fifo_in|mem~247_combout  = ( \fifo_in|Dout[113]~RTM_223_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[113]~RTM_224_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[113]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[113]~RTM_223_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[113]~RTM_224_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[113]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[113]~RTM_q ),
	.datad(!\fifo_in|Dout[113]~RTM_224_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[113]~RTM_223_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~247 .extended_lut = "off";
defparam \fifo_in|mem~247 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_in|mem~247 .shared_arith = "off";

// Location: FF_X148_Y110_N53
dffeas \fifo_out|mem_rtl_0_bypass[134] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~247_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [134]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[134] .power_up = "low";

// Location: EC_X150_Y110_N13
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~247_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 113;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 113;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";

// Location: FF_X148_Y110_N8
dffeas \fifo_out|mem~114 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~247_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~114_q ),
	.prn(vcc));
defparam \fifo_out|mem~114 .is_wysiwyg = "true";
defparam \fifo_out|mem~114 .power_up = "low";

// Location: LABCELL_X149_Y110_N33
twentynm_lcell_comb \fifo_out|mem~247 (
// Equation(s):
// \fifo_out|mem~247_combout  = ( \fifo_out|mem~114_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [113])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [134])))) ) ) # ( 
// !\fifo_out|mem~114_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [113])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [134])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [134]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [113]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~114_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~247 .extended_lut = "off";
defparam \fifo_out|mem~247 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~247 .shared_arith = "off";

// Location: FF_X149_Y110_N34
dffeas \fifo_out|Dout[113] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~247_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [113]),
	.prn(vcc));
defparam \fifo_out|Dout[113] .is_wysiwyg = "true";
defparam \fifo_out|Dout[113] .power_up = "low";

// Location: IOIBUF_X78_Y117_N17
twentynm_io_ibuf \CHNL_RX_DATA[114]~input (
	.i(CHNL_RX_DATA[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[114]~input_o ));
defparam \CHNL_RX_DATA[114]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[114]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N14
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[114]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 114;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 114;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N23
dffeas \fifo_in|Dout[114]~RTM_207 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [114]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[114]~RTM_207_q ),
	.prn(vcc));
defparam \fifo_in|Dout[114]~RTM_207 .is_wysiwyg = "true";
defparam \fifo_in|Dout[114]~RTM_207 .power_up = "low";

// Location: FF_X148_Y109_N14
dffeas \fifo_in|mem_rtl_0_bypass[135] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [135]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[135] .power_up = "low";

// Location: FF_X148_Y109_N32
dffeas \fifo_in|Dout[114]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [135]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[114]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[114]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[114]~RTM .power_up = "low";

// Location: FF_X148_Y109_N47
dffeas \fifo_in|mem~115 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~115_q ),
	.prn(vcc));
defparam \fifo_in|mem~115 .is_wysiwyg = "true";
defparam \fifo_in|mem~115 .power_up = "low";

// Location: FF_X148_Y109_N31
dffeas \fifo_in|Dout[114]~RTM_208 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~115_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[114]~RTM_208_q ),
	.prn(vcc));
defparam \fifo_in|Dout[114]~RTM_208 .is_wysiwyg = "true";
defparam \fifo_in|Dout[114]~RTM_208 .power_up = "low";

// Location: MLABCELL_X148_Y109_N45
twentynm_lcell_comb \fifo_in|mem~248 (
// Equation(s):
// \fifo_in|mem~248_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[114]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[114]~RTM_208_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[114]~RTM_207_q )) ) )

	.dataa(!\fifo_in|Dout[114]~RTM_207_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[114]~RTM_q ),
	.datad(!\fifo_in|Dout[114]~RTM_208_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~248 .extended_lut = "off";
defparam \fifo_in|mem~248 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \fifo_in|mem~248 .shared_arith = "off";

// Location: FF_X151_Y110_N50
dffeas \fifo_out|mem_rtl_0_bypass[135] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~248_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [135]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[135] .power_up = "low";

// Location: FF_X151_Y110_N43
dffeas \fifo_out|mem~115 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~115_q ),
	.prn(vcc));
defparam \fifo_out|mem~115 .is_wysiwyg = "true";
defparam \fifo_out|mem~115 .power_up = "low";

// Location: EC_X150_Y110_N14
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~248_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 114;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 114;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N21
twentynm_lcell_comb \fifo_out|mem~248 (
// Equation(s):
// \fifo_out|mem~248_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [114] & ( \fifo_out|mem~0DUPLICATE_q  & ( (!\fifo_out|mem~133_combout ) # (\fifo_out|mem_rtl_0_bypass [135]) ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [114] & ( 
// \fifo_out|mem~0DUPLICATE_q  & ( (\fifo_out|mem_rtl_0_bypass [135] & \fifo_out|mem~133_combout ) ) ) ) # ( \fifo_out|mem_rtl_0|auto_generated|q_b [114] & ( !\fifo_out|mem~0DUPLICATE_q  & ( (!\fifo_out|mem~133_combout  & ((\fifo_out|mem~115_q ))) # 
// (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [135])) ) ) ) # ( !\fifo_out|mem_rtl_0|auto_generated|q_b [114] & ( !\fifo_out|mem~0DUPLICATE_q  & ( (!\fifo_out|mem~133_combout  & ((\fifo_out|mem~115_q ))) # (\fifo_out|mem~133_combout  & 
// (\fifo_out|mem_rtl_0_bypass [135])) ) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [135]),
	.datab(gnd),
	.datac(!\fifo_out|mem~133_combout ),
	.datad(!\fifo_out|mem~115_q ),
	.datae(!\fifo_out|mem_rtl_0|auto_generated|q_b [114]),
	.dataf(!\fifo_out|mem~0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~248 .extended_lut = "off";
defparam \fifo_out|mem~248 .lut_mask = 64'h05F505F50505F5F5;
defparam \fifo_out|mem~248 .shared_arith = "off";

// Location: FF_X151_Y110_N22
dffeas \fifo_out|Dout[114] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~248_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [114]),
	.prn(vcc));
defparam \fifo_out|Dout[114] .is_wysiwyg = "true";
defparam \fifo_out|Dout[114] .power_up = "low";

// Location: IOIBUF_X78_Y121_N47
twentynm_io_ibuf \CHNL_RX_DATA[115]~input (
	.i(CHNL_RX_DATA[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[115]~input_o ));
defparam \CHNL_RX_DATA[115]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[115]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N41
dffeas \fifo_in|mem_rtl_0_bypass[136] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[115]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [136]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[136] .power_up = "low";

// Location: FF_X147_Y110_N49
dffeas \fifo_in|Dout[115]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [136]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[115]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[115]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[115]~RTM .power_up = "low";

// Location: FF_X147_Y110_N16
dffeas \fifo_in|mem~116 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[115]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~116_q ),
	.prn(vcc));
defparam \fifo_in|mem~116 .is_wysiwyg = "true";
defparam \fifo_in|mem~116 .power_up = "low";

// Location: FF_X147_Y110_N47
dffeas \fifo_in|Dout[115]~RTM_226 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~116_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[115]~RTM_226_q ),
	.prn(vcc));
defparam \fifo_in|Dout[115]~RTM_226 .is_wysiwyg = "true";
defparam \fifo_in|Dout[115]~RTM_226 .power_up = "low";

// Location: EC_X150_Y109_N15
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[115]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 115;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 115;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N17
dffeas \fifo_in|Dout[115]~RTM_225 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0|auto_generated|q_b [115]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[115]~RTM_225_q ),
	.prn(vcc));
defparam \fifo_in|Dout[115]~RTM_225 .is_wysiwyg = "true";
defparam \fifo_in|Dout[115]~RTM_225 .power_up = "low";

// Location: MLABCELL_X148_Y110_N36
twentynm_lcell_comb \fifo_in|mem~249 (
// Equation(s):
// \fifo_in|mem~249_combout  = ( \fifo_in|Dout[115]~RTM_225_q  & ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) # (\fifo_in|Dout[115]~RTM_q ) ) ) ) # ( !\fifo_in|Dout[115]~RTM_225_q  & ( \fifo_in|Dout[3]~RTM_q  & ( 
// (\fifo_in|Dout[115]~RTM_q  & \fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) ) # ( \fifo_in|Dout[115]~RTM_225_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[115]~RTM_226_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & 
// (\fifo_in|Dout[115]~RTM_q )) ) ) ) # ( !\fifo_in|Dout[115]~RTM_225_q  & ( !\fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[115]~RTM_226_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[115]~RTM_q )) ) ) )

	.dataa(!\fifo_in|Dout[115]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(gnd),
	.datad(!\fifo_in|Dout[115]~RTM_226_q ),
	.datae(!\fifo_in|Dout[115]~RTM_225_q ),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~249 .extended_lut = "off";
defparam \fifo_in|mem~249 .lut_mask = 64'h11DD11DD1111DDDD;
defparam \fifo_in|mem~249 .shared_arith = "off";

// Location: FF_X148_Y110_N37
dffeas \fifo_out|mem~116 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~116_q ),
	.prn(vcc));
defparam \fifo_out|mem~116 .is_wysiwyg = "true";
defparam \fifo_out|mem~116 .power_up = "low";

// Location: FF_X151_Y110_N58
dffeas \fifo_out|mem_rtl_0_bypass[136] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~249_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [136]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[136] .power_up = "low";

// Location: EC_X150_Y110_N15
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~249_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 115;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 115;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y110_N12
twentynm_lcell_comb \fifo_out|mem~249 (
// Equation(s):
// \fifo_out|mem~249_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [115] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~116_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [136])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [115] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~116_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [136])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~116_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [136]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [115]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~249 .extended_lut = "off";
defparam \fifo_out|mem~249 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~249 .shared_arith = "off";

// Location: FF_X151_Y110_N14
dffeas \fifo_out|Dout[115] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~249_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [115]),
	.prn(vcc));
defparam \fifo_out|Dout[115] .is_wysiwyg = "true";
defparam \fifo_out|Dout[115] .power_up = "low";

// Location: IOIBUF_X78_Y120_N32
twentynm_io_ibuf \CHNL_RX_DATA[116]~input (
	.i(CHNL_RX_DATA[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[116]~input_o ));
defparam \CHNL_RX_DATA[116]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[116]~input .simulate_z_as = "z";

// Location: FF_X148_Y109_N59
dffeas \fifo_in|mem~117 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[116]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~117_q ),
	.prn(vcc));
defparam \fifo_in|mem~117 .is_wysiwyg = "true";
defparam \fifo_in|mem~117 .power_up = "low";

// Location: FF_X148_Y109_N28
dffeas \fifo_in|Dout[116]~RTM_210 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~117_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[116]~RTM_210_q ),
	.prn(vcc));
defparam \fifo_in|Dout[116]~RTM_210 .is_wysiwyg = "true";
defparam \fifo_in|Dout[116]~RTM_210 .power_up = "low";

// Location: FF_X148_Y109_N41
dffeas \fifo_in|mem_rtl_0_bypass[137] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[116]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [137]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[137] .power_up = "low";

// Location: FF_X148_Y109_N34
dffeas \fifo_in|Dout[116]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [137]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[116]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[116]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[116]~RTM .power_up = "low";

// Location: EC_X150_Y109_N16
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[116]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 116;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 116;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N14
dffeas \fifo_in|Dout[116]~RTM_209 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [116]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[116]~RTM_209_q ),
	.prn(vcc));
defparam \fifo_in|Dout[116]~RTM_209 .is_wysiwyg = "true";
defparam \fifo_in|Dout[116]~RTM_209 .power_up = "low";

// Location: LABCELL_X149_Y109_N42
twentynm_lcell_comb \fifo_in|mem~250 (
// Equation(s):
// \fifo_in|mem~250_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[116]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[116]~RTM_210_q )) # (\fifo_in|Dout[3]~RTM_q  & 
// ((\fifo_in|Dout[116]~RTM_209_q ))) ) )

	.dataa(!\fifo_in|Dout[116]~RTM_210_q ),
	.datab(!\fifo_in|Dout[116]~RTM_q ),
	.datac(!\fifo_in|Dout[116]~RTM_209_q ),
	.datad(!\fifo_in|Dout[3]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~250 .extended_lut = "off";
defparam \fifo_in|mem~250 .lut_mask = 64'h550F3333550F3333;
defparam \fifo_in|mem~250 .shared_arith = "off";

// Location: FF_X149_Y108_N7
dffeas \fifo_out|mem_rtl_0_bypass[137] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [137]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[137] .power_up = "low";

// Location: FF_X149_Y109_N7
dffeas \fifo_out|mem~117 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~117_q ),
	.prn(vcc));
defparam \fifo_out|mem~117 .is_wysiwyg = "true";
defparam \fifo_out|mem~117 .power_up = "low";

// Location: EC_X150_Y110_N16
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~250_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 116;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 116;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N3
twentynm_lcell_comb \fifo_out|mem~250 (
// Equation(s):
// \fifo_out|mem~250_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [116] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~117_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [137])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [116] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~117_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [137])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [137]),
	.datad(!\fifo_out|mem~117_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [116]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~250 .extended_lut = "off";
defparam \fifo_out|mem~250 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~250 .shared_arith = "off";

// Location: FF_X149_Y110_N5
dffeas \fifo_out|Dout[116] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~250_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [116]),
	.prn(vcc));
defparam \fifo_out|Dout[116] .is_wysiwyg = "true";
defparam \fifo_out|Dout[116] .power_up = "low";

// Location: IOIBUF_X78_Y120_N17
twentynm_io_ibuf \CHNL_RX_DATA[117]~input (
	.i(CHNL_RX_DATA[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[117]~input_o ));
defparam \CHNL_RX_DATA[117]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[117]~input .simulate_z_as = "z";

// Location: EC_X150_Y109_N17
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[117]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 117;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 117;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N5
dffeas \fifo_in|Dout[117]~RTM_85 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [117]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[117]~RTM_85_q ),
	.prn(vcc));
defparam \fifo_in|Dout[117]~RTM_85 .is_wysiwyg = "true";
defparam \fifo_in|Dout[117]~RTM_85 .power_up = "low";

// Location: FF_X148_Y107_N23
dffeas \fifo_in|mem_rtl_0_bypass[138] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [138]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[138] .power_up = "low";

// Location: FF_X147_Y107_N40
dffeas \fifo_in|Dout[117]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [138]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[117]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[117]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[117]~RTM .power_up = "low";

// Location: FF_X148_Y107_N17
dffeas \fifo_in|mem~118 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~118_q ),
	.prn(vcc));
defparam \fifo_in|mem~118 .is_wysiwyg = "true";
defparam \fifo_in|mem~118 .power_up = "low";

// Location: FF_X147_Y107_N41
dffeas \fifo_in|Dout[117]~RTM_86 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~118_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[117]~RTM_86_q ),
	.prn(vcc));
defparam \fifo_in|Dout[117]~RTM_86 .is_wysiwyg = "true";
defparam \fifo_in|Dout[117]~RTM_86 .power_up = "low";

// Location: MLABCELL_X148_Y107_N21
twentynm_lcell_comb \fifo_in|mem~251 (
// Equation(s):
// \fifo_in|mem~251_combout  = ( \fifo_in|Dout[117]~RTM_86_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[117]~RTM_85_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[117]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[117]~RTM_86_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[117]~RTM_85_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[117]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[117]~RTM_85_q ),
	.datac(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datad(!\fifo_in|Dout[117]~RTM_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[117]~RTM_86_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~251 .extended_lut = "off";
defparam \fifo_in|mem~251 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \fifo_in|mem~251 .shared_arith = "off";

// Location: FF_X148_Y110_N17
dffeas \fifo_out|mem~118 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~118_q ),
	.prn(vcc));
defparam \fifo_out|mem~118 .is_wysiwyg = "true";
defparam \fifo_out|mem~118 .power_up = "low";

// Location: FF_X148_Y110_N50
dffeas \fifo_out|mem_rtl_0_bypass[138] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [138]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[138] .power_up = "low";

// Location: EC_X150_Y110_N17
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~251_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 117;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 117;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";

// Location: MLABCELL_X148_Y110_N54
twentynm_lcell_comb \fifo_out|mem~251 (
// Equation(s):
// \fifo_out|mem~251_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [117] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~118_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [138])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [117] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~118_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [138])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~118_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [138]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [117]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~251 .extended_lut = "off";
defparam \fifo_out|mem~251 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~251 .shared_arith = "off";

// Location: FF_X148_Y110_N56
dffeas \fifo_out|Dout[117] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~251_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [117]),
	.prn(vcc));
defparam \fifo_out|Dout[117] .is_wysiwyg = "true";
defparam \fifo_out|Dout[117] .power_up = "low";

// Location: IOIBUF_X78_Y118_N62
twentynm_io_ibuf \CHNL_RX_DATA[118]~input (
	.i(CHNL_RX_DATA[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[118]~input_o ));
defparam \CHNL_RX_DATA[118]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[118]~input .simulate_z_as = "z";

// Location: FF_X146_Y110_N41
dffeas \fifo_in|mem_rtl_0_bypass[139] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[118]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [139]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[139] .power_up = "low";

// Location: FF_X147_Y110_N50
dffeas \fifo_in|Dout[118]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [139]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[118]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[118]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[118]~RTM .power_up = "low";

// Location: FF_X146_Y110_N44
dffeas \fifo_in|mem~119 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[118]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~119_q ),
	.prn(vcc));
defparam \fifo_in|mem~119 .is_wysiwyg = "true";
defparam \fifo_in|mem~119 .power_up = "low";

// Location: FF_X147_Y110_N44
dffeas \fifo_in|Dout[118]~RTM_228 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~119_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[118]~RTM_228_q ),
	.prn(vcc));
defparam \fifo_in|Dout[118]~RTM_228 .is_wysiwyg = "true";
defparam \fifo_in|Dout[118]~RTM_228 .power_up = "low";

// Location: EC_X150_Y109_N18
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[118]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 118;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 118;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N53
dffeas \fifo_in|Dout[118]~RTM_227 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [118]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[118]~RTM_227_q ),
	.prn(vcc));
defparam \fifo_in|Dout[118]~RTM_227 .is_wysiwyg = "true";
defparam \fifo_in|Dout[118]~RTM_227 .power_up = "low";

// Location: MLABCELL_X148_Y110_N24
twentynm_lcell_comb \fifo_in|mem~252 (
// Equation(s):
// \fifo_in|mem~252_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[118]~RTM_227_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[118]~RTM_q )) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[118]~RTM_228_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[118]~RTM_q )) ) )

	.dataa(!\fifo_in|Dout[118]~RTM_q ),
	.datab(!\fifo_in|Dout[118]~RTM_228_q ),
	.datac(!\fifo_in|Dout[118]~RTM_227_q ),
	.datad(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datae(!\fifo_in|Dout[3]~RTM_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~252 .extended_lut = "off";
defparam \fifo_in|mem~252 .lut_mask = 64'h33550F5533550F55;
defparam \fifo_in|mem~252 .shared_arith = "off";

// Location: FF_X149_Y110_N55
dffeas \fifo_out|mem_rtl_0_bypass[139] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [139]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[139] .power_up = "low";

// Location: FF_X148_Y110_N23
dffeas \fifo_out|mem~119 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~252_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~119_q ),
	.prn(vcc));
defparam \fifo_out|mem~119 .is_wysiwyg = "true";
defparam \fifo_out|mem~119 .power_up = "low";

// Location: EC_X150_Y110_N18
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~252_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 118;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 118;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N48
twentynm_lcell_comb \fifo_out|mem~252 (
// Equation(s):
// \fifo_out|mem~252_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [118] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~119_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [139])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [118] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~119_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [139])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [139]),
	.datad(!\fifo_out|mem~119_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [118]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~252 .extended_lut = "off";
defparam \fifo_out|mem~252 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~252 .shared_arith = "off";

// Location: FF_X149_Y110_N50
dffeas \fifo_out|Dout[118] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~252_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [118]),
	.prn(vcc));
defparam \fifo_out|Dout[118] .is_wysiwyg = "true";
defparam \fifo_out|Dout[118] .power_up = "low";

// Location: IOIBUF_X78_Y124_N47
twentynm_io_ibuf \CHNL_RX_DATA[119]~input (
	.i(CHNL_RX_DATA[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[119]~input_o ));
defparam \CHNL_RX_DATA[119]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[119]~input .simulate_z_as = "z";

// Location: FF_X148_Y109_N19
dffeas \fifo_in|mem_rtl_0_bypass[140] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [140]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[140] .power_up = "low";

// Location: FF_X149_Y109_N34
dffeas \fifo_in|Dout[119]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [140]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[119]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[119]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[119]~RTM .power_up = "low";

// Location: FF_X148_Y109_N11
dffeas \fifo_in|mem~120 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~120_q ),
	.prn(vcc));
defparam \fifo_in|mem~120 .is_wysiwyg = "true";
defparam \fifo_in|mem~120 .power_up = "low";

// Location: FF_X148_Y109_N25
dffeas \fifo_in|Dout[119]~RTM_212 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~120_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[119]~RTM_212_q ),
	.prn(vcc));
defparam \fifo_in|Dout[119]~RTM_212 .is_wysiwyg = "true";
defparam \fifo_in|Dout[119]~RTM_212 .power_up = "low";

// Location: EC_X150_Y109_N19
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[119]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 119;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 119;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";

// Location: FF_X149_Y109_N47
dffeas \fifo_in|Dout[119]~RTM_211 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [119]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[119]~RTM_211_q ),
	.prn(vcc));
defparam \fifo_in|Dout[119]~RTM_211 .is_wysiwyg = "true";
defparam \fifo_in|Dout[119]~RTM_211 .power_up = "low";

// Location: LABCELL_X149_Y109_N27
twentynm_lcell_comb \fifo_in|mem~253 (
// Equation(s):
// \fifo_in|mem~253_combout  = ( \fifo_in|Dout[119]~RTM_211_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[119]~RTM_212_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[119]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[119]~RTM_211_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[119]~RTM_212_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[119]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[119]~RTM_q ),
	.datad(!\fifo_in|Dout[119]~RTM_212_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[119]~RTM_211_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~253 .extended_lut = "off";
defparam \fifo_in|mem~253 .lut_mask = 64'h058D058D27AF27AF;
defparam \fifo_in|mem~253 .shared_arith = "off";

// Location: FF_X149_Y110_N19
dffeas \fifo_out|mem_rtl_0_bypass[140] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~253_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [140]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[140] .power_up = "low";

// Location: FF_X149_Y110_N44
dffeas \fifo_out|mem~120 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~253_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~120_q ),
	.prn(vcc));
defparam \fifo_out|mem~120 .is_wysiwyg = "true";
defparam \fifo_out|mem~120 .power_up = "low";

// Location: EC_X150_Y110_N19
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~253_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 119;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 119;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y110_N51
twentynm_lcell_comb \fifo_out|mem~253 (
// Equation(s):
// \fifo_out|mem~253_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [119] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~120_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [140])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [119] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~120_q )))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [140])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [140]),
	.datad(!\fifo_out|mem~120_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [119]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~253 .extended_lut = "off";
defparam \fifo_out|mem~253 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_out|mem~253 .shared_arith = "off";

// Location: FF_X149_Y110_N53
dffeas \fifo_out|Dout[119] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~253_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [119]),
	.prn(vcc));
defparam \fifo_out|Dout[119] .is_wysiwyg = "true";
defparam \fifo_out|Dout[119] .power_up = "low";

// Location: IOIBUF_X78_Y123_N47
twentynm_io_ibuf \CHNL_RX_DATA[120]~input (
	.i(CHNL_RX_DATA[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[120]~input_o ));
defparam \CHNL_RX_DATA[120]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[120]~input .simulate_z_as = "z";

// Location: FF_X148_Y107_N43
dffeas \fifo_in|mem_rtl_0_bypass[141] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [141]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[141] .power_up = "low";

// Location: FF_X148_Y107_N55
dffeas \fifo_in|Dout[120]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [141]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[120]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[120]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[120]~RTM .power_up = "low";

// Location: FF_X148_Y107_N8
dffeas \fifo_in|mem~121 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~121_q ),
	.prn(vcc));
defparam \fifo_in|mem~121 .is_wysiwyg = "true";
defparam \fifo_in|mem~121 .power_up = "low";

// Location: FF_X148_Y107_N58
dffeas \fifo_in|Dout[120]~RTM_214 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~121_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[120]~RTM_214_q ),
	.prn(vcc));
defparam \fifo_in|Dout[120]~RTM_214 .is_wysiwyg = "true";
defparam \fifo_in|Dout[120]~RTM_214 .power_up = "low";

// Location: EC_X150_Y107_N0
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[120]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 120;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 120;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N41
dffeas \fifo_in|Dout[120]~RTM_213 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [120]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[120]~RTM_213_q ),
	.prn(vcc));
defparam \fifo_in|Dout[120]~RTM_213 .is_wysiwyg = "true";
defparam \fifo_in|Dout[120]~RTM_213 .power_up = "low";

// Location: LABCELL_X149_Y107_N39
twentynm_lcell_comb \fifo_in|mem~254 (
// Equation(s):
// \fifo_in|mem~254_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[120]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[120]~RTM_214_q )) # (\fifo_in|Dout[3]~RTM_q  & 
// ((\fifo_in|Dout[120]~RTM_213_q ))) ) )

	.dataa(!\fifo_in|Dout[120]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_q ),
	.datac(!\fifo_in|Dout[120]~RTM_214_q ),
	.datad(!\fifo_in|Dout[120]~RTM_213_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~254 .extended_lut = "off";
defparam \fifo_in|mem~254 .lut_mask = 64'h0C3F0C3F55555555;
defparam \fifo_in|mem~254 .shared_arith = "off";

// Location: FF_X151_Y108_N50
dffeas \fifo_out|mem~121 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~121_q ),
	.prn(vcc));
defparam \fifo_out|mem~121 .is_wysiwyg = "true";
defparam \fifo_out|mem~121 .power_up = "low";

// Location: FF_X151_Y108_N59
dffeas \fifo_out|mem_rtl_0_bypass[141] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [141]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[141] .power_up = "low";

// Location: EC_X150_Y108_N0
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~254_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 120;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 120;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y108_N30
twentynm_lcell_comb \fifo_out|mem~254 (
// Equation(s):
// \fifo_out|mem~254_combout  = ( \fifo_out|mem~0DUPLICATE_q  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [120] & ( (!\fifo_out|mem~133_combout ) # (\fifo_out|mem_rtl_0_bypass [141]) ) ) ) # ( !\fifo_out|mem~0DUPLICATE_q  & ( 
// \fifo_out|mem_rtl_0|auto_generated|q_b [120] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~121_q )) # (\fifo_out|mem~133_combout  & ((\fifo_out|mem_rtl_0_bypass [141]))) ) ) ) # ( \fifo_out|mem~0DUPLICATE_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b 
// [120] & ( (\fifo_out|mem~133_combout  & \fifo_out|mem_rtl_0_bypass [141]) ) ) ) # ( !\fifo_out|mem~0DUPLICATE_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [120] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~121_q )) # (\fifo_out|mem~133_combout  & 
// ((\fifo_out|mem_rtl_0_bypass [141]))) ) ) )

	.dataa(!\fifo_out|mem~121_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [141]),
	.datad(gnd),
	.datae(!\fifo_out|mem~0DUPLICATE_q ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [120]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~254 .extended_lut = "off";
defparam \fifo_out|mem~254 .lut_mask = 64'h474703034747CFCF;
defparam \fifo_out|mem~254 .shared_arith = "off";

// Location: FF_X151_Y108_N32
dffeas \fifo_out|Dout[120] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~254_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [120]),
	.prn(vcc));
defparam \fifo_out|Dout[120] .is_wysiwyg = "true";
defparam \fifo_out|Dout[120] .power_up = "low";

// Location: IOIBUF_X78_Y122_N17
twentynm_io_ibuf \CHNL_RX_DATA[121]~input (
	.i(CHNL_RX_DATA[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[121]~input_o ));
defparam \CHNL_RX_DATA[121]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[121]~input .simulate_z_as = "z";

// Location: FF_X147_Y110_N17
dffeas \fifo_in|mem~122 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[121]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~122_q ),
	.prn(vcc));
defparam \fifo_in|mem~122 .is_wysiwyg = "true";
defparam \fifo_in|mem~122 .power_up = "low";

// Location: FF_X147_Y110_N4
dffeas \fifo_in|Dout[121]~RTM_216 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~122_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[121]~RTM_216_q ),
	.prn(vcc));
defparam \fifo_in|Dout[121]~RTM_216 .is_wysiwyg = "true";
defparam \fifo_in|Dout[121]~RTM_216 .power_up = "low";

// Location: FF_X147_Y110_N26
dffeas \fifo_in|mem_rtl_0_bypass[142] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[121]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [142]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[142] .power_up = "low";

// Location: FF_X147_Y110_N52
dffeas \fifo_in|Dout[121]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [142]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[121]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[121]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[121]~RTM .power_up = "low";

// Location: EC_X150_Y107_N1
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[121]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 121;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 121;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";

// Location: FF_X151_Y107_N49
dffeas \fifo_in|Dout[121]~RTM_215 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [121]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[121]~RTM_215_q ),
	.prn(vcc));
defparam \fifo_in|Dout[121]~RTM_215 .is_wysiwyg = "true";
defparam \fifo_in|Dout[121]~RTM_215 .power_up = "low";

// Location: MLABCELL_X148_Y110_N18
twentynm_lcell_comb \fifo_in|mem~255 (
// Equation(s):
// \fifo_in|mem~255_combout  = ( \fifo_in|Dout[3]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[121]~RTM_215_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[121]~RTM_q )) ) ) # ( !\fifo_in|Dout[3]~RTM_q  & ( 
// (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[121]~RTM_216_q )) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((\fifo_in|Dout[121]~RTM_q ))) ) )

	.dataa(!\fifo_in|Dout[121]~RTM_216_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[121]~RTM_q ),
	.datad(!\fifo_in|Dout[121]~RTM_215_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[3]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~255 .extended_lut = "off";
defparam \fifo_in|mem~255 .lut_mask = 64'h4747474703CF03CF;
defparam \fifo_in|mem~255 .shared_arith = "off";

// Location: FF_X151_Y108_N22
dffeas \fifo_out|mem~122 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~122_q ),
	.prn(vcc));
defparam \fifo_out|mem~122 .is_wysiwyg = "true";
defparam \fifo_out|mem~122 .power_up = "low";

// Location: FF_X151_Y108_N11
dffeas \fifo_out|mem_rtl_0_bypass[142] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [142]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[142] .power_up = "low";

// Location: EC_X150_Y108_N1
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~255_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 121;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 121;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";

// Location: LABCELL_X151_Y108_N39
twentynm_lcell_comb \fifo_out|mem~255 (
// Equation(s):
// \fifo_out|mem~255_combout  = ( \fifo_out|mem~0DUPLICATE_q  & ( \fifo_out|mem_rtl_0|auto_generated|q_b [121] & ( (!\fifo_out|mem~133_combout ) # (\fifo_out|mem_rtl_0_bypass [142]) ) ) ) # ( !\fifo_out|mem~0DUPLICATE_q  & ( 
// \fifo_out|mem_rtl_0|auto_generated|q_b [121] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~122_q )) # (\fifo_out|mem~133_combout  & ((\fifo_out|mem_rtl_0_bypass [142]))) ) ) ) # ( \fifo_out|mem~0DUPLICATE_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b 
// [121] & ( (\fifo_out|mem_rtl_0_bypass [142] & \fifo_out|mem~133_combout ) ) ) ) # ( !\fifo_out|mem~0DUPLICATE_q  & ( !\fifo_out|mem_rtl_0|auto_generated|q_b [121] & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~122_q )) # (\fifo_out|mem~133_combout  & 
// ((\fifo_out|mem_rtl_0_bypass [142]))) ) ) )

	.dataa(!\fifo_out|mem~122_q ),
	.datab(!\fifo_out|mem_rtl_0_bypass [142]),
	.datac(!\fifo_out|mem~133_combout ),
	.datad(gnd),
	.datae(!\fifo_out|mem~0DUPLICATE_q ),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [121]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~255 .extended_lut = "off";
defparam \fifo_out|mem~255 .lut_mask = 64'h535303035353F3F3;
defparam \fifo_out|mem~255 .shared_arith = "off";

// Location: FF_X151_Y108_N40
dffeas \fifo_out|Dout[121] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~255_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [121]),
	.prn(vcc));
defparam \fifo_out|Dout[121] .is_wysiwyg = "true";
defparam \fifo_out|Dout[121] .power_up = "low";

// Location: IOIBUF_X78_Y116_N62
twentynm_io_ibuf \CHNL_RX_DATA[122]~input (
	.i(CHNL_RX_DATA[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[122]~input_o ));
defparam \CHNL_RX_DATA[122]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[122]~input .simulate_z_as = "z";

// Location: FF_X148_Y109_N56
dffeas \fifo_in|mem~123 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[122]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~123_q ),
	.prn(vcc));
defparam \fifo_in|mem~123 .is_wysiwyg = "true";
defparam \fifo_in|mem~123 .power_up = "low";

// Location: FF_X149_Y109_N26
dffeas \fifo_in|Dout[122]~RTM_230 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~123_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[122]~RTM_230_q ),
	.prn(vcc));
defparam \fifo_in|Dout[122]~RTM_230 .is_wysiwyg = "true";
defparam \fifo_in|Dout[122]~RTM_230 .power_up = "low";

// Location: EC_X150_Y107_N2
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[122]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 122;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 122;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N22
dffeas \fifo_in|Dout[122]~RTM_229 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [122]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[122]~RTM_229_q ),
	.prn(vcc));
defparam \fifo_in|Dout[122]~RTM_229 .is_wysiwyg = "true";
defparam \fifo_in|Dout[122]~RTM_229 .power_up = "low";

// Location: FF_X148_Y109_N53
dffeas \fifo_in|mem_rtl_0_bypass[143] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[122]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [143]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[143] .power_up = "low";

// Location: FF_X149_Y109_N44
dffeas \fifo_in|Dout[122]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [143]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[122]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[122]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[122]~RTM .power_up = "low";

// Location: LABCELL_X149_Y109_N9
twentynm_lcell_comb \fifo_in|mem~256 (
// Equation(s):
// \fifo_in|mem~256_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[122]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[122]~RTM_230_q )) # (\fifo_in|Dout[3]~RTM_q  & 
// ((\fifo_in|Dout[122]~RTM_229_q ))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[122]~RTM_230_q ),
	.datac(!\fifo_in|Dout[122]~RTM_229_q ),
	.datad(!\fifo_in|Dout[122]~RTM_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~256 .extended_lut = "off";
defparam \fifo_in|mem~256 .lut_mask = 64'h272700FF272700FF;
defparam \fifo_in|mem~256 .shared_arith = "off";

// Location: EC_X150_Y108_N2
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~256_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 122;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 122;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";

// Location: FF_X149_Y108_N47
dffeas \fifo_out|mem~123 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~256_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~123_q ),
	.prn(vcc));
defparam \fifo_out|mem~123 .is_wysiwyg = "true";
defparam \fifo_out|mem~123 .power_up = "low";

// Location: FF_X149_Y108_N32
dffeas \fifo_out|mem_rtl_0_bypass[143] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~256_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [143]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[143] .power_up = "low";

// Location: LABCELL_X149_Y108_N3
twentynm_lcell_comb \fifo_out|mem~256 (
// Equation(s):
// \fifo_out|mem~256_combout  = ( \fifo_out|mem_rtl_0_bypass [143] & ( ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~123_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [122]))) # (\fifo_out|mem~133_combout ) ) ) # ( 
// !\fifo_out|mem_rtl_0_bypass [143] & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem~123_q ))) # (\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem_rtl_0|auto_generated|q_b [122])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0|auto_generated|q_b [122]),
	.datad(!\fifo_out|mem~123_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0_bypass [143]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~256 .extended_lut = "off";
defparam \fifo_out|mem~256 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_out|mem~256 .shared_arith = "off";

// Location: FF_X149_Y108_N4
dffeas \fifo_out|Dout[122] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~256_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [122]),
	.prn(vcc));
defparam \fifo_out|Dout[122] .is_wysiwyg = "true";
defparam \fifo_out|Dout[122] .power_up = "low";

// Location: IOIBUF_X78_Y126_N47
twentynm_io_ibuf \CHNL_RX_DATA[123]~input (
	.i(CHNL_RX_DATA[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[123]~input_o ));
defparam \CHNL_RX_DATA[123]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[123]~input .simulate_z_as = "z";

// Location: FF_X148_Y108_N56
dffeas \fifo_in|mem~124 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~124_q ),
	.prn(vcc));
defparam \fifo_in|mem~124 .is_wysiwyg = "true";
defparam \fifo_in|mem~124 .power_up = "low";

// Location: FF_X148_Y108_N4
dffeas \fifo_in|Dout[123]~RTM_14 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~124_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[123]~RTM_14_q ),
	.prn(vcc));
defparam \fifo_in|Dout[123]~RTM_14 .is_wysiwyg = "true";
defparam \fifo_in|Dout[123]~RTM_14 .power_up = "low";

// Location: EC_X150_Y107_N3
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[123]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 123;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 123;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N11
dffeas \fifo_in|Dout[123]~RTM_13 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [123]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[123]~RTM_13_q ),
	.prn(vcc));
defparam \fifo_in|Dout[123]~RTM_13 .is_wysiwyg = "true";
defparam \fifo_in|Dout[123]~RTM_13 .power_up = "low";

// Location: FF_X148_Y108_N14
dffeas \fifo_in|mem_rtl_0_bypass[144] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [144]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[144] .power_up = "low";

// Location: FF_X148_Y108_N8
dffeas \fifo_in|Dout[123]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [144]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[123]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[123]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[123]~RTM .power_up = "low";

// Location: LABCELL_X149_Y108_N57
twentynm_lcell_comb \fifo_in|mem~257 (
// Equation(s):
// \fifo_in|mem~257_combout  = ( \fifo_in|Dout[123]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[123]~RTM_14_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[123]~RTM_13_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( 
// !\fifo_in|Dout[123]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[123]~RTM_14_q )) # (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[123]~RTM_13_q ))))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[123]~RTM_14_q ),
	.datad(!\fifo_in|Dout[123]~RTM_13_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[123]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~257 .extended_lut = "off";
defparam \fifo_in|mem~257 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \fifo_in|mem~257 .shared_arith = "off";

// Location: FF_X149_Y108_N35
dffeas \fifo_out|mem_rtl_0_bypass[144] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [144]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[144] .power_up = "low";

// Location: EC_X150_Y108_N3
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~257_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 123;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 123;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";

// Location: FF_X149_Y108_N25
dffeas \fifo_out|mem~124 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~257_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~124_q ),
	.prn(vcc));
defparam \fifo_out|mem~124 .is_wysiwyg = "true";
defparam \fifo_out|mem~124 .power_up = "low";

// Location: LABCELL_X149_Y108_N36
twentynm_lcell_comb \fifo_out|mem~257 (
// Equation(s):
// \fifo_out|mem~257_combout  = ( \fifo_out|mem~124_q  & ( (!\fifo_out|mem~133_combout  & ((!\fifo_out|mem~0DUPLICATE_q ) # ((\fifo_out|mem_rtl_0|auto_generated|q_b [123])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [144])))) ) ) # ( 
// !\fifo_out|mem~124_q  & ( (!\fifo_out|mem~133_combout  & (\fifo_out|mem~0DUPLICATE_q  & ((\fifo_out|mem_rtl_0|auto_generated|q_b [123])))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [144])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem_rtl_0_bypass [144]),
	.datad(!\fifo_out|mem_rtl_0|auto_generated|q_b [123]),
	.datae(gnd),
	.dataf(!\fifo_out|mem~124_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~257 .extended_lut = "off";
defparam \fifo_out|mem~257 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_out|mem~257 .shared_arith = "off";

// Location: FF_X149_Y108_N37
dffeas \fifo_out|Dout[123] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~257_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [123]),
	.prn(vcc));
defparam \fifo_out|Dout[123] .is_wysiwyg = "true";
defparam \fifo_out|Dout[123] .power_up = "low";

// Location: IOIBUF_X78_Y116_N17
twentynm_io_ibuf \CHNL_RX_DATA[124]~input (
	.i(CHNL_RX_DATA[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[124]~input_o ));
defparam \CHNL_RX_DATA[124]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[124]~input .simulate_z_as = "z";

// Location: FF_X148_Y108_N50
dffeas \fifo_in|mem_rtl_0_bypass[145] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[124]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [145]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[145] .power_up = "low";

// Location: FF_X148_Y108_N20
dffeas \fifo_in|Dout[124]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [145]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[124]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[124]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[124]~RTM .power_up = "low";

// Location: EC_X150_Y107_N4
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[124]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 124;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 124;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N31
dffeas \fifo_in|Dout[124]~RTM_15 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [124]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[124]~RTM_15_q ),
	.prn(vcc));
defparam \fifo_in|Dout[124]~RTM_15 .is_wysiwyg = "true";
defparam \fifo_in|Dout[124]~RTM_15 .power_up = "low";

// Location: FF_X148_Y108_N59
dffeas \fifo_in|mem~125 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[124]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~125_q ),
	.prn(vcc));
defparam \fifo_in|mem~125 .is_wysiwyg = "true";
defparam \fifo_in|mem~125 .power_up = "low";

// Location: FF_X148_Y108_N1
dffeas \fifo_in|Dout[124]~RTM_16 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~125_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[124]~RTM_16_q ),
	.prn(vcc));
defparam \fifo_in|Dout[124]~RTM_16 .is_wysiwyg = "true";
defparam \fifo_in|Dout[124]~RTM_16 .power_up = "low";

// Location: LABCELL_X149_Y108_N15
twentynm_lcell_comb \fifo_in|mem~258 (
// Equation(s):
// \fifo_in|mem~258_combout  = ( \fifo_in|Dout[124]~RTM_16_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q ) # ((\fifo_in|Dout[124]~RTM_15_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[124]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[124]~RTM_16_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[124]~RTM_15_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[124]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[124]~RTM_q ),
	.datad(!\fifo_in|Dout[124]~RTM_15_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[124]~RTM_16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~258 .extended_lut = "off";
defparam \fifo_in|mem~258 .lut_mask = 64'h034703478BCF8BCF;
defparam \fifo_in|mem~258 .shared_arith = "off";

// Location: FF_X149_Y108_N31
dffeas \fifo_out|mem_rtl_0_bypass[145] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [145]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[145] .power_up = "low";

// Location: FF_X149_Y108_N17
dffeas \fifo_out|mem~125 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~125_q ),
	.prn(vcc));
defparam \fifo_out|mem~125 .is_wysiwyg = "true";
defparam \fifo_out|mem~125 .power_up = "low";

// Location: EC_X150_Y108_N4
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~258_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 124;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 124;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y108_N21
twentynm_lcell_comb \fifo_out|mem~258 (
// Equation(s):
// \fifo_out|mem~258_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [124] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~125_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [145])) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [124] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~125_q  & !\fifo_out|mem~0DUPLICATE_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [145])) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [145]),
	.datab(!\fifo_out|mem~125_q ),
	.datac(!\fifo_out|mem~133_combout ),
	.datad(!\fifo_out|mem~0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [124]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~258 .extended_lut = "off";
defparam \fifo_out|mem~258 .lut_mask = 64'h3505350535F535F5;
defparam \fifo_out|mem~258 .shared_arith = "off";

// Location: FF_X149_Y108_N23
dffeas \fifo_out|Dout[124] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~258_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [124]),
	.prn(vcc));
defparam \fifo_out|Dout[124] .is_wysiwyg = "true";
defparam \fifo_out|Dout[124] .power_up = "low";

// Location: IOIBUF_X78_Y118_N32
twentynm_io_ibuf \CHNL_RX_DATA[125]~input (
	.i(CHNL_RX_DATA[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[125]~input_o ));
defparam \CHNL_RX_DATA[125]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[125]~input .simulate_z_as = "z";

// Location: EC_X150_Y107_N5
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[125]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 125;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 125;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N34
dffeas \fifo_in|Dout[125]~RTM_17 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [125]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[125]~RTM_17_q ),
	.prn(vcc));
defparam \fifo_in|Dout[125]~RTM_17 .is_wysiwyg = "true";
defparam \fifo_in|Dout[125]~RTM_17 .power_up = "low";

// Location: FF_X148_Y108_N32
dffeas \fifo_in|mem~126 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[125]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~126_q ),
	.prn(vcc));
defparam \fifo_in|mem~126 .is_wysiwyg = "true";
defparam \fifo_in|mem~126 .power_up = "low";

// Location: FF_X148_Y108_N23
dffeas \fifo_in|Dout[125]~RTM_18 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~126_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[125]~RTM_18_q ),
	.prn(vcc));
defparam \fifo_in|Dout[125]~RTM_18 .is_wysiwyg = "true";
defparam \fifo_in|Dout[125]~RTM_18 .power_up = "low";

// Location: FF_X148_Y108_N53
dffeas \fifo_in|mem_rtl_0_bypass[146] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[125]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [146]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[146] .power_up = "low";

// Location: FF_X148_Y108_N5
dffeas \fifo_in|Dout[125]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [146]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[125]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[125]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[125]~RTM .power_up = "low";

// Location: LABCELL_X149_Y108_N54
twentynm_lcell_comb \fifo_in|mem~259 (
// Equation(s):
// \fifo_in|mem~259_combout  = ( \fifo_in|Dout[125]~RTM_q  & ( ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[125]~RTM_18_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[125]~RTM_17_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q ) ) ) # ( 
// !\fifo_in|Dout[125]~RTM_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ((!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[125]~RTM_18_q ))) # (\fifo_in|Dout[3]~RTM_q  & (\fifo_in|Dout[125]~RTM_17_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[125]~RTM_17_q ),
	.datad(!\fifo_in|Dout[125]~RTM_18_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[125]~RTM_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~259 .extended_lut = "off";
defparam \fifo_in|mem~259 .lut_mask = 64'h048C048C37BF37BF;
defparam \fifo_in|mem~259 .shared_arith = "off";

// Location: FF_X149_Y108_N55
dffeas \fifo_out|mem~126 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~126_q ),
	.prn(vcc));
defparam \fifo_out|mem~126 .is_wysiwyg = "true";
defparam \fifo_out|mem~126 .power_up = "low";

// Location: FF_X149_Y108_N10
dffeas \fifo_out|mem_rtl_0_bypass[146] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~259_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [146]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[146] .power_up = "low";

// Location: EC_X150_Y108_N5
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~259_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 125;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 125;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y108_N0
twentynm_lcell_comb \fifo_out|mem~259 (
// Equation(s):
// \fifo_out|mem~259_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [125] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~126_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [146])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [125] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~126_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [146])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~126_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [146]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [125]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~259 .extended_lut = "off";
defparam \fifo_out|mem~259 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~259 .shared_arith = "off";

// Location: FF_X149_Y108_N2
dffeas \fifo_out|Dout[125] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~259_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [125]),
	.prn(vcc));
defparam \fifo_out|Dout[125] .is_wysiwyg = "true";
defparam \fifo_out|Dout[125] .power_up = "low";

// Location: IOIBUF_X78_Y124_N17
twentynm_io_ibuf \CHNL_RX_DATA[126]~input (
	.i(CHNL_RX_DATA[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[126]~input_o ));
defparam \CHNL_RX_DATA[126]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[126]~input .simulate_z_as = "z";

// Location: FF_X148_Y108_N17
dffeas \fifo_in|mem_rtl_0_bypass[147] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[126]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [147]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[147] .power_up = "low";

// Location: FF_X148_Y108_N19
dffeas \fifo_in|Dout[126]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem_rtl_0_bypass [147]),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[126]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[126]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[126]~RTM .power_up = "low";

// Location: FF_X148_Y108_N25
dffeas \fifo_in|mem~127 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\CHNL_RX_DATA[126]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~127_q ),
	.prn(vcc));
defparam \fifo_in|mem~127 .is_wysiwyg = "true";
defparam \fifo_in|mem~127 .power_up = "low";

// Location: FF_X148_Y108_N2
dffeas \fifo_in|Dout[126]~RTM_20 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~127_q ),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[126]~RTM_20_q ),
	.prn(vcc));
defparam \fifo_in|Dout[126]~RTM_20 .is_wysiwyg = "true";
defparam \fifo_in|Dout[126]~RTM_20 .power_up = "low";

// Location: EC_X150_Y107_N6
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[126]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 126;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 126;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N20
dffeas \fifo_in|Dout[126]~RTM_19 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [126]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[126]~RTM_19_q ),
	.prn(vcc));
defparam \fifo_in|Dout[126]~RTM_19 .is_wysiwyg = "true";
defparam \fifo_in|Dout[126]~RTM_19 .power_up = "low";

// Location: LABCELL_X149_Y108_N12
twentynm_lcell_comb \fifo_in|mem~260 (
// Equation(s):
// \fifo_in|mem~260_combout  = ( \fifo_in|Dout[126]~RTM_19_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[126]~RTM_20_q )) # (\fifo_in|Dout[3]~RTM_q ))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[126]~RTM_q )))) ) ) # ( 
// !\fifo_in|Dout[126]~RTM_19_q  & ( (!\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[126]~RTM_20_q )))) # (\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & (((\fifo_in|Dout[126]~RTM_q )))) ) )

	.dataa(!\fifo_in|Dout[3]~RTM_q ),
	.datab(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.datac(!\fifo_in|Dout[126]~RTM_q ),
	.datad(!\fifo_in|Dout[126]~RTM_20_q ),
	.datae(gnd),
	.dataf(!\fifo_in|Dout[126]~RTM_19_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~260 .extended_lut = "off";
defparam \fifo_in|mem~260 .lut_mask = 64'h038B038B47CF47CF;
defparam \fifo_in|mem~260 .shared_arith = "off";

// Location: FF_X149_Y108_N11
dffeas \fifo_out|mem_rtl_0_bypass[147] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [147]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[147] .power_up = "low";

// Location: FF_X149_Y108_N14
dffeas \fifo_out|mem~127 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~127_q ),
	.prn(vcc));
defparam \fifo_out|mem~127 .is_wysiwyg = "true";
defparam \fifo_out|mem~127 .power_up = "low";

// Location: EC_X150_Y108_N6
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~260_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 126;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 126;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y108_N51
twentynm_lcell_comb \fifo_out|mem~260 (
// Equation(s):
// \fifo_out|mem~260_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [126] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~0DUPLICATE_q ) # (\fifo_out|mem~127_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [147])) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [126] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~127_q  & !\fifo_out|mem~0DUPLICATE_q )))) # (\fifo_out|mem~133_combout  & (\fifo_out|mem_rtl_0_bypass [147])) ) )

	.dataa(!\fifo_out|mem_rtl_0_bypass [147]),
	.datab(!\fifo_out|mem~127_q ),
	.datac(!\fifo_out|mem~133_combout ),
	.datad(!\fifo_out|mem~0DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [126]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~260 .extended_lut = "off";
defparam \fifo_out|mem~260 .lut_mask = 64'h3505350535F535F5;
defparam \fifo_out|mem~260 .shared_arith = "off";

// Location: FF_X149_Y108_N52
dffeas \fifo_out|Dout[126] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~260_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [126]),
	.prn(vcc));
defparam \fifo_out|Dout[126] .is_wysiwyg = "true";
defparam \fifo_out|Dout[126] .power_up = "low";

// Location: IOIBUF_X78_Y125_N47
twentynm_io_ibuf \CHNL_RX_DATA[127]~input (
	.i(CHNL_RX_DATA[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_DATA[127]~input_o ));
defparam \CHNL_RX_DATA[127]~input .bus_hold = "false";
defparam \CHNL_RX_DATA[127]~input .simulate_z_as = "z";

// Location: EC_X150_Y107_N7
twentynm_ram_block \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\fifo_in|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_in|i32~0_wirecell_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CHNL_RX_DATA[127]~input_o }),
	.portaaddr({\fifo_in|Wadd [9],\fifo_in|Wadd [8],\fifo_in|Wadd [7],\fifo_in|Wadd [6],\fifo_in|Wadd [5],\fifo_in|Wadd [4],\fifo_in|Wadd [3],\fifo_in|Wadd [2],\fifo_in|Wadd [1],\fifo_in|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_in|add_0~37_sumout ,\fifo_in|add_0~33_sumout ,\fifo_in|add_0~29_sumout ,\fifo_in|add_0~25_sumout ,\fifo_in|add_0~21_sumout ,\fifo_in|add_0~17_sumout ,\fifo_in|add_0~13_sumout ,\fifo_in|add_0~9_sumout ,\fifo_in|add_0~1_sumout ,\fifo_in|add_0~5_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_in|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "fifo_in|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 127;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 10;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 127;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 1023;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 1024;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 128;
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \fifo_in|mem_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";

// Location: FF_X149_Y107_N29
dffeas \fifo_in|Dout[127]~RTM_21 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0|auto_generated|q_b [127]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[127]~RTM_21_q ),
	.prn(vcc));
defparam \fifo_in|Dout[127]~RTM_21 .is_wysiwyg = "true";
defparam \fifo_in|Dout[127]~RTM_21 .power_up = "low";

// Location: FF_X148_Y108_N43
dffeas \fifo_in|mem_rtl_0_bypass[148] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[127]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem_rtl_0_bypass [148]),
	.prn(vcc));
defparam \fifo_in|mem_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \fifo_in|mem_rtl_0_bypass[148] .power_up = "low";

// Location: FF_X148_Y108_N11
dffeas \fifo_in|Dout[127]~RTM (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem_rtl_0_bypass [148]),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[127]~RTM_q ),
	.prn(vcc));
defparam \fifo_in|Dout[127]~RTM .is_wysiwyg = "true";
defparam \fifo_in|Dout[127]~RTM .power_up = "low";

// Location: FF_X148_Y108_N38
dffeas \fifo_in|mem~128 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CHNL_RX_DATA[127]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_in|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|mem~128_q ),
	.prn(vcc));
defparam \fifo_in|mem~128 .is_wysiwyg = "true";
defparam \fifo_in|mem~128 .power_up = "low";

// Location: FF_X148_Y108_N10
dffeas \fifo_in|Dout[127]~RTM_22 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~128_q ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\fifo_in|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_in|Dout[127]~RTM_22_q ),
	.prn(vcc));
defparam \fifo_in|Dout[127]~RTM_22 .is_wysiwyg = "true";
defparam \fifo_in|Dout[127]~RTM_22 .power_up = "low";

// Location: LABCELL_X149_Y108_N27
twentynm_lcell_comb \fifo_in|mem~261 (
// Equation(s):
// \fifo_in|mem~261_combout  = ( \fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( \fifo_in|Dout[127]~RTM_q  ) ) # ( !\fifo_in|Dout[3]~RTM_4DUPLICATE_q  & ( (!\fifo_in|Dout[3]~RTM_q  & ((\fifo_in|Dout[127]~RTM_22_q ))) # (\fifo_in|Dout[3]~RTM_q  & 
// (\fifo_in|Dout[127]~RTM_21_q )) ) )

	.dataa(!\fifo_in|Dout[127]~RTM_21_q ),
	.datab(!\fifo_in|Dout[127]~RTM_q ),
	.datac(!\fifo_in|Dout[3]~RTM_q ),
	.datad(!\fifo_in|Dout[127]~RTM_22_q ),
	.datae(!\fifo_in|Dout[3]~RTM_4DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_in|mem~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_in|mem~261 .extended_lut = "off";
defparam \fifo_in|mem~261 .lut_mask = 64'h05F5333305F53333;
defparam \fifo_in|mem~261 .shared_arith = "off";

// Location: FF_X149_Y108_N29
dffeas \fifo_out|mem~128 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_in|mem~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|mem~264_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem~128_q ),
	.prn(vcc));
defparam \fifo_out|mem~128 .is_wysiwyg = "true";
defparam \fifo_out|mem~128 .power_up = "low";

// Location: FF_X149_Y108_N8
dffeas \fifo_out|mem_rtl_0_bypass[148] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_in|mem~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|mem_rtl_0_bypass [148]),
	.prn(vcc));
defparam \fifo_out|mem_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \fifo_out|mem_rtl_0_bypass[148] .power_up = "low";

// Location: EC_X150_Y108_N7
twentynm_ram_block \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\fifo_out|i335~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\fifo_out|i32~0_combout ),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\fifo_in|mem~261_combout }),
	.portaaddr({\fifo_out|Wadd [9],\fifo_out|Wadd [8],\fifo_out|Wadd [7],\fifo_out|Wadd [6],\fifo_out|Wadd [5],\fifo_out|Wadd [4],\fifo_out|Wadd [3],\fifo_out|Wadd [2],\fifo_out|Wadd[1]~DUPLICATE_q ,\fifo_out|Wadd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo_out|add_0~37_sumout ,\fifo_out|add_0~33_sumout ,\fifo_out|add_0~29_sumout ,\fifo_out|add_0~25_sumout ,\fifo_out|add_0~21_sumout ,\fifo_out|add_0~17_sumout ,\fifo_out|add_0~13_sumout ,\fifo_out|add_0~9_sumout ,\fifo_out|add_0~5_sumout ,
\fifo_out|add_0~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_out|mem_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "fifo_out|mem_rtl_0|auto_generated|ALTSYNCRAM";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 127;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 10;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 127;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 1023;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 1024;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 128;
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \fifo_out|mem_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";

// Location: LABCELL_X149_Y108_N39
twentynm_lcell_comb \fifo_out|mem~261 (
// Equation(s):
// \fifo_out|mem~261_combout  = ( \fifo_out|mem_rtl_0|auto_generated|q_b [127] & ( (!\fifo_out|mem~133_combout  & (((\fifo_out|mem~128_q )) # (\fifo_out|mem~0DUPLICATE_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [148])))) ) ) # ( 
// !\fifo_out|mem_rtl_0|auto_generated|q_b [127] & ( (!\fifo_out|mem~133_combout  & (!\fifo_out|mem~0DUPLICATE_q  & (\fifo_out|mem~128_q ))) # (\fifo_out|mem~133_combout  & (((\fifo_out|mem_rtl_0_bypass [148])))) ) )

	.dataa(!\fifo_out|mem~0DUPLICATE_q ),
	.datab(!\fifo_out|mem~133_combout ),
	.datac(!\fifo_out|mem~128_q ),
	.datad(!\fifo_out|mem_rtl_0_bypass [148]),
	.datae(gnd),
	.dataf(!\fifo_out|mem_rtl_0|auto_generated|q_b [127]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_out|mem~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \fifo_out|mem~261 .extended_lut = "off";
defparam \fifo_out|mem~261 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \fifo_out|mem~261 .shared_arith = "off";

// Location: FF_X149_Y108_N40
dffeas \fifo_out|Dout[127] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\fifo_out|mem~261_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_out|i32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_out|Dout [127]),
	.prn(vcc));
defparam \fifo_out|Dout[127] .is_wysiwyg = "true";
defparam \fifo_out|Dout[127] .power_up = "low";

// Location: MLABCELL_X13_Y201_N0
twentynm_lcell_comb \~VCC (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \~VCC .extended_lut = "off";
defparam \~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \~VCC .shared_arith = "off";

// Location: LABCELL_X151_Y111_N45
twentynm_lcell_comb \~GND (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";

// Location: IOIBUF_X142_Y94_N62
twentynm_io_ibuf \CHNL_RX_LAST~input (
	.i(CHNL_RX_LAST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_LAST~input_o ));
defparam \CHNL_RX_LAST~input .bus_hold = "false";
defparam \CHNL_RX_LAST~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y91_N62
twentynm_io_ibuf \CHNL_RX_OFF[0]~input (
	.i(CHNL_RX_OFF[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[0]~input_o ));
defparam \CHNL_RX_OFF[0]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[0]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y94_N32
twentynm_io_ibuf \CHNL_RX_OFF[1]~input (
	.i(CHNL_RX_OFF[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[1]~input_o ));
defparam \CHNL_RX_OFF[1]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[1]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y97_N32
twentynm_io_ibuf \CHNL_RX_OFF[2]~input (
	.i(CHNL_RX_OFF[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[2]~input_o ));
defparam \CHNL_RX_OFF[2]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[2]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y96_N17
twentynm_io_ibuf \CHNL_RX_OFF[3]~input (
	.i(CHNL_RX_OFF[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[3]~input_o ));
defparam \CHNL_RX_OFF[3]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[3]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y92_N62
twentynm_io_ibuf \CHNL_RX_OFF[4]~input (
	.i(CHNL_RX_OFF[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[4]~input_o ));
defparam \CHNL_RX_OFF[4]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[4]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y98_N62
twentynm_io_ibuf \CHNL_RX_OFF[5]~input (
	.i(CHNL_RX_OFF[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[5]~input_o ));
defparam \CHNL_RX_OFF[5]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[5]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y92_N47
twentynm_io_ibuf \CHNL_RX_OFF[6]~input (
	.i(CHNL_RX_OFF[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[6]~input_o ));
defparam \CHNL_RX_OFF[6]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[6]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y89_N32
twentynm_io_ibuf \CHNL_RX_OFF[7]~input (
	.i(CHNL_RX_OFF[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[7]~input_o ));
defparam \CHNL_RX_OFF[7]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[7]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y95_N32
twentynm_io_ibuf \CHNL_RX_OFF[8]~input (
	.i(CHNL_RX_OFF[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[8]~input_o ));
defparam \CHNL_RX_OFF[8]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[8]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y89_N17
twentynm_io_ibuf \CHNL_RX_OFF[9]~input (
	.i(CHNL_RX_OFF[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[9]~input_o ));
defparam \CHNL_RX_OFF[9]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[9]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y93_N17
twentynm_io_ibuf \CHNL_RX_OFF[10]~input (
	.i(CHNL_RX_OFF[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[10]~input_o ));
defparam \CHNL_RX_OFF[10]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[10]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y89_N47
twentynm_io_ibuf \CHNL_RX_OFF[11]~input (
	.i(CHNL_RX_OFF[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[11]~input_o ));
defparam \CHNL_RX_OFF[11]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[11]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y173_N17
twentynm_io_ibuf \CHNL_RX_OFF[12]~input (
	.i(CHNL_RX_OFF[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[12]~input_o ));
defparam \CHNL_RX_OFF[12]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[12]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y170_N32
twentynm_io_ibuf \CHNL_RX_OFF[13]~input (
	.i(CHNL_RX_OFF[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[13]~input_o ));
defparam \CHNL_RX_OFF[13]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[13]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y178_N17
twentynm_io_ibuf \CHNL_RX_OFF[14]~input (
	.i(CHNL_RX_OFF[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[14]~input_o ));
defparam \CHNL_RX_OFF[14]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[14]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y175_N32
twentynm_io_ibuf \CHNL_RX_OFF[15]~input (
	.i(CHNL_RX_OFF[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[15]~input_o ));
defparam \CHNL_RX_OFF[15]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[15]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y171_N62
twentynm_io_ibuf \CHNL_RX_OFF[16]~input (
	.i(CHNL_RX_OFF[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[16]~input_o ));
defparam \CHNL_RX_OFF[16]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[16]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y177_N32
twentynm_io_ibuf \CHNL_RX_OFF[17]~input (
	.i(CHNL_RX_OFF[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[17]~input_o ));
defparam \CHNL_RX_OFF[17]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[17]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y172_N32
twentynm_io_ibuf \CHNL_RX_OFF[18]~input (
	.i(CHNL_RX_OFF[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[18]~input_o ));
defparam \CHNL_RX_OFF[18]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[18]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y175_N47
twentynm_io_ibuf \CHNL_RX_OFF[19]~input (
	.i(CHNL_RX_OFF[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[19]~input_o ));
defparam \CHNL_RX_OFF[19]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[19]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y170_N62
twentynm_io_ibuf \CHNL_RX_OFF[20]~input (
	.i(CHNL_RX_OFF[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[20]~input_o ));
defparam \CHNL_RX_OFF[20]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[20]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y173_N47
twentynm_io_ibuf \CHNL_RX_OFF[21]~input (
	.i(CHNL_RX_OFF[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[21]~input_o ));
defparam \CHNL_RX_OFF[21]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[21]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y169_N17
twentynm_io_ibuf \CHNL_RX_OFF[22]~input (
	.i(CHNL_RX_OFF[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[22]~input_o ));
defparam \CHNL_RX_OFF[22]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[22]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y171_N32
twentynm_io_ibuf \CHNL_RX_OFF[23]~input (
	.i(CHNL_RX_OFF[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[23]~input_o ));
defparam \CHNL_RX_OFF[23]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[23]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y177_N47
twentynm_io_ibuf \CHNL_RX_OFF[24]~input (
	.i(CHNL_RX_OFF[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[24]~input_o ));
defparam \CHNL_RX_OFF[24]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[24]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y177_N17
twentynm_io_ibuf \CHNL_RX_OFF[25]~input (
	.i(CHNL_RX_OFF[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[25]~input_o ));
defparam \CHNL_RX_OFF[25]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[25]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y180_N17
twentynm_io_ibuf \CHNL_RX_OFF[26]~input (
	.i(CHNL_RX_OFF[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[26]~input_o ));
defparam \CHNL_RX_OFF[26]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[26]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y169_N47
twentynm_io_ibuf \CHNL_RX_OFF[27]~input (
	.i(CHNL_RX_OFF[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[27]~input_o ));
defparam \CHNL_RX_OFF[27]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[27]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y33_N17
twentynm_io_ibuf \CHNL_RX_OFF[28]~input (
	.i(CHNL_RX_OFF[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[28]~input_o ));
defparam \CHNL_RX_OFF[28]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[28]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y95_N17
twentynm_io_ibuf \CHNL_RX_OFF[29]~input (
	.i(CHNL_RX_OFF[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[29]~input_o ));
defparam \CHNL_RX_OFF[29]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[29]~input .simulate_z_as = "z";

// Location: IOIBUF_X142_Y88_N62
twentynm_io_ibuf \CHNL_RX_OFF[30]~input (
	.i(CHNL_RX_OFF[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\CHNL_RX_OFF[30]~input_o ));
defparam \CHNL_RX_OFF[30]~input .bus_hold = "false";
defparam \CHNL_RX_OFF[30]~input .simulate_z_as = "z";

endmodule
