Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 16:42:56 2020
| Host         : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.446        0.000                      0                 1123        0.128        0.000                      0                 1123        3.000        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
sys_clk                   {0.000 5.000}      10.000          100.000         
  clk_out100_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out40_90_clk_wiz_0  {6.250 18.750}     25.000          40.000          
  clk_out40_clk_wiz_0     {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out100_clk_wiz_0          5.446        0.000                      0                   63        0.202        0.000                      0                   63        4.500        0.000                       0                    36  
  clk_out40_90_clk_wiz_0                                                                                                                                                   22.845        0.000                       0                     2  
  clk_out40_clk_wiz_0          16.961        0.000                      0                 1060        0.128        0.000                      0                 1060       11.520        0.000                       0                   285  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_clk_wiz_0
  To Clock:  clk_out100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.269ns (28.282%)  route 3.218ns (71.718%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.876    -0.736    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDRE (Prop_fdre_C_Q)         0.478    -0.258 r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/Q
                         net (fo=21, routed)          1.089     0.831    hdmi_inst/inst/my_sccb/my_sccb_control/Q[2]
    SLICE_X111Y42        LUT6 (Prop_lut6_I2_O)        0.295     1.126 r  hdmi_inst/inst/my_sccb/my_sccb_control/g0_b1/O
                         net (fo=1, routed)           0.824     1.950    hdmi_inst/inst/my_sccb/my_sccb_control/g0_b1_n_0
    SLICE_X111Y41        LUT4 (Prop_lut4_I0_O)        0.124     2.074 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_11/O
                         net (fo=1, routed)           0.514     2.588    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_11_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I0_O)        0.124     2.712 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_7/O
                         net (fo=1, routed)           0.640     3.352    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_7_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I0_O)        0.124     3.476 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3/O
                         net (fo=1, routed)           0.151     3.627    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_3_n_0
    SLICE_X109Y41        LUT6 (Prop_lut6_I2_O)        0.124     3.751 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1/O
                         net (fo=1, routed)           0.000     3.751    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_i_1_n_0
    SLICE_X109Y41        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.696     8.623    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X109Y41        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
                         clock pessimism              0.618     9.240    
                         clock uncertainty           -0.074     9.166    
    SLICE_X109Y41        FDRE (Setup_fdre_C_D)        0.031     9.197    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.119%)  route 1.835ns (71.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.876    -0.736    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.838     0.521    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.299     0.820 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1/O
                         net (fo=6, routed)           0.997     1.818    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.698     8.625    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]/C
                         clock pessimism              0.577     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X110Y42        FDRE (Setup_fdre_C_R)       -0.429     8.698    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.119%)  route 1.835ns (71.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.876    -0.736    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.838     0.521    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.299     0.820 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1/O
                         net (fo=6, routed)           0.997     1.818    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.698     8.625    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]/C
                         clock pessimism              0.577     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X110Y42        FDRE (Setup_fdre_C_R)       -0.429     8.698    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.718ns (28.119%)  route 1.835ns (71.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.876    -0.736    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.838     0.521    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X110Y40        LUT4 (Prop_lut4_I0_O)        0.299     0.820 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1/O
                         net (fo=6, routed)           0.997     1.818    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.698     8.625    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X110Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[4]/C
                         clock pessimism              0.577     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X110Y42        FDRE (Setup_fdre_C_R)       -0.429     8.698    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.704ns (27.576%)  route 1.849ns (72.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.554     1.820    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
                         clock pessimism              0.620     9.245    
                         clock uncertainty           -0.074     9.171    
    SLICE_X110Y43        FDRE (Setup_fdre_C_R)       -0.429     8.742    hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.704ns (27.576%)  route 1.849ns (72.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.554     1.820    hdmi_inst/inst/my_sccb/clear
    SLICE_X110Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]/C
                         clock pessimism              0.620     9.245    
                         clock uncertainty           -0.074     9.171    
    SLICE_X110Y43        FDRE (Setup_fdre_C_R)       -0.429     8.742    hdmi_inst/inst/my_sccb/sccb_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.550     1.816    hdmi_inst/inst/my_sccb/clear
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
                         clock pessimism              0.642     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429     8.764    hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.550     1.816    hdmi_inst/inst/my_sccb/clear
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                         clock pessimism              0.642     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429     8.764    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.550     1.816    hdmi_inst/inst/my_sccb/clear
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]/C
                         clock pessimism              0.642     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429     8.764    hdmi_inst/inst/my_sccb/sccb_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_clk_wiz_0 rise@10.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.704ns (27.623%)  route 1.845ns (72.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.879    -0.733    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]/Q
                         net (fo=4, routed)           0.883     0.606    hdmi_inst/inst/my_sccb/sccb_cnt_reg[7]
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3/O
                         net (fo=2, routed)           0.412     1.142    hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_3_n_0
    SLICE_X111Y42        LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_1/O
                         net (fo=10, routed)          0.550     1.816    hdmi_inst/inst/my_sccb/clear
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          1.699     8.626    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
                         clock pessimism              0.642     9.267    
                         clock uncertainty           -0.074     9.193    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429     8.764    hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/Q
                         net (fo=7, routed)           0.120    -0.278    hdmi_inst/inst/my_sccb/sccb_cnt_reg_n_0_[2]
    SLICE_X111Y43        LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  hdmi_inst/inst/my_sccb/sccb_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    hdmi_inst/inst/my_sccb/p_0_in__1[6]
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.091    -0.435    hdmi_inst/inst/my_sccb/sccb_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sclk_100k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.979%)  route 0.124ns (40.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/Q
                         net (fo=3, routed)           0.124    -0.274    hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]
    SLICE_X111Y42        LUT3 (Prop_lut3_I1_O)        0.045    -0.229 r  hdmi_inst/inst/my_sccb/sclk_100k_i_1/O
                         net (fo=1, routed)           0.000    -0.229    hdmi_inst/inst/my_sccb/sclk_100k_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.910    -0.775    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/C
                         clock pessimism              0.251    -0.524    
    SLICE_X111Y42        FDRE (Hold_fdre_C_D)         0.092    -0.432    hdmi_inst/inst/my_sccb/sclk_100k_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.638    -0.541    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/Q
                         net (fo=12, routed)          0.069    -0.343    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_en_r1
    SLICE_X109Y40        LUT6 (Prop_lut6_I1_O)        0.099    -0.244 r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_i_1/O
                         net (fo=1, routed)           0.000    -0.244    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_i_1_n_0
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.909    -0.776    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg/C
                         clock pessimism              0.235    -0.541    
    SLICE_X109Y40        FDRE (Hold_fdre_C_D)         0.092    -0.449    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.043%)  route 0.129ns (40.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.639    -0.540    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X110Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished_reg/Q
                         net (fo=4, routed)           0.129    -0.270    hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished
    SLICE_X110Y39        LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  hdmi_inst/inst/my_sccb/my_sccb_control/sccb_EN_i_1/O
                         net (fo=1, routed)           0.000    -0.225    hdmi_inst/inst/my_sccb/my_sccb_control_n_2
    SLICE_X110Y39        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.909    -0.776    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y39        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_EN_reg/C
                         clock pessimism              0.251    -0.525    
    SLICE_X110Y39        FDRE (Hold_fdre_C_D)         0.091    -0.434    hdmi_inst/inst/my_sccb/sccb_EN_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/i2c_en_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.678%)  route 0.182ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.639    -0.540    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y41        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/Q
                         net (fo=13, routed)          0.182    -0.217    hdmi_inst/inst/my_sccb/i2c_en_r0
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.909    -0.776    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
                         clock pessimism              0.273    -0.503    
    SLICE_X109Y40        FDRE (Hold_fdre_C_D)         0.075    -0.428    hdmi_inst/inst/my_sccb/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.276    hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  hdmi_inst/inst/my_sccb/sccb_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    hdmi_inst/inst/my_sccb/p_0_in__1[9]
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y43        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.092    -0.447    hdmi_inst/inst/my_sccb/sccb_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sclk_100k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/i2c_en_r0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.872%)  route 0.166ns (54.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.639    -0.540    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y42        FDRE                                         r  hdmi_inst/inst/my_sccb/sclk_100k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  hdmi_inst/inst/my_sccb/sclk_100k_reg/Q
                         net (fo=3, routed)           0.166    -0.232    hdmi_inst/inst/my_sccb/sclk_100k
    SLICE_X111Y41        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.910    -0.775    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X111Y41        FDRE                                         r  hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
                         clock pessimism              0.251    -0.524    
    SLICE_X111Y41        FDRE (Hold_fdre_C_D)         0.070    -0.454    hdmi_inst/inst/my_sccb/i2c_en_r0_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.640    -0.539    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/Q
                         net (fo=9, routed)           0.174    -0.224    hdmi_inst/inst/my_sccb/sccb_cnt_reg_n_0_[0]
    SLICE_X110Y44        LUT5 (Prop_lut5_I3_O)        0.043    -0.181 r  hdmi_inst/inst/my_sccb/sccb_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hdmi_inst/inst/my_sccb/p_0_in__1[4]
    SLICE_X110Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.911    -0.774    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X110Y44        FDRE                                         r  hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X110Y44        FDRE (Hold_fdre_C_D)         0.107    -0.432    hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.783%)  route 0.134ns (35.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.638    -0.541    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/Q
                         net (fo=21, routed)          0.134    -0.259    hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]
    SLICE_X108Y40        LUT6 (Prop_lut6_I4_O)        0.098    -0.161 r  hdmi_inst/inst/my_sccb/initial_INDEX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    hdmi_inst/inst/my_sccb/p_0_in__0[5]
    SLICE_X108Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.909    -0.776    hdmi_inst/inst/my_sccb/i2c_clk
    SLICE_X108Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X108Y40        FDRE (Hold_fdre_C_D)         0.121    -0.420    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_clk_wiz_0 rise@0.000ns - clk_out100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.638    -0.541    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/Q
                         net (fo=2, routed)           0.168    -0.231    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg_n_0
    SLICE_X109Y40        LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_1/O
                         net (fo=1, routed)           0.000    -0.186    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_i_1_n_0
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out100_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=34, routed)          0.909    -0.776    hdmi_inst/inst/my_sccb/my_sccb_control/i2c_clk
    SLICE_X109Y40        FDRE                                         r  hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
                         clock pessimism              0.235    -0.541    
    SLICE_X109Y40        FDRE (Hold_fdre_C_D)         0.091    -0.450    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y41    hdmi_inst/inst/my_sccb/i2c_en_r0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y40    hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y40    hdmi_inst/inst/my_sccb/i2c_en_r1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y40    hdmi_inst/inst/my_sccb/initial_INDEX_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y40    hdmi_inst/inst/my_sccb/my_sccb_control/trans_finished_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y40    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y40    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y40    hdmi_inst/inst/my_sccb/my_sccb_control/wr_ack_3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y39    hdmi_inst/inst/my_sccb/sccb_EN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y39    hdmi_inst/inst/my_sccb/sccb_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y42    hdmi_inst/inst/my_sccb/initial_INDEX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y41    hdmi_inst/inst/my_sccb/initial_INDEX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y41    hdmi_inst/inst/my_sccb/my_sccb_control/sccb_data_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44    hdmi_inst/inst/my_sccb/sccb_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44    hdmi_inst/inst/my_sccb/sccb_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y43    hdmi_inst/inst/my_sccb/sccb_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44    hdmi_inst/inst/my_sccb/sccb_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y44    hdmi_inst/inst/my_sccb/sccb_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out40_90_clk_wiz_0
  To Clock:  clk_out40_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out40_90_clk_wiz_0
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    clock_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out40_clk_wiz_0
  To Clock:  clk_out40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.961ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.456ns (6.249%)  route 6.841ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 23.545 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.890    create_color_inst/clk_out40
    SLICE_X84Y21         FDCE                                         r  create_color_inst/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  create_color_inst/addra_reg[11]/Q
                         net (fo=42, routed)          6.841     6.407    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.619    23.545    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.021    
                         clock uncertainty           -0.087    23.934    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.368    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.368    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 16.961    

Slack (MET) :             16.996ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.456ns (6.282%)  route 6.803ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 23.545 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.724    -0.888    create_color_inst/clk_out40
    SLICE_X84Y19         FDCE                                         r  create_color_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  create_color_inst/addra_reg[0]/Q
                         net (fo=41, routed)          6.803     6.372    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.619    23.545    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.021    
                         clock uncertainty           -0.087    23.934    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    23.368    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.368    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 16.996    

Slack (MET) :             17.047ns  (required time - arrival time)
  Source:                 create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/RGB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 2.826ns (36.772%)  route 4.859ns (63.228%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 23.482 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.781    -0.830    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.624 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           2.119     3.743    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_0[0]
    SLICE_X38Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.867 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     4.351    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.475 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.256     6.731    create_color_inst/douta[3]
    SLICE_X88Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.855 r  create_color_inst/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     6.855    create_color_inst/p_0_in[3]
    SLICE_X88Y14         FDCE                                         r  create_color_inst/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.555    23.482    create_color_inst/clk_out40
    SLICE_X88Y14         FDCE                                         r  create_color_inst/RGB_reg[3]/C
                         clock pessimism              0.476    23.958    
                         clock uncertainty           -0.087    23.871    
    SLICE_X88Y14         FDCE (Setup_fdce_C_D)        0.031    23.902    create_color_inst/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 17.047    

Slack (MET) :             17.117ns  (required time - arrival time)
  Source:                 create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/RGB_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 3.194ns (41.745%)  route 4.457ns (58.255%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.794    -0.817    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.637 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.117     3.754    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_2_3[1]
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.878 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.878    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5_n_0
    SLICE_X32Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     4.087 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.087    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X32Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     4.175 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           2.340     6.515    create_color_inst/douta[16]
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.319     6.834 r  create_color_inst/RGB[16]_i_1/O
                         net (fo=1, routed)           0.000     6.834    create_color_inst/p_0_in[16]
    SLICE_X86Y10         FDCE                                         r  create_color_inst/RGB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.558    23.485    create_color_inst/clk_out40
    SLICE_X86Y10         FDCE                                         r  create_color_inst/RGB_reg[16]/C
                         clock pessimism              0.476    23.961    
                         clock uncertainty           -0.087    23.874    
    SLICE_X86Y10         FDCE (Setup_fdce_C_D)        0.077    23.951    create_color_inst/RGB_reg[16]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 17.117    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.456ns (6.538%)  route 6.519ns (93.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 23.544 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.724    -0.888    create_color_inst/clk_out40
    SLICE_X84Y19         FDCE                                         r  create_color_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  create_color_inst/addra_reg[0]/Q
                         net (fo=41, routed)          6.519     6.088    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    23.544    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.020    
                         clock uncertainty           -0.087    23.933    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    23.367    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.367    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/RGB_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 3.205ns (42.110%)  route 4.406ns (57.890%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.762    -0.849    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.605 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           2.168     3.773    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[14]
    SLICE_X31Y10         LUT4 (Prop_lut4_I1_O)        0.124     3.897 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.897    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_6_n_0
    SLICE_X31Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     4.114 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.114    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_2_n_0
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     4.208 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           2.238     6.446    create_color_inst/douta[21]
    SLICE_X86Y10         LUT6 (Prop_lut6_I0_O)        0.316     6.762 r  create_color_inst/RGB[21]_i_1/O
                         net (fo=1, routed)           0.000     6.762    create_color_inst/p_0_in[21]
    SLICE_X86Y10         FDCE                                         r  create_color_inst/RGB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.558    23.485    create_color_inst/clk_out40
    SLICE_X86Y10         FDCE                                         r  create_color_inst/RGB_reg[21]/C
                         clock pessimism              0.577    24.061    
                         clock uncertainty           -0.087    23.974    
    SLICE_X86Y10         FDCE (Setup_fdce_C_D)        0.079    24.053    create_color_inst/RGB_reg[21]
  -------------------------------------------------------------------
                         required time                         24.053    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.295ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.456ns (6.553%)  route 6.503ns (93.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.890    create_color_inst/clk_out40
    SLICE_X84Y21         FDCE                                         r  create_color_inst/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  create_color_inst/addra_reg[11]/Q
                         net (fo=42, routed)          6.503     6.069    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.615    23.541    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.017    
                         clock uncertainty           -0.087    23.930    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.364    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.364    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 17.295    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.456ns (6.588%)  route 6.465ns (93.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.724    -0.888    create_color_inst/clk_out40
    SLICE_X84Y19         FDCE                                         r  create_color_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  create_color_inst/addra_reg[0]/Q
                         net (fo=41, routed)          6.465     6.034    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.615    23.541    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.017    
                         clock uncertainty           -0.087    23.930    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    23.364    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.364    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.426ns  (required time - arrival time)
  Source:                 create_color_inst/addra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.456ns (6.676%)  route 6.374ns (93.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 23.544 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.722    -0.890    create_color_inst/clk_out40
    SLICE_X84Y21         FDCE                                         r  create_color_inst/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  create_color_inst/addra_reg[11]/Q
                         net (fo=42, routed)          6.374     5.941    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.618    23.544    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476    24.020    
                         clock uncertainty           -0.087    23.933    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.367    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.367    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                 17.426    

Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            create_color_inst/RGB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out40_clk_wiz_0 rise@25.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 3.056ns (40.668%)  route 4.459ns (59.332%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.753    -0.858    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X3Y11         RAMB18E1                                     r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.596 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.674     3.270    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5][0]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.394 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.452     3.846    create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.150     3.996 r  create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.332     6.328    create_color_inst/douta[2]
    SLICE_X90Y14         LUT6 (Prop_lut6_I0_O)        0.328     6.656 r  create_color_inst/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     6.656    create_color_inst/p_0_in[2]
    SLICE_X90Y14         FDCE                                         r  create_color_inst/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    25.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         1.614    23.541    create_color_inst/clk_out40
    SLICE_X90Y14         FDCE                                         r  create_color_inst/RGB_reg[2]/C
                         clock pessimism              0.577    24.117    
                         clock uncertainty           -0.087    24.030    
    SLICE_X90Y14         FDCE (Setup_fdce_C_D)        0.081    24.111    create_color_inst/RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         24.111    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                 17.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/v_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.579    -0.600    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X87Y20         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/v_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  hdmi_inst/inst/my_convert_444_422/v_a_reg/Q
                         net (fo=1, routed)           0.116    -0.342    hdmi_inst/inst/my_colour_space_conversion/hdmi_vsync_r_reg
    SLICE_X86Y22         SRL16E                                       r  hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.843    -0.842    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    SLICE_X86Y22         SRL16E                                       r  hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X86Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.471    hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/g1_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/mult_g1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.606    -0.573    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/g1_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hdmi_inst/inst/my_convert_444_422/g1_out_r_reg[2]/Q
                         net (fo=1, routed)           0.190    -0.242    hdmi_inst/inst/my_colour_space_conversion/mult_g1_0[1]
    DSP48_X3Y4           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_g1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.968    -0.717    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    DSP48_X3Y4           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_g1/CLK
                         clock pessimism              0.252    -0.465    
    DSP48_X3Y4           DSP48E1 (Hold_dsp48e1_CLK_A[17])
                                                      0.066    -0.399    hdmi_inst/inst/my_colour_space_conversion/mult_g1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/r_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.609    -0.570    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y9          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hdmi_inst/inst/my_convert_444_422/r_a_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.305    hdmi_inst/inst/my_convert_444_422/p_1_in[2]
    SLICE_X93Y9          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.879    -0.806    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y9          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[2]/C
                         clock pessimism              0.273    -0.533    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.070    -0.463    hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/r_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.913%)  route 0.125ns (47.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.609    -0.570    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y7          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hdmi_inst/inst/my_convert_444_422/r_a_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.303    hdmi_inst/inst/my_convert_444_422/p_1_in[5]
    SLICE_X93Y6          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.880    -0.805    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y6          FDRE                                         r  hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[5]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X93Y6          FDRE (Hold_fdre_C_D)         0.070    -0.462    hdmi_inst/inst/my_convert_444_422/r1_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.608    -0.571    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[8]/Q
                         net (fo=1, routed)           0.189    -0.241    hdmi_inst/inst/my_colour_space_conversion/mult_b1_0[7]
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.965    -0.720    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/CLK
                         clock pessimism              0.252    -0.468    
    DSP48_X3Y5           DSP48E1 (Hold_dsp48e1_CLK_A[23])
                                                      0.066    -0.402    hdmi_inst/inst/my_colour_space_conversion/mult_b1
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.608    -0.571    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y10         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[6]/Q
                         net (fo=1, routed)           0.190    -0.240    hdmi_inst/inst/my_colour_space_conversion/mult_b1_0[5]
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.965    -0.720    hdmi_inst/inst/my_colour_space_conversion/vga_clk
    DSP48_X3Y5           DSP48E1                                      r  hdmi_inst/inst/my_colour_space_conversion/mult_b1/CLK
                         clock pessimism              0.252    -0.468    
    DSP48_X3Y5           DSP48E1 (Hold_dsp48e1_CLK_A[21])
                                                      0.066    -0.402    hdmi_inst/inst/my_colour_space_conversion/mult_b1
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.606    -0.573    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X92Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.345    hdmi_inst/inst/my_convert_444_422/b_a[2]
    SLICE_X93Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.875    -0.810    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[3]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.046    -0.514    hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/my_convert_444_422/b_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.509%)  route 0.118ns (45.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.606    -0.573    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X91Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hdmi_inst/inst/my_convert_444_422/b_a_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.314    hdmi_inst/inst/my_convert_444_422/b_a[3]
    SLICE_X93Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.875    -0.810    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X93Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[4]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X93Y14         FDRE (Hold_fdre_C_D)         0.047    -0.490    hdmi_inst/inst/my_convert_444_422/b1_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 create_color_inst/v_syn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/v_a_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.580    -0.599    create_color_inst/clk_out40
    SLICE_X87Y19         FDCE                                         r  create_color_inst/v_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  create_color_inst/v_syn_reg/Q
                         net (fo=2, routed)           0.121    -0.337    hdmi_inst/inst/my_convert_444_422/vsync_in
    SLICE_X87Y20         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/v_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.845    -0.840    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X87Y20         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/v_a_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X87Y20         FDRE (Hold_fdre_C_D)         0.070    -0.516    hdmi_inst/inst/my_convert_444_422/v_a_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 create_color_inst/RGB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out40_clk_wiz_0 rise@0.000ns - clk_out40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.606    -0.573    create_color_inst/clk_out40
    SLICE_X90Y14         FDCE                                         r  create_color_inst/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  create_color_inst/RGB_reg[2]/Q
                         net (fo=1, routed)           0.117    -0.292    hdmi_inst/inst/my_convert_444_422/rgb_in[2]
    SLICE_X92Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out40_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout1_buf/O
                         net (fo=283, routed)         0.875    -0.810    hdmi_inst/inst/my_convert_444_422/vga_clk
    SLICE_X92Y14         FDRE                                         r  hdmi_inst/inst/my_convert_444_422/b_a_reg[2]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X92Y14         FDRE (Hold_fdre_C_D)         0.063    -0.474    hdmi_inst/inst/my_convert_444_422/b_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y1      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y1      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y3      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y3      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y6      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y6      create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y12     create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y12     create_color_inst/img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X86Y22     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X86Y22     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y19     create_color_inst/addra_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y19     create_color_inst/addra_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y19     create_color_inst/addra_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X84Y19     create_color_inst/addra_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X86Y22     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X86Y22     hdmi_inst/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X92Y16     hdmi_inst/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y15    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y13    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y15    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y13    hdmi_inst/inst/my_colour_space_conversion/y_out_r_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT



