

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Wed Sep 25 12:54:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    81932|    81932|  0.273 ms|  0.273 ms|  81932|  81932|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop4_loop5_loop6  |    81930|    81930|        15|          4|          1|  20480|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      401|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        4|     -|       32|       65|    1|
|Multiplexer          |        -|     -|        -|      248|    -|
|Register             |        -|     -|      596|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     3|     1014|     1258|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U53   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v17_U  |node2_v17_RAM_AUTO_1R1W  |        0|  32|  65|    0|    80|   32|     1|         2560|
    |v18_U  |node2_v18_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2560|   32|     1|        81920|
    |v19_U  |node5_v48_RAM_AUTO_1R1W  |        4|   0|   0|    0|  2048|   32|     1|        65536|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                         |        4|  32|  65|    1|  4688|   96|     3|       150016|
    +-------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_233_p2               |         +|   0|  0|  22|          15|           1|
    |add_ln59_fu_242_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln60_1_fu_272_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln60_fu_336_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln61_fu_500_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln66_fu_466_p2                 |         +|   0|  0|  18|          11|          11|
    |add_ln71_1_fu_455_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln71_fu_449_p2                 |         +|   0|  0|  17|          12|          12|
    |empty_10_fu_417_p2                 |         +|   0|  0|  16|           7|           7|
    |empty_9_fu_398_p2                  |         +|   0|  0|  16|           7|           7|
    |and_ln59_fu_330_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_309                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_622                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_635                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_639                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op96_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_266_p2                    |      icmp|   0|  0|  12|           4|           1|
    |cmp9_fu_369_p2                     |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln59_fu_227_p2                |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln60_fu_248_p2                |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln61_1_fu_505_p2              |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln61_fu_324_p2                |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln74_fu_486_p2                |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln81_fu_494_p2                |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_314_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln60_1_fu_348_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_342_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_187_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln59_1_fu_254_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln59_fu_307_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln60_1_fu_361_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln60_2_fu_278_p3            |    select|   0|  0|  13|           1|           1|
    |select_ln60_fu_353_p3              |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_319_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 401|         190|         139|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v20_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v21_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v22_load               |   9|          2|    9|         18|
    |empty_fu_100                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_96                  |   9|          2|   15|         30|
    |indvar_flatten_fu_88                    |   9|          2|   13|         26|
    |v153_blk_n                              |   9|          2|    1|          2|
    |v154_blk_n                              |   9|          2|    1|          2|
    |v155_blk_n                              |   9|          2|    1|          2|
    |v18_address0                            |  14|          3|   12|         36|
    |v19_address0                            |  14|          3|   11|         33|
    |v20_fu_92                               |   9|          2|    4|          8|
    |v21_fu_84                               |   9|          2|    4|          8|
    |v22_fu_80                               |   9|          2|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 248|         54|  187|        432|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp16_reg_605                     |   1|   0|    1|          0|
    |cmp9_reg_629                      |   1|   0|    1|          0|
    |empty_fu_100                      |  32|   0|   32|          0|
    |icmp_ln59_reg_582                 |   1|   0|    1|          0|
    |icmp_ln60_reg_586                 |   1|   0|    1|          0|
    |icmp_ln61_1_reg_663               |   1|   0|    1|          0|
    |icmp_ln74_reg_654                 |   1|   0|    1|          0|
    |icmp_ln74_reg_654_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln81_reg_659                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_96            |  15|   0|   15|          0|
    |indvar_flatten_fu_88              |  13|   0|   13|          0|
    |or_ln60_reg_609                   |   1|   0|    1|          0|
    |or_ln60_reg_609_pp0_iter1_reg     |   1|   0|    1|          0|
    |select_ln59_1_reg_594             |   4|   0|    4|          0|
    |select_ln60_1_reg_623             |   4|   0|    4|          0|
    |select_ln60_reg_613               |   9|   0|    9|          0|
    |trunc_ln60_reg_600                |   3|   0|    3|          0|
    |v154_read_reg_633                 |  32|   0|   32|          0|
    |v17_addr_reg_638                  |   7|   0|    7|          0|
    |v17_load_reg_667                  |  32|   0|   32|          0|
    |v18_addr_reg_644                  |  12|   0|   12|          0|
    |v19_addr_reg_649                  |  11|   0|   11|          0|
    |v20_fu_92                         |   4|   0|    4|          0|
    |v21_fu_84                         |   4|   0|    4|          0|
    |v22_fu_80                         |   9|   0|    9|          0|
    |v24_reg_682                       |  32|   0|   32|          0|
    |v26_reg_687                       |  32|   0|   32|          0|
    |v28_reg_672                       |  32|   0|   32|          0|
    |v29_reg_692                       |  32|   0|   32|          0|
    |icmp_ln59_reg_582                 |  64|  32|    1|          0|
    |icmp_ln61_1_reg_663               |  64|  32|    1|          0|
    |icmp_ln81_reg_659                 |  64|  32|    1|          0|
    |v17_addr_reg_638                  |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 596| 128|  350|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v154_dout            |   in|   32|     ap_fifo|          v154|       pointer|
|v154_num_data_valid  |   in|   13|     ap_fifo|          v154|       pointer|
|v154_fifo_cap        |   in|   13|     ap_fifo|          v154|       pointer|
|v154_empty_n         |   in|    1|     ap_fifo|          v154|       pointer|
|v154_read            |  out|    1|     ap_fifo|          v154|       pointer|
|v155_dout            |   in|   32|     ap_fifo|          v155|       pointer|
|v155_num_data_valid  |   in|   12|     ap_fifo|          v155|       pointer|
|v155_fifo_cap        |   in|   12|     ap_fifo|          v155|       pointer|
|v155_empty_n         |   in|    1|     ap_fifo|          v155|       pointer|
|v155_read            |  out|    1|     ap_fifo|          v155|       pointer|
|v153_din             |  out|   32|     ap_fifo|          v153|       pointer|
|v153_num_data_valid  |   in|    8|     ap_fifo|          v153|       pointer|
|v153_fifo_cap        |   in|    8|     ap_fifo|          v153|       pointer|
|v153_full_n          |   in|    1|     ap_fifo|          v153|       pointer|
|v153_write           |  out|    1|     ap_fifo|          v153|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

