# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-26 15:51:14 CDT
# hostname  : pal-achieve-07.(none)
# pid       : 92348
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46595' '-nowindow' '-style' 'windows' '-data' 'AAABJnicbY7NCgFhFIafIZKFq5CF4gqsbZGylRh/MZ+GoWy4VHcyHkJNOafz977vOZ0I6N3yPOdt5aupyoC+/rPo8Wl6EUV7zaUiMroXKlS+y19J1WjQISEwZUXGRqQtMmOnBy7imfzRfNADKSdiFuIDxqprqpcyZ/umvw6ZyMWq1tbUS4nqwJ6u2NyrUHfnIBfYOrX+ql//BNUL+41o/P74CYQDJeg=' '-proj' '/home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_random/eth_random_goldmine/sessionLogs/session_0' '-init' '-hidden' '/home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_random/eth_random_goldmine/.tmp/.initCmds.tcl' 'FPV_eth_random.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_random/eth_random_goldmine/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/eth_random.v
[-- (VERI-1482)] Analyzing Verilog file './/eth_random.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_goldmine.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_goldmine.sva'
% 
% # Elaborate design and properties
% elaborate -top eth_random
INFO (ISW003): Top module name is "eth_random".
[INFO (HIER-8002)] .//eth_random.v(139): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property_goldmine.sva(2): compiling module 'i_eth_random'
[INFO (VERI-1018)] .//eth_random.v(82): compiling module 'eth_random'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
eth_random
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock MTxClk
[<embedded>] % reset Reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "Reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "eth_random"]
---------------------------
# Flops:         2 (208) (188 property flop bits)
# Latches:       0 (0)
# Gates:         2637 (13298)
# Nets:          2775
# Ports:         9
# RTL Lines:     614
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  108
# Embedded Covers:      108
208
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 216 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 20 of 20 design flops, 0 of 0 design latches, 404 of 404 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.037s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a75" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a75:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a59:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a41" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a41:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a79" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a79:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 8 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a44:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "eth_random.v_eth_random.assert_a13" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a13:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a34:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a58" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a58:precondition1" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a19:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a40:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a95" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a95:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_random.v_eth_random.assert_a63" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_random.v_eth_random.assert_a63:precondition1" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.03 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 196
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 92428@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.Hp: Proofgrid shell started at 92429@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.Ht: Proofgrid shell started at 92452@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "eth_random.v_eth_random.assert_a52"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "eth_random.v_eth_random.assert_a52" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_random.v_eth_random.assert_a52" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_random.v_eth_random.assert_a52"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 195
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a39" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a25" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a17" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a0" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a3" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a27" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a15" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a10" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a8" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a37" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a22" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a24" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a14" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a16" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a11" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a12" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a18" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a2" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a9" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a54" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a23" was proven in 0.04 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "eth_random.v_eth_random.assert_a52:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8192 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8192 was found for the property "eth_random.v_eth_random.assert_a52:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: A trace with 9 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a52:precondition1" was covered in 9 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a0:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a26" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a26:precondition1" was covered in 7 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a33" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a33:precondition1" was covered in 6 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a37:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "eth_random.v_eth_random.assert_a47" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a47:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a54:precondition1" was covered in 9 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a30" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a30:precondition1" was covered in 6 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "eth_random.v_eth_random.assert_a6" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a6:precondition1" was covered in 6 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "eth_random.v_eth_random.assert_a1" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a1:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "eth_random.v_eth_random.assert_a32" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a32:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "eth_random.v_eth_random.assert_a31" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_random.v_eth_random.assert_a31:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_random.v_eth_random.assert_a19" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_random.v_eth_random.assert_a40" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_random.v_eth_random.assert_a34" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "eth_random.v_eth_random.assert_a44" in 0.00 s by the incidental trace "eth_random.v_eth_random.assert_a52:precondition1".
0.0.N: Stopped processing property "eth_random.v_eth_random.assert_a52:precondition1"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "eth_random.v_eth_random.assert_a7" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a7:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 3 was found for the property "eth_random.v_eth_random.assert_a31" in 0.05 s.
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a0:precondition1" was covered in 3 cycles in 0.05 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "eth_random.v_eth_random.assert_a47" in 0.05 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 4 was found for the property "eth_random.v_eth_random.assert_a47:precondition1" in 0.05 s.
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a25:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a3:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a56:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a24:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a14:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a18:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a9:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a45:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 5 was found for the property "eth_random.v_eth_random.assert_a1:precondition1" in 0.08 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 5 was found for the property "eth_random.v_eth_random.assert_a32" in 0.08 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 5 was found for the property "eth_random.v_eth_random.assert_a32:precondition1" in 0.08 s.
0.0.Ht: Trace Attempt  5	[0.01 s]
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "eth_random.v_eth_random.assert_a33:precondition1" in 0.08 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "eth_random.v_eth_random.assert_a30:precondition1" in 0.09 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "eth_random.v_eth_random.assert_a6" in 0.09 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "eth_random.v_eth_random.assert_a6:precondition1" in 0.09 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 6 was found for the property "eth_random.v_eth_random.assert_a1" in 0.09 s.
0.0.Ht: Trace Attempt  6	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a39:precondition1" was covered in 6 cycles in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a16:precondition1" was covered in 6 cycles in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a11:precondition1" was covered in 6 cycles in 0.09 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a12:precondition1" was covered in 6 cycles in 0.09 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 7 was found for the property "eth_random.v_eth_random.assert_a26" in 0.10 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 7 was found for the property "eth_random.v_eth_random.assert_a26:precondition1" in 0.10 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 7 was found for the property "eth_random.v_eth_random.assert_a33" in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a35:precondition1" was covered in 6 cycles in 0.12 s.
0.0.Ht: A trace with 6 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "eth_random.v_eth_random.assert_a68" in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a68:precondition1" was covered in 6 cycles in 0.12 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 7 was found for the property "eth_random.v_eth_random.assert_a30" in 0.12 s.
0.0.Ht: Trace Attempt  7	[0.02 s]
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a83" in 0.12 s.
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a83:precondition1" was covered in 7 cycles in 0.12 s.
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a35" in 0.12 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 7 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 7 cycles was found for the property "eth_random.v_eth_random.assert_a82" in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a82:precondition1" was covered in 7 cycles in 0.13 s.
0.0.Ht: Trace Attempt  8	[0.02 s]
0.0.Ht: A trace with 8 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a37:precondition1" was covered in 8 cycles in 0.13 s.
0.0.Ht: A trace with 8 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a22:precondition1" was covered in 8 cycles in 0.13 s.
INFO (IPF054): 0.0.Ht: A min_length bound of 9 was found for the property "eth_random.v_eth_random.assert_a54:precondition1" in 0.13 s.
0.0.Ht: Trace Attempt  9	[0.05 s]
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a64" in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a64:precondition1" was covered in 9 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a2:precondition1" was covered in 9 cycles in 0.13 s.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a60" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a60:precondition1" was covered in 9 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a42:precondition1" was covered in 9 cycles in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a94" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a94:precondition1" was covered in 9 cycles in 0.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a48" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a48:precondition1" was covered in 9 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a69:precondition1" was covered in 9 cycles in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a42" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a101:precondition1" was covered in 9 cycles in 0.14 s.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a69" in 0.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a101" in 0.14 s.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a4:precondition1" was covered in 9 cycles in 0.14 s.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a70" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a70:precondition1" was covered in 9 cycles in 0.14 s.
0.0.Ht: A trace with 9 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 9 cycles was found for the property "eth_random.v_eth_random.assert_a71" in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a71:precondition1" was covered in 9 cycles in 0.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt 10	[0.06 s]
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a8:precondition1" was covered in 10 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a23:precondition1" was covered in 10 cycles in 0.16 s.
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a102" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a102:precondition1" was covered in 10 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a43:precondition1" was covered in 10 cycles in 0.16 s.
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a53:precondition1" was covered in 10 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a46:precondition1" was covered in 10 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a29:precondition1" was covered in 10 cycles in 0.16 s.
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a106" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a106:precondition1" was covered in 10 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a36:precondition1" was covered in 10 cycles in 0.16 s.
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a88" in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a88:precondition1" was covered in 10 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 10 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a4" in 0.18 s.
0.0.Ht: A trace with 10 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a21:precondition1" was covered in 10 cycles in 0.18 s.
0.0.Ht: A trace with 10 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a92" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a92:precondition1" was covered in 10 cycles in 0.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a99" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a99:precondition1" was covered in 10 cycles in 0.18 s.
0.0.Ht: A trace with 10 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a36" in 0.18 s.
0.0.Ht: A trace with 10 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a87" in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a87:precondition1" was covered in 10 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 10 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "eth_random.v_eth_random.assert_a43" in 0.19 s.
0.0.Ht: Trace Attempt 11	[0.07 s]
0.0.Ht: A trace with 11 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a17:precondition1" was covered in 11 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a57:precondition1" was covered in 11 cycles in 0.20 s.
0.0.Ht: A trace with 11 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a10:precondition1" was covered in 11 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a49:precondition1" was covered in 11 cycles in 0.20 s.
0.0.Ht: A trace with 11 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a53" in 0.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a46" in 0.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a49" in 0.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a29" in 0.20 s.
0.0.Ht: A trace with 11 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a21" in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 11 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a77" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a77:precondition1" was covered in 11 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a78" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a78:precondition1" was covered in 11 cycles in 0.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "eth_random.v_eth_random.assert_a65" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a65:precondition1" was covered in 11 cycles in 0.21 s.
0.0.Ht: Trace Attempt 12	[0.07 s]
0.0.Ht: A trace with 12 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a15:precondition1" was covered in 12 cycles in 0.21 s.
0.0.Ht: A trace with 12 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "eth_random.v_eth_random.assert_a73" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a73:precondition1" was covered in 12 cycles in 0.21 s.
0.0.Ht: A trace with 12 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "eth_random.v_eth_random.assert_a96" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a96:precondition1" was covered in 12 cycles in 0.21 s.
0.0.Ht: A trace with 12 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "eth_random.v_eth_random.assert_a98" in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a98:precondition1" was covered in 12 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 12 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "eth_random.v_eth_random.assert_a86" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a86:precondition1" was covered in 12 cycles in 0.22 s.
0.0.Ht: Trace Attempt 13	[0.07 s]
0.0.Ht: A trace with 13 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "eth_random.v_eth_random.assert_a81" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a81:precondition1" was covered in 13 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a5:precondition1" was covered in 13 cycles in 0.22 s.
0.0.Ht: A trace with 13 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "eth_random.v_eth_random.assert_a100" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a100:precondition1" was covered in 13 cycles in 0.22 s.
0.0.Ht: Trace Attempt 14	[0.10 s]
0.0.Ht: A trace with 14 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 14 cycles was found for the property "eth_random.v_eth_random.assert_a20" in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a20:precondition1" was covered in 14 cycles in 0.22 s.
0.0.Ht: A trace with 14 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 14 cycles was found for the property "eth_random.v_eth_random.assert_a103" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a103:precondition1" was covered in 14 cycles in 0.23 s.
0.0.Ht: Trace Attempt 15	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 15 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a51:precondition1" was covered in 15 cycles in 0.23 s.
0.0.Ht: A trace with 15 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 15 cycles was found for the property "eth_random.v_eth_random.assert_a74" in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a74:precondition1" was covered in 15 cycles in 0.23 s.
0.0.Ht: Trace Attempt 16	[0.10 s]
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 16 cycles was found for the property "eth_random.v_eth_random.assert_a66" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a66:precondition1" was covered in 16 cycles in 0.24 s.
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a27:precondition1" was covered in 16 cycles in 0.24 s.
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 16 cycles was found for the property "eth_random.v_eth_random.assert_a50" in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a50:precondition1" was covered in 16 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 16 cycles was found for the property "eth_random.v_eth_random.assert_a76" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a76:precondition1" was covered in 16 cycles in 0.25 s.
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 16 cycles was found for the property "eth_random.v_eth_random.assert_a67" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a67:precondition1" was covered in 16 cycles in 0.25 s.
0.0.Ht: A trace with 16 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 16 cycles was found for the property "eth_random.v_eth_random.assert_a105" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a105:precondition1" was covered in 16 cycles in 0.25 s.
0.0.Ht: Trace Attempt 17	[0.10 s]
0.0.Ht: A trace with 17 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 17 cycles was found for the property "eth_random.v_eth_random.assert_a85" in 0.25 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a85:precondition1" was covered in 17 cycles in 0.25 s.
0.0.Ht: A trace with 17 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a28:precondition1" was covered in 17 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt 18	[0.10 s]
0.0.Ht: A trace with 18 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 18 cycles was found for the property "eth_random.v_eth_random.assert_a89" in 0.26 s.
0.0.Ht: A trace with 18 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a89:precondition1" was covered in 18 cycles in 0.26 s.
0.0.Ht: A trace with 18 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 18 cycles was found for the property "eth_random.v_eth_random.assert_a28" in 0.26 s.
0.0.Ht: Trace Attempt 19	[0.11 s]
0.0.Ht: A trace with 19 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 19 cycles was found for the property "eth_random.v_eth_random.assert_a104" in 0.26 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a104:precondition1" was covered in 19 cycles in 0.26 s.
0.0.Ht: A trace with 19 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 19 cycles was found for the property "eth_random.v_eth_random.assert_a97" in 0.27 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a97:precondition1" was covered in 19 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 19 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 19 cycles was found for the property "eth_random.v_eth_random.assert_a107" in 0.27 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a107:precondition1" was covered in 19 cycles in 0.27 s.
0.0.Ht: Trace Attempt 23	[0.11 s]
0.0.Ht: A trace with 23 cycles was found. [0.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 23 cycles was found for the property "eth_random.v_eth_random.assert_a84" in 0.27 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a84:precondition1" was covered in 23 cycles in 0.27 s.
0.0.Ht: Trace Attempt 24	[0.12 s]
0.0.Ht: Trace Attempt 26	[0.12 s]
0.0.Ht: A trace with 26 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 26 cycles was found for the property "eth_random.v_eth_random.assert_a38" in 0.28 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a38:precondition1" was covered in 26 cycles in 0.28 s.
0.0.Ht: Trace Attempt 27	[0.12 s]
0.0.Ht: A trace with 27 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 27 cycles was found for the property "eth_random.v_eth_random.assert_a91" in 0.28 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a91:precondition1" was covered in 27 cycles in 0.28 s.
0.0.Ht: Trace Attempt 37	[0.12 s]
0.0.Ht: A trace with 37 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 37 cycles was found for the property "eth_random.v_eth_random.assert_a62" in 0.28 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a62:precondition1" was covered in 37 cycles in 0.28 s.
0.0.Ht: Trace Attempt 38	[0.12 s]
0.0.Ht: Trace Attempt 42	[0.12 s]
0.0.Ht: A trace with 42 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a55:precondition1" was covered in 42 cycles in 0.28 s.
0.0.Ht: Trace Attempt 43	[0.12 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 43 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 43 cycles was found for the property "eth_random.v_eth_random.assert_a55" in 0.29 s.
0.0.Bm: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 92471@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.Mpcustom4: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 92478@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.Oh: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 92483@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.B: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: pal-achieve-07: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 92490@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.N: Starting proof for property "eth_random.v_eth_random.assert_a17:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 11	[0.00 s]
0.0.N: Stopped processing property "eth_random.v_eth_random.assert_a17:precondition1"	[0.00 s].
0.0.N: Starting proof for property "eth_random.v_eth_random.assert_a66"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 16	[0.01 s]
0.0.N: Stopped processing property "eth_random.v_eth_random.assert_a66"	[0.00 s].
0.0.N: Starting proof for property "eth_random.v_eth_random.assert_a56"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "eth_random.v_eth_random.assert_a56" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "eth_random.v_eth_random.assert_a56" was proven in 0.00 s.
0.0.N: Stopped processing property "eth_random.v_eth_random.assert_a56"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a51" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a61" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF051): 0.0.Hp: The cover property "eth_random.v_eth_random.assert_a61:precondition1" was proven unreachable in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a5" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a57" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a90" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF051): 0.0.Hp: The cover property "eth_random.v_eth_random.assert_a90:precondition1" was proven unreachable in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a80" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF051): 0.0.Hp: The cover property "eth_random.v_eth_random.assert_a80:precondition1" was proven unreachable in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "eth_random.v_eth_random.assert_a45" was proven in 0.33 s.
0.0.Ht: Trace Attempt 56	[0.17 s]
0.0.Ht: A trace with 56 cycles was found. [0.17 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 56 cycles was found for the property "eth_random.v_eth_random.assert_a72" in 0.30 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a72:precondition1" was covered in 56 cycles in 0.30 s.
0.0.Ht: Trace Attempt 57	[0.17 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.41 s]
0.0.Ht: Trace Attempt 101	[0.18 s]
0.0.Ht: A trace with 101 cycles was found. [0.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 101 cycles was found for the property "eth_random.v_eth_random.assert_a93" in 0.30 s.
INFO (IPF047): 0.0.Ht: The cover property "eth_random.v_eth_random.assert_a93:precondition1" was covered in 101 cycles in 0.30 s.
0.0.Ht: Trace Attempt 102	[0.19 s]
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 92480@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.38 s]
0.0.Ht: Trace Attempt 261	[0.38 s]
0.0.Ht: All properties determined. [0.38 s]
0.0.L: All properties determined. [0.01 s]
0.0.AM: All properties determined. [0.00 s]
0.0.N: All properties determined. [0.06 s]
0.0.Hp: Exited with Success (@ 0.42 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.42 s)
0.0.Mpcustom4: All properties determined. [0.01 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.42 s)
0.0.AM: Exited with Success (@ 0.42 s)
0.0.N: Exited with Success (@ 0.42 s)
0.0.Oh: Exited with Success (@ 0.42 s)
0.0.Bm: All properties determined. [0.01 s]
0.0.Mpcustom4: Exited with Success (@ 0.42 s)
0.0.Bm: Exited with Success (@ 0.42 s)
0.0.B: Proofgrid shell started at 92486@pal-achieve-07(local) jg_92348_pal-achieve-07_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.45 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 27.05 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.26        0.38        0.00       58.83 %
     Hp        0.26        0.38        0.00       59.22 %
     Ht        0.15        0.38        0.00       71.03 %
     Bm        0.44        0.00        0.00        0.00 %
    Mpcustom4        0.41        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.39        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.34        0.13        0.00       27.05 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.05        1.13        0.00

    Data read    : 352.88 kiB
    Data written : 34.85 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 13 times for a total of 0.224 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 216
                 assertions                   : 108
                  - proven                    : 37 (34.2593%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 71 (65.7407%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 108
                  - unreachable               : 10 (9.25926%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 98 (90.7407%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-07.uic.edu
    User Name: vpulav2
    Printed on: Friday, Apr26, 2024 03:51:19 PM CDT
    Working Directory: /home/vpulav2/Work/Jasper/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_random


==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------------------------
       Name                                                  |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------------------------
[1]   eth_random.v_eth_random.assert_a52                          proven          N      Infinite    0.001 s      
[2]   eth_random.v_eth_random.assert_a52:precondition1            covered         N             9    0.001 s      
[3]   eth_random.v_eth_random.assert_a39                          proven          Hp     Infinite    0.035 s      
[4]   eth_random.v_eth_random.assert_a39:precondition1            covered         Ht            6    0.089 s      
[5]   eth_random.v_eth_random.assert_a25                          proven          Hp     Infinite    0.035 s      
[6]   eth_random.v_eth_random.assert_a25:precondition1            covered         Ht            4    0.053 s      
[7]   eth_random.v_eth_random.assert_a17                          proven          Hp     Infinite    0.036 s      
[8]   eth_random.v_eth_random.assert_a17:precondition1            covered         Ht           11    0.195 s      
[9]   eth_random.v_eth_random.assert_a13                          cex             PRE           1    0.000 s      
[10]  eth_random.v_eth_random.assert_a13:precondition1            covered         PRE           1    0.000 s      
[11]  eth_random.v_eth_random.assert_a0                           proven          Hp     Infinite    0.036 s      
[12]  eth_random.v_eth_random.assert_a0:precondition1             covered         N             3    0.001 s      
[13]  eth_random.v_eth_random.assert_a3                           proven          Hp     Infinite    0.036 s      
[14]  eth_random.v_eth_random.assert_a3:precondition1             covered         Ht            4    0.053 s      
[15]  eth_random.v_eth_random.assert_a66                          cex             Ht           16    0.236 s      
[16]  eth_random.v_eth_random.assert_a66:precondition1            covered         Ht           16    0.236 s      
[17]  eth_random.v_eth_random.assert_a27                          proven          Hp     Infinite    0.036 s      
[18]  eth_random.v_eth_random.assert_a27:precondition1            covered         Ht           16    0.237 s      
[19]  eth_random.v_eth_random.assert_a15                          proven          Hp     Infinite    0.036 s      
[20]  eth_random.v_eth_random.assert_a15:precondition1            covered         Ht           12    0.210 s      
[21]  eth_random.v_eth_random.assert_a10                          proven          Hp     Infinite    0.036 s      
[22]  eth_random.v_eth_random.assert_a10:precondition1            covered         Ht           11    0.196 s      
[23]  eth_random.v_eth_random.assert_a8                           proven          Hp     Infinite    0.037 s      
[24]  eth_random.v_eth_random.assert_a8:precondition1             covered         Ht           10    0.158 s      
[25]  eth_random.v_eth_random.assert_a50                          cex             Ht           16    0.237 s      
[26]  eth_random.v_eth_random.assert_a50:precondition1            covered         Ht           16    0.237 s      
[27]  eth_random.v_eth_random.assert_a56                          proven          N      Infinite    0.001 s      
[28]  eth_random.v_eth_random.assert_a56:precondition1            covered         Ht            4    0.053 s      
[29]  eth_random.v_eth_random.assert_a75                          proven          PRE    Infinite    0.000 s      
[30]  eth_random.v_eth_random.assert_a75:precondition1            unreachable     PRE    Infinite    0.000 s      
[31]  eth_random.v_eth_random.assert_a59                          proven          PRE    Infinite    0.000 s      
[32]  eth_random.v_eth_random.assert_a59:precondition1            unreachable     PRE    Infinite    0.000 s      
[33]  eth_random.v_eth_random.assert_a73                          cex             Ht           12    0.211 s      
[34]  eth_random.v_eth_random.assert_a73:precondition1            covered         Ht           12    0.211 s      
[35]  eth_random.v_eth_random.assert_a72                          cex             Ht           56    0.297 s      
[36]  eth_random.v_eth_random.assert_a72:precondition1            covered         Ht           56    0.297 s      
[37]  eth_random.v_eth_random.assert_a41                          proven          PRE    Infinite    0.000 s      
[38]  eth_random.v_eth_random.assert_a41:precondition1            unreachable     PRE    Infinite    0.000 s      
[39]  eth_random.v_eth_random.assert_a20                          cex             Ht           14    0.223 s      
[40]  eth_random.v_eth_random.assert_a20:precondition1            covered         Ht           14    0.223 s      
[41]  eth_random.v_eth_random.assert_a51                          proven          Hp     Infinite    0.333 s      
[42]  eth_random.v_eth_random.assert_a51:precondition1            covered         Ht           15    0.233 s      
[43]  eth_random.v_eth_random.assert_a76                          cex             Ht           16    0.251 s      
[44]  eth_random.v_eth_random.assert_a76:precondition1            covered         Ht           16    0.251 s      
[45]  eth_random.v_eth_random.assert_a61                          proven          Hp     Infinite    0.333 s      
[46]  eth_random.v_eth_random.assert_a61:precondition1            unreachable     Hp     Infinite    0.333 s      
[47]  eth_random.v_eth_random.assert_a93                          cex             Ht          101    0.299 s      
[48]  eth_random.v_eth_random.assert_a93:precondition1            covered         Ht          101    0.299 s      
[49]  eth_random.v_eth_random.assert_a83                          cex             Ht            7    0.120 s      
[50]  eth_random.v_eth_random.assert_a83:precondition1            covered         Ht            7    0.121 s      
[51]  eth_random.v_eth_random.assert_a67                          cex             Ht           16    0.252 s      
[52]  eth_random.v_eth_random.assert_a67:precondition1            covered         Ht           16    0.252 s      
[53]  eth_random.v_eth_random.assert_a102                         cex             Ht           10    0.160 s      
[54]  eth_random.v_eth_random.assert_a102:precondition1           covered         Ht           10    0.160 s      
[55]  eth_random.v_eth_random.assert_a96                          cex             Ht           12    0.212 s      
[56]  eth_random.v_eth_random.assert_a96:precondition1            covered         Ht           12    0.212 s      
[57]  eth_random.v_eth_random.assert_a26                          cex             N             7    0.001 s      
[58]  eth_random.v_eth_random.assert_a26:precondition1            covered         N             7    0.001 s      
[59]  eth_random.v_eth_random.assert_a53                          cex             Ht           11    0.198 s      
[60]  eth_random.v_eth_random.assert_a53:precondition1            covered         Ht           10    0.161 s      
[61]  eth_random.v_eth_random.assert_a55                          cex             Ht           43    0.286 s      
[62]  eth_random.v_eth_random.assert_a55:precondition1            covered         Ht           42    0.278 s      
[63]  eth_random.v_eth_random.assert_a46                          cex             Ht           11    0.198 s      
[64]  eth_random.v_eth_random.assert_a46:precondition1            covered         Ht           10    0.161 s      
[65]  eth_random.v_eth_random.assert_a106                         cex             Ht           10    0.163 s      
[66]  eth_random.v_eth_random.assert_a106:precondition1           covered         Ht           10    0.163 s      
[67]  eth_random.v_eth_random.assert_a105                         cex             Ht           16    0.252 s      
[68]  eth_random.v_eth_random.assert_a105:precondition1           covered         Ht           16    0.252 s      
[69]  eth_random.v_eth_random.assert_a79                          proven          PRE    Infinite    0.000 s      
[70]  eth_random.v_eth_random.assert_a79:precondition1            unreachable     PRE    Infinite    0.000 s      
[71]  eth_random.v_eth_random.assert_a64                          cex             Ht            9    0.135 s      
[72]  eth_random.v_eth_random.assert_a64:precondition1            covered         Ht            9    0.135 s      
[73]  eth_random.v_eth_random.assert_a60                          cex             Ht            9    0.136 s      
[74]  eth_random.v_eth_random.assert_a60:precondition1            covered         Ht            9    0.136 s      
[75]  eth_random.v_eth_random.assert_a33                          cex             N             7    0.001 s      
[76]  eth_random.v_eth_random.assert_a33:precondition1            covered         N             6    0.001 s      
[77]  eth_random.v_eth_random.assert_a35                          cex             Ht            7    0.122 s      
[78]  eth_random.v_eth_random.assert_a35:precondition1            covered         Ht            6    0.115 s      
[79]  eth_random.v_eth_random.assert_a48                          cex             Ht            9    0.138 s      
[80]  eth_random.v_eth_random.assert_a48:precondition1            covered         Ht            9    0.138 s      
[81]  eth_random.v_eth_random.assert_a68                          cex             Ht            6    0.116 s      
[82]  eth_random.v_eth_random.assert_a68:precondition1            covered         Ht            6    0.116 s      
[83]  eth_random.v_eth_random.assert_a49                          cex             Ht           11    0.198 s      
[84]  eth_random.v_eth_random.assert_a49:precondition1            covered         Ht           11    0.196 s      
[85]  eth_random.v_eth_random.assert_a69                          cex             Ht            9    0.140 s      
[86]  eth_random.v_eth_random.assert_a69:precondition1            covered         Ht            9    0.138 s      
[87]  eth_random.v_eth_random.assert_a88                          cex             Ht           10    0.164 s      
[88]  eth_random.v_eth_random.assert_a88:precondition1            covered         Ht           10    0.164 s      
[89]  eth_random.v_eth_random.assert_a4                           cex             Ht           10    0.177 s      
[90]  eth_random.v_eth_random.assert_a4:precondition1             covered         Ht            9    0.140 s      
[91]  eth_random.v_eth_random.assert_a58                          proven          PRE    Infinite    0.000 s      
[92]  eth_random.v_eth_random.assert_a58:precondition1            unreachable     PRE    Infinite    0.000 s      
[93]  eth_random.v_eth_random.assert_a37                          proven          Hp     Infinite    0.037 s      
[94]  eth_random.v_eth_random.assert_a37:precondition1            covered         N             8    0.001 s      
[95]  eth_random.v_eth_random.assert_a47                          cex             N             4    0.001 s      
[96]  eth_random.v_eth_random.assert_a47:precondition1            covered         N             4    0.001 s      
[97]  eth_random.v_eth_random.assert_a22                          proven          Hp     Infinite    0.037 s      
[98]  eth_random.v_eth_random.assert_a22:precondition1            covered         Ht            8    0.130 s      
[99]  eth_random.v_eth_random.assert_a24                          proven          Hp     Infinite    0.037 s      
[100] eth_random.v_eth_random.assert_a24:precondition1            covered         Ht            4    0.053 s      
[101] eth_random.v_eth_random.assert_a14                          proven          Hp     Infinite    0.037 s      
[102] eth_random.v_eth_random.assert_a14:precondition1            covered         Ht            4    0.053 s      
[103] eth_random.v_eth_random.assert_a16                          proven          Hp     Infinite    0.037 s      
[104] eth_random.v_eth_random.assert_a16:precondition1            covered         Ht            6    0.089 s      
[105] eth_random.v_eth_random.assert_a11                          proven          Hp     Infinite    0.037 s      
[106] eth_random.v_eth_random.assert_a11:precondition1            covered         Ht            6    0.089 s      
[107] eth_random.v_eth_random.assert_a12                          proven          Hp     Infinite    0.038 s      
[108] eth_random.v_eth_random.assert_a12:precondition1            covered         Ht            6    0.089 s      
[109] eth_random.v_eth_random.assert_a18                          proven          Hp     Infinite    0.038 s      
[110] eth_random.v_eth_random.assert_a18:precondition1            covered         Ht            4    0.053 s      
[111] eth_random.v_eth_random.assert_a2                           proven          Hp     Infinite    0.038 s      
[112] eth_random.v_eth_random.assert_a2:precondition1             covered         Ht            9    0.135 s      
[113] eth_random.v_eth_random.assert_a9                           proven          Hp     Infinite    0.038 s      
[114] eth_random.v_eth_random.assert_a9:precondition1             covered         Ht            4    0.053 s      
[115] eth_random.v_eth_random.assert_a21                          cex             Ht           11    0.200 s      
[116] eth_random.v_eth_random.assert_a21:precondition1            covered         Ht           10    0.178 s      
[117] eth_random.v_eth_random.assert_a29                          cex             Ht           11    0.198 s      
[118] eth_random.v_eth_random.assert_a29:precondition1            covered         Ht           10    0.161 s      
[119] eth_random.v_eth_random.assert_a104                         cex             Ht           19    0.264 s      
[120] eth_random.v_eth_random.assert_a104:precondition1           covered         Ht           19    0.264 s      
[121] eth_random.v_eth_random.assert_a95                          proven          PRE    Infinite    0.000 s      
[122] eth_random.v_eth_random.assert_a95:precondition1            unreachable     PRE    Infinite    0.000 s      
[123] eth_random.v_eth_random.assert_a77                          cex             Ht           11    0.207 s      
[124] eth_random.v_eth_random.assert_a77:precondition1            covered         Ht           11    0.207 s      
[125] eth_random.v_eth_random.assert_a63                          proven          PRE    Infinite    0.000 s      
[126] eth_random.v_eth_random.assert_a63:precondition1            unreachable     PRE    Infinite    0.000 s      
[127] eth_random.v_eth_random.assert_a42                          cex             Ht            9    0.138 s      
[128] eth_random.v_eth_random.assert_a42:precondition1            covered         Ht            9    0.136 s      
[129] eth_random.v_eth_random.assert_a98                          cex             Ht           12    0.213 s      
[130] eth_random.v_eth_random.assert_a98:precondition1            covered         Ht           12    0.213 s      
[131] eth_random.v_eth_random.assert_a97                          cex             Ht           19    0.265 s      
[132] eth_random.v_eth_random.assert_a97:precondition1            covered         Ht           19    0.265 s      
[133] eth_random.v_eth_random.assert_a54                          proven          Hp     Infinite    0.038 s      
[134] eth_random.v_eth_random.assert_a54:precondition1            covered         N             9    0.001 s      
[135] eth_random.v_eth_random.assert_a92                          cex             Ht           10    0.179 s      
[136] eth_random.v_eth_random.assert_a92:precondition1            covered         Ht           10    0.179 s      
[137] eth_random.v_eth_random.assert_a82                          cex             Ht            7    0.127 s      
[138] eth_random.v_eth_random.assert_a82:precondition1            covered         Ht            7    0.127 s      
[139] eth_random.v_eth_random.assert_a78                          cex             Ht           11    0.207 s      
[140] eth_random.v_eth_random.assert_a78:precondition1            covered         Ht           11    0.207 s      
[141] eth_random.v_eth_random.assert_a70                          cex             Ht            9    0.142 s      
[142] eth_random.v_eth_random.assert_a70:precondition1            covered         Ht            9    0.142 s      
[143] eth_random.v_eth_random.assert_a30                          cex             N             7    0.001 s      
[144] eth_random.v_eth_random.assert_a30:precondition1            covered         N             6    0.001 s      
[145] eth_random.v_eth_random.assert_a65                          cex             Ht           11    0.207 s      
[146] eth_random.v_eth_random.assert_a65:precondition1            covered         Ht           11    0.207 s      
[147] eth_random.v_eth_random.assert_a7                           cex             Ht            2    0.051 s      
[148] eth_random.v_eth_random.assert_a7:precondition1             covered         Ht            2    0.051 s      
[149] eth_random.v_eth_random.assert_a6                           cex             N             6    0.001 s      
[150] eth_random.v_eth_random.assert_a6:precondition1             covered         N             6    0.001 s      
[151] eth_random.v_eth_random.assert_a86                          cex             Ht           12    0.217 s      
[152] eth_random.v_eth_random.assert_a86:precondition1            covered         Ht           12    0.217 s      
[153] eth_random.v_eth_random.assert_a81                          cex             Ht           13    0.221 s      
[154] eth_random.v_eth_random.assert_a81:precondition1            covered         Ht           13    0.221 s      
[155] eth_random.v_eth_random.assert_a84                          cex             Ht           23    0.274 s      
[156] eth_random.v_eth_random.assert_a84:precondition1            covered         Ht           23    0.274 s      
[157] eth_random.v_eth_random.assert_a85                          cex             Ht           17    0.253 s      
[158] eth_random.v_eth_random.assert_a85:precondition1            covered         Ht           17    0.253 s      
[159] eth_random.v_eth_random.assert_a100                         cex             Ht           13    0.222 s      
[160] eth_random.v_eth_random.assert_a100:precondition1           covered         Ht           13    0.222 s      
[161] eth_random.v_eth_random.assert_a5                           proven          Hp     Infinite    0.333 s      
[162] eth_random.v_eth_random.assert_a5:precondition1             covered         Ht           13    0.221 s      
[163] eth_random.v_eth_random.assert_a89                          cex             Ht           18    0.260 s      
[164] eth_random.v_eth_random.assert_a89:precondition1            covered         Ht           18    0.261 s      
[165] eth_random.v_eth_random.assert_a99                          cex             Ht           10    0.179 s      
[166] eth_random.v_eth_random.assert_a99:precondition1            covered         Ht           10    0.179 s      
[167] eth_random.v_eth_random.assert_a94                          cex             Ht            9    0.136 s      
[168] eth_random.v_eth_random.assert_a94:precondition1            covered         Ht            9    0.136 s      
[169] eth_random.v_eth_random.assert_a91                          cex             Ht           27    0.276 s      
[170] eth_random.v_eth_random.assert_a91:precondition1            covered         Ht           27    0.276 s      
[171] eth_random.v_eth_random.assert_a71                          cex             Ht            9    0.143 s      
[172] eth_random.v_eth_random.assert_a71:precondition1            covered         Ht            9    0.143 s      
[173] eth_random.v_eth_random.assert_a1                           cex             N             6    0.001 s      
[174] eth_random.v_eth_random.assert_a1:precondition1             covered         N             5    0.001 s      
[175] eth_random.v_eth_random.assert_a107                         cex             Ht           19    0.270 s      
[176] eth_random.v_eth_random.assert_a107:precondition1           covered         Ht           19    0.270 s      
[177] eth_random.v_eth_random.assert_a103                         cex             Ht           14    0.225 s      
[178] eth_random.v_eth_random.assert_a103:precondition1           covered         Ht           14    0.225 s      
[179] eth_random.v_eth_random.assert_a57                          proven          Hp     Infinite    0.334 s      
[180] eth_random.v_eth_random.assert_a57:precondition1            covered         Ht           11    0.195 s      
[181] eth_random.v_eth_random.assert_a23                          proven          Hp     Infinite    0.038 s      
[182] eth_random.v_eth_random.assert_a23:precondition1            covered         Ht           10    0.158 s      
[183] eth_random.v_eth_random.assert_a28                          cex             Ht           18    0.262 s      
[184] eth_random.v_eth_random.assert_a28:precondition1            covered         Ht           17    0.254 s      
[185] eth_random.v_eth_random.assert_a74                          cex             Ht           15    0.235 s      
[186] eth_random.v_eth_random.assert_a74:precondition1            covered         Ht           15    0.235 s      
[187] eth_random.v_eth_random.assert_a62                          cex             Ht           37    0.277 s      
[188] eth_random.v_eth_random.assert_a62:precondition1            covered         Ht           37    0.277 s      
[189] eth_random.v_eth_random.assert_a36                          cex             Ht           10    0.181 s      
[190] eth_random.v_eth_random.assert_a36:precondition1            covered         Ht           10    0.163 s      
[191] eth_random.v_eth_random.assert_a101                         cex             Ht            9    0.140 s      
[192] eth_random.v_eth_random.assert_a101:precondition1           covered         Ht            9    0.138 s      
[193] eth_random.v_eth_random.assert_a87                          cex             Ht           10    0.181 s      
[194] eth_random.v_eth_random.assert_a87:precondition1            covered         Ht           10    0.181 s      
[195] eth_random.v_eth_random.assert_a32                          cex             N             5    0.001 s      
[196] eth_random.v_eth_random.assert_a32:precondition1            covered         N             5    0.001 s      
[197] eth_random.v_eth_random.assert_a31                          cex             N             3    0.001 s      
[198] eth_random.v_eth_random.assert_a31:precondition1            covered         N             3    0.001 s      
[199] eth_random.v_eth_random.assert_a38                          cex             Ht           26    0.275 s      
[200] eth_random.v_eth_random.assert_a38:precondition1            covered         Ht           26    0.275 s      
[201] eth_random.v_eth_random.assert_a90                          proven          Hp     Infinite    0.334 s      
[202] eth_random.v_eth_random.assert_a90:precondition1            unreachable     Hp     Infinite    0.334 s      
[203] eth_random.v_eth_random.assert_a80                          proven          Hp     Infinite    0.334 s      
[204] eth_random.v_eth_random.assert_a80:precondition1            unreachable     Hp     Infinite    0.334 s      
[205] eth_random.v_eth_random.assert_a19                          cex             N             2    0.001 s      
[206] eth_random.v_eth_random.assert_a19:precondition1            covered         PRE           2    0.000 s      
[207] eth_random.v_eth_random.assert_a43                          cex             Ht           10    0.194 s      
[208] eth_random.v_eth_random.assert_a43:precondition1            covered         Ht           10    0.160 s      
[209] eth_random.v_eth_random.assert_a40                          cex             N             2    0.001 s      
[210] eth_random.v_eth_random.assert_a40:precondition1            covered         PRE           2    0.000 s      
[211] eth_random.v_eth_random.assert_a34                          cex             N             2    0.001 s      
[212] eth_random.v_eth_random.assert_a34:precondition1            covered         PRE           1    0.000 s      
[213] eth_random.v_eth_random.assert_a44                          cex             N             2    0.001 s      
[214] eth_random.v_eth_random.assert_a44:precondition1            covered         PRE           1    0.000 s      
[215] eth_random.v_eth_random.assert_a45                          proven          Hp     Infinite    0.334 s      
[216] eth_random.v_eth_random.assert_a45:precondition1            covered         Ht            4    0.053 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.421 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
