
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503714 heartbeat IPC: 3.99407 cumulative IPC: 3.99407 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503715 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15170313 heartbeat IPC: 0.789478 cumulative IPC: 0.789478 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25178419 heartbeat IPC: 0.99919 cumulative IPC: 0.88204 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37131459 heartbeat IPC: 0.836608 cumulative IPC: 0.866357 (Simulation time: 0 hr 2 min 30 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48309938 heartbeat IPC: 0.894576 cumulative IPC: 0.873244 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61336439 heartbeat IPC: 0.767666 cumulative IPC: 0.849867 (Simulation time: 0 hr 3 min 51 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75117564 heartbeat IPC: 0.72563 cumulative IPC: 0.826289 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88822659 heartbeat IPC: 0.729656 cumulative IPC: 0.810946 (Simulation time: 0 hr 5 min 16 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101506441 heartbeat IPC: 0.788408 cumulative IPC: 0.808059 (Simulation time: 0 hr 5 min 55 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115341909 heartbeat IPC: 0.72278 cumulative IPC: 0.797602 (Simulation time: 0 hr 6 min 36 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127628951 heartbeat IPC: 0.813865 cumulative IPC: 0.799199 (Simulation time: 0 hr 7 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125125237 cumulative IPC: 0.799199 (Simulation time: 0 hr 7 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.799199 instructions: 100000000 cycles: 125125237
cpu0_DTLB TOTAL     ACCESS:   24814692  HIT:   24162114  MISS:     652578
cpu0_DTLB LOAD      ACCESS:   16193386  HIT:   15631571  MISS:     561815
cpu0_DTLB RFO       ACCESS:    8621306  HIT:    8530543  MISS:      90763
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26109 cycles
cpu0_ITLB TOTAL     ACCESS:    8010937  HIT:    7934352  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8010937  HIT:    7934352  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11634 cycles
cpu0_L1I TOTAL     ACCESS:   11821352  HIT:   11145160  MISS:     676192
cpu0_L1I LOAD      ACCESS:   11821352  HIT:   11145160  MISS:     676192
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1064 cycles
cpu0_STLB TOTAL     ACCESS:     729163  HIT:     723350  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638400  HIT:     633283  MISS:       5117
cpu0_STLB RFO       ACCESS:      90763  HIT:      90067  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.0895 cycles
cpu0_L1D TOTAL     ACCESS:   31988140  HIT:   31030398  MISS:     957742
cpu0_L1D LOAD      ACCESS:   17000404  HIT:   16127677  MISS:     872727
cpu0_L1D RFO       ACCESS:   14981966  HIT:   14898229  MISS:      83737
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5770  HIT:       4492  MISS:       1278
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.8036 cycles
cpu0_L2C TOTAL     ACCESS:    1881693  HIT:    1715435  MISS:     166258
cpu0_L2C LOAD      ACCESS:    1548906  HIT:    1404576  MISS:     144330
cpu0_L2C RFO       ACCESS:      83731  HIT:      62405  MISS:      21326
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247778  HIT:     247302  MISS:        476
cpu0_L2C TRANSLATION ACCESS:       1278  HIT:       1152  MISS:        126
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.7756 cycles
LLC TOTAL     ACCESS:     213733  HIT:     194346  MISS:      19387
LLC LOAD      ACCESS:     144330  HIT:     130645  MISS:      13685
LLC RFO       ACCESS:      21326  HIT:      16310  MISS:       5016
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47951  HIT:      47278  MISS:        673
LLC TRANSLATION ACCESS:        126  HIT:        113  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 144.378 cycles
Insertion Distribution: 
	LOAD 3744 0 29112 159 
	RFO 884 0 6041 70 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 673 
	 2 0 32 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3746  ROW_BUFFER_MISS:      14946
 DBUS AVG_CONGESTED_CYCLE:    3.85114
 WQ ROW_BUFFER_HIT:        918  ROW_BUFFER_MISS:       2707  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.2917
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

