$date
	Sun Oct 23 03:47:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#905084
b11000 !
1"
#905086
b11000 &
b11000 %
1$
#905087
0"
#905090
b1100 &
b1100 %
#905094
b110 &
b110 %
#905098
b11 &
b11 %
#905102
b1010 &
b1010 %
#905106
b101 &
b101 %
#905110
b10000 &
b10000 %
#905114
b1000 &
b1000 %
#905118
b100 &
b100 %
#905122
b10 &
b10 %
#905126
b1 &
1#
b1 %
#905130
b0 &
b0 %
0#
0$
#1911283
b1000 !
1"
#1911286
b1000 &
b1000 %
1$
#1911287
0"
#1911290
b100 &
b100 %
#1911294
b10 &
b10 %
#1911298
b1 &
b1 %
1#
#1911302
b0 &
0#
b0 %
0$
#2978701
b11101 !
1"
#2978702
b11101 &
b11101 %
1$
#2978703
0"
#2978706
b1011000 &
b1011000 %
#2978710
b101100 &
b101100 %
#2978714
b10110 &
b10110 %
#2978718
b1011 &
b1011 %
#2978722
b100010 &
b100010 %
#2978726
b10001 &
b10001 %
#2978730
b110100 &
b110100 %
#2978734
b11010 &
b11010 %
#2978738
b1101 &
b1101 %
#2978742
b101000 &
b101000 %
#2978746
b10100 &
b10100 %
#2978750
b1010 &
b1010 %
#2978754
b101 &
b101 %
#2978758
b10000 &
b10000 %
#2978762
b1000 &
b1000 %
#2978766
b100 &
b100 %
#2978770
b10 &
b10 %
#2978774
b1 &
1#
b1 %
#2978778
b0 &
b0 %
0#
0$
#4500012
