<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\DO_AN\do_an\impl\gwsynthesis\do_an.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\DO_AN\do_an\src\connectIO.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\DO_AN\do_an\src\do_an.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 19 23:07:36 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2534</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2534</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>279</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">35.163(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-1044.874</td>
<td>279</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.439</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/cycle_0_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.439</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/cycle_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.432</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/cycle_2_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.388</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_18_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_19_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_20_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_21_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_22_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.087</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E1/timer_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.867</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_24_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.867</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_25_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.867</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_26_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.867</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_27_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_12_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_13_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_14_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_15_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_16_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.837</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_17_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_18_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_19_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_20_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_21_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_22_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.794</td>
<td>CRL/frequency_1_s0/Q</td>
<td>CRL/E0/timer_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.751</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.559</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_24_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.559</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_25_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>3</td>
<td>0.559</td>
<td>CRL/S4/debounced_s0/Q</td>
<td>CRL/timer4_counter_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>4</td>
<td>0.559</td>
<td>CRL/S4/debounced_s0/Q</td>
<td>CRL/timer4_counter_27_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_20_s0/Q</td>
<td>CHANGE_MODE/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_7_s0/Q</td>
<td>CHANGE_MODE/cnt21_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_9_s0/Q</td>
<td>CHANGE_MODE/cnt21_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_19_s0/Q</td>
<td>CHANGE_MODE/cnt21_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/Q</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>CRL/SET/CHANGE/cnt21_11_s0/Q</td>
<td>CRL/SET/CHANGE/cnt21_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/Q</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>CRL/SET/RIGHT/cnt21_12_s0/Q</td>
<td>CRL/SET/RIGHT/cnt21_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>CRL/SET/RIGHT/cnt21_17_s0/Q</td>
<td>CRL/SET/RIGHT/cnt21_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>CRL/SET/RIGHT/cnt21_19_s0/Q</td>
<td>CRL/SET/RIGHT/cnt21_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>CRL/SET/LEFT/cnt21_20_s0/Q</td>
<td>CRL/SET/LEFT/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>CRL/SET/LEFT/cnt21_5_s0/Q</td>
<td>CRL/SET/LEFT/cnt21_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>CRL/SET/counter_char2_0_s1/Q</td>
<td>CRL/SET/counter_char2_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>CRL/SET/counter_0_s0/Q</td>
<td>CRL/SET/counter_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>CRL/E6/timer_0_s1/Q</td>
<td>CRL/E6/timer_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>CRL/E6/counter_0_s1/Q</td>
<td>CRL/E6/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>CRL/E5/counter_0_s1/Q</td>
<td>CRL/E5/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>CRL/E4/counter_0_s1/Q</td>
<td>CRL/E4/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>CRL/E4/cycle_6_s0/Q</td>
<td>CRL/E4/cycle_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>CRL/E3/led7seg_2_s0/Q</td>
<td>CRL/E3/led7seg_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>CRL/E3/led7seg_4_s0/Q</td>
<td>CRL/E3/led7seg_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>TRANS_6_s2</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>TRANS_4_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>TRANS_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MODE_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/timer1_counter_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/timer3_counter_21_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/counter_26_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/E0/counter_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/E2/cycle_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/SET/RIGHT/cnt21_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>CRL/E1/n105_s86/I0</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s86/F</td>
</tr>
<tr>
<td>29.621</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][B]</td>
<td style=" font-weight:bold;">CRL/E1/cycle_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][B]</td>
<td>CRL/E1/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[2][B]</td>
<td>CRL/E1/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 43.936%; route: 15.461, 54.450%; tC2Q: 0.458, 1.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>CRL/E1/n105_s86/I0</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s86/F</td>
</tr>
<tr>
<td>29.621</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td style=" font-weight:bold;">CRL/E1/cycle_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>CRL/E1/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>CRL/E1/cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 43.936%; route: 15.461, 54.450%; tC2Q: 0.458, 1.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>CRL/E1/n105_s86/I0</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C17[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s86/F</td>
</tr>
<tr>
<td>29.614</td>
<td>1.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">CRL/E1/cycle_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>CRL/E1/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>CRL/E1/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 43.948%; route: 15.454, 54.438%; tC2Q: 0.458, 1.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">CRL/E1/timer_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>CRL/E1/timer_18_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>CRL/E1/timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>CRL/E1/timer_19_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>CRL/E1/timer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">CRL/E1/timer_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CRL/E1/timer_20_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CRL/E1/timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>CRL/E1/timer_21_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>CRL/E1/timer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">CRL/E1/timer_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CRL/E1/timer_22_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CRL/E1/timer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.919</td>
<td>3.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>CRL/E1/n105_s69/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s69/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/E1/n105_s70/CIN</td>
</tr>
<tr>
<td>9.523</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s70/COUT</td>
</tr>
<tr>
<td>10.470</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CRL/E1/n105_s97/I2</td>
</tr>
<tr>
<td>11.569</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s97/F</td>
</tr>
<tr>
<td>12.373</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>CRL/E1/n105_s72/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s72/COUT</td>
</tr>
<tr>
<td>13.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CRL/E1/n105_s73/CIN</td>
</tr>
<tr>
<td>13.388</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s73/COUT</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>CRL/E1/n105_s74/CIN</td>
</tr>
<tr>
<td>13.445</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s74/COUT</td>
</tr>
<tr>
<td>14.817</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>CRL/E1/n105_s90/I2</td>
</tr>
<tr>
<td>15.442</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s90/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>CRL/E1/n105_s88/I3</td>
</tr>
<tr>
<td>16.893</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s88/F</td>
</tr>
<tr>
<td>16.898</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>CRL/E1/n105_s84/I2</td>
</tr>
<tr>
<td>17.930</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s84/F</td>
</tr>
<tr>
<td>18.266</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>CRL/E1/n105_s77/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s77/COUT</td>
</tr>
<tr>
<td>19.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>CRL/E1/n105_s78/CIN</td>
</tr>
<tr>
<td>19.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s78/COUT</td>
</tr>
<tr>
<td>19.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>CRL/E1/n105_s79/CIN</td>
</tr>
<tr>
<td>19.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s79/COUT</td>
</tr>
<tr>
<td>21.196</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>CRL/E1/n105_s96/I1</td>
</tr>
<tr>
<td>21.822</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s96/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>CRL/E1/n105_s95/I0</td>
</tr>
<tr>
<td>23.704</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s95/F</td>
</tr>
<tr>
<td>24.123</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>CRL/E1/n105_s92/I2</td>
</tr>
<tr>
<td>25.155</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s92/F</td>
</tr>
<tr>
<td>25.160</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>CRL/E1/n105_s89/I3</td>
</tr>
<tr>
<td>26.221</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n105_s89/F</td>
</tr>
<tr>
<td>26.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>CRL/E1/n153_s2/I1</td>
</tr>
<tr>
<td>27.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n153_s2/F</td>
</tr>
<tr>
<td>29.269</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>CRL/E1/timer_23_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>CRL/E1/timer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.476, 44.488%; route: 15.109, 53.877%; tC2Q: 0.458, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.049</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>CRL/E0/timer_24_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>CRL/E0/timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.380%; route: 13.904, 49.972%; tC2Q: 0.458, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.049</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CRL/E0/timer_25_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>CRL/E0/timer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.380%; route: 13.904, 49.972%; tC2Q: 0.458, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.049</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>CRL/E0/timer_26_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>CRL/E0/timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.380%; route: 13.904, 49.972%; tC2Q: 0.458, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.049</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>CRL/E0/timer_27_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>CRL/E0/timer_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.380%; route: 13.904, 49.972%; tC2Q: 0.458, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>CRL/E0/timer_12_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>CRL/E0/timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>CRL/E0/timer_13_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>CRL/E0/timer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>CRL/E0/timer_14_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>CRL/E0/timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>CRL/E0/timer_15_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>CRL/E0/timer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>CRL/E0/timer_16_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>CRL/E0/timer_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>29.020</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>CRL/E0/timer_17_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>CRL/E0/timer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.432%; route: 13.875, 49.919%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>CRL/E0/timer_18_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>CRL/E0/timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>CRL/E0/timer_19_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>CRL/E0/timer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>CRL/E0/timer_20_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>CRL/E0/timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>CRL/E0/timer_21_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>CRL/E0/timer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">CRL/E0/timer_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>CRL/E0/timer_22_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>CRL/E0/timer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/timer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][B]</td>
<td>CRL/frequency_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R8C25[0][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>3.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][B]</td>
<td>CRL/E6/n24_s7/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R23C37[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n24_s7/F</td>
</tr>
<tr>
<td>8.578</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>CRL/E0/n104_s69/I1</td>
</tr>
<tr>
<td>9.128</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s69/COUT</td>
</tr>
<tr>
<td>9.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CRL/E0/n104_s70/CIN</td>
</tr>
<tr>
<td>9.182</td>
<td>0.054</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s70/COUT</td>
</tr>
<tr>
<td>10.129</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>CRL/E0/n104_s96/I2</td>
</tr>
<tr>
<td>10.951</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s96/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CRL/E0/n104_s72/I0</td>
</tr>
<tr>
<td>11.914</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s72/COUT</td>
</tr>
<tr>
<td>11.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td>CRL/E0/n104_s73/CIN</td>
</tr>
<tr>
<td>11.971</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s73/COUT</td>
</tr>
<tr>
<td>11.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>CRL/E0/n104_s74/CIN</td>
</tr>
<tr>
<td>12.025</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s74/COUT</td>
</tr>
<tr>
<td>12.976</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>CRL/E0/n104_s91/I2</td>
</tr>
<tr>
<td>14.075</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s91/F</td>
</tr>
<tr>
<td>14.080</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>CRL/E0/n104_s88/I3</td>
</tr>
<tr>
<td>14.902</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s88/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>CRL/E0/n104_s84/I2</td>
</tr>
<tr>
<td>16.338</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s84/F</td>
</tr>
<tr>
<td>17.142</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>CRL/E0/n104_s77/I0</td>
</tr>
<tr>
<td>18.100</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s77/COUT</td>
</tr>
<tr>
<td>18.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>CRL/E0/n104_s78/CIN</td>
</tr>
<tr>
<td>18.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s78/COUT</td>
</tr>
<tr>
<td>18.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>CRL/E0/n104_s79/CIN</td>
</tr>
<tr>
<td>18.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s79/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>CRL/E0/n104_s94/I1</td>
</tr>
<tr>
<td>20.607</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s94/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>CRL/E0/n104_s93/I1</td>
</tr>
<tr>
<td>22.058</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s93/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>CRL/E0/n104_s92/I2</td>
</tr>
<tr>
<td>23.681</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s92/F</td>
</tr>
<tr>
<td>24.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>CRL/E0/n104_s89/I3</td>
</tr>
<tr>
<td>24.922</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s89/F</td>
</tr>
<tr>
<td>24.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][A]</td>
<td>CRL/E0/n104_s86/I2</td>
</tr>
<tr>
<td>25.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C20[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n104_s86/F</td>
</tr>
<tr>
<td>26.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>CRL/E0/n154_s2/I3</td>
</tr>
<tr>
<td>27.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n154_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" font-weight:bold;">CRL/E0/timer_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>CRL/E0/timer_23_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>CRL/E0/timer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.461, 48.507%; route: 13.832, 49.842%; tC2Q: 0.458, 1.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>CRL/timer6_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>CRL/timer6_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>CRL/timer6_counter_25_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>CRL/timer6_counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S4/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer4_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>CRL/S4/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">CRL/S4/debounced_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">CRL/timer4_counter_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>CRL/timer4_counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>CRL/timer4_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S4/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer4_counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>CRL/S4/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">CRL/S4/debounced_s0/Q</td>
</tr>
<tr>
<td>1.603</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">CRL/timer4_counter_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>CRL/timer4_counter_27_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>CRL/timer4_counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>CHANGE_MODE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>CHANGE_MODE/n42_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>CHANGE_MODE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>CHANGE_MODE/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CHANGE_MODE/cnt21_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C11[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CHANGE_MODE/n55_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n55_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CHANGE_MODE/cnt21_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CHANGE_MODE/cnt21_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>CHANGE_MODE/cnt21_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_9_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>CHANGE_MODE/n53_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n53_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>CHANGE_MODE/cnt21_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>CHANGE_MODE/cnt21_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>CHANGE_MODE/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_19_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>CHANGE_MODE/n43_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n43_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>CHANGE_MODE/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>CHANGE_MODE/cnt21_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>CRL/SET/CHANGE/n42_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/CHANGE/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/CHANGE/cnt21_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/CHANGE/cnt21_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_11_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CRL/SET/CHANGE/n51_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/CHANGE/n51_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_11_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>CRL/SET/RIGHT/n42_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/RIGHT/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/RIGHT/cnt21_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/RIGHT/cnt21_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_12_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C4[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_12_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>CRL/SET/RIGHT/n50_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/RIGHT/n50_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_12_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/RIGHT/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/RIGHT/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_17_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>CRL/SET/RIGHT/n45_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/RIGHT/n45_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/RIGHT/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/RIGHT/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>CRL/SET/RIGHT/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_19_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>CRL/SET/RIGHT/n43_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">CRL/SET/RIGHT/n43_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>CRL/SET/RIGHT/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>CRL/SET/RIGHT/cnt21_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/LEFT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/LEFT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>CRL/SET/LEFT/n42_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/LEFT/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/LEFT/cnt21_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/LEFT/cnt21_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_5_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>CRL/SET/LEFT/n57_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/LEFT/n57_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>CRL/SET/LEFT/cnt21_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/counter_char2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/counter_char2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>CRL/SET/counter_char2_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_char2_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>CRL/SET/n94_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/n94_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_char2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>CRL/SET/counter_char2_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>CRL/SET/counter_char2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>CRL/SET/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>CRL/SET/n463_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">CRL/SET/n463_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>CRL/SET/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>CRL/E6/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/timer_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>CRL/E6/n153_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n153_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>CRL/E6/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>CRL/E6/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>CRL/E6/n73_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n73_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>CRL/E6/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>CRL/E5/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>CRL/E5/n73_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E5/n73_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>CRL/E5/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E4/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E4/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>CRL/E4/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">CRL/E4/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>CRL/E4/n72_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">CRL/E4/n72_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">CRL/E4/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>CRL/E4/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>CRL/E4/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>CRL/E4/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">CRL/E4/cycle_6_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>CRL/E4/n119_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">CRL/E4/n119_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">CRL/E4/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>CRL/E4/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E3/led7seg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E3/led7seg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>CRL/E3/led7seg_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">CRL/E3/led7seg_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>CRL/E3/n723_s15/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E3/n723_s15/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">CRL/E3/led7seg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>CRL/E3/led7seg_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>CRL/E3/led7seg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E3/led7seg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E3/led7seg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CRL/E3/led7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">CRL/E3/led7seg_4_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CRL/E3/n721_s16/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E3/n721_s16/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">CRL/E3/led7seg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1077</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CRL/E3/led7seg_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CRL/E3/led7seg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TRANS_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TRANS_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TRANS_6_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TRANS_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TRANS_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TRANS_4_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TRANS_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TRANS_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TRANS_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/timer1_counter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/timer1_counter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/timer1_counter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/timer3_counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/timer3_counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/timer3_counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/counter_26_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/counter_26_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/counter_26_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/E0/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/E0/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/E0/counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/E2/cycle_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/E2/cycle_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/E2/cycle_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/SET/RIGHT/cnt21_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/SET/RIGHT/cnt21_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/SET/RIGHT/cnt21_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1077</td>
<td>CLK_d</td>
<td>-8.439</td>
<td>0.262</td>
</tr>
<tr>
<td>108</td>
<td>state_led7seg[2]</td>
<td>6.612</td>
<td>2.666</td>
</tr>
<tr>
<td>107</td>
<td>state_led7seg[1]</td>
<td>9.083</td>
<td>2.843</td>
</tr>
<tr>
<td>105</td>
<td>state_led7seg[2]</td>
<td>8.561</td>
<td>3.815</td>
</tr>
<tr>
<td>104</td>
<td>state_led7seg[0]</td>
<td>9.112</td>
<td>2.487</td>
</tr>
<tr>
<td>101</td>
<td>state_led7seg[1]</td>
<td>6.381</td>
<td>3.646</td>
</tr>
<tr>
<td>96</td>
<td>state_led7seg[0]</td>
<td>5.985</td>
<td>2.794</td>
</tr>
<tr>
<td>71</td>
<td>frequency[0]</td>
<td>-8.288</td>
<td>5.191</td>
</tr>
<tr>
<td>64</td>
<td>MODE_4</td>
<td>9.673</td>
<td>3.591</td>
</tr>
<tr>
<td>60</td>
<td>frequency[1]</td>
<td>-8.439</td>
<td>3.482</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C11</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R6C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R5C10</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C19</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
