Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 18:33:20 on Oct 09,2024
vlog -f compile.f 
-- Compiling module half_adder
-- Compiling module full_adder
-- Compiling module full_adder_16b
** Warning: ../rtl/full_adder_16b.v(15): (vlog-2226) The inline genvar declaration for 'i' is only legal in SystemVerilog.
Use -error for strict enforcement.
-- Compiling module test_bench

Top level modules:
	test_bench
End time: 18:33:20 on Oct 09,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
