// Seed: 2350155143
module module_0 ();
  id_1 :
  assert property (@(id_1 or negedge 1) id_1)
  else;
  module_2(
      id_1
  );
  supply1 id_2;
  assign id_1 = id_1;
  id_3(
      .id_0(id_2)
  ); id_4 :
  assert property (@(posedge id_2 or posedge id_4) 1'h0)
  else;
  assign id_3 = id_3;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
    , id_3
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  supply1 id_2, id_3, id_4, id_5 = 1, id_6;
  assign id_5 = 1'b0;
  wire id_7;
endmodule
