LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY FULLADDER IS 
	port(
		A,B,Cin : IN STD_LOGIC;
		S,Cout : OUT STD_LOGIC
	);
END FULLADDER;

ARCHITECTURE Behavior OF FULLADDER IS

BEGIN
S <= A XOR B XOR Cin;
Cout <= (A XOR B) OR (Cin AND A) OR (Cin AND B); 

END Behavior;
