<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Thu Jul 25 10:39:44 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0</cell>
 <cell>(1153, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_Y</cell>
 <cell>259</cell>
</row>
<row>
 <cell>2</cell>
 <cell>I_1/U0</cell>
 <cell>(1155, 0)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>143</cell>
</row>
<row>
 <cell>3</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS37/U0</cell>
 <cell>(1156, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS37/U0_Y</cell>
 <cell>27</cell>
</row>
<row>
 <cell>4</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1152, 0)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>13</cell>
</row>
<row>
 <cell>5</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE5/U0</cell>
 <cell>(1154, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE5/U0_Y</cell>
 <cell>8</cell>
</row>
<row>
 <cell>6</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1164, 1)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>8</cell>
</row>
<row>
 <cell>7</cell>
 <cell>clkDiv/N_1_inferred_clock_RNI2PS36/U0</cell>
 <cell>(1152, 1)</cell>
 <cell>clkDiv/N_1_inferred_clock_RNI2PS36/U0_Y</cell>
 <cell>4</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>clk</cell>
 <cell>R18</cell>
 <cell>HSIO56PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0</cell>
 <cell>clk_ibuf/U_IOPAD:Y</cell>
 <cell>(2028, 169)</cell>
 <cell>I_1/U0</cell>
 <cell>clk_ibuf/YIN</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UDRCK</cell>
 <cell>(648, 5)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/identify_clk_int</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3:Y</cell>
 <cell>(705, 6)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS37/U0</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>3</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_3:Y</cell>
 <cell>(702, 6)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE5/U0</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>clkDiv/clk_out:Q</cell>
 <cell>(1159, 7)</cell>
 <cell>clkDiv/N_1_inferred_clock_RNI2PS36/U0</cell>
 <cell>clkDiv/N_1</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>clk_ccc/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 8)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>clk_ccc/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>clk_ccc/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(0, 8)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>clk_ccc/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>clk</cell>
 <cell>R18</cell>
 <cell>HSIO56PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0</cell>
 <cell>clk_ibuf/U_IOIN:Y</cell>
 <cell>(2028, 169)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 8)</cell>
 <cell>clk_ibuf_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0</cell>
 <cell>(1153, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_Y</cell>
 <cell>259</cell>
 <cell>1</cell>
 <cell>(723, 15)</cell>
 <cell>141</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(729, 15)</cell>
 <cell>118</cell>
</row>
<row>
 <cell>2</cell>
 <cell>I_1/U0</cell>
 <cell>(1155, 0)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>143</cell>
 <cell>1</cell>
 <cell>(724, 17)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(730, 17)</cell>
 <cell>137</cell>
</row>
<row>
 <cell>3</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS37/U0</cell>
 <cell>(1156, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS37/U0_Y</cell>
 <cell>27</cell>
 <cell>1</cell>
 <cell>(720, 16)</cell>
 <cell>16</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(726, 16)</cell>
 <cell>11</cell>
</row>
<row>
 <cell>4</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1152, 0)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>13</cell>
 <cell> </cell>
 <cell>(726, 15)</cell>
 <cell>13</cell>
</row>
<row>
 <cell>5</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE5/U0</cell>
 <cell>(1154, 0)</cell>
 <cell>ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE5/U0_Y</cell>
 <cell>8</cell>
 <cell> </cell>
 <cell>(721, 17)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>6</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1164, 1)</cell>
 <cell>clk_ccc/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>8</cell>
 <cell> </cell>
 <cell>(1597, 15)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>7</cell>
 <cell>clkDiv/N_1_inferred_clock_RNI2PS36/U0</cell>
 <cell>(1152, 1)</cell>
 <cell>clkDiv/N_1_inferred_clock_RNI2PS36/U0_Y</cell>
 <cell>4</cell>
 <cell> </cell>
 <cell>(727, 15)</cell>
 <cell>4</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>7</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>10</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>11</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>65</cell>
</row>
</table>
<text></text>
</section>
</doc>
