<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="fr">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>2425_MSC_SystAcq_MORAIS_TCHEGANG:  Fichier source de C:/Users/eugen/Documents/3A/SystAcq/2425_MSC_SystAcq_MORAIS_TCHEGANG/NUCLEO-G474RET6-Inverter_Pinout/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">2425_MSC_SystAcq_MORAIS_TCHEGANG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Chargement...</div>
<div class="SRStatus" id="Searching">Recherche...</div>
<div class="SRStatus" id="NoMatches">Aucune correspondance</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_249f5b1c1f0038f6357547d57bb0fbe1.html">eugen</a></li><li class="navelem"><a class="el" href="dir_067d912cd3879a1f61905d9095bfb965.html">Documents</a></li><li class="navelem"><a class="el" href="dir_31e9ade491ab60ba41623d7f4a8e67f4.html">3A</a></li><li class="navelem"><a class="el" href="dir_b4ce98993de7f4bda46b17268173d215.html">SystAcq</a></li><li class="navelem"><a class="el" href="dir_8ad41b21d75b2ec50c75d77c47cb467b.html">2425_MSC_SystAcq_MORAIS_TCHEGANG</a></li><li class="navelem"><a class="el" href="dir_e47a32c119e09b105b38177550a27f00.html">NUCLEO-G474RET6-Inverter_Pinout</a></li><li class="navelem"><a class="el" href="dir_2267497015469ecb2aa745c2ca28ff03.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_31319320ea5af4bd9e2db24c86b50732.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6838aaea9fb9bfcd568c663a79a22b66.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32g4xx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;stm32g4xx.h&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM20)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  0x04U,   <span class="comment">/* 7: TIMx_CH4N */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  0x38U,   <span class="comment">/* 8: TIMx_CH5  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  0x38U    <span class="comment">/* 9: TIMx_CH6  */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>};</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  0U,            <span class="comment">/* 8: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  8U             <span class="comment">/* 9: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>};</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  0U,            <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  0U             <span class="comment">/* 9: - NA */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>};</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>{</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  14U,           <span class="comment">/* 7: CC4NP */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  16U,           <span class="comment">/* 8: CC5P */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  20U            <span class="comment">/* 9: CC6P */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>};</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>{</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  7U,            <span class="comment">/* 7: OIS4N */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  8U,            <span class="comment">/* 8: OIS5 */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  10U            <span class="comment">/* 9: OIS6 */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>};</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_Pos (28U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_Msk (0x1U &lt;&lt; OCREF_CLEAR_SELECT_Pos)                </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>{</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  uint32_t RepetitionCounter;  </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>{</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>{</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  uint32_t BreakFilter;          </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  uint32_t BreakAFMode;           </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  uint32_t Break2State;          </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  uint32_t Break2Polarity;        </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  uint32_t Break2Filter;          </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  uint32_t Break2AFMode;          </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_TIM_SR_IDXF                         TIM_SR_IDXF          </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_TIM_SR_DIRF                         TIM_SR_DIRF          </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define LL_TIM_SR_IERRF                        TIM_SR_IERRF         </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define LL_TIM_SR_TERRF                        TIM_SR_TERRF         </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1 LL_TIM_OCMODE_ASYMMETRIC_PWM1</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2 LL_TIM_OCMODE_ASYMMETRIC_PWM2</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define LL_TIM_OCMODE_ASYMMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define LL_TIM_OCMODE_ASYMMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)                    </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_0) </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)                                   </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)                                   </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                                   </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                                 </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                 </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0) </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#if defined(ADC4)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#endif </span><span class="comment">/* ADC4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                     </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                                  </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#if defined(ADC5)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#endif </span><span class="comment">/* ADC5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define LL_TIM_ReArmBRK(_PARAM_)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define LL_TIM_ReArmBRK2(_PARAM_)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                                 </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               </span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        </span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define LL_TIM_INDEX_UP_DOWN     0x00000000U         </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="preprocessor">#define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="preprocessor">#define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           </span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="preprocessor">#define LL_TIM_INDEX_ALL           0x00000000U                           </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="preprocessor">#define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define LL_TIM_PWPRSC_X1     0x00000000U                                              </span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="preprocessor">#define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="preprocessor">#define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">#define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="preprocessor">    0U)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">#define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? \</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((__FREQ__) * ((__PSC__) + 1U))) - 16U)) : 0U)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>{</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>}</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>{</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>}</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span> </div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>{</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>}</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>{</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>}</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>{</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>}</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>{</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)RESET) ? 1UL : 0UL);</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>}</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>{</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>}</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>{</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>}</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>{</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>}</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>{</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>}</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>{</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>}</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>{</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>  uint32_t counter_mode;</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>  counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  {</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>    counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  }</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>}</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>{</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>}</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>{</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>}</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>{</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>}</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span> </div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>{</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>}</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span> </div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>{</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>}</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>{</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>}</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>__STATIC_INLINE uint32_t LL_TIM_GetCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>{</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>}</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>__STATIC_INLINE uint32_t LL_TIM_GetDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>{</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>}</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span> </div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>{</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>}</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>{</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>}</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>{</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>}</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span> </div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>{</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>}</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>{</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>}</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>{</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>}</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>{</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>}</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>{</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>}</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(<span class="keyword">const</span> uint32_t Counter)</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>{</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>  <span class="keywordflow">return</span> (((Counter &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>}</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span> </div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>{</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>}</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span> </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>{</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>}</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span> </div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>{</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>}</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>{</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>}</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>{</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>}</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span> </div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>{</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>}</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span> </div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>{</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>}</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>{</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>}</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>{</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>}</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>{</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>}</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span> </div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>{</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>}</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span> </div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>{</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>}</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span> </div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>{</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>}</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>{</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>}</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span> </div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>{</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>}</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>{</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>}</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>{</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>}</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>{</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>}</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span> </div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>{</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>}</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span> </div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>{</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>}</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>{</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span> </div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>}</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span> </div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>{</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span> </div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>}</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>{</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>}</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>{</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>}</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span> </div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>{</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>}</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span> </div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>{</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>}</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>{</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>}</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>{</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>}</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span> </div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>{</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>}</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span> </div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>{</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>}</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span> </div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>{</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>}</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>{</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>}</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span> </div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>{</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>}</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span> </div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>{</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>}</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span> </div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>{</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>}</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span> </div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>{</div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>, CompareValue);</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>}</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span> </div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>{</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>}</div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span> </div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>{</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>}</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span> </div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span>{</div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>}</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span> </div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>{</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>}</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span> </div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>{</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>}</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span> </div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>{</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>));</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>}</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span> </div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>{</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>}</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span> </div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidthPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidthPrescaler)</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>{</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>, PulseWidthPrescaler);</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>}</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span> </div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>{</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>));</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>}</div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span> </div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidth(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidth)</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>{</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>, PulseWidth &lt;&lt; TIM_ECR_PW_Pos);</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>}</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span> </div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>{</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>));</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>}</div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>{</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>             (Configuration &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>}</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>{</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>}</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span> </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>{</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>}</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span> </div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>{</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>}</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span> </div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>{</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>}</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>{</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>}</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span> </div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>{</div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>  <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>}</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span> </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>{</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>}</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span> </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>{</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>}</div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span> </div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>{</div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>}</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span> </div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>{</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>}</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span> </div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>{</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>}</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span> </div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>{</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>}</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>{</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>}</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span> </div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>{</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>}</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span> </div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>{</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>}</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span> </div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>{</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>}</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>{</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>}</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span> </div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span>{</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>}</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span> </div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>{</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>}</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span> </div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>{</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>}</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span> </div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>{</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>}</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span> </div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>{</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>}</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span> </div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>{</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span>}</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span> </div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>{</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>}</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span> </div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span>{</div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span>}</div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span> </div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>{</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>}</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span> </div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>{</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>}</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span> </div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>{</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>}</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span> </div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetETRSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRSource)</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>{</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>, TIMx_AF1_ETRSEL, ETRSource);</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>}</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span> </div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span>{</div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>}</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span> </div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>{</div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>}</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span> </div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>{</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>}</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSMSPreloadSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PreloadSource)</div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>{</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>, PreloadSource);</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>}</div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span> </div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>__STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>{</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>));</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span>}</div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span> </div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>{</div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>}</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span> </div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>{</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>}</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span> </div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,</div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>                                      uint32_t BreakAFMode)</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span>{</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>, BreakPolarity | BreakFilter | BreakAFMode);</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>}</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span> </div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>{</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>}</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span> </div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>{</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>}</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span> </div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>{</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>}</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,</div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span>                                       uint32_t Break2AFMode)</div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>{</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>, Break2Polarity | Break2Filter | Break2AFMode);</div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span>}</div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span> </div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span>{</div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span>}</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span> </div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span>{</div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>}</div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span> </div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span>{</div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>}</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span> </div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span>{</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>}</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span> </div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>{</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>}</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span> </div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>{</div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>}</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span> </div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>{</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>}</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span> </div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>{</div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span>}</div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span> </div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span>{</div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>  SET_BIT(*pReg, Source);</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>}</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span> </div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span>{</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>  CLEAR_BIT(*pReg, Source);</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>}</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span> </div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span>                                                        uint32_t Polarity)</div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span>{</div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span>  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span>  MODIFY_REG(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span>}</div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span>{</div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span>}</div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span> </div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span>{</div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span>}</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span> </div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span>{</div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span>}</div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span> </div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetFallingDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span>{</div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>, DeadTime);</div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>}</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span> </div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span>__STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span>{</div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>));</div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span>}</div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span> </div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span>{</div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span>}</div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span> </div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span>{</div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span>}</div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span> </div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span>{</div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span>}</div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span> </div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span>{</div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span>}</div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span> </div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span>{</div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span>}</div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span> </div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span>{</div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span>}</div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span> </div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span>{</div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>)) ? 1U : 0U);</div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span>}</div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span> </div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexDirection(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexDirection)</div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>{</div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>, IndexDirection);</div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span>}</div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span> </div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span>__STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span>{</div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>));</div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span>}</div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span> </div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span>{</div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span>}</div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span> </div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span>{</div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>}</div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span> </div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>{</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span>}</div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span> </div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexPositionning(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexPositionning)</div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>{</div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, IndexPositionning);</div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>}</div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span> </div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span>__STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span>{</div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>));</div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span>}</div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span> </div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigIDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Configuration)</div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span>{</div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, Configuration);</div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span>}</div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span> </div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>{</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a48ce9972eb643ae4f34bd75a0b931ad4">TISEL</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a>), Remap);</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>}</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span> </div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableHSE32(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>{</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>}</div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span> </div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableHSE32(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>{</div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span>}</div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span> </div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span>{</div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span>}</div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span> </div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>{</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>,</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>             ((OCRefClearInputSource &amp; OCREF_CLEAR_SELECT_Msk) &gt;&gt; OCREF_CLEAR_SELECT_Pos) &lt;&lt; TIM_SMCR_OCCS_Pos);</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a1e2d623b6e3ef17672550a56cb01354f">AF2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a>, OCRefClearInputSource);</div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span>}</div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span>{</div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>}</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span> </div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>{</div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>}</div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span> </div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>{</div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>}</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span> </div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span>{</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span>}</div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span> </div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>{</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>}</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span> </div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>{</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>}</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span> </div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>{</div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>}</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span> </div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span>{</div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>}</div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span> </div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span>{</div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span>}</div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span> </div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span>{</div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>}</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span> </div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>{</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>}</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span> </div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span>{</div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span>}</div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span> </div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span>{</div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>}</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span> </div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span>{</div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>}</div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span> </div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span>{</div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span>}</div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span> </div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span>{</div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>}</div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span> </div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span>{</div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span>}</div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span> </div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span>{</div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span>}</div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span> </div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span>{</div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>}</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span> </div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span>{</div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span>}</div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span> </div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span>{</div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span>}</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span> </div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span>{</div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>}</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span> </div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span>{</div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span>}</div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span> </div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span>{</div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span>}</div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span> </div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span>{</div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span>}</div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span> </div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span>{</div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span>}</div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span> </div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span>{</div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span>}</div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span> </div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span>{</div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span>}</div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span> </div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span>{</div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span>}</div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span> </div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span>{</div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>}</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span> </div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span>{</div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>}</div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span> </div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span>{</div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>}</div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span> </div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span>{</div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>));</div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span>}</div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span> </div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span>{</div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span>}</div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span> </div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>{</div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>));</div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span>}</div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span> </div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span>{</div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span>}</div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span> </div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span>{</div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>));</div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span>}</div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span> </div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_DIR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span>{</div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span>}</div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span> </div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>{</div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>));</div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span>}</div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span> </div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IDX(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span>{</div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span>}</div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span>{</div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span>}</div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span> </div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span>{</div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>}</div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span> </div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span>{</div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span>}</div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span> </div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span>{</div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>}</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span> </div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span>{</div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>}</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span> </div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span>{</div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>}</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span> </div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span>{</div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>}</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span> </div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span>{</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>}</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span> </div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span>{</div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>}</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span> </div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span>{</div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>}</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span> </div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span>{</div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span>}</div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span> </div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span>{</div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>}</div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span> </div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span>{</div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span>}</div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span> </div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span>{</div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span>}</div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span> </div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span>{</div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span>}</div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span> </div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span>{</div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>}</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span> </div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span>{</div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>}</div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span> </div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span>{</div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>}</div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span> </div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span>{</div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span>}</div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span> </div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span>{</div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span>}</div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span> </div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span>{</div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span>}</div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span> </div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span>{</div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span>}</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span> </div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span>{</div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span>}</div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span> </div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span>{</div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span>}</div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span> </div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span>{</div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"> 6189</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span>}</div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span> </div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span>{</div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span>}</div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span> </div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span>{</div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span>}</div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span> </div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>{</div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>}</div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span> </div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span>{</div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span>}</div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span> </div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IERR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span>{</div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span>}</div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span> </div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span>{</div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span>}</div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span> </div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span>{</div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span>}</div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span> </div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_DIR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span>{</div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span>}</div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span> </div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span>{</div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span>}</div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span> </div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span>{</div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span>}</div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span> </div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IDX(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span>{</div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span>}</div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span> </div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span>{</div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>}</div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span> </div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span>{</div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>}</div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span> </div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span>{</div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span>}</div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span> </div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"> 6381</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span>{</div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span>}</div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span> </div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span>{</div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span>}</div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span> </div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span>{</div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span>}</div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span> </div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span>{</div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>}</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span> </div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span>{</div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span>}</div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span> </div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span>{</div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span>}</div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span> </div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span>{</div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span>}</div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span> </div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span>{</div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span>}</div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span> </div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span>{</div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>}</div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span> </div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span>{</div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span>}</div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span> </div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span>{</div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span>}</div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span> </div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span>{</div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span>}</div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span> </div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span>{</div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span>}</div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span> </div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span>{</div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span>}</div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span> </div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span>{</div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span>}</div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span> </div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span>{</div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span>}</div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span> </div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span>{</div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span>}</div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span> </div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span>{</div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span>}</div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span> </div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span>{</div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span>}</div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span> </div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span>{</div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span>}</div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span> </div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span>{</div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span>}</div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span> </div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span>{</div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span>}</div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span> </div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span>{</div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span>}</div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span> </div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span>{</div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span>}</div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span> </div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span>{</div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span>}</div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span> </div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span>{</div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span>}</div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span> </div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span>{</div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span>}</div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span> </div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>ErrorStatus LL_TIM_DeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span>ErrorStatus LL_TIM_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span>ErrorStatus LL_TIM_OC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span>ErrorStatus LL_TIM_IC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span>ErrorStatus LL_TIM_ENCODER_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span>ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span>ErrorStatus LL_TIM_BDTR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span> </div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM15 || TIM16 || TIM17 || TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span> </div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span>}</div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span> </div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32G4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15089</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14808</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0aa97562e99927a6f0fc3a397cafb7d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a></div><div class="ttdeci">#define TIM_ECR_IDIR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15675</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15312</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14937</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12b787c9964541301871e871b630b48a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a></div><div class="ttdeci">#define TIM_CR1_DITHEN</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14838</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16c1f64a5b704d4df6607f8c1b4a978d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a></div><div class="ttdeci">#define TIM_ECR_PW</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15691</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15080</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15119</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14962</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15092</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14980</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15060</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15024</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14946</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15098</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ed336e59081fe830617f97dcb71678b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a></div><div class="ttdeci">#define TIM_BDTR_BKDSRM</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15484</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14864</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15460</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32ed1742abe86a410de134513ae6f2fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a></div><div class="ttdeci">#define TIM_DIER_TERRIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15013</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14943</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14818</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga382c17e8cdddf2f527d9358813fffdb9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a></div><div class="ttdeci">#define TIM_SR_TERRF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15075</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15048</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15318</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15021</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14824</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50686df73ab0534290cf5a6828329e76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a></div><div class="ttdeci">#define TIM_ECR_IPOS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15685</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15477</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5168e7f269c569c733b656bb86b5c3a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI1SEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15618</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga518c7160f9684a5aa4022576b9c1fd19"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a></div><div class="ttdeci">#define TIM_OR_HSE32EN</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15613</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14925</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15086</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15414</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58c65231de95b67cb2d115064ab57f60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a></div><div class="ttdeci">#define TIM_BDTR_BKBID</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15491</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14989</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15463</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15001</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14959</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64eab541f77871d45165ed3184bb2e08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a></div><div class="ttdeci">#define TIM_SMCR_SMSPS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14954</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15420</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14971</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bc717d1ec4bfa6f9bef540779d2b6c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a></div><div class="ttdeci">#define TIM_DTR2_DTGF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15651</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14811</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15039</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15123</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga71a6659870c345efab9637b2262d509c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a></div><div class="ttdeci">#define TIM_DTR2_DTAE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15663</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15457</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14965</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga759883f669298c750d8dbf3d2fd2fab2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a></div><div class="ttdeci">#define TIM_BDTR_BK2DSRM</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15487</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga784cf9cc2902bb9e2b0f59e7396f9942"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a></div><div class="ttdeci">#define TIM_SR_IERRF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15072</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14998</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c19a6840ec57afc1b9ae48703f60fc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI3SEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15634</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15036</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7de85751b222066b2c1de80d698827ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a></div><div class="ttdeci">#define TIM_DTR2_DTPE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15666</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15445</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7eff9d6247daaa7bdbd6f009ab80d595"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI4SEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15642</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8158f6fa80ed75131acce883f7341571"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a></div><div class="ttdeci">#define TIM_ECR_PWPRSC</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15703</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15045</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15054</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14916</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8a1cd80042780c57937ee8524d30ab79"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a></div><div class="ttdeci">#define TIM_ECR_FIDX</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15681</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8ac567e21c57eaabdd172d1d82bb9826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a></div><div class="ttdeci">#define TIM_SR_DIRF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15069</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15131</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15374</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15033</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14802</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15480</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14912</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa22d13cffa92e5946c18e80c1c07dfbe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a></div><div class="ttdeci">#define TIM_DIER_IERRIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15010</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14805</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14977</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14853</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15423</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14995</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14843</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab02881ad1b3d96fdaf94f5e78b804a88"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a></div><div class="ttdeci">#define TIM_DIER_IDXIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15004</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15167</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15451</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3c8126b8cc13f3338b59f1e91202d43"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a></div><div class="ttdeci">#define TIM_BDTR_BK2BID</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15494</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15116</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9d9b6b1d484eae5d216bea60c1bdb0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a></div><div class="ttdeci">#define TIM_DIER_DIRIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15007</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15508</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14983</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15433</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15499</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14828</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15030</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15473</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14814</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14861</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15063</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15027</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad5101536a320858565935c48faf4d134"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a></div><div class="ttdeci">#define TIM_SMCR_SMSPE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14950</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15095</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15417</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14849</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14974</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14986</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14895</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15470</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14929</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15057</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14904</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed84536256f581842beee1fdbbdd28bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a></div><div class="ttdeci">#define TIM_ECR_IE</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15671</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15042</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14846</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:14834</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15051</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15454</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafbb1198b575c7b91ec696f449bb7ba5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a></div><div class="ttdeci">#define TIM1_AF2_OCRSEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15605</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe416b36c9b4349496836720694be361"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a></div><div class="ttdeci">#define TIM_SR_IDXF</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15066</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff4d8ae0f229b42960fe34be62a3b499"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI2SEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:15626</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:861</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:867</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0d70acd32aa0878ec4c3effe4da2a450"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">TIM_TypeDef::DTR2</a></div><div class="ttdeci">__IO uint32_t DTR2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:883</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:875</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:868</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:879</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a1e2d623b6e3ef17672550a56cb01354f"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1e2d623b6e3ef17672550a56cb01354f">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:887</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:865</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:881</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a48ce9972eb643ae4f34bd75a0b931ad4"><div class="ttname"><a href="struct_t_i_m___type_def.html#a48ce9972eb643ae4f34bd75a0b931ad4">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:885</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:876</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:878</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:864</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:873</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:863</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:871</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7a81e7aac9bef80b126097f8e9f36d07"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:886</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:890</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:862</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_abdc104062ba8cfc777814df172cb6264"><div class="ttname"><a href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">TIM_TypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:884</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:877</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:888</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:866</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:872</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:874</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:870</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition</b> stm32g474xx.h:880</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Généré par&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
