# Advanced-Encryption-Standard-128-bit
Verilog HDL AES-128 core synthesized for Artix-7 FPGA. Features FSM control logic, UART bridge for real-time PC comms, and Python verification. Achieved successful Timing Closure and reduced logic congestion via optimized clock management.
