<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>基于QC-LDPC编码的循环移位网络的FPGA实现 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="基于QC-LDPC编码的循环移位网络的FPGA实现" />
<meta property="og:description" content="一、桶式移位寄存器(barrel shifter) 八位桶式移位寄存器的VHDL实现如下，由于每一层结构相似，于是采用生成语句for_generate实现，使用该代码实现的RTL级分析和理论的结构一致，仿真结果也符合预期。 entity barrel_shift is GENERIC(DATA_WIDTH: INTEGER:=8; CTRL_WIDTH: INTEGER:=3); Port (DATA_IN: IN STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0); CTRL: IN STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0); DATA_OUT: OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0) ); end barrel_shift; architecture Behavioral of barrel_shift is SIGNAL LAYER_1_TEMP: STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0); SIGNAL LAYER_2_TEMP: STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0); SIGNAL LAYER_3_TEMP: STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0); begin LAYER_1:FOR I IN 0 TO 7 GENERATE G1:IF I&lt;=3 GENERATE LAYER_1_TEMP(I)&lt;=DATA_IN(I)WHEN CTRL(2)=&#39;0&#39;ELSE DATA_IN(I&#43;4); END GENERATE G1; G2:IF I&gt;3 GENERATE LAYER_1_TEMP(I)&lt;=DATA_IN(I)WHEN CTRL(2)=&#39;0&#39;ELSE DATA_IN(I-4); END GENERATE G2; END GENERATE LAYER_1; LAYER_2:FOR I IN 0 TO 7 GENERATE G3:IF I&lt;=5 GENERATE LAYER_2_TEMP(I)&lt;=LAYER_1_TEMP(I)WHEN CTRL(1)=&#39;0&#39;ELSE LAYER_1_TEMP(I&#43;2); END GENERATE G3; G4:IF I&gt;5 GENERATE LAYER_2_TEMP(I)&lt;=LAYER_1_TEMP(I)WHEN CTRL(1)=&#39;0&#39;ELSE LAYER_1_TEMP(I-6); END GENERATE G4; END GENERATE LAYER_2; LAYER_3:FOR I IN 0 TO 7 GENERATE G5:IF I&lt;=6 GENERATE LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN CTRL(0)=&#39;0&#39;ELSE LAYER_2_TEMP(I&#43;1); END GENERATE G5; G6:IF I&gt;6 GENERATE LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN CTRL(0)=&#39;0&#39;ELSE LAYER_2_TEMP(I-7); END GENERATE G6; END GENERATE LAYER_3; DATA_OUT&lt;=LAYER_3_TEMP; end Behavioral; 二、QSN网络 2." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/a21b726ab7e0fb7fefeea585e43b59bd/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2024-01-27T15:25:08+08:00" />
<meta property="article:modified_time" content="2024-01-27T15:25:08+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">基于QC-LDPC编码的循环移位网络的FPGA实现</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h2><img alt="" height="158" src="https://images2.imgbox.com/d0/a4/3qpL0tWu_o.png" width="1200">一、桶式移位寄存器(barrel shifter) </h2> 
<p><img alt="" height="193" src="https://images2.imgbox.com/76/47/ADoF5khg_o.png" width="1200"></p> 
<p class="img-center"><img alt="" height="336" src="https://images2.imgbox.com/d0/27/DAgGI6yS_o.png" width="500"></p> 
<p><img alt="" height="361" src="https://images2.imgbox.com/b1/84/2nVOB9zl_o.png" width="1200"></p> 
<p>        八位桶式移位寄存器的VHDL实现如下，由于每一层结构相似，于是采用生成语句for_generate实现，使用该代码实现的RTL级分析和理论的结构一致，仿真结果也符合预期。 </p> 
<pre><code class="language-XML">entity barrel_shift is
  GENERIC(DATA_WIDTH:   INTEGER:=8;
          CTRL_WIDTH:   INTEGER:=3);
  Port (DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        CTRL:       IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
        );
end barrel_shift;

architecture Behavioral of barrel_shift is
SIGNAL LAYER_1_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
SIGNAL LAYER_2_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
SIGNAL LAYER_3_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
begin
    LAYER_1:FOR I IN 0 TO 7 GENERATE
        G1:IF I&lt;=3 GENERATE
            LAYER_1_TEMP(I)&lt;=DATA_IN(I)WHEN CTRL(2)='0'ELSE DATA_IN(I+4);
        END GENERATE G1;
        G2:IF I&gt;3 GENERATE                                              
            LAYER_1_TEMP(I)&lt;=DATA_IN(I)WHEN CTRL(2)='0'ELSE DATA_IN(I-4);
        END GENERATE G2;                                                 
    END GENERATE LAYER_1;
    
    LAYER_2:FOR I IN 0 TO 7 GENERATE
        G3:IF I&lt;=5 GENERATE
            LAYER_2_TEMP(I)&lt;=LAYER_1_TEMP(I)WHEN CTRL(1)='0'ELSE LAYER_1_TEMP(I+2);
        END GENERATE G3;
        G4:IF I&gt;5 GENERATE                                              
            LAYER_2_TEMP(I)&lt;=LAYER_1_TEMP(I)WHEN CTRL(1)='0'ELSE LAYER_1_TEMP(I-6);
        END GENERATE G4;                                                 
    END GENERATE LAYER_2;
    
    LAYER_3:FOR I IN 0 TO 7 GENERATE
        G5:IF I&lt;=6 GENERATE
            LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN CTRL(0)='0'ELSE LAYER_2_TEMP(I+1);
        END GENERATE G5;
        G6:IF I&gt;6 GENERATE                                              
            LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN CTRL(0)='0'ELSE LAYER_2_TEMP(I-7);
        END GENERATE G6;                               
    END GENERATE LAYER_3;    
    
    DATA_OUT&lt;=LAYER_3_TEMP;
    
end Behavioral;</code></pre> 
<p><img alt="" height="770" src="https://images2.imgbox.com/9a/6e/mBWSCxXW_o.png" width="976"><img alt="" height="220" src="https://images2.imgbox.com/a6/74/miI5S3QF_o.png" width="1200"></p> 
<h2>二、QSN网络</h2> 
<p><img alt="" height="408" src="https://images2.imgbox.com/01/26/zibb0tuG_o.png" width="1200"></p> 
<h3> 2.1LSN网络</h3> 
<p><img alt="" height="153" src="https://images2.imgbox.com/e2/ea/6OwkOWjv_o.png" width="1200"></p> 
<p class="img-center"><img alt="" height="376" src="https://images2.imgbox.com/c9/75/gv46wZmM_o.png" width="482"></p> 
<p>        该网络的VHDL代码和RTL分析如下 </p> 
<pre><code>entity LSN_9x8_network is
  GENERIC(DATA_WIDTH:   INTEGER:=9;
          CTRL_WIDTH:   INTEGER:=4);
  Port (DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        LSN_CTRL:   IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0)
        );
end LSN_9x8_network;

architecture Behavioral of LSN_9x8_network is
SIGNAL LAYER_1_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-9 DOWNTO 0);
SIGNAL LAYER_2_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-5 DOWNTO 0);
SIGNAL LAYER_3_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-3 DOWNTO 0);
SIGNAL LAYER_4_TEMP:    STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
begin
    LAYER_1:FOR I IN 0 TO 0 GENERATE
        G1:IF I=0 GENERATE
            LAYER_1_TEMP(I)&lt;=DATA_IN(I)WHEN LSN_CTRL(3)='0'ELSE DATA_IN(I+8);
        END GENERATE G1;                                       
    END GENERATE LAYER_1;
    
    LAYER_2:FOR I IN 0 TO 4 GENERATE--5
        G2:IF I=0 GENERATE
            LAYER_2_TEMP(I)&lt;=LAYER_1_TEMP(I)WHEN LSN_CTRL(2)='0'ELSE DATA_IN(I+4);
        END GENERATE G2; 
        G3:IF I&gt;0 GENERATE
            LAYER_2_TEMP(I)&lt;=DATA_IN(I)     WHEN LSN_CTRL(2)='0'ELSE DATA_IN(I+4);
        END GENERATE G3;                                               
    END GENERATE LAYER_2;
    
    LAYER_3:FOR I IN 0 TO 6 GENERATE--7
        G4:IF I&lt;=2 GENERATE
            LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN LSN_CTRL(1)='0'ELSE LAYER_2_TEMP(I+2);
        END GENERATE G4; 
        G5:IF I&gt;2 AND I&lt;=4 GENERATE
            LAYER_3_TEMP(I)&lt;=LAYER_2_TEMP(I)WHEN LSN_CTRL(1)='0'ELSE DATA_IN(I+2);
        END GENERATE G5;
        G6:IF I&gt;4 GENERATE
            LAYER_3_TEMP(I)&lt;=DATA_IN(I)     WHEN LSN_CTRL(0)='0'ELSE DATA_IN(I+2);
        END GENERATE G6;                 
    END GENERATE LAYER_3;    
    
    LAYER_4:FOR I IN 0 TO 7 GENERATE---8
        G7:IF I&lt;=5 GENERATE
            LAYER_4_TEMP(I)&lt;=LAYER_3_TEMP(I)WHEN LSN_CTRL(0)='0'ELSE LAYER_3_TEMP(I+1);
        END GENERATE G7; 
        G8:IF I=6 GENERATE
            LAYER_4_TEMP(I)&lt;=LAYER_3_TEMP(I)WHEN LSN_CTRL(0)='0'ELSE DATA_IN(I+1);
        END GENERATE G8;
        G9:IF I&gt;6 GENERATE
            LAYER_4_TEMP(I)&lt;=DATA_IN(I)     WHEN LSN_CTRL(0)='0'ELSE DATA_IN(I+1);
        END GENERATE G9;                         
    END GENERATE LAYER_4; 
    
    DATA_OUT&lt;=LAYER_4_TEMP(DATA_WIDTH-2 DOWNTO 0);
    
end Behavioral;</code></pre> 
<p><img alt="" height="768" src="https://images2.imgbox.com/6a/cb/baTIw1XE_o.png" width="1105"><img alt="" height="177" src="https://images2.imgbox.com/af/83/92YEw4qG_o.png" width="1200"><img alt="" height="194" src="https://images2.imgbox.com/e4/61/0AqvS6yd_o.png" width="1200"></p> 
<h3> 2.2RSN网络 </h3> 
<p><img alt="" height="157" src="https://images2.imgbox.com/36/f4/CimxLydN_o.png" width="1200"></p> 
<p style="text-align:center;"><img alt="" height="395" src="https://images2.imgbox.com/16/b3/FzOitKzN_o.png" width="503"></p> 
<p><img alt="" height="268" src="https://images2.imgbox.com/ec/90/FH6Fn4jz_o.png" width="1200"></p> 
<p> 9x9的右移网络的VHDL实现和RTL分析如下</p> 
<pre><code>entity RSN_9x9_network is
  GENERIC(DATA_WIDTH:   INTEGER:=9;
          CTRL_WIDTH:   INTEGER:=4);
  Port (DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        RSN_CTRL:   IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
        );
end RSN_9x9_network;

architecture Behavioral of RSN_9x9_network is
    COMPONENT LSN_9x8_network IS
       GENERIC(DATA_WIDTH:   INTEGER:=9;
               CTRL_WIDTH:   INTEGER:=4);
        Port (
        DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        LSN_CTRL:   IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0)
        );
    END COMPONENT;
begin
   LSN_9X8:LSN_9x8_network
    GENERIC MAP(
    DATA_WIDTH  =&gt;  DATA_WIDTH,
    CTRL_WIDTH  =&gt;  CTRL_WIDTH
    )
    PORT MAP(   
    DATA_IN(0)  =&gt;  DATA_IN(8),
    DATA_IN(1)  =&gt;  DATA_IN(7),
    DATA_IN(2)  =&gt;  DATA_IN(6),
    DATA_IN(3)  =&gt;  DATA_IN(5),
    DATA_IN(4)  =&gt;  DATA_IN(4),
    DATA_IN(5)  =&gt;  DATA_IN(3),
    DATA_IN(6)  =&gt;  DATA_IN(2),
    DATA_IN(7)  =&gt;  DATA_IN(1), 
    DATA_IN(8)  =&gt;  DATA_IN(0),   
    LSN_CTRL    =&gt;  RSN_CTRL,
    DATA_OUT(0) =&gt;  DATA_OUT(8),
    DATA_OUT(1) =&gt;  DATA_OUT(7),
    DATA_OUT(2) =&gt;  DATA_OUT(6),
    DATA_OUT(3) =&gt;  DATA_OUT(5),
    DATA_OUT(4) =&gt;  DATA_OUT(4),
    DATA_OUT(5) =&gt;  DATA_OUT(3),
    DATA_OUT(6) =&gt;  DATA_OUT(2),
    DATA_OUT(7) =&gt;  DATA_OUT(1)
    );              
    DATA_OUT(0) &lt;=  DATA_IN(0);
end Behavioral;</code></pre> 
<p><img alt="" height="769" src="https://images2.imgbox.com/0e/ef/GFRPl2cs_o.png" width="1200"></p> 
<p><img alt="" height="217" src="https://images2.imgbox.com/35/43/mooDA2Zn_o.png" width="1200"><img alt="" height="214" src="https://images2.imgbox.com/49/ef/zOuEbEVF_o.png" width="1200"></p> 
<h3>  2.3MN网络</h3> 
<p><img alt="" height="161" src="https://images2.imgbox.com/d6/04/LhNHtoCd_o.png" width="1200"></p> 
<p class="img-center"><img alt="" height="534" src="https://images2.imgbox.com/d8/df/nOgFinFj_o.png" width="554"></p> 
<pre><code>entity MN_9x9_network is
  GENERIC(DATA_WIDTH:   INTEGER:=9);
  Port (LSN_DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        RSN_DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        M_CTRL:         IN  STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        DATA_OUT:       OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
        );
end MN_9x9_network;

architecture Behavioral of MN_9x9_network is
begin
    G1:FOR I IN 0 TO DATA_WIDTH-2 GENERATE
        DATA_OUT(I)&lt;=RSN_DATA_IN(I) WHEN M_CTRL(I)='0' ELSE LSN_DATA_IN(I);
    END GENERATE G1;
    DATA_OUT(8)&lt;='0' WHEN FALSE ELSE RSN_DATA_IN(8);
end Behavioral;</code></pre> 
<p class="img-center"><img alt="" height="473" src="https://images2.imgbox.com/4e/44/A70g15Gy_o.png" width="451"></p> 
<h3> 2.4控制模块 </h3> 
<p><img alt="" height="459" src="https://images2.imgbox.com/68/fa/zcToLlVn_o.png" width="1200"></p> 
<p> 控制模块的VHDL实现和仿真波形图如下</p> 
<pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity CTRL is
  GENERIC(DATA_WIDTH:   INTEGER:=9;
          CTRL_WIDTH:   INTEGER:=4);
  Port (CLK:        IN  STD_LOGIC;
        RST_N:      IN  STD_LOGIC;
        EN:         IN  STD_LOGIC;
        SHIFT_NUM:  IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        M:          OUT STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        LSN_SHIFT:  OUT STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        RSN_SHIFT:  OUT STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0); 
        VALID:      OUT STD_LOGIC  
        );
end CTRL;

architecture Behavioral of CTRL is

begin
    LSN_SHIFT_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN
            LSN_SHIFT&lt;=(OTHERS=&gt;'0');
        ELSIF RISING_EDGE(CLK) THEN
            IF EN='1'THEN
                LSN_SHIFT&lt;=SHIFT_NUM;
            END IF;
        END IF;
    END PROCESS;
    
    RSN_SHIFT_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN
            RSN_SHIFT&lt;=(OTHERS=&gt;'0');
        ELSIF RISING_EDGE(CLK) THEN
            IF EN='1'THEN
                RSN_SHIFT&lt;=9-SHIFT_NUM;
            END IF;
        END IF;
    END PROCESS;
    
    M_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN
            M&lt;=(OTHERS=&gt;'0');
        ELSIF RISING_EDGE(CLK) THEN
            IF EN='1'THEN
                IF SHIFT_NUM&gt;=9 THEN M(0)&lt;='0';ELSE M(0)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=8 THEN M(1)&lt;='0';ELSE M(1)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=7 THEN M(2)&lt;='0';ELSE M(2)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=6 THEN M(3)&lt;='0';ELSE M(3)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=5 THEN M(4)&lt;='0';ELSE M(4)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=4 THEN M(5)&lt;='0';ELSE M(5)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=3 THEN M(6)&lt;='0';ELSE M(6)&lt;='1';END IF;
                IF SHIFT_NUM&gt;=2 THEN M(7)&lt;='0';ELSE M(7)&lt;='1';END IF;
            END IF;
        END IF;
    END PROCESS;
    
    VALID_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN                 
            VALID&lt;='0';            
        ELSIF RISING_EDGE(CLK) THEN      
            IF EN='1'THEN
                VALID&lt;='1';       
            ELSE
                VALID&lt;='0';       
            END IF;
        END IF;
    END PROCESS;
end Behavioral;</code></pre> 
<h3><img alt="" height="247" src="https://images2.imgbox.com/8a/87/xIlh9JQf_o.png" width="1200">  2.5顶层</h3> 
<p>        顶层的作用是将子模块例化，VHDL实现和RTL分析如下</p> 
<pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity QSN_9x9_network is
  GENERIC(DATA_WIDTH:   INTEGER:=9;
          CTRL_WIDTH:   INTEGER:=4);
  Port (CLK:        IN  STD_LOGIC;
        RST_N:      IN  STD_LOGIC;
        EN:         IN  STD_LOGIC;
        SHIFT_NUM:  IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        VALID:      OUT STD_LOGIC
        );
end QSN_9x9_network;

architecture Behavioral of QSN_9x9_network is
    COMPONENT LSN_9x8_network IS
       GENERIC(DATA_WIDTH:   INTEGER:=9;
               CTRL_WIDTH:   INTEGER:=4);
        Port (
        DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        LSN_CTRL:   IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0)
        );
    END COMPONENT;
    
    COMPONENT RSN_9x9_network IS
       GENERIC(DATA_WIDTH:   INTEGER:=9;
               CTRL_WIDTH:   INTEGER:=4);
        Port (
        DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        RSN_CTRL:   IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        DATA_OUT:   OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
        );
    END COMPONENT;
    
    COMPONENT MN_9x9_network IS
       GENERIC(DATA_WIDTH:   INTEGER:=9);
        Port (
        LSN_DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        RSN_DATA_IN:    IN  STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
        M_CTRL:         IN  STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        DATA_OUT:       OUT STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0)
        );
    END COMPONENT;
    
    COMPONENT CTRL IS
        GENERIC(DATA_WIDTH:   INTEGER:=9;
                CTRL_WIDTH:   INTEGER:=4);
        Port (
        CLK:        IN  STD_LOGIC;
        RST_N:      IN  STD_LOGIC;
        EN:         IN  STD_LOGIC;
        SHIFT_NUM:  IN  STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        M:          OUT STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
        LSN_SHIFT:  OUT STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
        RSN_SHIFT:  OUT STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0); 
        VALID:      OUT STD_LOGIC  
        );
    END COMPONENT;
--CTRL
SIGNAL M_CTRL:      STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
SIGNAL LSN_SHIFT:   STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
SIGNAL RSN_SHIFT:   STD_LOGIC_VECTOR(CTRL_WIDTH-1 DOWNTO 0);
SIGNAL CTRL_EN:     STD_LOGIC;
--LSN
SIGNAL LSN_OUT:     STD_LOGIC_VECTOR(DATA_WIDTH-2 DOWNTO 0);
--RSN
SIGNAL RSN_OUT:     STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
--MN_OUT
SIGNAL OUT_REG:     STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
SIGNAL DATA_OUT_REG:STD_LOGIC_VECTOR(DATA_WIDTH-1 DOWNTO 0);
--VALID_REG
SIGNAL VALID_REG:   STD_LOGIC;
begin
    CTRL_GE:CTRL
    GENERIC MAP(
    DATA_WIDTH =&gt;   DATA_WIDTH,
    CTRL_WIDTH =&gt;   CTRL_WIDTH
    )
    PORT MAP(
    CLK        =&gt;   CLK,
    RST_N      =&gt;   RST_N,
    EN         =&gt;   EN,
    SHIFT_NUM  =&gt;   SHIFT_NUM,
    M          =&gt;   M_CTRL,
    LSN_SHIFT  =&gt;   LSN_SHIFT,
    RSN_SHIFT  =&gt;   RSN_SHIFT,
    VALID      =&gt;   CTRL_EN
    );
    
    LSN:LSN_9x8_network
    GENERIC MAP(
    DATA_WIDTH =&gt;   DATA_WIDTH,
    CTRL_WIDTH =&gt;   CTRL_WIDTH
    )
    PORT MAP(
    DATA_IN    =&gt;   DATA_IN,  
    LSN_CTRL   =&gt;   LSN_SHIFT,
    DATA_OUT   =&gt;   LSN_OUT
    );
    
    RSN:RSN_9x9_network
    GENERIC MAP(
    DATA_WIDTH =&gt;   DATA_WIDTH,
    CTRL_WIDTH =&gt;   CTRL_WIDTH
    )
    PORT MAP(
    DATA_IN    =&gt;   DATA_IN,  
    RSN_CTRL   =&gt;   RSN_SHIFT,
    DATA_OUT   =&gt;   RSN_OUT
    );
    
    MN:MN_9x9_network
    GENERIC MAP(
    DATA_WIDTH =&gt;   DATA_WIDTH
    )
    PORT MAP(  
    LSN_DATA_IN=&gt;   LSN_OUT,
    RSN_DATA_IN=&gt;   RSN_OUT,
    M_CTRL     =&gt;   M_CTRL,
    DATA_OUT   =&gt;   OUT_REG
    );
    
    OUT_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN
            DATA_OUT_REG&lt;=(OTHERS=&gt;'0');
        ELSIF RISING_EDGE(CLK)THEN
            IF CTRL_EN='1'THEN
                DATA_OUT_REG&lt;=OUT_REG;
            END IF;
        END IF;
    END PROCESS;
    
    DATA_OUT&lt;=DATA_OUT_REG;
    
    VALID_REG_GE:PROCESS(CLK,RST_N)
    BEGIN
        IF RST_N='0'THEN
            VALID_REG&lt;='0';
        ELSIF RISING_EDGE(CLK)THEN
            IF CTRL_EN='1'THEN
                VALID_REG&lt;='1';
            ELSE
                VALID_REG&lt;='0';
            END IF;
        END IF;
    END PROCESS;
    
    VALID&lt;=VALID_REG;

end Behavioral;</code></pre> 
<p><img alt="" height="775" src="https://images2.imgbox.com/3f/b9/OBks6v0J_o.png" width="1200"></p> 
<p>        使用时钟CLK和复位信号RST_N控制时序，并加入输入输出使能信号。最后实现的结果如下，可以看到左循环移位1~9的结果均正确。 </p> 
<p><img alt="" height="316" src="https://images2.imgbox.com/9f/64/aPTBaXna_o.png" width="1200"></p> 
<h2><img alt="" height="573" src="https://images2.imgbox.com/0e/5f/aBUXCXak_o.png" width="1200"></h2>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/5771e81c7f066f86b5891007eba5e4ec/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Tomcat中如何指定Jdk版本</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/dafd1a8f883610dcee61456646cb93a8/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">ValueConverters.NET</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>