rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1729066495
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00100001', 0, '// LD HL,0xfe4b')
('01001011', 0, 0)
('11111110', 0, 0)
('00100010', 0, '// LD (0x4b),HL')
('01001011', 0, 0)
('00000000', 0, 0)
('00100001', 0, '// LD HL,0x4b')
('01001011', 0, 0)
('00000000', 0, 0)
('11001011', 0, '// RES 0,(HL)')
('10000110', '(0000000001001011)=01001010', 0)
('00100001', 0, '// LD HL,0x4c')
('01001100', 0, 0)
('00000000', 0, 0)
('11001011', 0, '// RES 0,(HL)')
('10000110', '(0000000001001100)=11111110', 0)
('11001011', 0, '// RES 1,(HL)')
('10001110', '(0000000001001100)=11111100', 0)
('11001011', 0, '// RES 2,(HL)')
('10010110', '(0000000001001100)=11111000', 0)
('11001011', 0, '// RES 3,(HL)')
('10011110', '(0000000001001100)=11110000', 0)
('11001011', 0, '// RES 4,(HL)')
('10100110', '(0000000001001100)=11100000', 0)
('11001011', 0, '// RES 5,(HL)')
('10101110', '(0000000001001100)=11000000', 0)
('11001011', 0, '// RES 6,(HL)')
('10110110', '(0000000001001100)=10000000', 0)
('11001011', 0, '// RES 7,(HL)')
('10111110', '(0000000001001100)=00000000', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD HL,0xfe4b
00100001
01001011
01001011
11111110
11111110
// LD (0x4b),HL
00100010
01001011
01001011
00000000
00000000


// LD HL,0x4b
00100001
01001011
01001011
00000000
00000000
// RES 0,(HL)
11001011
10000110
01001011
01001011

✅ Test( (0000000001001011)=01001010 ) is passed.
// LD HL,0x4c
00100001
01001100
01001100
00000000
00000000
// RES 0,(HL)
11001011
10000110
11111110
11111110

✅ Test( (0000000001001100)=11111110 ) is passed.
// RES 1,(HL)
11001011
10001110
11111110
11111110

✅ Test( (0000000001001100)=11111100 ) is passed.
// RES 2,(HL)
11001011
10010110
11111100
11111100

✅ Test( (0000000001001100)=11111000 ) is passed.
// RES 3,(HL)
11001011
10011110
11111000
11111000

✅ Test( (0000000001001100)=11110000 ) is passed.
// RES 4,(HL)
11001011
10100110
11110000
11110000

✅ Test( (0000000001001100)=11100000 ) is passed.
// RES 5,(HL)
11001011
10101110
11100000
11100000

✅ Test( (0000000001001100)=11000000 ) is passed.
// RES 6,(HL)
11001011
10110110
11000000
11000000

✅ Test( (0000000001001100)=10000000 ) is passed.
// RES 7,(HL)
11001011
10111110
10000000
10000000

✅ Test( (0000000001001100)=00000000 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000011110    DEC:30
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN xxxxxxxx
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 00000000    DEC:0
regL    :    BIN 01001100    DEC:76
regPC   :    BIN 0000000000011110    DEC:30
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010110    DEC:22
regDt   :    BIN 00000000    DEC:0
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 10000000    DEC:128
regOP   :    BIN 10111110    DEC:190
regOPo  :    BIN 11001011    DEC:203
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000010000000    DEC:128

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000001001011) 01001010
(0000000001001100) 00000000
----------------------------------------


557000.00ns INFO     cocotb.regression                  tb_instruction passed
557000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      557000.00           0.08    6835611.16  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                557000.00           0.08    6696785.89  **
                                                        *****************************************************************************************
                                                        
