

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Dec  9 22:33:49 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F887 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     008F                     OSCCON          equ	143	;# 
    97     0090                     OSCTUNE         equ	144	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0093                     SSPMSK          equ	147	;# 
   102     0093                     MSK             equ	147	;# 
   103     0094                     SSPSTAT         equ	148	;# 
   104     0095                     WPUB            equ	149	;# 
   105     0096                     IOCB            equ	150	;# 
   106     0097                     VRCON           equ	151	;# 
   107     0098                     TXSTA           equ	152	;# 
   108     0099                     SPBRG           equ	153	;# 
   109     009A                     SPBRGH          equ	154	;# 
   110     009B                     PWM1CON         equ	155	;# 
   111     009C                     ECCPAS          equ	156	;# 
   112     009D                     PSTRCON         equ	157	;# 
   113     009E                     ADRESL          equ	158	;# 
   114     009F                     ADCON1          equ	159	;# 
   115     0105                     WDTCON          equ	261	;# 
   116     0107                     CM1CON0         equ	263	;# 
   117     0108                     CM2CON0         equ	264	;# 
   118     0109                     CM2CON1         equ	265	;# 
   119     010C                     EEDATA          equ	268	;# 
   120     010C                     EEDAT           equ	268	;# 
   121     010D                     EEADR           equ	269	;# 
   122     010E                     EEDATH          equ	270	;# 
   123     010F                     EEADRH          equ	271	;# 
   124     0185                     SRCON           equ	389	;# 
   125     0187                     BAUDCTL         equ	391	;# 
   126     0188                     ANSEL           equ	392	;# 
   127     0189                     ANSELH          equ	393	;# 
   128     018C                     EECON1          equ	396	;# 
   129     018D                     EECON2          equ	397	;# 
   130     0000                     INDF            equ	0	;# 
   131     0001                     TMR0            equ	1	;# 
   132     0002                     PCL             equ	2	;# 
   133     0003                     STATUS          equ	3	;# 
   134     0004                     FSR             equ	4	;# 
   135     0005                     PORTA           equ	5	;# 
   136     0006                     PORTB           equ	6	;# 
   137     0007                     PORTC           equ	7	;# 
   138     0008                     PORTD           equ	8	;# 
   139     0009                     PORTE           equ	9	;# 
   140     000A                     PCLATH          equ	10	;# 
   141     000B                     INTCON          equ	11	;# 
   142     000C                     PIR1            equ	12	;# 
   143     000D                     PIR2            equ	13	;# 
   144     000E                     TMR1            equ	14	;# 
   145     000E                     TMR1L           equ	14	;# 
   146     000F                     TMR1H           equ	15	;# 
   147     0010                     T1CON           equ	16	;# 
   148     0011                     TMR2            equ	17	;# 
   149     0012                     T2CON           equ	18	;# 
   150     0013                     SSPBUF          equ	19	;# 
   151     0014                     SSPCON          equ	20	;# 
   152     0015                     CCPR1           equ	21	;# 
   153     0015                     CCPR1L          equ	21	;# 
   154     0016                     CCPR1H          equ	22	;# 
   155     0017                     CCP1CON         equ	23	;# 
   156     0018                     RCSTA           equ	24	;# 
   157     0019                     TXREG           equ	25	;# 
   158     001A                     RCREG           equ	26	;# 
   159     001B                     CCPR2           equ	27	;# 
   160     001B                     CCPR2L          equ	27	;# 
   161     001C                     CCPR2H          equ	28	;# 
   162     001D                     CCP2CON         equ	29	;# 
   163     001E                     ADRESH          equ	30	;# 
   164     001F                     ADCON0          equ	31	;# 
   165     0081                     OPTION_REG      equ	129	;# 
   166     0085                     TRISA           equ	133	;# 
   167     0086                     TRISB           equ	134	;# 
   168     0087                     TRISC           equ	135	;# 
   169     0088                     TRISD           equ	136	;# 
   170     0089                     TRISE           equ	137	;# 
   171     008C                     PIE1            equ	140	;# 
   172     008D                     PIE2            equ	141	;# 
   173     008E                     PCON            equ	142	;# 
   174     008F                     OSCCON          equ	143	;# 
   175     0090                     OSCTUNE         equ	144	;# 
   176     0091                     SSPCON2         equ	145	;# 
   177     0092                     PR2             equ	146	;# 
   178     0093                     SSPADD          equ	147	;# 
   179     0093                     SSPMSK          equ	147	;# 
   180     0093                     MSK             equ	147	;# 
   181     0094                     SSPSTAT         equ	148	;# 
   182     0095                     WPUB            equ	149	;# 
   183     0096                     IOCB            equ	150	;# 
   184     0097                     VRCON           equ	151	;# 
   185     0098                     TXSTA           equ	152	;# 
   186     0099                     SPBRG           equ	153	;# 
   187     009A                     SPBRGH          equ	154	;# 
   188     009B                     PWM1CON         equ	155	;# 
   189     009C                     ECCPAS          equ	156	;# 
   190     009D                     PSTRCON         equ	157	;# 
   191     009E                     ADRESL          equ	158	;# 
   192     009F                     ADCON1          equ	159	;# 
   193     0105                     WDTCON          equ	261	;# 
   194     0107                     CM1CON0         equ	263	;# 
   195     0108                     CM2CON0         equ	264	;# 
   196     0109                     CM2CON1         equ	265	;# 
   197     010C                     EEDATA          equ	268	;# 
   198     010C                     EEDAT           equ	268	;# 
   199     010D                     EEADR           equ	269	;# 
   200     010E                     EEDATH          equ	270	;# 
   201     010F                     EEADRH          equ	271	;# 
   202     0185                     SRCON           equ	389	;# 
   203     0187                     BAUDCTL         equ	391	;# 
   204     0188                     ANSEL           equ	392	;# 
   205     0189                     ANSELH          equ	393	;# 
   206     018C                     EECON1          equ	396	;# 
   207     018D                     EECON2          equ	397	;# 
   208     0008                     _PORTD          set	8
   209     0007                     _PORTC          set	7
   210     0005                     _PORTA          set	5
   211     0006                     _PORTB          set	6
   212     0030                     _RB0            set	48
   213     0085                     _TRISA          set	133
   214     0086                     _TRISB          set	134
   215     0087                     _TRISC          set	135
   216     0088                     _TRISD          set	136
   217     0188                     _ANSEL          set	392
   218     0189                     _ANSELH         set	393
   219                           
   220                           	psect	cinit
   221     07FC                     start_initialization:	
   222                           ; #config settings
   223                           
   224     07FC                     __initialization:
   225     07FC                     end_of_initialization:	
   226                           ;End of C runtime variable initialization code
   227                           
   228     07FC                     __end_of__initialization:
   229     07FC  0183               	clrf	3
   230     07FD  120A  118A  2FE6   	ljmp	_main	;jump to C main() function
   231                           
   232                           	psect	cstackCOMMON
   233     0000                     __pcstackCOMMON:
   234     0000                     ?_main:
   235     0000                     ??_main:	
   236                           ; 1 bytes @ 0x0
   237                           
   238                           
   239                           	psect	maintext
   240     07E6                     __pmaintext:	
   241                           ; 1 bytes @ 0x0
   242 ;;
   243 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   244 ;;
   245 ;; *************** function _main *****************
   246 ;; Defined at:
   247 ;;		line 29 in file "test.c"
   248 ;; Parameters:    Size  Location     Type
   249 ;;		None
   250 ;; Auto vars:     Size  Location     Type
   251 ;;		None
   252 ;; Return value:  Size  Location     Type
   253 ;;                  1    wreg      void 
   254 ;; Registers used:
   255 ;;		status,2
   256 ;; Tracked objects:
   257 ;;		On entry : B00/0
   258 ;;		On exit  : 0/0
   259 ;;		Unchanged: 0/0
   260 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   261 ;;      Params:         0       0       0       0       0
   262 ;;      Locals:         0       0       0       0       0
   263 ;;      Temps:          0       0       0       0       0
   264 ;;      Totals:         0       0       0       0       0
   265 ;;Total ram usage:        0 bytes
   266 ;; This function calls:
   267 ;;		Nothing
   268 ;; This function is called by:
   269 ;;		Startup code after reset
   270 ;; This function uses a non-reentrant model
   271 ;;
   272                           
   273     07E6                     _main:	
   274                           ;psect for function _main
   275                           
   276     07E6                     l574:	
   277                           ;incstack = 0
   278                           ; Regs used in _main: [status,2]
   279                           
   280     07E6  1683               	bsf	3,5	;RP0=1, select bank3
   281     07E7  1703               	bsf	3,6	;RP1=1, select bank3
   282     07E8  0189               	clrf	9	;volatile
   283     07E9  0188               	clrf	8	;volatile
   284     07EA  1283               	bcf	3,5	;RP0=0, select bank0
   285     07EB  1303               	bcf	3,6	;RP1=0, select bank0
   286     07EC  0186               	clrf	6	;volatile
   287     07ED  0185               	clrf	5	;volatile
   288     07EE  0187               	clrf	7	;volatile
   289     07EF  0188               	clrf	8	;volatile
   290     07F0  1683               	bsf	3,5	;RP0=1, select bank1
   291     07F1  1303               	bcf	3,6	;RP1=0, select bank1
   292     07F2  0188               	clrf	8	;volatile
   293     07F3  0187               	clrf	7	;volatile
   294     07F4  0186               	clrf	6	;volatile
   295     07F5  0185               	clrf	5	;volatile
   296     07F6                     l576:
   297     07F6  1283               	bcf	3,5	;RP0=0, select bank0
   298     07F7  1406               	bsf	6,0	;volatile
   299     07F8  2FF6               	goto	l576
   300     07F9  120A  118A  2800   	ljmp	start
   301     07FC                     __end_of_main:
   302     0002                     ___latbits      equ	2
   303     007E                     btemp           set	126	;btemp
   304     007E                     btemp0          set	126
   305     007F                     btemp1          set	127
   306     007E                     wtemp0          set	126
   307     007F                     wtemp0a         set	127
   308     007F                     ttemp0a         set	127
   309     0080                     ltemp0a         set	128
   310                           
   311                           	psect	config
   312                           
   313                           ;Config register CONFIG1 @ 0x2007
   314                           ;	Oscillator Selection bits
   315                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   316                           ;	Watchdog Timer Enable bit
   317                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   318                           ;	Power-up Timer Enable bit
   319                           ;	PWRTE = ON, PWRT enabled
   320                           ;	RE3/MCLR pin function select bit
   321                           ;	MCLRE = 0x1, unprogrammed default
   322                           ;	Code Protection bit
   323                           ;	CP = 0x1, unprogrammed default
   324                           ;	Data Code Protection bit
   325                           ;	CPD = ON, Data memory code protection is enabled
   326                           ;	Brown Out Reset Selection bits
   327                           ;	BOREN = ON, BOR enabled
   328                           ;	Internal External Switchover bit
   329                           ;	IESO = 0x1, unprogrammed default
   330                           ;	Fail-Safe Clock Monitor Enabled bit
   331                           ;	FCMEN = 0x1, unprogrammed default
   332                           ;	Low Voltage Programming Enable bit
   333                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   334                           ;	In-Circuit Debugger Mode bit
   335                           ;	DEBUG = 0x1, unprogrammed default
   336     2007                     	org	8199
   337     2007  2F62               	dw	12130
   338                           
   339                           ;Config register CONFIG2 @ 0x2008
   340                           ;	Brown-out Reset Selection bit
   341                           ;	BOR4V = 0x1, unprogrammed default
   342                           ;	Flash Program Memory Self Write Enable bits
   343                           ;	WRT = OFF, Write protection off
   344     2008                     	org	8200
   345     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       0
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       0      0.0%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Dec  9 22:33:49 2025

                    l574 07E6                      l576 07F6                      _RB0 0030  
                   _main 07E6                     btemp 007E                     start 0000  
                  ?_main 0000                    _ANSEL 0188                    _PORTA 0005  
                  _PORTB 0006                    _PORTC 0007                    _PORTD 0008  
                  _TRISA 0085                    _TRISB 0086                    _TRISC 0087  
                  _TRISD 0088                    btemp0 007E                    btemp1 007F  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0000                   _ANSELH 0189  
                 ltemp0a 0080                   ttemp0a 007F                   wtemp0a 007F  
__end_of__initialization 07FC           __pcstackCOMMON 0000               __pmaintext 07E6  
   end_of_initialization 07FC      start_initialization 07FC                ___latbits 0002  
