[submodule "verilog-6502"]
	path = verilog-6502
	url = https://github.com/hoglet67/verilog-6502.git
