{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718478982298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718478982298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 14:16:22 2024 " "Processing started: Sat Jun 15 14:16:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718478982298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478982298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PAM4_to_Manchester -c PAM4_to_Manchester " "Command: quartus_map --read_settings_files=on --write_settings_files=off PAM4_to_Manchester -c PAM4_to_Manchester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478982298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718478982615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718478982615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 05/hw5/part2 nrz to manchester/nrz_to_manchester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 05/hw5/part2 nrz to manchester/nrz_to_manchester.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRZ_to_Manchester " "Found entity 1: NRZ_to_Manchester" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718478987963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 05/hw5/part1 pam4 to nrz/pam4_to_nrz.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lmnjm/onedrive/documents/summer 2024/ee417 programmable logic devices/lecture 05/hw5/part1 pam4 to nrz/pam4_to_nrz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PAM4_to_NRZ " "Found entity 1: PAM4_to_NRZ" {  } { { "../Part1 PAM4 to NRZ/PAM4_to_NRZ.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part1 PAM4 to NRZ/PAM4_to_NRZ.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718478987966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pam4_to_manchester.v 1 1 " "Found 1 design units, including 1 entities, in source file pam4_to_manchester.v" { { "Info" "ISGN_ENTITY_NAME" "1 PAM4_to_Manchester " "Found entity 1: PAM4_to_Manchester" {  } { { "PAM4_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718478987968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pam4_to_manchester_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pam4_to_manchester_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PAM4_to_Manchester_TB " "Found entity 1: PAM4_to_Manchester_TB" {  } { { "PAM4_to_Manchester_TB.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718478987971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NRZ_data PAM4_to_Manchester_TB.v(17) " "Verilog HDL Implicit Net warning at PAM4_to_Manchester_TB.v(17): created implicit net for \"NRZ_data\"" {  } { { "PAM4_to_Manchester_TB.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester_TB.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718478987971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PAM4_to_Manchester " "Elaborating entity \"PAM4_to_Manchester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718478987995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAM4_to_NRZ PAM4_to_NRZ:UDM1 " "Elaborating entity \"PAM4_to_NRZ\" for hierarchy \"PAM4_to_NRZ:UDM1\"" {  } { { "PAM4_to_Manchester.v" "UDM1" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718478987996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRZ_to_Manchester NRZ_to_Manchester:UDM2 " "Elaborating entity \"NRZ_to_Manchester\" for hierarchy \"NRZ_to_Manchester:UDM2\"" {  } { { "PAM4_to_Manchester.v" "UDM2" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state NRZ_to_Manchester.v(28) " "Verilog HDL Always Construct warning at NRZ_to_Manchester.v(28): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_out NRZ_to_Manchester.v(28) " "Verilog HDL Always Construct warning at NRZ_to_Manchester.v(28): inferring latch(es) for variable \"next_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_out NRZ_to_Manchester.v(28) " "Inferred latch for \"next_out\" at NRZ_to_Manchester.v(28)" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 NRZ_to_Manchester.v(28) " "Inferred latch for \"next_state.S1\" at NRZ_to_Manchester.v(28)" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Sx NRZ_to_Manchester.v(28) " "Inferred latch for \"next_state.Sx\" at NRZ_to_Manchester.v(28)" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0 NRZ_to_Manchester.v(28) " "Inferred latch for \"next_state.S0\" at NRZ_to_Manchester.v(28)" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478987998 "|PAM4_to_Manchester|NRZ_to_Manchester:UDM2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NRZ_to_Manchester:UDM2\|next_out " "Latch NRZ_to_Manchester:UDM2\|next_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAM4_to_NRZ:UDM1\|PAM4_in_level\[0\] " "Ports D and ENA on the latch are fed by the same signal PAM4_to_NRZ:UDM1\|PAM4_in_level\[0\]" {  } { { "../Part1 PAM4 to NRZ/PAM4_to_NRZ.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part1 PAM4 to NRZ/PAM4_to_NRZ.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718478988245 ""}  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718478988245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NRZ_to_Manchester:UDM2\|next_state.Sx_77 " "Latch NRZ_to_Manchester:UDM2\|next_state.Sx_77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NRZ_to_Manchester:UDM2\|state.Sx " "Ports D and ENA on the latch are fed by the same signal NRZ_to_Manchester:UDM2\|state.Sx" {  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718478988245 ""}  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718478988245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NRZ_to_Manchester:UDM2\|next_state.S0_87 " "Latch NRZ_to_Manchester:UDM2\|next_state.S0_87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PAM4_to_NRZ:UDM1\|PAM4_in_level\[0\] " "Ports D and ENA on the latch are fed by the same signal PAM4_to_NRZ:UDM1\|PAM4_in_level\[0\]" {  } { { "../Part1 PAM4 to NRZ/PAM4_to_NRZ.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part1 PAM4 to NRZ/PAM4_to_NRZ.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718478988245 ""}  } { { "../Part2 NRZ to Manchester/NRZ_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/Part2 NRZ to Manchester/NRZ_to_Manchester.v" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718478988245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718478988297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718478988395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718478988494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718478988494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PAM4_in\[1\] " "No output dependent on input pin \"PAM4_in\[1\]\"" {  } { { "PAM4_to_Manchester.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 05/HW5/PAM4 to Manchester/PAM4_to_Manchester.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718478988522 "|PAM4_to_Manchester|PAM4_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718478988522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718478988522 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718478988522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718478988522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718478988522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718478988533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 14:16:28 2024 " "Processing ended: Sat Jun 15 14:16:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718478988533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718478988533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718478988533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718478988533 ""}
