<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head><title>Change log for AXI Interconnect, v1.00.a</title>




	
	<link href="../../../../../../doc/usenglish/css/xilhtml.css" rel="stylesheet" type="text/css">
 	<style>
		P.Level1Heading {
			color: #000000;
			font-weight: bold;
			font-size: 1.05em;
			margin-bottom: 0em;
			margin-top: 0em;
		}
		P.Level2Heading  {
			font-weight: bold;
			margin-top: 2em;
			margin-bottom: 0em;
		}
		P.Level3Heading {
			font-weight: bold;
			margin-top: 2em;
		}
		.GreyBackground {
			background-color:#CCCCCC;
		}
		.PreformatFont  {
			font-family: Fixed, Mono, Courier New, Courier;
			font-size: .95em;
		}
	</style><!--[if gte mso 9]><xml>
<mso:CustomDocumentProperties>
<mso:Location msdt:dt="string">Sweden</mso:Location>
<mso:Description0 msdt:dt="string"></mso:Description0>
</mso:CustomDocumentProperties>
</xml><![endif]--></head><body>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<h1>Change log for AXI Interconnect<br></h1>
<hr class="whs1">
<table style="vertical-align: top; text-align: left;" border="0" cellpadding="1" cellspacing="0">
  <tbody>
<!-- BEGIN CHANGELOG FOR New core version --><!--spacer--><tr>
</tr>

	<tr>

		<td class="GreyBackground">
			<p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes
			in v1.00.a, introduced in 12.3</p>
		</td>
	</tr>
	<tr>
		<td>
			<p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note:
			Unless specified, limitations and resolved issues affect all
			previous versions.</font></font></span></p>
			<p class="Level2Heading">12.3 - Changes in VHDL/Verilog/Netlist
			sources (.vhd, .v, .ngc, .edn)</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<pre style="margin-bottom: 0.2in;"><font face="Arial">New Features:</font></pre>
			<ul>
				<li><p style="margin-bottom: 0in;">Initial Core Release.</p></li>
			</ul>
			<pre style="margin-bottom: 0.2in;"><font face="Arial">Resolved issues:</font></pre>	
      		<ul>

			</ul>
			<pre style="margin-bottom: 0.2in;"><font face="Arial">Known Issues / Limitations:</font></pre>
			<ul>
				<li><p style="margin-bottom: 0in;">All clock conversions, including synchronous clock conversion,
                        are currently implemented using asynchronous FIFO elements. Therefore, using synchronous (integer-ratio)
                        clock ratios between the connected masters/slaves and the native interconnect clock does not result in
                        any latency or resource improvement over asynchronous conversion.</p></li>
				<li><p style="margin-bottom: 0in;"> Setting parameter C_S_AXI_IS_INTERCONNECT = 1 is not yet supported.
                        XPS tools do not automatically set this parameter when Interconnect instances are cascaded hierarchically
                        (through axi2axi_connector). As a result, downstream Interconnect instances implement full (redundant)
                        thread control logic. Setting the inferred parameter C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE and
                        C_INTERCONNECT_S_AXI_READ_ACCEPTANCE to 1 can help reduce the associated logic overhead when there are
                        multiple connected masters that access a lower bandwidth hierarchical interconnect.</p></li>
                        <li><p style="margin-bottom: 0in;">[&lt;CR572389&gt;] Parameter C_M_AXI_SUPPORTS_NARROW_BURST should not
                        be set to zero for any SI slot (connected to an AXI master device) that produces FIXED bursts when there
                        is any width conversion in the pathways that fan out from that slot. Otherwise, the FIXED bursts may result
                        in a spurious DECERR response.</p></li>
				<li><p style="margin-bottom: 0in;">The diagnostic control interface (S_AXI_CTRL) is not yet implemented.
                        The parameter C_USE_CTRL_PORT is therefore forced to 0.</p></li>
                        <li><p style="margin-bottom: 0in;">[&lt;CR563194&gt;] When clock conversion is performed, multiple warnings
                        are seen during ngdbuild of the form "WARNING: ConstraintSystem:134... No appropriate instances for the
                        TNM constraint were found under block ... clock_conv_inst...". These warnings pertain to timing paths
                        inside asynchronous Coregen FIFO modules used by clock converters in the interconnect. These warnings
                        may safely be ignored, as all clock domain crossings through asynchronous FIFOs are properly re-synchronized
                        to avoid metastability problems.</p></li>
			</ul>
			<pre></pre>
		</td>
	</tr>
	<tr>
		<td>
			<p class="Level2Heading">12.3 - Changes in tool interface files
			(.mpd)</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<ul>

			</ul>
		</td>
	</tr>
	<tr>
		<td>
			<p class="Level2Heading">12.3 - Changes in tool interface files
			(.pao)</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<ul>

			</ul>
		</td>
	</tr>

	<tr>
		<td>
			<p class="Level2Heading">12.3 - Changes in Tcl script files
			associated with core (.tcl)</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<ul>

			</ul>
		</td>
	</tr>
	<tr>
		<td>
			<p class="Level2Heading">12.3 - Changes in IP Configuration GUI
			(.ui)</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<ul>

			</ul>
		</td>
	</tr>
	<tr>
		<td>
			<p class="Level2Heading">12.3 - Changes in documentation
			associated with core</p>
			<hr class="whs1">
		</td>
	</tr>
	<tr>
		<td>
			<ul>

			</ul>
		</td>
	</tr>
	


</tbody></table>
<p>Copyright © 1995-2010 Xilinx, Inc. All rights reserved. 
</p>
</body></html>
