platform: nangate45

design_name: eth_top

verilog_files:
  - rtl/eth_clockgen.v
  - rtl/eth_cop.v
  - rtl/eth_crc.v
  - rtl/eth_defines.v
  - rtl/eth_fifo.v
  - rtl/eth_maccontrol.v
  - rtl/eth_macstatus.v
  - rtl/eth_miim.v
  - rtl/eth_outputcontrol.v
  - rtl/eth_random.v
  - rtl/eth_receivecontrol.v
  - rtl/eth_register.v
  - rtl/eth_registers.v
  - rtl/eth_rxaddrcheck.v
  - rtl/eth_rxcounters.v
  - rtl/eth_rxethmac.v
  - rtl/eth_rxstatem.v
  - rtl/eth_shiftreg.v
  - rtl/eth_spram_256x32.v
  - rtl/eth_top.v
  - rtl/eth_transmitcontrol.v
  - rtl/eth_txcounters.v
  - rtl/eth_txethmac.v
  - rtl/eth_txstatem.v
  - rtl/eth_wishbone.v
  - rtl/listdir.py
  - rtl/timescale.v
  - rtl/xilinx_dist_ram_16x32.v

sdc_file: constraints.sdc

die_area: "0 0 2000 2000"
core_area: "10 10 1990 1990"

clock_period: 10.000
