# Exams/2014 q4a
### Solution
```Verilog
module top_module (
    input clk,
    input w, R, E, L,
    output reg Q
);
    always @(posedge clk) begin
        if(L)
            Q <= R;
        else begin
            if(E)
                Q <= w;
            else
                Q <= Q;
        end
    end

endmodule
```
[code](./92.v)