Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\SERIAL_COMMUNICATION_FPGA_BNO055\SERIAL_COMMUNICATION_FPGA_BNO055.qsys --block-symbol-file --output-directory=C:\altera\SERIAL_COMMUNICATION_FPGA_BNO055\SERIAL_COMMUNICATION_FPGA_BNO055 --family="Cyclone IV E" --part=Unknown
Progress: Loading SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055.qsys
Progress: Reading input file
Progress: Adding PIO [altera_avalon_pio 15.0]
Progress: Parameterizing module PIO
Progress: Adding UART [altera_avalon_uart 15.0]
Progress: Parameterizing module UART
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\SERIAL_COMMUNICATION_FPGA_BNO055\SERIAL_COMMUNICATION_FPGA_BNO055.qsys --synthesis=VERILOG --output-directory=C:\altera\SERIAL_COMMUNICATION_FPGA_BNO055\SERIAL_COMMUNICATION_FPGA_BNO055\synthesis --family="Cyclone IV E" --part=Unknown
Progress: Loading SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055.qsys
Progress: Reading input file
Progress: Adding PIO [altera_avalon_pio 15.0]
Progress: Parameterizing module PIO
Progress: Adding UART [altera_avalon_uart 15.0]
Progress: Parameterizing module UART
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SERIAL_COMMUNICATION_FPGA_BNO055: Generating SERIAL_COMMUNICATION_FPGA_BNO055 "SERIAL_COMMUNICATION_FPGA_BNO055" for QUARTUS_SYNTH
Warning: SERIAL_COMMUNICATION_FPGA_BNO055: "No matching role found for UART:s1:dataavailable (dataavailable)"
Warning: SERIAL_COMMUNICATION_FPGA_BNO055: "No matching role found for UART:s1:readyfordata (readyfordata)"
Info: PIO: Starting RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_PIO'
Info: PIO:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SERIAL_COMMUNICATION_FPGA_BNO055_PIO --dir=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0001_PIO_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0001_PIO_gen//SERIAL_COMMUNICATION_FPGA_BNO055_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: PIO: Done RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_PIO'
Info: PIO: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_avalon_pio "PIO"
Info: UART: Starting RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_UART'
Info: UART:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=SERIAL_COMMUNICATION_FPGA_BNO055_UART --dir=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0002_UART_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0002_UART_gen//SERIAL_COMMUNICATION_FPGA_BNO055_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_UART'
Info: UART: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_avalon_uart "UART"
Info: nios2: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_nios2_gen2 "nios2"
Info: onchip_memory: Starting RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory --dir=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0003_onchip_memory_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0003_onchip_memory_gen//SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_onchip_memory'
Info: onchip_memory: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SERIAL_COMMUNICATION_FPGA_BNO055" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu --dir=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0006_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/laris/AppData/Local/Temp/alt8509_351336492817585514.dir/0006_cpu_gen//SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.09.04 05:21:03 (*) Starting Nios II generation
Info: cpu: # 2020.09.04 05:21:03 (*)   Checking for plaintext license.
Info: cpu: # 2020.09.04 05:21:10 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2020.09.04 05:21:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.09.04 05:21:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.09.04 05:21:10 (*)   Plaintext license not found.
Info: cpu: # 2020.09.04 05:21:10 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.09.04 05:21:13 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2020.09.04 05:21:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.09.04 05:21:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.09.04 05:21:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.09.04 05:21:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.09.04 05:21:13 (*)   Creating all objects for CPU
Info: cpu: # 2020.09.04 05:21:13 (*)     Testbench
Info: cpu: # 2020.09.04 05:21:14 (*)     Instruction decoding
Info: cpu: # 2020.09.04 05:21:14 (*)       Instruction fields
Info: cpu: # 2020.09.04 05:21:14 (*)       Instruction decodes
Info: cpu: # 2020.09.04 05:21:15 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.09.04 05:21:16 (*)       Instruction controls
Info: cpu: # 2020.09.04 05:21:16 (*)     Pipeline frontend
Info: cpu: # 2020.09.04 05:21:16 (*)     Pipeline backend
Info: cpu: # 2020.09.04 05:21:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.09.04 05:21:27 (*)   Creating encrypted RTL
Info: cpu: # 2020.09.04 05:21:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SERIAL_COMMUNICATION_FPGA_BNO055_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: nios2_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_debug_mem_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: nios2_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_debug_mem_slave_agent"
Info: nios2_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/SERIAL_COMMUNICATION_FPGA_BNO055/SERIAL_COMMUNICATION_FPGA_BNO055/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SERIAL_COMMUNICATION_FPGA_BNO055: Done "SERIAL_COMMUNICATION_FPGA_BNO055" with 29 modules, 49 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
