Generating HDL for page 17.15.05.1 COMPARE MATRIX at 10/10/2020 6:22:56 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_17_15_05_1_COMPARE_MATRIX_tb.vhdl, generating default test bench code.
Note: DOT Function at 1B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3A with output pin(s) of OUT_3A_D
	and inputs of PS_ALPH_OR_SPL_CHAR,PS_CMP_ZONE_EQUAL,PS_ADDER_MX_CARRY_OUT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_P
	and inputs of PS_ADDER_MX_Q8,PS_B3_SHIFT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_G
	and inputs of PS_ALPH_OR_SPL_CHAR,PS_CMP_ZONE_EQUAL
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of PS_ADDER_MX_Q8,PS_B2_SHIFT
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_P
	and inputs of PS_ALPH_OR_SPL_CHAR,PS_CMP_ZONE_EQUAL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of PS_ADDER_MX_Q8,PS_B1_SHIFT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_K
	and inputs of PS_ALPH_OR_SPL_CHAR,PS_CMP_ZONE_EQUAL
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_E
	and inputs of PS_ALPH_OR_SPL_CHAR,PS_CMP_ZONE_EQUAL,PS_ADDER_MX_NO_CARRY_OUT
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_3B_P,OUT_3C_G
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_3D_C,OUT_3E_P
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F
	and inputs of OUT_3F_C,OUT_3G_K
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_HIGH_ADDER_CARRY
	from gate output OUT_3A_D
Generating output sheet edge signal assignment to 
	signal MS_LOW_ADDER_NO_CARRY
	from gate output OUT_3H_E
Generating output sheet edge signal assignment to 
	signal MS_ADDER_HIGH
	from gate output OUT_DOT_1B
Generating output sheet edge signal assignment to 
	signal MS_ADDER_EQUAL
	from gate output OUT_DOT_1D
Generating output sheet edge signal assignment to 
	signal MS_ADDER_LOW
	from gate output OUT_DOT_1F
