Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Oct  1 18:32:05 2016
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spk_packet_rx_timing_summary_routed.rpt -rpx spk_packet_rx_timing_summary_routed.rpx
| Design       : spk_packet_rx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 253 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 146 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.714        0.000                      0                 1170        0.101        0.000                      0                 1170        1.600        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.714        0.000                      0                 1170        0.101        0.000                      0                 1170        1.600        0.000                       0                   649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.918ns (33.290%)  route 1.840ns (66.710%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  ram_reg_2_i_40/CO[3]
                         net (fo=1, routed)           0.001     2.657    ram_reg_2_i_40_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.822 r  ram_reg_2_i_38/O[1]
                         net (fo=1, routed)           0.446     3.268    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[9]
    SLICE_X51Y152        LUT5 (Prop_lut5_I2_O)        0.125     3.393 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_2/O
                         net (fo=3, routed)           0.646     4.039    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[9]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.918ns (34.631%)  route 1.733ns (65.369%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 5.120 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  ram_reg_2_i_40/CO[3]
                         net (fo=1, routed)           0.001     2.657    ram_reg_2_i_40_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.822 r  ram_reg_2_i_38/O[1]
                         net (fo=1, routed)           0.446     3.268    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[9]
    SLICE_X51Y152        LUT5 (Prop_lut5_I2_O)        0.125     3.393 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_2/O
                         net (fo=3, routed)           0.540     3.933    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[9]
    RAMB36_X2Y31         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.120     5.120    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.086     5.206    
                         clock uncertainty           -0.035     5.170    
    RAMB36_X2Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.754    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          4.754    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.803ns (30.749%)  route 1.808ns (69.251%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[0]
                         net (fo=4, routed)           0.663     2.293    tmp_2_reg_342_reg_n_105
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.336 r  ram_reg_2_i_59/O
                         net (fo=1, routed)           0.000     2.336    ram_reg_2_i_59_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     2.628 r  ram_reg_2_i_42/O[3]
                         net (fo=1, routed)           0.466     3.094    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[3]
    SLICE_X52Y151        LUT5 (Prop_lut5_I2_O)        0.120     3.214 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_8/O
                         net (fo=3, routed)           0.679     3.893    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[3]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.845ns (32.891%)  route 1.724ns (67.109%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.754 r  ram_reg_2_i_40/O[3]
                         net (fo=1, routed)           0.336     3.090    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[7]
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.120     3.210 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_4/O
                         net (fo=3, routed)           0.641     3.851    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[7]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.805ns (31.408%)  route 1.758ns (68.592%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.711 r  ram_reg_2_i_40/O[0]
                         net (fo=1, routed)           0.452     3.162    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[4]
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.123     3.285 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_7/O
                         net (fo=3, routed)           0.560     3.845    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[4]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.813ns (32.080%)  route 1.721ns (67.920%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.715 r  ram_reg_2_i_40/O[2]
                         net (fo=1, routed)           0.257     2.971    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[6]
    SLICE_X52Y151        LUT5 (Prop_lut5_I2_O)        0.127     3.098 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_5/O
                         net (fo=3, routed)           0.718     3.816    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[6]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.918ns (36.639%)  route 1.588ns (63.361%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 5.122 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  ram_reg_2_i_40/CO[3]
                         net (fo=1, routed)           0.001     2.657    ram_reg_2_i_40_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.822 r  ram_reg_2_i_38/O[1]
                         net (fo=1, routed)           0.446     3.268    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[9]
    SLICE_X51Y152        LUT5 (Prop_lut5_I2_O)        0.125     3.393 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_2/O
                         net (fo=3, routed)           0.394     3.787    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[9]
    RAMB36_X2Y30         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.122     5.122    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y30         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.086     5.208    
                         clock uncertainty           -0.035     5.172    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.756    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.859ns (34.443%)  route 1.635ns (65.557%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  ram_reg_2_i_40/CO[3]
                         net (fo=1, routed)           0.001     2.657    ram_reg_2_i_40_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.765 r  ram_reg_2_i_38/O[0]
                         net (fo=1, routed)           0.280     3.045    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[8]
    SLICE_X51Y152        LUT5 (Prop_lut5_I2_O)        0.123     3.168 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_3/O
                         net (fo=3, routed)           0.607     3.776    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[8]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 tmp_2_reg_342_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.864ns (34.757%)  route 1.622ns (65.243%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.282     1.282    ap_clk
    DSP48_X2Y60          DSP48E1                                      r  tmp_2_reg_342_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y60          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.348     1.630 r  tmp_2_reg_342_reg/P[2]
                         net (fo=4, routed)           0.747     2.377    tmp_2_reg_342_reg_n_103
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.043     2.420 r  ram_reg_2_i_57/O
                         net (fo=1, routed)           0.000     2.420    ram_reg_2_i_57_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.603 r  ram_reg_2_i_42/CO[3]
                         net (fo=1, routed)           0.000     2.603    ram_reg_2_i_42_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.768 r  ram_reg_2_i_40/O[1]
                         net (fo=1, routed)           0.310     3.077    spk_V_U/spk_packet_rx_spk_V_ram_U/tmp_13_cast_fu_259_p1[5]
    SLICE_X52Y151        LUT5 (Prop_lut5_I2_O)        0.125     3.202 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2_i_6/O
                         net (fo=3, routed)           0.565     3.768    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_address0[5]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     4.753    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.266ns (11.199%)  route 2.109ns (88.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 5.119 - 4.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.225     1.225    ap_clk
    SLICE_X53Y153        FDRE                                         r  ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        FDRE (Prop_fdre_C_Q)         0.223     1.448 r  ap_CS_fsm_reg[10]/Q
                         net (fo=113, routed)         1.421     2.869    spk_V_U/spk_packet_rx_spk_V_ram_U/Q[1]
    SLICE_X55Y163        LUT3 (Prop_lut3_I1_O)        0.043     2.912 r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.689     3.600    spk_V_U/spk_packet_rx_spk_V_ram_U/spk_V_d0[35]
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=648, unset)          1.119     5.119    spk_V_U/spk_packet_rx_spk_V_ram_U/ap_clk
    RAMB36_X2Y32         RAMB36E1                                     r  spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.086     5.205    
                         clock uncertainty           -0.035     5.169    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                     -0.543     4.626    spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          4.626    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tmp_s_reg_315_reg/CEC
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.182%)  route 0.110ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X55Y153        FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_fdre_C_Q)         0.091     0.635 r  ap_CS_fsm_reg[2]/Q
                         net (fo=98, routed)          0.110     0.745    ap_sig_423
    DSP48_X2Y61          DSP48E1                                      r  tmp_s_reg_315_reg/CEC
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.802     0.802    ap_clk
    DSP48_X2Y61          DSP48E1                                      r  tmp_s_reg_315_reg/CLK
                         clock pessimism             -0.169     0.633    
    DSP48_X2Y61          DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.012     0.645    tmp_s_reg_315_reg
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X53Y158        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[79]/Q
                         net (fo=1, routed)           0.081     0.725    post_in_V_data_V_0_data_reg[79]
    SLICE_X52Y158        LUT3 (Prop_lut3_I0_O)        0.028     0.753 r  empty_2_reg_324_3[79]_i_1/O
                         net (fo=1, routed)           0.000     0.753    post_in_V_data_V_0_data_out[79]
    SLICE_X52Y158        FDRE                                         r  empty_2_reg_324_3_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.744     0.744    ap_clk
    SLICE_X52Y158        FDRE                                         r  empty_2_reg_324_3_reg[79]/C
                         clock pessimism             -0.185     0.559    
    SLICE_X52Y158        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_2_reg_324_3_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X53Y158        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y158        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[89]/Q
                         net (fo=1, routed)           0.082     0.726    post_in_V_data_V_0_data_reg[89]
    SLICE_X52Y158        LUT3 (Prop_lut3_I0_O)        0.028     0.754 r  empty_2_reg_324_3[89]_i_1/O
                         net (fo=1, routed)           0.000     0.754    post_in_V_data_V_0_data_out[89]
    SLICE_X52Y158        FDRE                                         r  empty_2_reg_324_3_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.744     0.744    ap_clk
    SLICE_X52Y158        FDRE                                         r  empty_2_reg_324_3_reg[89]/C
                         clock pessimism             -0.185     0.559    
    SLICE_X52Y158        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_2_reg_324_3_reg[89]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X59Y153        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y153        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[92]/Q
                         net (fo=1, routed)           0.081     0.725    post_in_V_data_V_0_data_reg[92]
    SLICE_X58Y153        LUT3 (Prop_lut3_I0_O)        0.028     0.753 r  empty_2_reg_324_3[92]_i_1/O
                         net (fo=1, routed)           0.000     0.753    post_in_V_data_V_0_data_out[92]
    SLICE_X58Y153        FDRE                                         r  empty_2_reg_324_3_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.744     0.744    ap_clk
    SLICE_X58Y153        FDRE                                         r  empty_2_reg_324_3_reg[92]/C
                         clock pessimism             -0.186     0.558    
    SLICE_X58Y153        FDRE (Hold_fdre_C_D)         0.087     0.645    empty_2_reg_324_3_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X51Y160        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[72]/Q
                         net (fo=1, routed)           0.081     0.725    post_in_V_data_V_0_data_reg[72]
    SLICE_X50Y160        LUT3 (Prop_lut3_I0_O)        0.028     0.753 r  empty_2_reg_324_3[72]_i_1/O
                         net (fo=1, routed)           0.000     0.753    post_in_V_data_V_0_data_out[72]
    SLICE_X50Y160        FDRE                                         r  empty_2_reg_324_3_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.742     0.742    ap_clk
    SLICE_X50Y160        FDRE                                         r  empty_2_reg_324_3_reg[72]/C
                         clock pessimism             -0.185     0.557    
    SLICE_X50Y160        FDRE (Hold_fdre_C_D)         0.087     0.644    empty_2_reg_324_3_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.543     0.543    ap_clk
    SLICE_X57Y161        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y161        FDRE (Prop_fdre_C_Q)         0.100     0.643 r  post_in_V_data_V_0_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.081     0.724    post_in_V_data_V_0_data_reg[1]
    SLICE_X56Y161        LUT3 (Prop_lut3_I0_O)        0.028     0.752 r  empty_2_reg_324_3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    post_in_V_data_V_0_data_out[1]
    SLICE_X56Y161        FDRE                                         r  empty_2_reg_324_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.742     0.742    ap_clk
    SLICE_X56Y161        FDRE                                         r  empty_2_reg_324_3_reg[1]/C
                         clock pessimism             -0.186     0.556    
    SLICE_X56Y161        FDRE (Hold_fdre_C_D)         0.087     0.643    empty_2_reg_324_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.544     0.544    ap_clk
    SLICE_X59Y159        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  post_in_V_data_V_0_data_reg_reg[51]/Q
                         net (fo=1, routed)           0.081     0.725    post_in_V_data_V_0_data_reg[51]
    SLICE_X58Y159        LUT3 (Prop_lut3_I0_O)        0.028     0.753 r  empty_2_reg_324_3[51]_i_1/O
                         net (fo=1, routed)           0.000     0.753    post_in_V_data_V_0_data_out[51]
    SLICE_X58Y159        FDRE                                         r  empty_2_reg_324_3_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.743     0.743    ap_clk
    SLICE_X58Y159        FDRE                                         r  empty_2_reg_324_3_reg[51]/C
                         clock pessimism             -0.186     0.557    
    SLICE_X58Y159        FDRE (Hold_fdre_C_D)         0.087     0.644    empty_2_reg_324_3_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.546     0.546    ap_clk
    SLICE_X59Y152        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  post_in_V_data_V_0_data_reg_reg[36]/Q
                         net (fo=1, routed)           0.081     0.727    post_in_V_data_V_0_data_reg[36]
    SLICE_X58Y152        LUT3 (Prop_lut3_I0_O)        0.028     0.755 r  empty_2_reg_324_3[36]_i_1/O
                         net (fo=1, routed)           0.000     0.755    post_in_V_data_V_0_data_out[36]
    SLICE_X58Y152        FDRE                                         r  empty_2_reg_324_3_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.745     0.745    ap_clk
    SLICE_X58Y152        FDRE                                         r  empty_2_reg_324_3_reg[36]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X58Y152        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_2_reg_324_3_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 post_in_V_data_V_0_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_2_reg_324_3_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.546     0.546    ap_clk
    SLICE_X57Y151        FDRE                                         r  post_in_V_data_V_0_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y151        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  post_in_V_data_V_0_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.081     0.727    post_in_V_data_V_0_data_reg[40]
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.028     0.755 r  empty_2_reg_324_3[40]_i_1/O
                         net (fo=1, routed)           0.000     0.755    post_in_V_data_V_0_data_out[40]
    SLICE_X56Y151        FDRE                                         r  empty_2_reg_324_3_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.745     0.745    ap_clk
    SLICE_X56Y151        FDRE                                         r  empty_2_reg_324_3_reg[40]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X56Y151        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_2_reg_324_3_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pre_in_V_user_V_0_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            empty_reg_293_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.546     0.546    ap_clk
    SLICE_X55Y152        FDRE                                         r  pre_in_V_user_V_0_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  pre_in_V_user_V_0_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.081     0.727    pre_in_V_user_V_0_data_reg[0]
    SLICE_X54Y152        LUT3 (Prop_lut3_I0_O)        0.028     0.755 r  empty_reg_293_0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.755    pre_in_V_user_V_0_data_out[0]
    SLICE_X54Y152        FDRE                                         r  empty_reg_293_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=648, unset)          0.745     0.745    ap_clk
    SLICE_X54Y152        FDRE                                         r  empty_reg_293_0_reg[0]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X54Y152        FDRE (Hold_fdre_C_D)         0.087     0.646    empty_reg_293_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y32   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y30   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X2Y31   spk_V_U/spk_packet_rx_spk_V_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X2Y60    tmp_2_reg_342_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X2Y61    tmp_s_reg_315_reg/CLK
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X55Y153  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X53Y153  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X53Y153  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X51Y153  ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X52Y153  ap_CS_fsm_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X55Y153  ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X51Y153  ap_CS_fsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X61Y154  tmp_6_reg_352_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X67Y157  tmp_6_reg_352_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X67Y157  tmp_6_reg_352_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X65Y155  tmp_6_reg_352_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X52Y156  empty_2_reg_324_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X52Y156  empty_2_reg_324_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X65Y155  tmp_6_reg_352_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X61Y154  tmp_6_reg_352_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y148  ap_reg_ioackin_spk_out_stream_TREADY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y149  ap_reg_ppiten_pp0_it0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y149  ap_reg_ppiten_pp0_it1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y165  empty_2_reg_324_3_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y165  empty_2_reg_324_3_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y165  empty_2_reg_324_3_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y165  empty_2_reg_324_3_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X54Y165  empty_reg_293_3_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X54Y165  empty_reg_293_3_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X50Y149  exitcond_reg_367_reg[0]/C



