// Seed: 1412394221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1
    , id_5,
    input  tri1 id_2,
    output tri  id_3
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  always_comb @(-1 && -1 or posedge id_1) {id_6, id_6} = "" == -1'b0;
endmodule
