
ByggernNode2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000101c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  0008101c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000a0  20000434  00081450  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004d4  000814f0  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008d8  000818f4  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009f34  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a14  00000000  00000000  0002a3ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000016ad  00000000  00000000  0002bdfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000278  00000000  00000000  0002d4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000218  00000000  00000000  0002d723  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000137c8  00000000  00000000  0002d93b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005e9b  00000000  00000000  00041103  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054ddf  00000000  00000000  00046f9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000006a0  00000000  00000000  0009bd80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 08 00 20 69 03 08 00 65 03 08 00 65 03 08 00     ... i...e...e...
   80010:	65 03 08 00 65 03 08 00 65 03 08 00 00 00 00 00     e...e...e.......
	...
   8002c:	65 03 08 00 65 03 08 00 00 00 00 00 65 03 08 00     e...e.......e...
   8003c:	11 0c 08 00 65 03 08 00 65 03 08 00 65 03 08 00     ....e...e...e...
   8004c:	c1 06 08 00 65 03 08 00 65 03 08 00 65 03 08 00     ....e...e...e...
   8005c:	65 03 08 00 01 0d 08 00 65 03 08 00 00 00 00 00     e.......e.......
   8006c:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
	...
   80084:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   80094:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800a4:	00 00 00 00 65 03 08 00 65 03 08 00 65 03 08 00     ....e...e...e...
   800b4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800c4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800d4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800e4:	65 03 08 00 65 03 08 00 e5 02 08 00 65 03 08 00     e...e.......e...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	0008101c 	.word	0x0008101c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	0008101c 	.word	0x0008101c
   80154:	20000438 	.word	0x20000438
   80158:	0008101c 	.word	0x0008101c
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
   80194:	665c      	str	r4, [r3, #100]	; 0x64
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801ac:	6150      	str	r0, [r2, #20]
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
   801b6:	46a1      	mov	r9, r4
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
   80238:	2001      	movs	r0, #1
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
   80250:	b508      	push	{r3, lr}
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
   80274:	b430      	push	{r4, r5}
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	7083      	strb	r3, [r0, #2]
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3003      	adds	r0, #3
   802a2:	2300      	movs	r3, #0
   802a4:	2b03      	cmp	r3, #3
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
   802aa:	0a12      	lsrle	r2, r2, #8
   802ac:	7004      	strbgt	r4, [r0, #0]
   802ae:	0a24      	lsrgt	r4, r4, #8
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802d6:	2000      	movs	r0, #0
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	b510      	push	{r4, lr}
   802e6:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e8:	4b18      	ldr	r3, [pc, #96]	; (8034c <CAN0_Handler+0x68>)
   802ea:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ec:	f014 0f06 	tst.w	r4, #6
   802f0:	d016      	beq.n	80320 <CAN0_Handler+0x3c>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f2:	f014 0f02 	tst.w	r4, #2
   802f6:	d120      	bne.n	8033a <CAN0_Handler+0x56>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f8:	f014 0f04 	tst.w	r4, #4
   802fc:	d022      	beq.n	80344 <CAN0_Handler+0x60>
		
		{
			can_receive(&message, 2);
   802fe:	2102      	movs	r1, #2
   80300:	a801      	add	r0, sp, #4
   80302:	4b13      	ldr	r3, [pc, #76]	; (80350 <CAN0_Handler+0x6c>)
   80304:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80306:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8030a:	b11a      	cbz	r2, 80314 <CAN0_Handler+0x30>
   8030c:	2300      	movs	r3, #0
   8030e:	3301      	adds	r3, #1
   80310:	4293      	cmp	r3, r2
   80312:	d1fc      	bne.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
		
		//////////////////////////////////////////////
		if (message.id=1){//joystick pos and button
   80314:	a804      	add	r0, sp, #16
   80316:	2301      	movs	r3, #1
   80318:	f820 3d0c 	strh.w	r3, [r0, #-12]!
			//pwm_update_duty_cycle(&message);
			//motor_dac_send(&message);
			//motor_solenoid(&message);
			PID_update_refPos(&message);
   8031c:	4b0d      	ldr	r3, [pc, #52]	; (80354 <CAN0_Handler+0x70>)
   8031e:	4798      	blx	r3
		*/

	}

	
	if(can_sr & CAN_SR_MB0)
   80320:	f014 0f01 	tst.w	r4, #1
   80324:	d002      	beq.n	8032c <CAN0_Handler+0x48>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80326:	2201      	movs	r2, #1
   80328:	4b08      	ldr	r3, [pc, #32]	; (8034c <CAN0_Handler+0x68>)
   8032a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8032c:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80330:	4b09      	ldr	r3, [pc, #36]	; (80358 <CAN0_Handler+0x74>)
   80332:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80336:	b004      	add	sp, #16
   80338:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   8033a:	2101      	movs	r1, #1
   8033c:	a801      	add	r0, sp, #4
   8033e:	4b04      	ldr	r3, [pc, #16]	; (80350 <CAN0_Handler+0x6c>)
   80340:	4798      	blx	r3
   80342:	e7e0      	b.n	80306 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80344:	4805      	ldr	r0, [pc, #20]	; (8035c <CAN0_Handler+0x78>)
   80346:	4b06      	ldr	r3, [pc, #24]	; (80360 <CAN0_Handler+0x7c>)
   80348:	4798      	blx	r3
   8034a:	e7dc      	b.n	80306 <CAN0_Handler+0x22>
   8034c:	400b4000 	.word	0x400b4000
   80350:	00080261 	.word	0x00080261
   80354:	000807b1 	.word	0x000807b1
   80358:	e000e100 	.word	0xe000e100
   8035c:	00080ed8 	.word	0x00080ed8
   80360:	00080bed 	.word	0x00080bed

00080364 <Dummy_Handler>:
   80364:	e7fe      	b.n	80364 <Dummy_Handler>
	...

00080368 <Reset_Handler>:
   80368:	b508      	push	{r3, lr}
   8036a:	4b18      	ldr	r3, [pc, #96]	; (803cc <Reset_Handler+0x64>)
   8036c:	4a18      	ldr	r2, [pc, #96]	; (803d0 <Reset_Handler+0x68>)
   8036e:	429a      	cmp	r2, r3
   80370:	d010      	beq.n	80394 <Reset_Handler+0x2c>
   80372:	4b18      	ldr	r3, [pc, #96]	; (803d4 <Reset_Handler+0x6c>)
   80374:	4a15      	ldr	r2, [pc, #84]	; (803cc <Reset_Handler+0x64>)
   80376:	429a      	cmp	r2, r3
   80378:	d20c      	bcs.n	80394 <Reset_Handler+0x2c>
   8037a:	3b01      	subs	r3, #1
   8037c:	1a9b      	subs	r3, r3, r2
   8037e:	f023 0303 	bic.w	r3, r3, #3
   80382:	3304      	adds	r3, #4
   80384:	4413      	add	r3, r2
   80386:	4912      	ldr	r1, [pc, #72]	; (803d0 <Reset_Handler+0x68>)
   80388:	f851 0b04 	ldr.w	r0, [r1], #4
   8038c:	f842 0b04 	str.w	r0, [r2], #4
   80390:	429a      	cmp	r2, r3
   80392:	d1f9      	bne.n	80388 <Reset_Handler+0x20>
   80394:	4b10      	ldr	r3, [pc, #64]	; (803d8 <Reset_Handler+0x70>)
   80396:	4a11      	ldr	r2, [pc, #68]	; (803dc <Reset_Handler+0x74>)
   80398:	429a      	cmp	r2, r3
   8039a:	d20a      	bcs.n	803b2 <Reset_Handler+0x4a>
   8039c:	3b01      	subs	r3, #1
   8039e:	1a9b      	subs	r3, r3, r2
   803a0:	f023 0303 	bic.w	r3, r3, #3
   803a4:	3304      	adds	r3, #4
   803a6:	4413      	add	r3, r2
   803a8:	2100      	movs	r1, #0
   803aa:	f842 1b04 	str.w	r1, [r2], #4
   803ae:	4293      	cmp	r3, r2
   803b0:	d1fb      	bne.n	803aa <Reset_Handler+0x42>
   803b2:	4b0b      	ldr	r3, [pc, #44]	; (803e0 <Reset_Handler+0x78>)
   803b4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803bc:	4a09      	ldr	r2, [pc, #36]	; (803e4 <Reset_Handler+0x7c>)
   803be:	6093      	str	r3, [r2, #8]
   803c0:	4b09      	ldr	r3, [pc, #36]	; (803e8 <Reset_Handler+0x80>)
   803c2:	4798      	blx	r3
   803c4:	4b09      	ldr	r3, [pc, #36]	; (803ec <Reset_Handler+0x84>)
   803c6:	4798      	blx	r3
   803c8:	e7fe      	b.n	803c8 <Reset_Handler+0x60>
   803ca:	bf00      	nop
   803cc:	20000000 	.word	0x20000000
   803d0:	0008101c 	.word	0x0008101c
   803d4:	20000434 	.word	0x20000434
   803d8:	200004d4 	.word	0x200004d4
   803dc:	20000434 	.word	0x20000434
   803e0:	00080000 	.word	0x00080000
   803e4:	e000ed00 	.word	0xe000ed00
   803e8:	00080d69 	.word	0x00080d69
   803ec:	0008087d 	.word	0x0008087d

000803f0 <SystemInit>:
   803f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803f4:	4a20      	ldr	r2, [pc, #128]	; (80478 <SystemInit+0x88>)
   803f6:	6013      	str	r3, [r2, #0]
   803f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803fc:	6013      	str	r3, [r2, #0]
   803fe:	4b1f      	ldr	r3, [pc, #124]	; (8047c <SystemInit+0x8c>)
   80400:	6a1b      	ldr	r3, [r3, #32]
   80402:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80406:	d107      	bne.n	80418 <SystemInit+0x28>
   80408:	4a1d      	ldr	r2, [pc, #116]	; (80480 <SystemInit+0x90>)
   8040a:	4b1c      	ldr	r3, [pc, #112]	; (8047c <SystemInit+0x8c>)
   8040c:	621a      	str	r2, [r3, #32]
   8040e:	461a      	mov	r2, r3
   80410:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80412:	f013 0f01 	tst.w	r3, #1
   80416:	d0fb      	beq.n	80410 <SystemInit+0x20>
   80418:	4a1a      	ldr	r2, [pc, #104]	; (80484 <SystemInit+0x94>)
   8041a:	4b18      	ldr	r3, [pc, #96]	; (8047c <SystemInit+0x8c>)
   8041c:	621a      	str	r2, [r3, #32]
   8041e:	461a      	mov	r2, r3
   80420:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80422:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80426:	d0fb      	beq.n	80420 <SystemInit+0x30>
   80428:	4a14      	ldr	r2, [pc, #80]	; (8047c <SystemInit+0x8c>)
   8042a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8042c:	f023 0303 	bic.w	r3, r3, #3
   80430:	f043 0301 	orr.w	r3, r3, #1
   80434:	6313      	str	r3, [r2, #48]	; 0x30
   80436:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80438:	f013 0f08 	tst.w	r3, #8
   8043c:	d0fb      	beq.n	80436 <SystemInit+0x46>
   8043e:	4a12      	ldr	r2, [pc, #72]	; (80488 <SystemInit+0x98>)
   80440:	4b0e      	ldr	r3, [pc, #56]	; (8047c <SystemInit+0x8c>)
   80442:	629a      	str	r2, [r3, #40]	; 0x28
   80444:	461a      	mov	r2, r3
   80446:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80448:	f013 0f02 	tst.w	r3, #2
   8044c:	d0fb      	beq.n	80446 <SystemInit+0x56>
   8044e:	2211      	movs	r2, #17
   80450:	4b0a      	ldr	r3, [pc, #40]	; (8047c <SystemInit+0x8c>)
   80452:	631a      	str	r2, [r3, #48]	; 0x30
   80454:	461a      	mov	r2, r3
   80456:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80458:	f013 0f08 	tst.w	r3, #8
   8045c:	d0fb      	beq.n	80456 <SystemInit+0x66>
   8045e:	2212      	movs	r2, #18
   80460:	4b06      	ldr	r3, [pc, #24]	; (8047c <SystemInit+0x8c>)
   80462:	631a      	str	r2, [r3, #48]	; 0x30
   80464:	461a      	mov	r2, r3
   80466:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80468:	f013 0f08 	tst.w	r3, #8
   8046c:	d0fb      	beq.n	80466 <SystemInit+0x76>
   8046e:	4a07      	ldr	r2, [pc, #28]	; (8048c <SystemInit+0x9c>)
   80470:	4b07      	ldr	r3, [pc, #28]	; (80490 <SystemInit+0xa0>)
   80472:	601a      	str	r2, [r3, #0]
   80474:	4770      	bx	lr
   80476:	bf00      	nop
   80478:	400e0a00 	.word	0x400e0a00
   8047c:	400e0600 	.word	0x400e0600
   80480:	00370809 	.word	0x00370809
   80484:	01370809 	.word	0x01370809
   80488:	200d3f01 	.word	0x200d3f01
   8048c:	0501bd00 	.word	0x0501bd00
   80490:	20000000 	.word	0x20000000

00080494 <motor_init>:
PIOA->PIO_PER |= PIO_PER_P19;  //pio enable register
PIOA->PIO_OER |= PIO_OER_P19;  //pio enable output register
PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register */


void motor_init(void){
   80494:	b410      	push	{r4}
	//enable PIO registers
	PIOB->PIO_PER |= PIO_PER_P27; //pwm13
   80496:	4930      	ldr	r1, [pc, #192]	; (80558 <motor_init+0xc4>)
   80498:	680b      	ldr	r3, [r1, #0]
   8049a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   8049e:	600b      	str	r3, [r1, #0]
	//MJ1
	PIOD->PIO_PER |= PIO_PER_P0; //!OE
   804a0:	4b2e      	ldr	r3, [pc, #184]	; (8055c <motor_init+0xc8>)
   804a2:	681a      	ldr	r2, [r3, #0]
   804a4:	f042 0201 	orr.w	r2, r2, #1
   804a8:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P1; //!RST
   804aa:	681a      	ldr	r2, [r3, #0]
   804ac:	f042 0202 	orr.w	r2, r2, #2
   804b0:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P2; //SEL
   804b2:	681a      	ldr	r2, [r3, #0]
   804b4:	f042 0204 	orr.w	r2, r2, #4
   804b8:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P9; //EN
   804ba:	681a      	ldr	r2, [r3, #0]
   804bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   804c0:	601a      	str	r2, [r3, #0]
	PIOD->PIO_PER |= PIO_PER_P10;//DIR
   804c2:	681a      	ldr	r2, [r3, #0]
   804c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   804c8:	601a      	str	r2, [r3, #0]
	//MJ2
	PIOC->PIO_PER |= PIO_PER_P1; //D0
   804ca:	4a25      	ldr	r2, [pc, #148]	; (80560 <motor_init+0xcc>)
   804cc:	6810      	ldr	r0, [r2, #0]
   804ce:	f040 0002 	orr.w	r0, r0, #2
   804d2:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P2; //D1
   804d4:	6810      	ldr	r0, [r2, #0]
   804d6:	f040 0004 	orr.w	r0, r0, #4
   804da:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P3; //D2
   804dc:	6810      	ldr	r0, [r2, #0]
   804de:	f040 0008 	orr.w	r0, r0, #8
   804e2:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P4; //D3
   804e4:	6810      	ldr	r0, [r2, #0]
   804e6:	f040 0010 	orr.w	r0, r0, #16
   804ea:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P5; //D4
   804ec:	6810      	ldr	r0, [r2, #0]
   804ee:	f040 0020 	orr.w	r0, r0, #32
   804f2:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P6; //D5
   804f4:	6810      	ldr	r0, [r2, #0]
   804f6:	f040 0040 	orr.w	r0, r0, #64	; 0x40
   804fa:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P7; //D6
   804fc:	6810      	ldr	r0, [r2, #0]
   804fe:	f040 0080 	orr.w	r0, r0, #128	; 0x80
   80502:	6010      	str	r0, [r2, #0]
	PIOC->PIO_PER |= PIO_PER_P8; //D7
   80504:	6810      	ldr	r0, [r2, #0]
   80506:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   8050a:	6010      	str	r0, [r2, #0]
	
	//Enable clock to PIOC peripheral, in order to be able to read pin input 
	PMC->PMC_PCER0 |= (1 << 13);
   8050c:	4c15      	ldr	r4, [pc, #84]	; (80564 <motor_init+0xd0>)
   8050e:	6920      	ldr	r0, [r4, #16]
   80510:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
   80514:	6120      	str	r0, [r4, #16]
	
	//enable input of MJ2 pins
	PIOC->PIO_ODR |= (PIO_ODR_P1 | PIO_ODR_P2 | PIO_ODR_P3 | PIO_ODR_P4 | PIO_ODR_P5 | PIO_ODR_P6 | PIO_ODR_P7 | PIO_ODR_P8);
   80516:	6950      	ldr	r0, [r2, #20]
   80518:	f440 70ff 	orr.w	r0, r0, #510	; 0x1fe
   8051c:	6150      	str	r0, [r2, #20]
	
	//enable output of MJ1 pins
	PIOB->PIO_OER |= PIO_OER_P27;
   8051e:	690a      	ldr	r2, [r1, #16]
   80520:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80524:	610a      	str	r2, [r1, #16]
	PIOD->PIO_OER |= (PIO_OER_P0 | PIO_OER_P1 | PIO_OER_P2 | PIO_OER_P9 | PIO_OER_P10);
   80526:	691a      	ldr	r2, [r3, #16]
   80528:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
   8052c:	f042 0207 	orr.w	r2, r2, #7
   80530:	611a      	str	r2, [r3, #16]
	
	PIOD->PIO_SODR |= PIO_SODR_P9; //set EN to enable motor
   80532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80538:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_SODR |= PIO_SODR_P10; //set direction. USE CODR for the other direction
   8053a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8053c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80540:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_CODR |= PIO_SODR_P0;	//Set !OE high to disable output of encoder
   80542:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   80544:	f042 0201 	orr.w	r2, r2, #1
   80548:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_SODR |= PIO_SODR_P1;	//!RST should be high
   8054a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8054c:	f042 0202 	orr.w	r2, r2, #2
   80550:	631a      	str	r2, [r3, #48]	; 0x30
	
	
	//mangler noe her?
	//punkt 3.2 in user guide for dc motor interface. 
	//provide an analog value between  0 and 5 volt on pin DA! of MJEX to control output voltage to the motor		
}
   80552:	bc10      	pop	{r4}
   80554:	4770      	bx	lr
   80556:	bf00      	nop
   80558:	400e1000 	.word	0x400e1000
   8055c:	400e1400 	.word	0x400e1400
   80560:	400e1200 	.word	0x400e1200
   80564:	400e0600 	.word	0x400e0600

00080568 <motor_dac_init>:
	//REG_PWM_CMR6 |= (PWM_CMR_CALG); eksemple pwm
	//enable clock. pheriperhal
	//acess DACC_MR DACC_CHER and DACC_CDR
	
	
	REG_PMC_PCER1 |= PMC_PCER1_PID38; //enable clock
   80568:	4a08      	ldr	r2, [pc, #32]	; (8058c <motor_dac_init+0x24>)
   8056a:	6813      	ldr	r3, [r2, #0]
   8056c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   80570:	6013      	str	r3, [r2, #0]
	REG_DACC_MR &= ~DACC_MR_TRGEN_DIS; //freerunning mode
   80572:	4b07      	ldr	r3, [pc, #28]	; (80590 <motor_dac_init+0x28>)
   80574:	681a      	ldr	r2, [r3, #0]
   80576:	601a      	str	r2, [r3, #0]
	REG_DACC_MR |= DACC_MR_USER_SEL_CHANNEL1; //velg kanal 1
   80578:	681a      	ldr	r2, [r3, #0]
   8057a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8057e:	601a      	str	r2, [r3, #0]
	REG_DACC_CHER |= DACC_CHER_CH1;
   80580:	4a04      	ldr	r2, [pc, #16]	; (80594 <motor_dac_init+0x2c>)
   80582:	6813      	ldr	r3, [r2, #0]
   80584:	f043 0302 	orr.w	r3, r3, #2
   80588:	6013      	str	r3, [r2, #0]
   8058a:	4770      	bx	lr
   8058c:	400e0700 	.word	0x400e0700
   80590:	400c8004 	.word	0x400c8004
   80594:	400c8010 	.word	0x400c8010

00080598 <motor_encoder_tglreset>:
	PIOB->PIO_SODR |= PIO_SODR_P27;		
	}
}

void motor_encoder_tglreset(void){
	PIOD->PIO_CODR |= PIO_CODR_P1;	//Toggle !RST to reset encoder
   80598:	4a07      	ldr	r2, [pc, #28]	; (805b8 <motor_encoder_tglreset+0x20>)
   8059a:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8059c:	f043 0302 	orr.w	r3, r3, #2
   805a0:	6353      	str	r3, [r2, #52]	; 0x34
   805a2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	for(int i=0; i<2000; i++);		//Necessary for the motorbox to change value of 16-bit register
   805a6:	3b01      	subs	r3, #1
   805a8:	d1fd      	bne.n	805a6 <motor_encoder_tglreset+0xe>
	PIOD->PIO_SODR |= PIO_SODR_P1;
   805aa:	4a03      	ldr	r2, [pc, #12]	; (805b8 <motor_encoder_tglreset+0x20>)
   805ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805ae:	f043 0302 	orr.w	r3, r3, #2
   805b2:	6313      	str	r3, [r2, #48]	; 0x30
   805b4:	4770      	bx	lr
   805b6:	bf00      	nop
   805b8:	400e1400 	.word	0x400e1400

000805bc <motor_read_encoder>:
int16_t motor_read_encoder(int doReset){
   805bc:	b538      	push	{r3, r4, r5, lr}
	PIOD->PIO_CODR |= PIO_CODR_P0;	//Set !OE low to enable output of encoder
   805be:	4b14      	ldr	r3, [pc, #80]	; (80610 <motor_read_encoder+0x54>)
   805c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   805c2:	f042 0201 	orr.w	r2, r2, #1
   805c6:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_CODR |= PIO_CODR_P2;	//Set SEL low to get the high byte out
   805c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   805ca:	f042 0204 	orr.w	r2, r2, #4
   805ce:	635a      	str	r2, [r3, #52]	; 0x34
   805d0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	for(int i =0; i<2000; i++);		//waiting..
   805d4:	3b01      	subs	r3, #1
   805d6:	d1fd      	bne.n	805d4 <motor_read_encoder+0x18>
	int8_t MSB = PIOC->PIO_PDSR;
   805d8:	4b0e      	ldr	r3, [pc, #56]	; (80614 <motor_read_encoder+0x58>)
   805da:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
   805dc:	b26d      	sxtb	r5, r5
	PIOD->PIO_SODR |= PIO_SODR_P2;	//Set SEL high to get the low byte out
   805de:	4a0c      	ldr	r2, [pc, #48]	; (80610 <motor_read_encoder+0x54>)
   805e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805e2:	f043 0304 	orr.w	r3, r3, #4
   805e6:	6313      	str	r3, [r2, #48]	; 0x30
   805e8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	for(int i =0; i<2000; i++);		//waiting..
   805ec:	3b01      	subs	r3, #1
   805ee:	d1fd      	bne.n	805ec <motor_read_encoder+0x30>
	int8_t LSB = PIOC->PIO_PDSR;
   805f0:	4b08      	ldr	r3, [pc, #32]	; (80614 <motor_read_encoder+0x58>)
   805f2:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
   805f4:	b264      	sxtb	r4, r4
	if(doReset){
   805f6:	b940      	cbnz	r0, 8060a <motor_read_encoder+0x4e>
	PIOD->PIO_SODR |= PIO_SODR_P0;	//Set !OE high to disable output of encoder
   805f8:	4a05      	ldr	r2, [pc, #20]	; (80610 <motor_read_encoder+0x54>)
   805fa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805fc:	f043 0301 	orr.w	r3, r3, #1
   80600:	6313      	str	r3, [r2, #48]	; 0x30
	int16_t result = (short)(((MSB) & 0xFF) << 8 | (LSB) & 0xFF); //Spleise MSB og LSB til ett tall. 
   80602:	b2e0      	uxtb	r0, r4
}
   80604:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
   80608:	bd38      	pop	{r3, r4, r5, pc}
		motor_encoder_tglreset();
   8060a:	4b03      	ldr	r3, [pc, #12]	; (80618 <motor_read_encoder+0x5c>)
   8060c:	4798      	blx	r3
   8060e:	e7f3      	b.n	805f8 <motor_read_encoder+0x3c>
   80610:	400e1400 	.word	0x400e1400
   80614:	400e1200 	.word	0x400e1200
   80618:	00080599 	.word	0x00080599

0008061c <motor_run>:
	motor_encoder_tglreset();
	printf("Calibration finished, position value: %d", motor_read_encoder(0));
}

void motor_run(int dirLeft, int speed){
	if(dirLeft){
   8061c:	b938      	cbnz	r0, 8062e <motor_run+0x12>
		PIOD->PIO_SODR |= PIO_SODR_P10; //DIR left
	}
	else{
		PIOD->PIO_CODR |= PIO_CODR_P10; //DIR right
   8061e:	4a07      	ldr	r2, [pc, #28]	; (8063c <motor_run+0x20>)
   80620:	6b53      	ldr	r3, [r2, #52]	; 0x34
   80622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80626:	6353      	str	r3, [r2, #52]	; 0x34
	}
	REG_DACC_CDR=speed;
   80628:	4b05      	ldr	r3, [pc, #20]	; (80640 <motor_run+0x24>)
   8062a:	6019      	str	r1, [r3, #0]
   8062c:	4770      	bx	lr
		PIOD->PIO_SODR |= PIO_SODR_P10; //DIR left
   8062e:	4a03      	ldr	r2, [pc, #12]	; (8063c <motor_run+0x20>)
   80630:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80636:	6313      	str	r3, [r2, #48]	; 0x30
   80638:	e7f6      	b.n	80628 <motor_run+0xc>
   8063a:	bf00      	nop
   8063c:	400e1400 	.word	0x400e1400
   80640:	400c8020 	.word	0x400c8020

00080644 <motor_calibrate>:
void motor_calibrate(void){ //Veldig hardkodet mtp. tid den kjører mot høyre.
   80644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80646:	4c0a      	ldr	r4, [pc, #40]	; (80670 <motor_calibrate+0x2c>)
		motor_run(0,1000);	
   80648:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   8064c:	2600      	movs	r6, #0
   8064e:	4d09      	ldr	r5, [pc, #36]	; (80674 <motor_calibrate+0x30>)
   80650:	4639      	mov	r1, r7
   80652:	4630      	mov	r0, r6
   80654:	47a8      	blx	r5
	for(int i =0; i < 5000000; i++){
   80656:	3c01      	subs	r4, #1
   80658:	d1fa      	bne.n	80650 <motor_calibrate+0xc>
	motor_encoder_tglreset();
   8065a:	4b07      	ldr	r3, [pc, #28]	; (80678 <motor_calibrate+0x34>)
   8065c:	4798      	blx	r3
	printf("Calibration finished, position value: %d", motor_read_encoder(0));
   8065e:	2000      	movs	r0, #0
   80660:	4b06      	ldr	r3, [pc, #24]	; (8067c <motor_calibrate+0x38>)
   80662:	4798      	blx	r3
   80664:	4601      	mov	r1, r0
   80666:	4806      	ldr	r0, [pc, #24]	; (80680 <motor_calibrate+0x3c>)
   80668:	4b06      	ldr	r3, [pc, #24]	; (80684 <motor_calibrate+0x40>)
   8066a:	4798      	blx	r3
   8066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8066e:	bf00      	nop
   80670:	004c4b40 	.word	0x004c4b40
   80674:	0008061d 	.word	0x0008061d
   80678:	00080599 	.word	0x00080599
   8067c:	000805bd 	.word	0x000805bd
   80680:	00080f04 	.word	0x00080f04
   80684:	00080bed 	.word	0x00080bed

00080688 <motor_stop>:
	motor_stop();
	motor_encoder_tglreset();
	printf("Calibration done, Position %d \n\r", motor_read_encoder(0));
}

void motor_stop(void){
   80688:	b508      	push	{r3, lr}
	motor_run(0,0);
   8068a:	2100      	movs	r1, #0
   8068c:	4608      	mov	r0, r1
   8068e:	4b01      	ldr	r3, [pc, #4]	; (80694 <motor_stop+0xc>)
   80690:	4798      	blx	r3
   80692:	bd08      	pop	{r3, pc}
   80694:	0008061d 	.word	0x0008061d

00080698 <PID_rtt_init>:
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80698:	2208      	movs	r2, #8
   8069a:	4b07      	ldr	r3, [pc, #28]	; (806b8 <PID_rtt_init+0x20>)
   8069c:	601a      	str	r2, [r3, #0]


void PID_rtt_init(int mseconds){
	NVIC_EnableIRQ(RTT_IRQn); // Enable RTT interrupts in NVIC
	uint32_t prescaler = mseconds * 33; //Blir en litt unøyaktig teller
	REG_RTT_MR = 0;
   8069e:	4b07      	ldr	r3, [pc, #28]	; (806bc <PID_rtt_init+0x24>)
   806a0:	2200      	movs	r2, #0
   806a2:	601a      	str	r2, [r3, #0]
	REG_RTT_MR |= (prescaler << RTT_MR_RTPRES_Pos);
   806a4:	681a      	ldr	r2, [r3, #0]
	uint32_t prescaler = mseconds * 33; //Blir en litt unøyaktig teller
   806a6:	eb00 1040 	add.w	r0, r0, r0, lsl #5
	REG_RTT_MR |= (prescaler << RTT_MR_RTPRES_Pos);
   806aa:	4310      	orrs	r0, r2
   806ac:	6018      	str	r0, [r3, #0]
	REG_RTT_MR |= RTT_MR_RTTINCIEN;
   806ae:	681a      	ldr	r2, [r3, #0]
   806b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
   806b4:	601a      	str	r2, [r3, #0]
   806b6:	4770      	bx	lr
   806b8:	e000e100 	.word	0xe000e100
   806bc:	400e1a30 	.word	0x400e1a30

000806c0 <RTT_Handler>:
};



void RTT_Handler(void){
   806c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Denne interrupt-handleren kan brukes til å styre regulatoren! Husk å kalle rtt_init(ms)
	//Sjukt primitiv p-regulator:
	int pos = motor_read_encoder(0);
   806c2:	2000      	movs	r0, #0
   806c4:	4b30      	ldr	r3, [pc, #192]	; (80788 <RTT_Handler+0xc8>)
   806c6:	4798      	blx	r3
	int ref = refPos; //RefPos might change at an interrupt.
   806c8:	4b30      	ldr	r3, [pc, #192]	; (8078c <RTT_Handler+0xcc>)
	int error = ref - pos;
   806ca:	681b      	ldr	r3, [r3, #0]
   806cc:	1a18      	subs	r0, r3, r0
	//printf("Error: %d \t", error);

	if(error > 1000){
   806ce:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
   806d2:	dd1e      	ble.n	80712 <RTT_Handler+0x52>
		if(error > 500){
   806d4:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   806d8:	dd0a      	ble.n	806f0 <RTT_Handler+0x30>
   806da:	f44f 547a 	mov.w	r4, #16000	; 0x3e80
			for(int i = 0; i<16000; i++){
				motor_run(1,500);
   806de:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
   806e2:	2601      	movs	r6, #1
   806e4:	4d2a      	ldr	r5, [pc, #168]	; (80790 <RTT_Handler+0xd0>)
   806e6:	4639      	mov	r1, r7
   806e8:	4630      	mov	r0, r6
   806ea:	47a8      	blx	r5
			for(int i = 0; i<16000; i++){
   806ec:	3c01      	subs	r4, #1
   806ee:	d1fa      	bne.n	806e6 <RTT_Handler+0x26>
   806f0:	f44f 547a 	mov.w	r4, #16000	; 0x3e80
			}
		}
		for(int i = 0; i<16000; i++){
			motor_run(1,1000);
   806f4:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   806f8:	2601      	movs	r6, #1
   806fa:	4d25      	ldr	r5, [pc, #148]	; (80790 <RTT_Handler+0xd0>)
   806fc:	4639      	mov	r1, r7
   806fe:	4630      	mov	r0, r6
   80700:	47a8      	blx	r5
		for(int i = 0; i<16000; i++){
   80702:	3c01      	subs	r4, #1
   80704:	d1fa      	bne.n	806fc <RTT_Handler+0x3c>
	else{
		motor_stop();
	}
	
	//reading status register will clear interrupt flags
	uint32_t status = REG_RTT_SR;
   80706:	4b23      	ldr	r3, [pc, #140]	; (80794 <RTT_Handler+0xd4>)
   80708:	681b      	ldr	r3, [r3, #0]
	if(status & RTT_SR_RTTINC){ //ALMS generated the interrupt
   8070a:	f013 0f02 	tst.w	r3, #2
   8070e:	d120      	bne.n	80752 <RTT_Handler+0x92>
   80710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if(error < -1000){
   80712:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
   80716:	da19      	bge.n	8074c <RTT_Handler+0x8c>
		if(error < -500){
   80718:	f510 7ffa 	cmn.w	r0, #500	; 0x1f4
   8071c:	da0a      	bge.n	80734 <RTT_Handler+0x74>
   8071e:	f44f 547a 	mov.w	r4, #16000	; 0x3e80
				motor_run(1,500);
   80722:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
   80726:	2601      	movs	r6, #1
   80728:	4d19      	ldr	r5, [pc, #100]	; (80790 <RTT_Handler+0xd0>)
   8072a:	4639      	mov	r1, r7
   8072c:	4630      	mov	r0, r6
   8072e:	47a8      	blx	r5
			for(int i = 0; i<16000; i++){
   80730:	3c01      	subs	r4, #1
   80732:	d1fa      	bne.n	8072a <RTT_Handler+0x6a>
   80734:	f44f 547a 	mov.w	r4, #16000	; 0x3e80
			motor_run(0,1000);
   80738:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   8073c:	2600      	movs	r6, #0
   8073e:	4d14      	ldr	r5, [pc, #80]	; (80790 <RTT_Handler+0xd0>)
   80740:	4639      	mov	r1, r7
   80742:	4630      	mov	r0, r6
   80744:	47a8      	blx	r5
		for(int i = 0; i<16000; i++){
   80746:	3c01      	subs	r4, #1
   80748:	d1fa      	bne.n	80740 <RTT_Handler+0x80>
   8074a:	e7dc      	b.n	80706 <RTT_Handler+0x46>
		motor_stop();
   8074c:	4b12      	ldr	r3, [pc, #72]	; (80798 <RTT_Handler+0xd8>)
   8074e:	4798      	blx	r3
   80750:	e7d9      	b.n	80706 <RTT_Handler+0x46>
		count++;
   80752:	4c12      	ldr	r4, [pc, #72]	; (8079c <RTT_Handler+0xdc>)
   80754:	6821      	ldr	r1, [r4, #0]
   80756:	3101      	adds	r1, #1
   80758:	6021      	str	r1, [r4, #0]
		printf("Inc %d \n\r", count);
   8075a:	4811      	ldr	r0, [pc, #68]	; (807a0 <RTT_Handler+0xe0>)
   8075c:	4b11      	ldr	r3, [pc, #68]	; (807a4 <RTT_Handler+0xe4>)
   8075e:	4798      	blx	r3
		if(count%50 == 0){
   80760:	6822      	ldr	r2, [r4, #0]
   80762:	4911      	ldr	r1, [pc, #68]	; (807a8 <RTT_Handler+0xe8>)
   80764:	fb81 3102 	smull	r3, r1, r1, r2
   80768:	17d3      	asrs	r3, r2, #31
   8076a:	ebc3 1321 	rsb	r3, r3, r1, asr #4
   8076e:	2132      	movs	r1, #50	; 0x32
   80770:	fb01 2313 	mls	r3, r1, r3, r2
   80774:	2b00      	cmp	r3, #0
   80776:	d1cb      	bne.n	80710 <RTT_Handler+0x50>
			seconds++;
   80778:	6861      	ldr	r1, [r4, #4]
   8077a:	3101      	adds	r1, #1
   8077c:	6061      	str	r1, [r4, #4]
			printf("Seconds: %d \n\r", seconds);
   8077e:	480b      	ldr	r0, [pc, #44]	; (807ac <RTT_Handler+0xec>)
   80780:	4b08      	ldr	r3, [pc, #32]	; (807a4 <RTT_Handler+0xe4>)
   80782:	4798      	blx	r3
		}
	}
}
   80784:	e7c4      	b.n	80710 <RTT_Handler+0x50>
   80786:	bf00      	nop
   80788:	000805bd 	.word	0x000805bd
   8078c:	20000468 	.word	0x20000468
   80790:	0008061d 	.word	0x0008061d
   80794:	400e1a3c 	.word	0x400e1a3c
   80798:	00080689 	.word	0x00080689
   8079c:	20000450 	.word	0x20000450
   807a0:	00080f6c 	.word	0x00080f6c
   807a4:	00080bed 	.word	0x00080bed
   807a8:	51eb851f 	.word	0x51eb851f
   807ac:	00080f78 	.word	0x00080f78

000807b0 <PID_update_refPos>:


void PID_update_refPos(CAN_MESSAGE *msg){
	int8_t posData = msg->data[0]; //[-100,100]
	refPos = -(posData - 100)*190/2; //Converting [-100,100] to [19000,0]
   807b0:	f990 3003 	ldrsb.w	r3, [r0, #3]
   807b4:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
   807b8:	23be      	movs	r3, #190	; 0xbe
   807ba:	fb03 f302 	mul.w	r3, r3, r2
   807be:	105b      	asrs	r3, r3, #1
   807c0:	4a01      	ldr	r2, [pc, #4]	; (807c8 <PID_update_refPos+0x18>)
   807c2:	6013      	str	r3, [r2, #0]
   807c4:	4770      	bx	lr
   807c6:	bf00      	nop
   807c8:	20000468 	.word	0x20000468

000807cc <pwm_init>:
	
	//pin 44 på shieldet

	//perhipeal B kanal 6

	REG_PMC_PCER1 |= PMC_PCER1_PID36; 	//enable clock 
   807cc:	4a18      	ldr	r2, [pc, #96]	; (80830 <pwm_init+0x64>)
   807ce:	6813      	ldr	r3, [r2, #0]
   807d0:	f043 0310 	orr.w	r3, r3, #16
   807d4:	6013      	str	r3, [r2, #0]
	

    PIOC->PIO_ABSR |= PIO_ABSR_P18; //A=0 B=1 //  //B er valgt her
   807d6:	4b17      	ldr	r3, [pc, #92]	; (80834 <pwm_init+0x68>)
   807d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   807da:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   807de:	671a      	str	r2, [r3, #112]	; 0x70
	PIOC->PIO_PDR |= PIO_PDR_P18;  //pio disable register for i/o  set pwm pin to output 
   807e0:	685a      	ldr	r2, [r3, #4]
   807e2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   807e6:	605a      	str	r2, [r3, #4]


	REG_PWM_CLK |= PWM_CLK_PREB(0) | PWM_CLK_DIVB(42); //sette klokke B til mck/42=2MHz
   807e8:	4a13      	ldr	r2, [pc, #76]	; (80838 <pwm_init+0x6c>)
   807ea:	6813      	ldr	r3, [r2, #0]
   807ec:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
   807f0:	6013      	str	r3, [r2, #0]

	REG_PWM_CMR6 |= (PWM_CMR_CALG); //dual slope mode
   807f2:	4b12      	ldr	r3, [pc, #72]	; (8083c <pwm_init+0x70>)
   807f4:	681a      	ldr	r2, [r3, #0]
   807f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   807fa:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR6 |= (PWM_CMR_CPRE_CLKB); //bruker klokke b
   807fc:	681a      	ldr	r2, [r3, #0]
   807fe:	f042 020c 	orr.w	r2, r2, #12
   80802:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR6 |= (PWM_CMR_CPOL); //skifter polaritet. begynner nedde istednefor opp
   80804:	681a      	ldr	r2, [r3, #0]
   80806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   8080a:	601a      	str	r2, [r3, #0]

	REG_PWM_CPRD6 &= 0;
   8080c:	4a0c      	ldr	r2, [pc, #48]	; (80840 <pwm_init+0x74>)
   8080e:	6813      	ldr	r3, [r2, #0]
   80810:	2100      	movs	r1, #0
   80812:	6011      	str	r1, [r2, #0]
	REG_PWM_CDTY6 &= 0;  
   80814:	4b0b      	ldr	r3, [pc, #44]	; (80844 <pwm_init+0x78>)
   80816:	6818      	ldr	r0, [r3, #0]
   80818:	6019      	str	r1, [r3, #0]
	REG_PWM_CPRD6=20000; //period
   8081a:	f644 6120 	movw	r1, #20000	; 0x4e20
   8081e:	6011      	str	r1, [r2, #0]
	REG_PWM_CDTY6=1500; //duty cycle
   80820:	f240 52dc 	movw	r2, #1500	; 0x5dc
   80824:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA=PWM_ENA_CHID6; 
   80826:	2240      	movs	r2, #64	; 0x40
   80828:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
   8082c:	601a      	str	r2, [r3, #0]
   8082e:	4770      	bx	lr
   80830:	400e0700 	.word	0x400e0700
   80834:	400e1200 	.word	0x400e1200
   80838:	40094000 	.word	0x40094000
   8083c:	400942c0 	.word	0x400942c0
   80840:	400942cc 	.word	0x400942cc
   80844:	400942c4 	.word	0x400942c4

00080848 <adc_init>:
   80848:	4a0b      	ldr	r2, [pc, #44]	; (80878 <adc_init+0x30>)
   8084a:	6813      	ldr	r3, [r2, #0]
   8084c:	f043 0320 	orr.w	r3, r3, #32
   80850:	6013      	str	r3, [r2, #0]
   80852:	f5a2 3201 	sub.w	r2, r2, #132096	; 0x20400
   80856:	f5a2 723c 	sub.w	r2, r2, #752	; 0x2f0
   8085a:	6813      	ldr	r3, [r2, #0]
   8085c:	f043 0301 	orr.w	r3, r3, #1
   80860:	6013      	str	r3, [r2, #0]
   80862:	3a0c      	subs	r2, #12
   80864:	6813      	ldr	r3, [r2, #0]
   80866:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8086a:	6013      	str	r3, [r2, #0]
   8086c:	3a04      	subs	r2, #4
   8086e:	6813      	ldr	r3, [r2, #0]
   80870:	f043 0302 	orr.w	r3, r3, #2
   80874:	6013      	str	r3, [r2, #0]
   80876:	4770      	bx	lr
   80878:	400e0700 	.word	0x400e0700

0008087c <main>:

//1kOhm motstand måtte byttes til en 500 ohm motstand når man holder på med den motoren og no relays
//baudrate til Can init må gjøres

int main(void)
{
   8087c:	b508      	push	{r3, lr}
		PIOA->PIO_PER |= PIO_PER_P19;  //pio enable register
   8087e:	4b1b      	ldr	r3, [pc, #108]	; (808ec <main+0x70>)
   80880:	681a      	ldr	r2, [r3, #0]
   80882:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80886:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P19;  //pio enable output register
   80888:	691a      	ldr	r2, [r3, #16]
   8088a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8088e:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P19;  //set output data register
   80890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80892:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80896:	631a      	str	r2, [r3, #48]	; 0x30
								
		PIOA->PIO_PER |= PIO_PER_P20;  //pio enable register
   80898:	681a      	ldr	r2, [r3, #0]
   8089a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8089e:	601a      	str	r2, [r3, #0]
		PIOA->PIO_OER |= PIO_OER_P20;  //pio enable output register
   808a0:	691a      	ldr	r2, [r3, #16]
   808a2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   808a6:	611a      	str	r2, [r3, #16]
		PIOA->PIO_SODR |= PIO_SODR_P20;  //set output data register
   808a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   808aa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   808ae:	631a      	str	r2, [r3, #48]	; 0x30
		
		/* Initialize the SAM system */
		SystemInit();
   808b0:	4b0f      	ldr	r3, [pc, #60]	; (808f0 <main+0x74>)
   808b2:	4798      	blx	r3
		WDT->WDT_MR |= WDT_MR_WDDIS; // disable the watchdog timer
   808b4:	4a0f      	ldr	r2, [pc, #60]	; (808f4 <main+0x78>)
   808b6:	6853      	ldr	r3, [r2, #4]
   808b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   808bc:	6053      	str	r3, [r2, #4]
		configure_uart();
   808be:	4b0e      	ldr	r3, [pc, #56]	; (808f8 <main+0x7c>)
   808c0:	4798      	blx	r3
		can_init_def_tx_rx_mb(CAN_BR);
   808c2:	480e      	ldr	r0, [pc, #56]	; (808fc <main+0x80>)
   808c4:	4b0e      	ldr	r3, [pc, #56]	; (80900 <main+0x84>)
   808c6:	4798      	blx	r3
		pwm_init();
   808c8:	4b0e      	ldr	r3, [pc, #56]	; (80904 <main+0x88>)
   808ca:	4798      	blx	r3
		adc_init();
   808cc:	4b0e      	ldr	r3, [pc, #56]	; (80908 <main+0x8c>)
   808ce:	4798      	blx	r3
		motor_init();
   808d0:	4b0e      	ldr	r3, [pc, #56]	; (8090c <main+0x90>)
   808d2:	4798      	blx	r3
		motor_dac_init();
   808d4:	4b0e      	ldr	r3, [pc, #56]	; (80910 <main+0x94>)
   808d6:	4798      	blx	r3
		
		
		
		motor_stop();
   808d8:	4b0e      	ldr	r3, [pc, #56]	; (80914 <main+0x98>)
   808da:	4798      	blx	r3
		//for(int i= 0; i < 1000000; i++);
		
		int16_t encval;
		motor_encoder_tglreset();
   808dc:	4b0e      	ldr	r3, [pc, #56]	; (80918 <main+0x9c>)
   808de:	4798      	blx	r3
		motor_calibrate();
   808e0:	4b0e      	ldr	r3, [pc, #56]	; (8091c <main+0xa0>)
   808e2:	4798      	blx	r3
		//motor_calibrate2();
		PID_rtt_init(20);
   808e4:	2014      	movs	r0, #20
   808e6:	4b0e      	ldr	r3, [pc, #56]	; (80920 <main+0xa4>)
   808e8:	4798      	blx	r3
   808ea:	e7fe      	b.n	808ea <main+0x6e>
   808ec:	400e0e00 	.word	0x400e0e00
   808f0:	000803f1 	.word	0x000803f1
   808f4:	400e1a50 	.word	0x400e1a50
   808f8:	00080c75 	.word	0x00080c75
   808fc:	00290561 	.word	0x00290561
   80900:	00080251 	.word	0x00080251
   80904:	000807cd 	.word	0x000807cd
   80908:	00080849 	.word	0x00080849
   8090c:	00080495 	.word	0x00080495
   80910:	00080569 	.word	0x00080569
   80914:	00080689 	.word	0x00080689
   80918:	00080599 	.word	0x00080599
   8091c:	00080645 	.word	0x00080645
   80920:	00080699 	.word	0x00080699

00080924 <prints>:
   80924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80928:	460d      	mov	r5, r1
   8092a:	1e16      	subs	r6, r2, #0
   8092c:	dd48      	ble.n	809c0 <prints+0x9c>
   8092e:	780a      	ldrb	r2, [r1, #0]
   80930:	2a00      	cmp	r2, #0
   80932:	d035      	beq.n	809a0 <prints+0x7c>
   80934:	460a      	mov	r2, r1
   80936:	2400      	movs	r4, #0
   80938:	3401      	adds	r4, #1
   8093a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8093e:	2900      	cmp	r1, #0
   80940:	d1fa      	bne.n	80938 <prints+0x14>
   80942:	42a6      	cmp	r6, r4
   80944:	dc2d      	bgt.n	809a2 <prints+0x7e>
   80946:	2400      	movs	r4, #0
   80948:	f003 0202 	and.w	r2, r3, #2
   8094c:	2a00      	cmp	r2, #0
   8094e:	bf0c      	ite	eq
   80950:	f04f 0820 	moveq.w	r8, #32
   80954:	f04f 0830 	movne.w	r8, #48	; 0x30
   80958:	f013 0301 	ands.w	r3, r3, #1
   8095c:	d123      	bne.n	809a6 <prints+0x82>
   8095e:	2c00      	cmp	r4, #0
   80960:	dd28      	ble.n	809b4 <prints+0x90>
   80962:	4626      	mov	r6, r4
   80964:	fa5f f988 	uxtb.w	r9, r8
   80968:	4f18      	ldr	r7, [pc, #96]	; (809cc <prints+0xa8>)
   8096a:	4648      	mov	r0, r9
   8096c:	47b8      	blx	r7
   8096e:	3e01      	subs	r6, #1
   80970:	d1fb      	bne.n	8096a <prints+0x46>
   80972:	7828      	ldrb	r0, [r5, #0]
   80974:	b188      	cbz	r0, 8099a <prints+0x76>
   80976:	4f15      	ldr	r7, [pc, #84]	; (809cc <prints+0xa8>)
   80978:	47b8      	blx	r7
   8097a:	3401      	adds	r4, #1
   8097c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80980:	2800      	cmp	r0, #0
   80982:	d1f9      	bne.n	80978 <prints+0x54>
   80984:	2e00      	cmp	r6, #0
   80986:	dd08      	ble.n	8099a <prints+0x76>
   80988:	4635      	mov	r5, r6
   8098a:	fa5f f888 	uxtb.w	r8, r8
   8098e:	4f0f      	ldr	r7, [pc, #60]	; (809cc <prints+0xa8>)
   80990:	4640      	mov	r0, r8
   80992:	47b8      	blx	r7
   80994:	3d01      	subs	r5, #1
   80996:	d1fb      	bne.n	80990 <prints+0x6c>
   80998:	4434      	add	r4, r6
   8099a:	4620      	mov	r0, r4
   8099c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   809a0:	2400      	movs	r4, #0
   809a2:	1b34      	subs	r4, r6, r4
   809a4:	e7d0      	b.n	80948 <prints+0x24>
   809a6:	4626      	mov	r6, r4
   809a8:	7828      	ldrb	r0, [r5, #0]
   809aa:	b108      	cbz	r0, 809b0 <prints+0x8c>
   809ac:	2400      	movs	r4, #0
   809ae:	e7e2      	b.n	80976 <prints+0x52>
   809b0:	2400      	movs	r4, #0
   809b2:	e7e7      	b.n	80984 <prints+0x60>
   809b4:	4626      	mov	r6, r4
   809b6:	461c      	mov	r4, r3
   809b8:	e7db      	b.n	80972 <prints+0x4e>
   809ba:	f04f 0820 	mov.w	r8, #32
   809be:	e7d8      	b.n	80972 <prints+0x4e>
   809c0:	f013 0401 	ands.w	r4, r3, #1
   809c4:	d0f9      	beq.n	809ba <prints+0x96>
   809c6:	f04f 0820 	mov.w	r8, #32
   809ca:	e7ed      	b.n	809a8 <prints+0x84>
   809cc:	00080cdd 	.word	0x00080cdd

000809d0 <printi>:
   809d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   809d2:	b085      	sub	sp, #20
   809d4:	4607      	mov	r7, r0
   809d6:	b381      	cbz	r1, 80a3a <printi+0x6a>
   809d8:	460c      	mov	r4, r1
   809da:	b10b      	cbz	r3, 809e0 <printi+0x10>
   809dc:	2a0a      	cmp	r2, #10
   809de:	d038      	beq.n	80a52 <printi+0x82>
   809e0:	2300      	movs	r3, #0
   809e2:	f88d 300f 	strb.w	r3, [sp, #15]
   809e6:	2600      	movs	r6, #0
   809e8:	2900      	cmp	r1, #0
   809ea:	d046      	beq.n	80a7a <printi+0xaa>
   809ec:	f10d 050f 	add.w	r5, sp, #15
   809f0:	990c      	ldr	r1, [sp, #48]	; 0x30
   809f2:	393a      	subs	r1, #58	; 0x3a
   809f4:	fbb4 f3f2 	udiv	r3, r4, r2
   809f8:	fb02 4313 	mls	r3, r2, r3, r4
   809fc:	2b09      	cmp	r3, #9
   809fe:	bfc8      	it	gt
   80a00:	185b      	addgt	r3, r3, r1
   80a02:	3330      	adds	r3, #48	; 0x30
   80a04:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80a08:	fbb4 f4f2 	udiv	r4, r4, r2
   80a0c:	2c00      	cmp	r4, #0
   80a0e:	d1f1      	bne.n	809f4 <printi+0x24>
   80a10:	b156      	cbz	r6, 80a28 <printi+0x58>
   80a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a14:	b11b      	cbz	r3, 80a1e <printi+0x4e>
   80a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a18:	f013 0f02 	tst.w	r3, #2
   80a1c:	d125      	bne.n	80a6a <printi+0x9a>
   80a1e:	232d      	movs	r3, #45	; 0x2d
   80a20:	f805 3c01 	strb.w	r3, [r5, #-1]
   80a24:	3d01      	subs	r5, #1
   80a26:	2600      	movs	r6, #0
   80a28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80a2c:	4629      	mov	r1, r5
   80a2e:	4638      	mov	r0, r7
   80a30:	4c14      	ldr	r4, [pc, #80]	; (80a84 <printi+0xb4>)
   80a32:	47a0      	blx	r4
   80a34:	4430      	add	r0, r6
   80a36:	b005      	add	sp, #20
   80a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a3a:	2330      	movs	r3, #48	; 0x30
   80a3c:	f88d 3004 	strb.w	r3, [sp, #4]
   80a40:	2300      	movs	r3, #0
   80a42:	f88d 3005 	strb.w	r3, [sp, #5]
   80a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80a4a:	a901      	add	r1, sp, #4
   80a4c:	4c0d      	ldr	r4, [pc, #52]	; (80a84 <printi+0xb4>)
   80a4e:	47a0      	blx	r4
   80a50:	e7f1      	b.n	80a36 <printi+0x66>
   80a52:	2900      	cmp	r1, #0
   80a54:	dac4      	bge.n	809e0 <printi+0x10>
   80a56:	424c      	negs	r4, r1
   80a58:	2300      	movs	r3, #0
   80a5a:	f88d 300f 	strb.w	r3, [sp, #15]
   80a5e:	f10d 050f 	add.w	r5, sp, #15
   80a62:	2c00      	cmp	r4, #0
   80a64:	d0d5      	beq.n	80a12 <printi+0x42>
   80a66:	2601      	movs	r6, #1
   80a68:	e7c0      	b.n	809ec <printi+0x1c>
   80a6a:	202d      	movs	r0, #45	; 0x2d
   80a6c:	4b06      	ldr	r3, [pc, #24]	; (80a88 <printi+0xb8>)
   80a6e:	4798      	blx	r3
   80a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a72:	3b01      	subs	r3, #1
   80a74:	930a      	str	r3, [sp, #40]	; 0x28
   80a76:	2601      	movs	r6, #1
   80a78:	e7d6      	b.n	80a28 <printi+0x58>
   80a7a:	461e      	mov	r6, r3
   80a7c:	f10d 050f 	add.w	r5, sp, #15
   80a80:	e7d2      	b.n	80a28 <printi+0x58>
   80a82:	bf00      	nop
   80a84:	00080925 	.word	0x00080925
   80a88:	00080cdd 	.word	0x00080cdd

00080a8c <print>:
   80a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80a90:	b087      	sub	sp, #28
   80a92:	4680      	mov	r8, r0
   80a94:	780b      	ldrb	r3, [r1, #0]
   80a96:	2b00      	cmp	r3, #0
   80a98:	f000 8094 	beq.w	80bc4 <print+0x138>
   80a9c:	468b      	mov	fp, r1
   80a9e:	4617      	mov	r7, r2
   80aa0:	2500      	movs	r5, #0
   80aa2:	4e4e      	ldr	r6, [pc, #312]	; (80bdc <print+0x150>)
   80aa4:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80be4 <print+0x158>
   80aa8:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80be8 <print+0x15c>
   80aac:	e046      	b.n	80b3c <print+0xb0>
   80aae:	2200      	movs	r2, #0
   80ab0:	e070      	b.n	80b94 <print+0x108>
   80ab2:	6839      	ldr	r1, [r7, #0]
   80ab4:	3704      	adds	r7, #4
   80ab6:	484a      	ldr	r0, [pc, #296]	; (80be0 <print+0x154>)
   80ab8:	2900      	cmp	r1, #0
   80aba:	bf08      	it	eq
   80abc:	4601      	moveq	r1, r0
   80abe:	4640      	mov	r0, r8
   80ac0:	47d0      	blx	sl
   80ac2:	4405      	add	r5, r0
   80ac4:	e035      	b.n	80b32 <print+0xa6>
   80ac6:	6839      	ldr	r1, [r7, #0]
   80ac8:	3704      	adds	r7, #4
   80aca:	2061      	movs	r0, #97	; 0x61
   80acc:	9002      	str	r0, [sp, #8]
   80ace:	9301      	str	r3, [sp, #4]
   80ad0:	9200      	str	r2, [sp, #0]
   80ad2:	2301      	movs	r3, #1
   80ad4:	220a      	movs	r2, #10
   80ad6:	4640      	mov	r0, r8
   80ad8:	47c8      	blx	r9
   80ada:	4405      	add	r5, r0
   80adc:	e029      	b.n	80b32 <print+0xa6>
   80ade:	6839      	ldr	r1, [r7, #0]
   80ae0:	3704      	adds	r7, #4
   80ae2:	2061      	movs	r0, #97	; 0x61
   80ae4:	9002      	str	r0, [sp, #8]
   80ae6:	9301      	str	r3, [sp, #4]
   80ae8:	9200      	str	r2, [sp, #0]
   80aea:	2300      	movs	r3, #0
   80aec:	2210      	movs	r2, #16
   80aee:	4640      	mov	r0, r8
   80af0:	47c8      	blx	r9
   80af2:	4405      	add	r5, r0
   80af4:	e01d      	b.n	80b32 <print+0xa6>
   80af6:	6839      	ldr	r1, [r7, #0]
   80af8:	3704      	adds	r7, #4
   80afa:	2041      	movs	r0, #65	; 0x41
   80afc:	9002      	str	r0, [sp, #8]
   80afe:	9301      	str	r3, [sp, #4]
   80b00:	9200      	str	r2, [sp, #0]
   80b02:	2300      	movs	r3, #0
   80b04:	2210      	movs	r2, #16
   80b06:	4640      	mov	r0, r8
   80b08:	47c8      	blx	r9
   80b0a:	4405      	add	r5, r0
   80b0c:	e011      	b.n	80b32 <print+0xa6>
   80b0e:	6839      	ldr	r1, [r7, #0]
   80b10:	3704      	adds	r7, #4
   80b12:	2061      	movs	r0, #97	; 0x61
   80b14:	9002      	str	r0, [sp, #8]
   80b16:	9301      	str	r3, [sp, #4]
   80b18:	9200      	str	r2, [sp, #0]
   80b1a:	2300      	movs	r3, #0
   80b1c:	220a      	movs	r2, #10
   80b1e:	4640      	mov	r0, r8
   80b20:	47c8      	blx	r9
   80b22:	4405      	add	r5, r0
   80b24:	e005      	b.n	80b32 <print+0xa6>
   80b26:	46a3      	mov	fp, r4
   80b28:	f89b 0000 	ldrb.w	r0, [fp]
   80b2c:	47b0      	blx	r6
   80b2e:	3501      	adds	r5, #1
   80b30:	465c      	mov	r4, fp
   80b32:	f104 0b01 	add.w	fp, r4, #1
   80b36:	7863      	ldrb	r3, [r4, #1]
   80b38:	2b00      	cmp	r3, #0
   80b3a:	d044      	beq.n	80bc6 <print+0x13a>
   80b3c:	2b25      	cmp	r3, #37	; 0x25
   80b3e:	d1f3      	bne.n	80b28 <print+0x9c>
   80b40:	f10b 0401 	add.w	r4, fp, #1
   80b44:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80b48:	2b00      	cmp	r3, #0
   80b4a:	d03c      	beq.n	80bc6 <print+0x13a>
   80b4c:	2b25      	cmp	r3, #37	; 0x25
   80b4e:	d0ea      	beq.n	80b26 <print+0x9a>
   80b50:	2b2d      	cmp	r3, #45	; 0x2d
   80b52:	bf06      	itte	eq
   80b54:	f10b 0402 	addeq.w	r4, fp, #2
   80b58:	2301      	moveq	r3, #1
   80b5a:	2300      	movne	r3, #0
   80b5c:	7822      	ldrb	r2, [r4, #0]
   80b5e:	2a30      	cmp	r2, #48	; 0x30
   80b60:	d105      	bne.n	80b6e <print+0xe2>
   80b62:	f043 0302 	orr.w	r3, r3, #2
   80b66:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80b6a:	2a30      	cmp	r2, #48	; 0x30
   80b6c:	d0f9      	beq.n	80b62 <print+0xd6>
   80b6e:	7821      	ldrb	r1, [r4, #0]
   80b70:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80b74:	b2d2      	uxtb	r2, r2
   80b76:	2a09      	cmp	r2, #9
   80b78:	d899      	bhi.n	80aae <print+0x22>
   80b7a:	2200      	movs	r2, #0
   80b7c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80b80:	3930      	subs	r1, #48	; 0x30
   80b82:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   80b86:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80b8a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80b8e:	b2c0      	uxtb	r0, r0
   80b90:	2809      	cmp	r0, #9
   80b92:	d9f3      	bls.n	80b7c <print+0xf0>
   80b94:	2973      	cmp	r1, #115	; 0x73
   80b96:	d08c      	beq.n	80ab2 <print+0x26>
   80b98:	2964      	cmp	r1, #100	; 0x64
   80b9a:	d094      	beq.n	80ac6 <print+0x3a>
   80b9c:	2978      	cmp	r1, #120	; 0x78
   80b9e:	d09e      	beq.n	80ade <print+0x52>
   80ba0:	2958      	cmp	r1, #88	; 0x58
   80ba2:	d0a8      	beq.n	80af6 <print+0x6a>
   80ba4:	2975      	cmp	r1, #117	; 0x75
   80ba6:	d0b2      	beq.n	80b0e <print+0x82>
   80ba8:	2963      	cmp	r1, #99	; 0x63
   80baa:	d1c2      	bne.n	80b32 <print+0xa6>
   80bac:	6839      	ldr	r1, [r7, #0]
   80bae:	3704      	adds	r7, #4
   80bb0:	f88d 1014 	strb.w	r1, [sp, #20]
   80bb4:	2100      	movs	r1, #0
   80bb6:	f88d 1015 	strb.w	r1, [sp, #21]
   80bba:	a905      	add	r1, sp, #20
   80bbc:	4640      	mov	r0, r8
   80bbe:	47d0      	blx	sl
   80bc0:	4405      	add	r5, r0
   80bc2:	e7b6      	b.n	80b32 <print+0xa6>
   80bc4:	2500      	movs	r5, #0
   80bc6:	f1b8 0f00 	cmp.w	r8, #0
   80bca:	d003      	beq.n	80bd4 <print+0x148>
   80bcc:	f8d8 3000 	ldr.w	r3, [r8]
   80bd0:	2200      	movs	r2, #0
   80bd2:	701a      	strb	r2, [r3, #0]
   80bd4:	4628      	mov	r0, r5
   80bd6:	b007      	add	sp, #28
   80bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bdc:	00080cdd 	.word	0x00080cdd
   80be0:	00080f88 	.word	0x00080f88
   80be4:	00080925 	.word	0x00080925
   80be8:	000809d1 	.word	0x000809d1

00080bec <printf>:
   80bec:	b40f      	push	{r0, r1, r2, r3}
   80bee:	b500      	push	{lr}
   80bf0:	b083      	sub	sp, #12
   80bf2:	aa04      	add	r2, sp, #16
   80bf4:	f852 1b04 	ldr.w	r1, [r2], #4
   80bf8:	9201      	str	r2, [sp, #4]
   80bfa:	2000      	movs	r0, #0
   80bfc:	4b03      	ldr	r3, [pc, #12]	; (80c0c <printf+0x20>)
   80bfe:	4798      	blx	r3
   80c00:	b003      	add	sp, #12
   80c02:	f85d eb04 	ldr.w	lr, [sp], #4
   80c06:	b004      	add	sp, #16
   80c08:	4770      	bx	lr
   80c0a:	bf00      	nop
   80c0c:	00080a8d 	.word	0x00080a8d

00080c10 <SysTick_Handler>:

void SysTick_disable(void){
	SysTick->CTRL = 0;
}

void SysTick_Handler(void){
   80c10:	b538      	push	{r3, r4, r5, lr}
	
	SysTick_counter++;
   80c12:	4b12      	ldr	r3, [pc, #72]	; (80c5c <SysTick_Handler+0x4c>)
   80c14:	6819      	ldr	r1, [r3, #0]
   80c16:	3101      	adds	r1, #1
   80c18:	6019      	str	r1, [r3, #0]
	if(SysTick_counter == CompareValms){
   80c1a:	685b      	ldr	r3, [r3, #4]
   80c1c:	4299      	cmp	r1, r3
   80c1e:	d00b      	beq.n	80c38 <SysTick_Handler+0x28>
		busywait_alarm = 1;
	}
	
	
	if(SysTick_counter%1000 == 0){
   80c20:	4a0f      	ldr	r2, [pc, #60]	; (80c60 <SysTick_Handler+0x50>)
   80c22:	fb82 3201 	smull	r3, r2, r2, r1
   80c26:	17cb      	asrs	r3, r1, #31
   80c28:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80c2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80c30:	fb02 1313 	mls	r3, r2, r3, r1
   80c34:	b123      	cbz	r3, 80c40 <SysTick_Handler+0x30>
   80c36:	bd38      	pop	{r3, r4, r5, pc}
		busywait_alarm = 1;
   80c38:	2201      	movs	r2, #1
   80c3a:	4b08      	ldr	r3, [pc, #32]	; (80c5c <SysTick_Handler+0x4c>)
   80c3c:	721a      	strb	r2, [r3, #8]
   80c3e:	e7ef      	b.n	80c20 <SysTick_Handler+0x10>
		SysTick_seconds++;
   80c40:	4c06      	ldr	r4, [pc, #24]	; (80c5c <SysTick_Handler+0x4c>)
   80c42:	68e3      	ldr	r3, [r4, #12]
   80c44:	3301      	adds	r3, #1
   80c46:	60e3      	str	r3, [r4, #12]
		printf("counter: %d", SysTick_counter);
   80c48:	4806      	ldr	r0, [pc, #24]	; (80c64 <SysTick_Handler+0x54>)
   80c4a:	4d07      	ldr	r5, [pc, #28]	; (80c68 <SysTick_Handler+0x58>)
   80c4c:	47a8      	blx	r5
		printf("busywait: %d", busywait_alarm);
   80c4e:	7a21      	ldrb	r1, [r4, #8]
   80c50:	4806      	ldr	r0, [pc, #24]	; (80c6c <SysTick_Handler+0x5c>)
   80c52:	47a8      	blx	r5
		printf("Seconds: %d \n\r", SysTick_seconds);
   80c54:	68e1      	ldr	r1, [r4, #12]
   80c56:	4806      	ldr	r0, [pc, #24]	; (80c70 <SysTick_Handler+0x60>)
   80c58:	47a8      	blx	r5
	}
}
   80c5a:	e7ec      	b.n	80c36 <SysTick_Handler+0x26>
   80c5c:	20000458 	.word	0x20000458
   80c60:	10624dd3 	.word	0x10624dd3
   80c64:	00080f90 	.word	0x00080f90
   80c68:	00080bed 	.word	0x00080bed
   80c6c:	00080f9c 	.word	0x00080f9c
   80c70:	00080f78 	.word	0x00080f78

00080c74 <configure_uart>:
   80c74:	4b16      	ldr	r3, [pc, #88]	; (80cd0 <configure_uart+0x5c>)
   80c76:	2200      	movs	r2, #0
   80c78:	701a      	strb	r2, [r3, #0]
   80c7a:	705a      	strb	r2, [r3, #1]
   80c7c:	4b15      	ldr	r3, [pc, #84]	; (80cd4 <configure_uart+0x60>)
   80c7e:	f44f 7140 	mov.w	r1, #768	; 0x300
   80c82:	6459      	str	r1, [r3, #68]	; 0x44
   80c84:	6059      	str	r1, [r3, #4]
   80c86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80c88:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80c8a:	4002      	ands	r2, r0
   80c8c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80c90:	671a      	str	r2, [r3, #112]	; 0x70
   80c92:	6659      	str	r1, [r3, #100]	; 0x64
   80c94:	f44f 7280 	mov.w	r2, #256	; 0x100
   80c98:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80c9c:	611a      	str	r2, [r3, #16]
   80c9e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80ca2:	21ac      	movs	r1, #172	; 0xac
   80ca4:	6019      	str	r1, [r3, #0]
   80ca6:	f240 2123 	movw	r1, #547	; 0x223
   80caa:	6219      	str	r1, [r3, #32]
   80cac:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80cb0:	6059      	str	r1, [r3, #4]
   80cb2:	f240 2102 	movw	r1, #514	; 0x202
   80cb6:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   80cba:	f04f 31ff 	mov.w	r1, #4294967295
   80cbe:	60d9      	str	r1, [r3, #12]
   80cc0:	21e1      	movs	r1, #225	; 0xe1
   80cc2:	6099      	str	r1, [r3, #8]
   80cc4:	4904      	ldr	r1, [pc, #16]	; (80cd8 <configure_uart+0x64>)
   80cc6:	600a      	str	r2, [r1, #0]
   80cc8:	2250      	movs	r2, #80	; 0x50
   80cca:	601a      	str	r2, [r3, #0]
   80ccc:	4770      	bx	lr
   80cce:	bf00      	nop
   80cd0:	2000046c 	.word	0x2000046c
   80cd4:	400e0e00 	.word	0x400e0e00
   80cd8:	e000e100 	.word	0xe000e100

00080cdc <uart_putchar>:
   80cdc:	4b07      	ldr	r3, [pc, #28]	; (80cfc <uart_putchar+0x20>)
   80cde:	695b      	ldr	r3, [r3, #20]
   80ce0:	f013 0f02 	tst.w	r3, #2
   80ce4:	d008      	beq.n	80cf8 <uart_putchar+0x1c>
   80ce6:	4b05      	ldr	r3, [pc, #20]	; (80cfc <uart_putchar+0x20>)
   80ce8:	61d8      	str	r0, [r3, #28]
   80cea:	461a      	mov	r2, r3
   80cec:	6953      	ldr	r3, [r2, #20]
   80cee:	f413 7f00 	tst.w	r3, #512	; 0x200
   80cf2:	d0fb      	beq.n	80cec <uart_putchar+0x10>
   80cf4:	2000      	movs	r0, #0
   80cf6:	4770      	bx	lr
   80cf8:	2001      	movs	r0, #1
   80cfa:	4770      	bx	lr
   80cfc:	400e0800 	.word	0x400e0800

00080d00 <UART_Handler>:
   80d00:	b508      	push	{r3, lr}
   80d02:	4b15      	ldr	r3, [pc, #84]	; (80d58 <UART_Handler+0x58>)
   80d04:	695b      	ldr	r3, [r3, #20]
   80d06:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80d0a:	d003      	beq.n	80d14 <UART_Handler+0x14>
   80d0c:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80d10:	4a11      	ldr	r2, [pc, #68]	; (80d58 <UART_Handler+0x58>)
   80d12:	6011      	str	r1, [r2, #0]
   80d14:	f013 0f01 	tst.w	r3, #1
   80d18:	d012      	beq.n	80d40 <UART_Handler+0x40>
   80d1a:	4810      	ldr	r0, [pc, #64]	; (80d5c <UART_Handler+0x5c>)
   80d1c:	7842      	ldrb	r2, [r0, #1]
   80d1e:	1c53      	adds	r3, r2, #1
   80d20:	4259      	negs	r1, r3
   80d22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80d26:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80d2a:	bf58      	it	pl
   80d2c:	424b      	negpl	r3, r1
   80d2e:	7801      	ldrb	r1, [r0, #0]
   80d30:	428b      	cmp	r3, r1
   80d32:	d006      	beq.n	80d42 <UART_Handler+0x42>
   80d34:	4908      	ldr	r1, [pc, #32]	; (80d58 <UART_Handler+0x58>)
   80d36:	6988      	ldr	r0, [r1, #24]
   80d38:	4908      	ldr	r1, [pc, #32]	; (80d5c <UART_Handler+0x5c>)
   80d3a:	440a      	add	r2, r1
   80d3c:	7090      	strb	r0, [r2, #2]
   80d3e:	704b      	strb	r3, [r1, #1]
   80d40:	bd08      	pop	{r3, pc}
   80d42:	4807      	ldr	r0, [pc, #28]	; (80d60 <UART_Handler+0x60>)
   80d44:	4b07      	ldr	r3, [pc, #28]	; (80d64 <UART_Handler+0x64>)
   80d46:	4798      	blx	r3
   80d48:	4b03      	ldr	r3, [pc, #12]	; (80d58 <UART_Handler+0x58>)
   80d4a:	699a      	ldr	r2, [r3, #24]
   80d4c:	4b03      	ldr	r3, [pc, #12]	; (80d5c <UART_Handler+0x5c>)
   80d4e:	7859      	ldrb	r1, [r3, #1]
   80d50:	440b      	add	r3, r1
   80d52:	709a      	strb	r2, [r3, #2]
   80d54:	bd08      	pop	{r3, pc}
   80d56:	bf00      	nop
   80d58:	400e0800 	.word	0x400e0800
   80d5c:	2000046c 	.word	0x2000046c
   80d60:	00080fd4 	.word	0x00080fd4
   80d64:	00080bed 	.word	0x00080bed

00080d68 <__libc_init_array>:
   80d68:	b570      	push	{r4, r5, r6, lr}
   80d6a:	4e0f      	ldr	r6, [pc, #60]	; (80da8 <__libc_init_array+0x40>)
   80d6c:	4d0f      	ldr	r5, [pc, #60]	; (80dac <__libc_init_array+0x44>)
   80d6e:	1b76      	subs	r6, r6, r5
   80d70:	10b6      	asrs	r6, r6, #2
   80d72:	bf18      	it	ne
   80d74:	2400      	movne	r4, #0
   80d76:	d005      	beq.n	80d84 <__libc_init_array+0x1c>
   80d78:	3401      	adds	r4, #1
   80d7a:	f855 3b04 	ldr.w	r3, [r5], #4
   80d7e:	4798      	blx	r3
   80d80:	42a6      	cmp	r6, r4
   80d82:	d1f9      	bne.n	80d78 <__libc_init_array+0x10>
   80d84:	4e0a      	ldr	r6, [pc, #40]	; (80db0 <__libc_init_array+0x48>)
   80d86:	4d0b      	ldr	r5, [pc, #44]	; (80db4 <__libc_init_array+0x4c>)
   80d88:	f000 f936 	bl	80ff8 <_init>
   80d8c:	1b76      	subs	r6, r6, r5
   80d8e:	10b6      	asrs	r6, r6, #2
   80d90:	bf18      	it	ne
   80d92:	2400      	movne	r4, #0
   80d94:	d006      	beq.n	80da4 <__libc_init_array+0x3c>
   80d96:	3401      	adds	r4, #1
   80d98:	f855 3b04 	ldr.w	r3, [r5], #4
   80d9c:	4798      	blx	r3
   80d9e:	42a6      	cmp	r6, r4
   80da0:	d1f9      	bne.n	80d96 <__libc_init_array+0x2e>
   80da2:	bd70      	pop	{r4, r5, r6, pc}
   80da4:	bd70      	pop	{r4, r5, r6, pc}
   80da6:	bf00      	nop
   80da8:	00081004 	.word	0x00081004
   80dac:	00081004 	.word	0x00081004
   80db0:	0008100c 	.word	0x0008100c
   80db4:	00081004 	.word	0x00081004

00080db8 <register_fini>:
   80db8:	4b02      	ldr	r3, [pc, #8]	; (80dc4 <register_fini+0xc>)
   80dba:	b113      	cbz	r3, 80dc2 <register_fini+0xa>
   80dbc:	4802      	ldr	r0, [pc, #8]	; (80dc8 <register_fini+0x10>)
   80dbe:	f000 b805 	b.w	80dcc <atexit>
   80dc2:	4770      	bx	lr
   80dc4:	00000000 	.word	0x00000000
   80dc8:	00080dd9 	.word	0x00080dd9

00080dcc <atexit>:
   80dcc:	2300      	movs	r3, #0
   80dce:	4601      	mov	r1, r0
   80dd0:	461a      	mov	r2, r3
   80dd2:	4618      	mov	r0, r3
   80dd4:	f000 b81e 	b.w	80e14 <__register_exitproc>

00080dd8 <__libc_fini_array>:
   80dd8:	b538      	push	{r3, r4, r5, lr}
   80dda:	4c0a      	ldr	r4, [pc, #40]	; (80e04 <__libc_fini_array+0x2c>)
   80ddc:	4d0a      	ldr	r5, [pc, #40]	; (80e08 <__libc_fini_array+0x30>)
   80dde:	1b64      	subs	r4, r4, r5
   80de0:	10a4      	asrs	r4, r4, #2
   80de2:	d00a      	beq.n	80dfa <__libc_fini_array+0x22>
   80de4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80de8:	3b01      	subs	r3, #1
   80dea:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80dee:	3c01      	subs	r4, #1
   80df0:	f855 3904 	ldr.w	r3, [r5], #-4
   80df4:	4798      	blx	r3
   80df6:	2c00      	cmp	r4, #0
   80df8:	d1f9      	bne.n	80dee <__libc_fini_array+0x16>
   80dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80dfe:	f000 b905 	b.w	8100c <_fini>
   80e02:	bf00      	nop
   80e04:	0008101c 	.word	0x0008101c
   80e08:	00081018 	.word	0x00081018

00080e0c <__retarget_lock_acquire_recursive>:
   80e0c:	4770      	bx	lr
   80e0e:	bf00      	nop

00080e10 <__retarget_lock_release_recursive>:
   80e10:	4770      	bx	lr
   80e12:	bf00      	nop

00080e14 <__register_exitproc>:
   80e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80e18:	4d2c      	ldr	r5, [pc, #176]	; (80ecc <__register_exitproc+0xb8>)
   80e1a:	4606      	mov	r6, r0
   80e1c:	6828      	ldr	r0, [r5, #0]
   80e1e:	4698      	mov	r8, r3
   80e20:	460f      	mov	r7, r1
   80e22:	4691      	mov	r9, r2
   80e24:	f7ff fff2 	bl	80e0c <__retarget_lock_acquire_recursive>
   80e28:	4b29      	ldr	r3, [pc, #164]	; (80ed0 <__register_exitproc+0xbc>)
   80e2a:	681c      	ldr	r4, [r3, #0]
   80e2c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80e30:	2b00      	cmp	r3, #0
   80e32:	d03e      	beq.n	80eb2 <__register_exitproc+0x9e>
   80e34:	685a      	ldr	r2, [r3, #4]
   80e36:	2a1f      	cmp	r2, #31
   80e38:	dc1c      	bgt.n	80e74 <__register_exitproc+0x60>
   80e3a:	f102 0e01 	add.w	lr, r2, #1
   80e3e:	b176      	cbz	r6, 80e5e <__register_exitproc+0x4a>
   80e40:	2101      	movs	r1, #1
   80e42:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80e46:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80e4a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80e4e:	4091      	lsls	r1, r2
   80e50:	4308      	orrs	r0, r1
   80e52:	2e02      	cmp	r6, #2
   80e54:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80e58:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80e5c:	d023      	beq.n	80ea6 <__register_exitproc+0x92>
   80e5e:	3202      	adds	r2, #2
   80e60:	f8c3 e004 	str.w	lr, [r3, #4]
   80e64:	6828      	ldr	r0, [r5, #0]
   80e66:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80e6a:	f7ff ffd1 	bl	80e10 <__retarget_lock_release_recursive>
   80e6e:	2000      	movs	r0, #0
   80e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80e74:	4b17      	ldr	r3, [pc, #92]	; (80ed4 <__register_exitproc+0xc0>)
   80e76:	b30b      	cbz	r3, 80ebc <__register_exitproc+0xa8>
   80e78:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80e7c:	f3af 8000 	nop.w
   80e80:	4603      	mov	r3, r0
   80e82:	b1d8      	cbz	r0, 80ebc <__register_exitproc+0xa8>
   80e84:	2000      	movs	r0, #0
   80e86:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80e8a:	f04f 0e01 	mov.w	lr, #1
   80e8e:	6058      	str	r0, [r3, #4]
   80e90:	6019      	str	r1, [r3, #0]
   80e92:	4602      	mov	r2, r0
   80e94:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80e98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80e9c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80ea0:	2e00      	cmp	r6, #0
   80ea2:	d0dc      	beq.n	80e5e <__register_exitproc+0x4a>
   80ea4:	e7cc      	b.n	80e40 <__register_exitproc+0x2c>
   80ea6:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80eaa:	4301      	orrs	r1, r0
   80eac:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80eb0:	e7d5      	b.n	80e5e <__register_exitproc+0x4a>
   80eb2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80eb6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80eba:	e7bb      	b.n	80e34 <__register_exitproc+0x20>
   80ebc:	6828      	ldr	r0, [r5, #0]
   80ebe:	f7ff ffa7 	bl	80e10 <__retarget_lock_release_recursive>
   80ec2:	f04f 30ff 	mov.w	r0, #4294967295
   80ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80eca:	bf00      	nop
   80ecc:	20000430 	.word	0x20000430
   80ed0:	00080ff4 	.word	0x00080ff4
   80ed4:	00000000 	.word	0x00000000
   80ed8:	304e4143 	.word	0x304e4143
   80edc:	73656d20 	.word	0x73656d20
   80ee0:	65676173 	.word	0x65676173
   80ee4:	72726120 	.word	0x72726120
   80ee8:	64657669 	.word	0x64657669
   80eec:	206e6920 	.word	0x206e6920
   80ef0:	2d6e6f6e 	.word	0x2d6e6f6e
   80ef4:	64657375 	.word	0x64657375
   80ef8:	69616d20 	.word	0x69616d20
   80efc:	786f626c 	.word	0x786f626c
   80f00:	00000d0a 	.word	0x00000d0a
   80f04:	696c6143 	.word	0x696c6143
   80f08:	74617262 	.word	0x74617262
   80f0c:	206e6f69 	.word	0x206e6f69
   80f10:	696e6966 	.word	0x696e6966
   80f14:	64656873 	.word	0x64656873
   80f18:	6f70202c 	.word	0x6f70202c
   80f1c:	69746973 	.word	0x69746973
   80f20:	76206e6f 	.word	0x76206e6f
   80f24:	65756c61 	.word	0x65756c61
   80f28:	6425203a 	.word	0x6425203a
   80f2c:	00000000 	.word	0x00000000
   80f30:	76657270 	.word	0x76657270
   80f34:	3a736f50 	.word	0x3a736f50
   80f38:	2c642520 	.word	0x2c642520
   80f3c:	736f7020 	.word	0x736f7020
   80f40:	6425203a 	.word	0x6425203a
   80f44:	000d0a20 	.word	0x000d0a20
   80f48:	696c6143 	.word	0x696c6143
   80f4c:	74617262 	.word	0x74617262
   80f50:	206e6f69 	.word	0x206e6f69
   80f54:	656e6f64 	.word	0x656e6f64
   80f58:	6f50202c 	.word	0x6f50202c
   80f5c:	69746973 	.word	0x69746973
   80f60:	25206e6f 	.word	0x25206e6f
   80f64:	0d0a2064 	.word	0x0d0a2064
   80f68:	00000000 	.word	0x00000000
   80f6c:	20636e49 	.word	0x20636e49
   80f70:	0a206425 	.word	0x0a206425
   80f74:	0000000d 	.word	0x0000000d
   80f78:	6f636553 	.word	0x6f636553
   80f7c:	3a73646e 	.word	0x3a73646e
   80f80:	20642520 	.word	0x20642520
   80f84:	00000d0a 	.word	0x00000d0a
   80f88:	6c756e28 	.word	0x6c756e28
   80f8c:	0000296c 	.word	0x0000296c
   80f90:	6e756f63 	.word	0x6e756f63
   80f94:	3a726574 	.word	0x3a726574
   80f98:	00642520 	.word	0x00642520
   80f9c:	79737562 	.word	0x79737562
   80fa0:	74696177 	.word	0x74696177
   80fa4:	6425203a 	.word	0x6425203a
   80fa8:	00000000 	.word	0x00000000
   80fac:	656d6954 	.word	0x656d6954
   80fb0:	74732072 	.word	0x74732072
   80fb4:	65747261 	.word	0x65747261
   80fb8:	2e2e2e64 	.word	0x2e2e2e64
   80fbc:	000d0a20 	.word	0x000d0a20
   80fc0:	542e2e2e 	.word	0x542e2e2e
   80fc4:	72656d69 	.word	0x72656d69
   80fc8:	6f747320 	.word	0x6f747320
   80fcc:	64657070 	.word	0x64657070
   80fd0:	00000d0a 	.word	0x00000d0a
   80fd4:	3a525245 	.word	0x3a525245
   80fd8:	52415520 	.word	0x52415520
   80fdc:	58522054 	.word	0x58522054
   80fe0:	66756220 	.word	0x66756220
   80fe4:	20726566 	.word	0x20726566
   80fe8:	66207369 	.word	0x66207369
   80fec:	0a6c6c75 	.word	0x0a6c6c75
   80ff0:	0000000d 	.word	0x0000000d

00080ff4 <_global_impure_ptr>:
   80ff4:	20000008                                ... 

00080ff8 <_init>:
   80ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80ffa:	bf00      	nop
   80ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80ffe:	bc08      	pop	{r3}
   81000:	469e      	mov	lr, r3
   81002:	4770      	bx	lr

00081004 <__init_array_start>:
   81004:	00080db9 	.word	0x00080db9

00081008 <__frame_dummy_init_array_entry>:
   81008:	00080119                                ....

0008100c <_fini>:
   8100c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8100e:	bf00      	nop
   81010:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81012:	bc08      	pop	{r3}
   81014:	469e      	mov	lr, r3
   81016:	4770      	bx	lr

00081018 <__fini_array_start>:
   81018:	000800f5 	.word	0x000800f5
