{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605491598489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605491598489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 19:53:18 2020 " "Processing started: Sun Nov 15 19:53:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605491598489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1605491598489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1605491598489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1605491599812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1605491599812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "Componentes/n_bit_register.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Datapath/Fetch/Fetch.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/scalaralu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/scalaralu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScalarALU " "Found entity 1: ScalarALU" {  } { { "Datapath/Execute/ALU/ScalarALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/ScalarALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/vecalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/vecalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecALU " "Found entity 1: VecALU" {  } { { "Datapath/Execute/ALU/VecALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/fetchpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/fetchpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchPipe " "Found entity 1: FetchPipe" {  } { { "Pipes/FetchPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/FetchPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/decodepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/decodepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodePipe " "Found entity 1: DecodePipe" {  } { { "Pipes/DecodePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/DecodePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/writebackpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/writebackpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackPipe " "Found entity 1: WriteBackPipe" {  } { { "Pipes/WriteBackPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/WriteBackPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "Componentes/n_bit_mux.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Datapath/Decode/Decode.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TestbenchALU.sv(21) " "Verilog HDL information at TestbenchALU.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1605491617837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchALU " "Found entity 1: TestbenchALU" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "Componentes/extendUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/vecregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/vecregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecRegFile " "Found entity 1: VecRegFile" {  } { { "Datapath/Decode/VecRegFile.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/VecRegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux3_1 " "Found entity 1: VecMux3_1" {  } { { "Componentes/VecMux3_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux2_1 " "Found entity 1: VecMux2_1" {  } { { "Componentes/VecMux2_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Datapath/Execute/Execute.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "Datapath/WriteBack/WriteBack.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/WriteBack/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/executepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/executepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecutePipe " "Found entity 1: ExecutePipe" {  } { { "Pipes/ExecutePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/ExecutePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Datapath/DataPath.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit/HazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "Control-Unit/MainDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Control-Unit/Decoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control-Unit/ControlUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/instrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/instrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchinstrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchinstrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchInstrMem " "Found entity 1: TestBenchInstrMem" {  } { { "TestBenchs/TestBenchInstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchInstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchhazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchhazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchHazardUnit " "Found entity 1: TestBenchHazardUnit" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memoria/DataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605491617938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataMemory " "Elaborating entity \"DataMemory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1605491618054 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 102399 DataMemory.sv(13) " "Verilog HDL warning at DataMemory.sv(13): number of words (0) in memory file does not match the number of elements in the address range \[0:102399\]" {  } { { "Memoria/DataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1605491619589 "|DataMemory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory DataMemory.sv(13) " "Verilog HDL warning at DataMemory.sv(13): initial value for variable memory should be constant" {  } { { "Memoria/DataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1605491619622 "|DataMemory"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.sv(35) " "Verilog HDL warning at DataMemory.sv(35): ignoring unsupported system task" {  } { { "Memoria/DataMemory.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/DataMemory.sv" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1605491672464 "|DataMemory"}
