// Seed: 2601825461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    output supply1 _id_0,
    input wor id_1,
    inout tri id_2,
    input tri0 id_3
);
  logic [7:0][-1 'b0 : 1 'b0] id_5;
  uwire id_6;
  assign id_6 = -1'h0;
  assign id_5[-1] = -1;
  logic [1 'b0 : id_0] id_7;
  wire id_8, id_9, id_10, id_11;
  logic [1 : 1 'h0] id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_9,
      id_7
  );
  wire id_13;
  parameter id_14 = -1;
  assign id_5 = id_7;
endmodule
