{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489187172351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489187172358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 15:06:12 2017 " "Processing started: Fri Mar 10 15:06:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489187172358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489187172358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HRMMSSClock -c HRMMSSClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off HRMMSSClock -c HRMMSSClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489187172358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489187172948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489187172948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489187184698 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489187184698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489187184698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrmmssclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hrmmssclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HRMMSSClock-a " "Found design unit 1: HRMMSSClock-a" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489187184701 ""} { "Info" "ISGN_ENTITY_NAME" "1 HRMMSSClock " "Found entity 1: HRMMSSClock" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489187184701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489187184701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HRMMSSClock " "Elaborating entity \"HRMMSSClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489187184735 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startUp HRMMSSClock.vhd(69) " "VHDL Process Statement warning at HRMMSSClock.vhd(69): signal \"startUp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1489187184737 "|HRMMSSClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:secondOnes " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:secondOnes\"" {  } { { "HRMMSSClock.vhd" "secondOnes" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489187184738 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[0\] HighDigit_S\[0\]~_emulated HighDigit_S\[0\]~1 " "Register \"HighDigit_S\[0\]\" is converted into an equivalent circuit using register \"HighDigit_S\[0\]~_emulated\" and latch \"HighDigit_S\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[1\] HighDigit_S\[1\]~_emulated HighDigit_S\[1\]~5 " "Register \"HighDigit_S\[1\]\" is converted into an equivalent circuit using register \"HighDigit_S\[1\]~_emulated\" and latch \"HighDigit_S\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[2\] HighDigit_S\[2\]~_emulated HighDigit_S\[2\]~9 " "Register \"HighDigit_S\[2\]\" is converted into an equivalent circuit using register \"HighDigit_S\[2\]~_emulated\" and latch \"HighDigit_S\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[3\] HighDigit_S\[3\]~_emulated HighDigit_S\[3\]~13 " "Register \"HighDigit_S\[3\]\" is converted into an equivalent circuit using register \"HighDigit_S\[3\]~_emulated\" and latch \"HighDigit_S\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[0\] LowDigit_S\[0\]~_emulated LowDigit_S\[0\]~1 " "Register \"LowDigit_S\[0\]\" is converted into an equivalent circuit using register \"LowDigit_S\[0\]~_emulated\" and latch \"LowDigit_S\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[1\] LowDigit_S\[1\]~_emulated LowDigit_S\[1\]~5 " "Register \"LowDigit_S\[1\]\" is converted into an equivalent circuit using register \"LowDigit_S\[1\]~_emulated\" and latch \"LowDigit_S\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[2\] LowDigit_S\[2\]~_emulated LowDigit_S\[2\]~9 " "Register \"LowDigit_S\[2\]\" is converted into an equivalent circuit using register \"LowDigit_S\[2\]~_emulated\" and latch \"LowDigit_S\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[3\] LowDigit_S\[3\]~_emulated LowDigit_S\[3\]~13 " "Register \"LowDigit_S\[3\]\" is converted into an equivalent circuit using register \"LowDigit_S\[3\]~_emulated\" and latch \"LowDigit_S\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[0\] HighDigit_M\[0\]~_emulated HighDigit_M\[0\]~1 " "Register \"HighDigit_M\[0\]\" is converted into an equivalent circuit using register \"HighDigit_M\[0\]~_emulated\" and latch \"HighDigit_M\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[1\] HighDigit_M\[1\]~_emulated HighDigit_M\[1\]~5 " "Register \"HighDigit_M\[1\]\" is converted into an equivalent circuit using register \"HighDigit_M\[1\]~_emulated\" and latch \"HighDigit_M\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[2\] HighDigit_M\[2\]~_emulated HighDigit_M\[2\]~9 " "Register \"HighDigit_M\[2\]\" is converted into an equivalent circuit using register \"HighDigit_M\[2\]~_emulated\" and latch \"HighDigit_M\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[3\] HighDigit_M\[3\]~_emulated HighDigit_M\[3\]~13 " "Register \"HighDigit_M\[3\]\" is converted into an equivalent circuit using register \"HighDigit_M\[3\]~_emulated\" and latch \"HighDigit_M\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[0\] LowDigit_M\[0\]~_emulated LowDigit_M\[0\]~1 " "Register \"LowDigit_M\[0\]\" is converted into an equivalent circuit using register \"LowDigit_M\[0\]~_emulated\" and latch \"LowDigit_M\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[1\] LowDigit_M\[1\]~_emulated LowDigit_M\[1\]~5 " "Register \"LowDigit_M\[1\]\" is converted into an equivalent circuit using register \"LowDigit_M\[1\]~_emulated\" and latch \"LowDigit_M\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[2\] LowDigit_M\[2\]~_emulated LowDigit_M\[2\]~9 " "Register \"LowDigit_M\[2\]\" is converted into an equivalent circuit using register \"LowDigit_M\[2\]~_emulated\" and latch \"LowDigit_M\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[3\] LowDigit_M\[3\]~_emulated LowDigit_M\[3\]~13 " "Register \"LowDigit_M\[3\]\" is converted into an equivalent circuit using register \"LowDigit_M\[3\]~_emulated\" and latch \"LowDigit_M\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[0\] HighDigit_H\[0\]~_emulated HighDigit_H\[0\]~1 " "Register \"HighDigit_H\[0\]\" is converted into an equivalent circuit using register \"HighDigit_H\[0\]~_emulated\" and latch \"HighDigit_H\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[1\] HighDigit_H\[1\]~_emulated HighDigit_H\[1\]~5 " "Register \"HighDigit_H\[1\]\" is converted into an equivalent circuit using register \"HighDigit_H\[1\]~_emulated\" and latch \"HighDigit_H\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[2\] HighDigit_H\[2\]~_emulated HighDigit_H\[2\]~9 " "Register \"HighDigit_H\[2\]\" is converted into an equivalent circuit using register \"HighDigit_H\[2\]~_emulated\" and latch \"HighDigit_H\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[3\] HighDigit_H\[3\]~_emulated HighDigit_H\[3\]~13 " "Register \"HighDigit_H\[3\]\" is converted into an equivalent circuit using register \"HighDigit_H\[3\]~_emulated\" and latch \"HighDigit_H\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|HighDigit_H[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[0\] LowDigit_H\[0\]~_emulated LowDigit_H\[0\]~1 " "Register \"LowDigit_H\[0\]\" is converted into an equivalent circuit using register \"LowDigit_H\[0\]~_emulated\" and latch \"LowDigit_H\[0\]~1\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[1\] LowDigit_H\[1\]~_emulated LowDigit_H\[1\]~5 " "Register \"LowDigit_H\[1\]\" is converted into an equivalent circuit using register \"LowDigit_H\[1\]~_emulated\" and latch \"LowDigit_H\[1\]~5\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[2\] LowDigit_H\[2\]~_emulated LowDigit_H\[2\]~9 " "Register \"LowDigit_H\[2\]\" is converted into an equivalent circuit using register \"LowDigit_H\[2\]~_emulated\" and latch \"LowDigit_H\[2\]~9\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[3\] LowDigit_H\[3\]~_emulated LowDigit_H\[3\]~13 " "Register \"LowDigit_H\[3\]\" is converted into an equivalent circuit using register \"LowDigit_H\[3\]~_emulated\" and latch \"LowDigit_H\[3\]~13\"" {  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1489187185294 "|HRMMSSClock|LowDigit_H[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1489187185294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489187185438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489187185785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489187185785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489187185826 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489187185826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489187185826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489187185826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489187185840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 15:06:25 2017 " "Processing ended: Fri Mar 10 15:06:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489187185840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489187185840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489187185840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489187185840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1489187187234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489187187241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 15:06:26 2017 " "Processing started: Fri Mar 10 15:06:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489187187241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489187187241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HRMMSSClock -c HRMMSSClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HRMMSSClock -c HRMMSSClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489187187241 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489187187433 ""}
{ "Info" "0" "" "Project  = HRMMSSClock" {  } {  } 0 0 "Project  = HRMMSSClock" 0 0 "Fitter" 0 0 1489187187433 ""}
{ "Info" "0" "" "Revision = HRMMSSClock" {  } {  } 0 0 "Revision = HRMMSSClock" 0 0 "Fitter" 0 0 1489187187434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1489187187590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489187187590 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HRMMSSClock 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"HRMMSSClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489187187600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489187187653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489187187653 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489187187979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489187188003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489187188145 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489187193101 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489187193237 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489187193237 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187193237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489187193240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489187193241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489187193242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489187193242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489187193242 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489187193243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489187193243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1489187193243 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489187193243 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187193307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1489187196700 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HRMMSSClock.sdc " "Synopsys Design Constraints File file not found: 'HRMMSSClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489187196701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489187196701 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~27\|combout " "Node \"LowDigit_H~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[3\]~14\|datad " "Node \"LowDigit_H\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[3\]~14\|combout " "Node \"LowDigit_H\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~27\|datae " "Node \"LowDigit_H~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196703 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~26\|combout " "Node \"LowDigit_H~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[2\]~10\|datad " "Node \"LowDigit_H\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[2\]~10\|combout " "Node \"LowDigit_H\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~26\|datae " "Node \"LowDigit_H~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196703 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~25\|combout " "Node \"LowDigit_H~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[1\]~6\|datad " "Node \"LowDigit_H\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[1\]~6\|combout " "Node \"LowDigit_H\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~25\|datae " "Node \"LowDigit_H~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196703 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196703 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~24\|combout " "Node \"LowDigit_H~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[0\]~2\|datad " "Node \"LowDigit_H\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[0\]~2\|combout " "Node \"LowDigit_H\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~24\|datae " "Node \"LowDigit_H~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196704 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~33\|combout " "Node \"HighDigit_H~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[3\]~14\|datad " "Node \"HighDigit_H\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[3\]~14\|combout " "Node \"HighDigit_H\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~33\|datae " "Node \"HighDigit_H~33\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196704 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~31\|combout " "Node \"HighDigit_H~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[2\]~10\|datad " "Node \"HighDigit_H\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[2\]~10\|combout " "Node \"HighDigit_H\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~31\|datae " "Node \"HighDigit_H~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196704 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~30\|combout " "Node \"HighDigit_H~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[1\]~6\|datad " "Node \"HighDigit_H\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[1\]~6\|combout " "Node \"HighDigit_H\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~30\|datae " "Node \"HighDigit_H~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196704 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~27\|combout " "Node \"HighDigit_H~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[0\]~2\|datad " "Node \"HighDigit_H\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[0\]~2\|combout " "Node \"HighDigit_H\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~27\|datad " "Node \"HighDigit_H~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196704 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196704 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~28\|combout " "Node \"LowDigit_M~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[3\]~14\|datad " "Node \"LowDigit_M\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[3\]~14\|combout " "Node \"LowDigit_M\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~28\|datad " "Node \"LowDigit_M~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196705 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~27\|combout " "Node \"LowDigit_M~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[2\]~10\|datad " "Node \"LowDigit_M\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[2\]~10\|combout " "Node \"LowDigit_M\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~27\|datad " "Node \"LowDigit_M~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196705 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~26\|combout " "Node \"LowDigit_M~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[1\]~6\|datad " "Node \"LowDigit_M\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[1\]~6\|combout " "Node \"LowDigit_M\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~26\|datad " "Node \"LowDigit_M~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196705 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~25\|combout " "Node \"LowDigit_M~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[0\]~2\|datad " "Node \"LowDigit_M\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[0\]~2\|combout " "Node \"LowDigit_M\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~25\|datad " "Node \"LowDigit_M~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196705 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~30\|combout " "Node \"HighDigit_M~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[3\]~14\|datad " "Node \"HighDigit_M\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[3\]~14\|combout " "Node \"HighDigit_M\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~30\|datad " "Node \"HighDigit_M~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196705 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196705 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~27\|combout " "Node \"HighDigit_M~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[2\]~10\|datad " "Node \"HighDigit_M\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[2\]~10\|combout " "Node \"HighDigit_M\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~27\|datad " "Node \"HighDigit_M~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~26\|combout " "Node \"HighDigit_M~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[1\]~6\|datad " "Node \"HighDigit_M\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[1\]~6\|combout " "Node \"HighDigit_M\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~26\|datad " "Node \"HighDigit_M~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~25\|combout " "Node \"HighDigit_M~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[0\]~2\|datad " "Node \"HighDigit_M\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[0\]~2\|combout " "Node \"HighDigit_M\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~25\|datad " "Node \"HighDigit_M~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[3\]~14\|combout " "Node \"LowDigit_S\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~27\|datab " "Node \"LowDigit_S~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~27\|combout " "Node \"LowDigit_S~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[3\]~14\|datad " "Node \"LowDigit_S\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[2\]~10\|combout " "Node \"LowDigit_S\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~26\|datab " "Node \"LowDigit_S~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~26\|combout " "Node \"LowDigit_S~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[2\]~10\|datad " "Node \"LowDigit_S\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S~25\|combout " "Node \"LowDigit_S~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[1\]~6\|datad " "Node \"LowDigit_S\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[1\]~6\|combout " "Node \"LowDigit_S\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~25\|datab " "Node \"LowDigit_S~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196706 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196706 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S~24\|combout " "Node \"LowDigit_S~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[0\]~2\|datad " "Node \"LowDigit_S\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[0\]~2\|combout " "Node \"LowDigit_S\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~24\|datab " "Node \"LowDigit_S~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196707 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[0\]~2\|combout " "Node \"HighDigit_S\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~26\|datab " "Node \"HighDigit_S~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~26\|combout " "Node \"HighDigit_S~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[0\]~2\|datad " "Node \"HighDigit_S\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196707 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[1\]~6\|combout " "Node \"HighDigit_S\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~27\|datab " "Node \"HighDigit_S~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~27\|combout " "Node \"HighDigit_S~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[1\]~6\|datad " "Node \"HighDigit_S\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196707 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[2\]~10\|combout " "Node \"HighDigit_S\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~28\|datab " "Node \"HighDigit_S~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~28\|combout " "Node \"HighDigit_S~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[2\]~10\|datad " "Node \"HighDigit_S\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196707 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[3\]~14\|combout " "Node \"HighDigit_S\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~30\|datab " "Node \"HighDigit_S~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~30\|combout " "Node \"HighDigit_S~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[3\]~14\|datad " "Node \"HighDigit_S\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187196707 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489187196707 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1489187196711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489187196712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1489187196712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489187196718 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489187196836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187197628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489187198577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489187199355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187199355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489187200739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/shams/Documents/CPEN312/Lab3_part2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489187204138 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489187204138 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1489187211458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1489187215177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489187215177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187215179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489187217104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489187217121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489187217691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489187217691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489187218247 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489187222630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shams/Documents/CPEN312/Lab3_part2/output_files/HRMMSSClock.fit.smsg " "Generated suppressed messages file C:/Users/shams/Documents/CPEN312/Lab3_part2/output_files/HRMMSSClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489187222949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 125 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2158 " "Peak virtual memory: 2158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489187223497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 15:07:03 2017 " "Processing ended: Fri Mar 10 15:07:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489187223497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489187223497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489187223497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489187223497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489187224728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489187224735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 15:07:04 2017 " "Processing started: Fri Mar 10 15:07:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489187224735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489187224735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HRMMSSClock -c HRMMSSClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HRMMSSClock -c HRMMSSClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489187224735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1489187225797 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489187228857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489187229949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 15:07:09 2017 " "Processing ended: Fri Mar 10 15:07:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489187229949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489187229949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489187229949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489187229949 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489187230628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489187231378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489187231384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 15:07:10 2017 " "Processing started: Fri Mar 10 15:07:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489187231384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187231384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HRMMSSClock -c HRMMSSClock " "Command: quartus_sta HRMMSSClock -c HRMMSSClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187231384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187231580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232453 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232864 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HRMMSSClock.sdc " "Synopsys Design Constraints File file not found: 'HRMMSSClock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232887 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1489187232888 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0 KEY0 " "create_clock -period 1.000 -name KEY0 KEY0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1489187232888 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1489187232888 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232888 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~27\|combout " "Node \"LowDigit_H~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232889 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[3\]~14\|dataa " "Node \"LowDigit_H\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232889 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[3\]~14\|combout " "Node \"LowDigit_H\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232889 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~27\|datab " "Node \"LowDigit_H~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232889 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232889 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~26\|combout " "Node \"LowDigit_H~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[2\]~10\|datad " "Node \"LowDigit_H\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[2\]~10\|combout " "Node \"LowDigit_H\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~26\|datad " "Node \"LowDigit_H~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~25\|combout " "Node \"LowDigit_H~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[1\]~6\|datac " "Node \"LowDigit_H\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[1\]~6\|combout " "Node \"LowDigit_H\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~25\|datab " "Node \"LowDigit_H~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_H~24\|combout " "Node \"LowDigit_H~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[0\]~2\|datac " "Node \"LowDigit_H\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H\[0\]~2\|combout " "Node \"LowDigit_H\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_H~24\|dataf " "Node \"LowDigit_H~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~33\|combout " "Node \"HighDigit_H~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[3\]~14\|datac " "Node \"HighDigit_H\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[3\]~14\|combout " "Node \"HighDigit_H\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~33\|dataf " "Node \"HighDigit_H~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~31\|combout " "Node \"HighDigit_H~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[2\]~10\|datad " "Node \"HighDigit_H\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[2\]~10\|combout " "Node \"HighDigit_H\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~31\|dataa " "Node \"HighDigit_H~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~30\|combout " "Node \"HighDigit_H~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[1\]~6\|datac " "Node \"HighDigit_H\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[1\]~6\|combout " "Node \"HighDigit_H\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~30\|datad " "Node \"HighDigit_H~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232890 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232890 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_H~27\|combout " "Node \"HighDigit_H~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[0\]~2\|datac " "Node \"HighDigit_H\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H\[0\]~2\|combout " "Node \"HighDigit_H\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_H~27\|datab " "Node \"HighDigit_H~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 24 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232891 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~28\|combout " "Node \"LowDigit_M~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[3\]~14\|dataa " "Node \"LowDigit_M\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[3\]~14\|combout " "Node \"LowDigit_M\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~28\|dataa " "Node \"LowDigit_M~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232891 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~27\|combout " "Node \"LowDigit_M~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[2\]~10\|datac " "Node \"LowDigit_M\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[2\]~10\|combout " "Node \"LowDigit_M\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~27\|dataa " "Node \"LowDigit_M~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232891 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~26\|combout " "Node \"LowDigit_M~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[1\]~6\|datac " "Node \"LowDigit_M\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[1\]~6\|combout " "Node \"LowDigit_M\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~26\|dataa " "Node \"LowDigit_M~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232891 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_M~25\|combout " "Node \"LowDigit_M~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[0\]~2\|dataa " "Node \"LowDigit_M\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M\[0\]~2\|combout " "Node \"LowDigit_M\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_M~25\|dataf " "Node \"LowDigit_M~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232891 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232891 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~30\|combout " "Node \"HighDigit_M~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[3\]~14\|datad " "Node \"HighDigit_M\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[3\]~14\|combout " "Node \"HighDigit_M\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~30\|dataf " "Node \"HighDigit_M~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~27\|combout " "Node \"HighDigit_M~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[2\]~10\|datad " "Node \"HighDigit_M\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[2\]~10\|combout " "Node \"HighDigit_M\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~27\|dataf " "Node \"HighDigit_M~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~26\|combout " "Node \"HighDigit_M~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[1\]~6\|datab " "Node \"HighDigit_M\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[1\]~6\|combout " "Node \"HighDigit_M\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~26\|datae " "Node \"HighDigit_M~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_M~25\|combout " "Node \"HighDigit_M~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[0\]~2\|datab " "Node \"HighDigit_M\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M\[0\]~2\|combout " "Node \"HighDigit_M\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_M~25\|datad " "Node \"HighDigit_M~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 23 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[2\]~10\|combout " "Node \"LowDigit_S\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~26\|dataf " "Node \"LowDigit_S~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~26\|combout " "Node \"LowDigit_S~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[2\]~10\|datab " "Node \"LowDigit_S\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[1\]~6\|combout " "Node \"LowDigit_S\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~25\|datad " "Node \"LowDigit_S~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~25\|combout " "Node \"LowDigit_S~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[1\]~6\|dataa " "Node \"LowDigit_S\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232892 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[0\]~2\|combout " "Node \"LowDigit_S\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~24\|dataa " "Node \"LowDigit_S~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~24\|combout " "Node \"LowDigit_S~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[0\]~2\|datab " "Node \"LowDigit_S\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[3\]~14\|combout " "Node \"LowDigit_S\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~27\|dataa " "Node \"LowDigit_S~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S~27\|combout " "Node \"LowDigit_S~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit_S\[3\]~14\|datab " "Node \"LowDigit_S\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[1\]~6\|combout " "Node \"HighDigit_S\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~27\|dataf " "Node \"HighDigit_S~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~27\|combout " "Node \"HighDigit_S~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[1\]~6\|datac " "Node \"HighDigit_S\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[2\]~10\|combout " "Node \"HighDigit_S\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~28\|dataf " "Node \"HighDigit_S~28\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~28\|combout " "Node \"HighDigit_S~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[2\]~10\|dataa " "Node \"HighDigit_S\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[3\]~14\|combout " "Node \"HighDigit_S\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~30\|datad " "Node \"HighDigit_S~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~30\|combout " "Node \"HighDigit_S~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[3\]~14\|datab " "Node \"HighDigit_S\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[0\]~2\|combout " "Node \"HighDigit_S\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~26\|dataf " "Node \"HighDigit_S~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S~26\|combout " "Node \"HighDigit_S~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit_S\[0\]~2\|datab " "Node \"HighDigit_S\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1489187232893 ""}  } { { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 103 -1 0 } } { "HRMMSSClock.vhd" "" { Text "C:/Users/shams/Documents/CPEN312/Lab3_part2/HRMMSSClock.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232893 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232899 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187232900 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187232909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489187232936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.029 " "Worst-case setup slack is -7.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.029            -147.605 ClkFlag  " "   -7.029            -147.605 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.857             -82.295 KEY0  " "   -5.857             -82.295 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.161            -125.257 CLK_50  " "   -5.161            -125.257 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.639 " "Worst-case hold slack is -2.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.639             -31.859 KEY0  " "   -2.639             -31.859 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ClkFlag  " "    0.440               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CLK_50  " "    0.442               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.685 " "Worst-case recovery slack is -4.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.685             -71.464 KEY0  " "   -4.685             -71.464 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.675             -80.409 ClkFlag  " "   -3.675             -80.409 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.337 " "Worst-case removal slack is -1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -7.292 KEY0  " "   -1.337              -7.292 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.847               0.000 ClkFlag  " "    1.847               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.313 CLK_50  " "   -0.538             -29.313 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.200 ClkFlag  " "   -0.538             -20.200 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 KEY0  " "    0.070               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187232954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187232954 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187232970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187233014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489187234240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.495 " "Worst-case setup slack is -6.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.495            -138.727 ClkFlag  " "   -6.495            -138.727 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.611             -82.120 KEY0  " "   -5.611             -82.120 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.253            -122.228 CLK_50  " "   -5.253            -122.228 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.651 " "Worst-case hold slack is -2.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.651             -31.742 KEY0  " "   -2.651             -31.742 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 CLK_50  " "    0.449               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 ClkFlag  " "    0.482               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.500 " "Worst-case recovery slack is -4.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500             -71.448 KEY0  " "   -4.500             -71.448 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -77.795 ClkFlag  " "   -3.565             -77.795 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.218 " "Worst-case removal slack is -1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218              -7.216 KEY0  " "   -1.218              -7.216 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.826               0.000 ClkFlag  " "    1.826               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.743 CLK_50  " "   -0.538             -29.743 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.962 ClkFlag  " "   -0.538             -19.962 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 KEY0  " "    0.068               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187234256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234256 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187234270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187234455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489187235530 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.753 " "Worst-case setup slack is -3.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.753             -77.175 ClkFlag  " "   -3.753             -77.175 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.985             -27.143 KEY0  " "   -2.985             -27.143 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.688             -45.491 CLK_50  " "   -2.688             -45.491 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.822 " "Worst-case hold slack is -1.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822             -23.999 KEY0  " "   -1.822             -23.999 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK_50  " "    0.200               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 ClkFlag  " "    0.225               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.430 " "Worst-case recovery slack is -2.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430             -31.809 KEY0  " "   -2.430             -31.809 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606             -31.926 ClkFlag  " "   -1.606             -31.926 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.747 " "Worst-case removal slack is -0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747              -4.087 KEY0  " "   -0.747              -4.087 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 ClkFlag  " "    0.941               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.288 " "Worst-case minimum pulse width slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -3.794 CLK_50  " "   -0.288              -3.794 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -6.323 KEY0  " "   -0.190              -6.323 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.414 ClkFlag  " "   -0.073              -0.414 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235547 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1489187235563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1489187235754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.185 " "Worst-case setup slack is -3.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.185             -65.733 ClkFlag  " "   -3.185             -65.733 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428             -38.871 CLK_50  " "   -2.428             -38.871 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -22.329 KEY0  " "   -2.387             -22.329 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.799 " "Worst-case hold slack is -1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799             -25.225 KEY0  " "   -1.799             -25.225 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLK_50  " "    0.190               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 ClkFlag  " "    0.210               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.022 " "Worst-case recovery slack is -2.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -26.636 KEY0  " "   -2.022             -26.636 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506             -30.356 ClkFlag  " "   -1.506             -30.356 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.659 " "Worst-case removal slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -3.767 KEY0  " "   -0.659              -3.767 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 ClkFlag  " "    0.994               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.298 " "Worst-case minimum pulse width slack is -0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -3.822 CLK_50  " "   -0.298              -3.822 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -5.619 KEY0  " "   -0.175              -5.619 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.055 ClkFlag  " "   -0.016              -0.055 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1489187235770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187235770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187237763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187237767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 127 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489187237829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 15:07:17 2017 " "Processing ended: Fri Mar 10 15:07:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489187237829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489187237829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489187237829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187237829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 280 s " "Quartus Prime Full Compilation was successful. 0 errors, 280 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1489187238563 ""}
