{"vcs1":{"timestamp_begin":1730801910.377820481, "rt":169.46, "ut":0.89, "st":0.30}}
{"vcselab":{"timestamp_begin":1730802079.928387970, "rt":44.92, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1730802124.924355729, "rt":0.41, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730801909.557060036}
{"VCS_COMP_START_TIME": 1730801909.557060036}
{"VCS_COMP_END_TIME": 1730802181.635331054}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334052}}
{"stitch_vcselab": {"peak_mem": 231584}}
