{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649774058362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649774058366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 22:34:18 2022 " "Processing started: Tue Apr 12 22:34:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649774058366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774058366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774058366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649774058694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649774058694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m25aa010a.v 1 1 " "Found 1 design units, including 1 entities, in source file m25aa010a.v" { { "Info" "ISGN_ENTITY_NAME" "1 M25AA010A " "Found entity 1: M25AA010A" {  } { { "M25AA010A.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hw2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw2_tb " "Found entity 1: hw2_tb" {  } { { "hw2_tb.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067349 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "hw2.v(173) " "Verilog HDL Module Instantiation warning at hw2.v(173): ignored dangling comma in List of Port Connections" {  } { { "hw2.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/hw2.v" 173 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649774067351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw2 " "Found entity 1: hw2" {  } { { "hw2.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/hw2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write.v 1 1 " "Found 1 design units, including 1 entities, in source file write.v" { { "Info" "ISGN_ENTITY_NAME" "1 writer " "Found entity 1: writer" {  } { { "write.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file send_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_cmd " "Found entity 1: send_cmd" {  } { { "send_cmd.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/send_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read.v 1 1 " "Found 1 design units, including 1 entities, in source file read.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "read.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649774067357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(18) " "Verilog HDL Implicit Net warning at edge_detect.v(18): created implicit net for \"fail_pos_edge\"" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/edge_detect.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649774067357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw2 " "Elaborating entity \"hw2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649774067383 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "read_data hw2.v(193) " "Verilog HDL Port Connection error at hw2.v(193): output or inout port \"read_data\" must be connected to a structural net expression" {  } { { "hw2.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 2/hw2.v" 193 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1649774067386 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649774067386 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649774067435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 22:34:27 2022 " "Processing ended: Tue Apr 12 22:34:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649774067435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649774067435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649774067435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774067435 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649774068033 ""}
