# This viminfo file was generated by Vim 7.3.
# You may edit it if you're careful!

# Value of 'encoding' when this file was written
*encoding=utf-8


# hlsearch on (H) or off (h):
~H
# Last Search Pattern:
~MSle0~/initial

# Last Substitute Search Pattern:
~MSle0&.8

# Last Substitute String:
$,

# Command Line History (newest to oldest):
:q
:!svn log  tb_agnit28_core_TC.v | less
:!ssu tb_agnit28_core_TC.v | less
:wqa
:set mouse=a
:set filetype=csv
:sp ~/.vimrc
:w
:sp ~.vimrc
:sp ~/.vim/ftplugin/csv.vim
:set ft=csv
:Wqa
:sp test_register_tasks.tsk
:!svn up /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/
:sp dcm/clk_in.v
:pwd
:sp w
:sp /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/rtl/tc/tc_padmux_to_ip.v
:sp /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
:sp /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v

# Search String History (newest to oldest):
?/initial
? , 
?/color
? \<M_Clk_TIF_Select\>
? \<BLOCKSELL_DTX0\>
? \<BLOCKSELL_DTX3\>
? \<BLOCKSELL_CTX\>
?/TC_Esc_sel_reg
? \<BLOCKSELL_TC\>
?/write
?/72
? \<TIF_Addr\>
? .8
? 1.6
?/asyn
?/fal
?/edge
?/sythesise
? ^\s*# \=
?/Error
?/constr
?/const
?/get_clocks
?/fail
?/error
?/constraints.sdc
?/timing
?/max_delay
?/CLK_SLICER_IO
?/ANA_IO_PADS
?/report
?/constraint
?/sdc
?/$
?/failed
?/scan
? CDNSDPHYCMN_R201_T28LP
? CDNSDPHYCRX_R201_T28LP
? TX
? CDNSDPHYDTX_R201_T28LP
? CDNSDPHYDRX_R201_T28LP
? ,
? \<CCPLref2\>
? \<ccplCheckTable1WithOthers\>
? \<CCPLopt\>
? \<CCPLusage\>
?/S_Data_TIF_ForceWrite
?/../VERILOG/CDNSDPHYDRX_R201_T28LP.v
?/M_TxULPSExitEsc
?/M_TxReadyEsc
?/lib
? verilogfiles
?/module.*CDNSDPHYDTX_R201_T28LP
?/module.*CDNSDPHYDRX_R201_T28LP
?/module.*CDNSDPHYCTX_R201_T28LP
?/module.*CDNSDPHYCRX_R201_T28LP
?/module.*CDNSDPHYCMN_R201_T28LP
?/module.*CDNS9P630INPLL_R201_T28LP
?/HS_CLK_IN_BYPASS
? \<CCMIPITXDATADPHY_T28LP\>
??module
?/ccmipitxdatadphy
?/ccmipitxclkdphy
?/ccmipitxdatadphy'
?/module.*\<CDNSDPHYDRX_R201_T28LP\>
? \<CDNSDPHYDRX_R201_T28LP\>
?/module.*lanes
? \<AN2D0BWP35\>
?/mux
?/FAIL
?/pass
? \<op_divider_dual_edge\>
?/primitive u_power_down_sum
?/u_power_down_sum
?/module.*u_power_down_sum
?/module u_power_down_sum
? \<VDD\>
?/servers/digital_design/projects/CDNSDPHY_R201_T28HPM/bibin/verilog/func/ana/dpll/opdiv_top.v,155
?/opdiv
?/opdive
?/sdv
? \<CKND2D4BWP35_pwr\>
? \<CKND2BWP35_pwr\>
? CKND2BWP35
?/CKND2D4BWP35
? \<CKND2BWP35\>
? \<CKND2D4BWP35\>
?/vdd
?/485
?/t
?/dual_edge
?/*W
?/*E
?/include
?/CDNSDPHY_R201_S28HK_LANES
? ^\s*\/\/
?/_LANES ( DN_CTX, DN_TX0, DN_TX1, DN_TX2,
?/CDNSDPHY_R201_S28HK
?/lanes
?/func
? \<DFCND1BWP35\>
?/assign
?/assing
?/mux_8
?/VDD
?/mux_8to1
?/mux_2to1
? \<SDF_FLAGS\>
??real       duty;
??real       duty
?/duty
? \<r_err\>
? \<err\>
? \<duty_err\>
? \<duty\>
?/*
? \<r_meas\>
?/real
? \<module\>
? \<pwh\>
?/i_OPDIV
?/i_OPDIV+1
? \<i\>
?/i
? \<MUX_OUT\>
?/neg
?//
? \<posedge\>
? \<mux_8to1_opdivop_div\>
?/mux_8to
?/o_S_RxClkEsc_RX3
?/o_S_RxDataEsc_RX3
?/i_M_Data_TIF_Clk_TX0
?/i_M_Clk_TIF_Clk_CTX
?/DPLL_PLLTminBW
?/DPLL_pd
?/DPLL_REFCLK
?/DPLL_TEST_REG
?/DPLL_STN
?/DPLL_STA
?/DPLL_STANDBY
?/DPLL_SDIV
?/DPLL_REF_CLK
?/DPLL_FB_CLK
?/warning
?/.
?/violation
?/debug
?/debuf
?/fall
?/i_TIF_Clk_CMN
?/i_TIF_WDA_CMN
?/TIF_WDA
?/tif_rb
?/TIF_Selec
?/i_TIF_Selec
?/i_TIF_Select
?/i_TIF_Select_
?/TIF_Addr
?/TIF_Addr_CMN
?/i_TIF_Addr
?/i_TIF_Addr_CMN
?/o_M_Clk_TIF_RDA
?/o_S_Clk_TIF_RDA
?/o_RxClkActiveHSClk
?/i_TxULPSClk
?/i_TxRequestHSClk
? \<i_TxByteClkHS_data_TX0\>
?/byteclkhs_dat
?/byteclkhs
? \<i_TxClkHS_bc_data_TX3\>
?/i_TxClkHS_data_TX0
?/i_TxClkHS_data
?/TxByteClkHS_data
?/i_TxByteClkHS_data
?/i_TxDataHS
?/o_RxActiveHS
?/o_RxDataHS
?/o_RxValidHS
?/o_M_ULPSActiveNo
?/o_M_TxReadyEsc
?/o_M_RxDataEsc
?/o_M_ErrEsc
?/o_M_Data_TIF_RDA
?/o_M_Data_TIF_RDA_
?/o_M_ErrContentionLP0
?/o_RxSyncHS
?/o_S_Data_TIF_RDA
?/direction
?/err
?/ErrControl
?/M_TxTriggerEsc
?/M_TxRequestEsc
?/M_TxLPDTEsc
?/i_M_TxDataEsc
?/turn
?/enable
?/m.*tif_w_rb
?/tif_w_rb
?/tif_wda

# Expression History (newest to oldest):
=============================================================================

# Input Line History (newest to oldest):

# Input Line History (newest to oldest):

# Registers:
""0	LINE	0
	set_output_delay -max 1.2 -clock read_clk [get_pins "TC_PADMUX_TO_IP/FIFO_TX0/o_fifo_empty"]
"1	LINE	0
	create_clock -name "write_clk"  -period 4[get_pins "TC_PADMUX_TO_IP/FIFO_TX0/i_wclk"]
"2	LINE	0
	#clock definitions
"3	LINE	0
	create_clock -name "read_clk"  -period 2 [get_pins TC_PADMUX_TO_IP/FIFO_TX0/i_rclk]
"4	LINE	0
	######################SDC for DDR MODE################################
"5	LINE	0
	   -group {write_clk_p write_clk_n}
"6	LINE	0
	   -group {read_clk} \
"7	LINE	0
	   -group {write_clk} \
"8	LINE	0
	   -asynchronous \
"9	LINE	0
	set_clock_groups \
"a@	CHAR	0
	a<>€kl3:0jjj
"g	CHAR	0
	f€kd€kd€ku
"q	CHAR	0
	a<3:0>jjj
"r	CHAR	0
	334
<iqr/€kr€kr€kr€kD/:wuuuuuu:w€kd€kd€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€kl€ku€ku€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kl€kl€kl€kl€kli€kri:w€kd€ku2y€kd€kdp€ku€ku€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kl€kl€kl€kl€kl€kl€kr
"s	CHAR	0
	a:u€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kr€kd€kd€kd€ku€ku€ku:€ku€ku€kunyenyn
"u	CHAR	0
	asi_static -name "pd_signal_gen.i_ana_ULP_RCV_DATA_DP" -value "0"€kh
"w	CHAR	0
	ww
"-	CHAR	0
	C

# File marks:
'D  1113  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/Makefile
'N  326  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/Makefile
'T  1  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/temp1
'0  1070  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v
'1  30  22  ~/.vimrc
'2  7  0  ~/.vimrc
'3  1  0  ~/.vimc
'4  1  0  ~/.virmc
'5  6  11  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
'6  2  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
'7  15  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
'8  14  0  ~/.vimrc
'9  5  0  ~/.vim/ftplugin/csv.vim

# Jumplist (newest first):
-'  1070  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v
-'  57  3  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v
-'  1  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v
-'  30  22  ~/.vimrc
-'  21  0  ~/.vimrc
-'  7  0  ~/.vimrc
-'  14  0  ~/.vimrc
-'  1  0  ~/.vimc
-'  1  0  ~/.virmc
-'  6  11  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
-'  2  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
-'  1  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
-'  15  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
-'  5  0  ~/.vim/ftplugin/csv.vim
-'  427  0  ~/.vim/ftplugin/csv.vim
-'  3  0  /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
-'  1  0  ~/.vim/ftplugin/test.csv
-'  1  0  ~/.vim/ftplugin/test.csc
-'  12  57  ~/.vimrc
-'  2  5  ~/.vimrc
-'  1  0  ~/.vim/ftplugin/csv.vim
-'  1  0  ~/.vim/ftplugin/csv.vrim
-'  1  0  ~/.vimrc
-'  873  6  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  67  12  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1161  4  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  31  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1152  23  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1  0  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  34  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1146  25  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1170  23  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  23  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1174  25  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1164  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1158  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1144  3  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1142  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1141  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1140  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1139  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1133  43  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1132  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1129  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1125  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1124  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1121  10  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1110  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1109  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1108  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1107  8  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1033  10  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1027  49  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  570  6  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  558  44  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  557  27  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  521  9  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  497  14  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  99  21  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  79  21  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1379  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1377  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1105  3  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1103  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1102  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1101  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1100  2  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1096  43  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1095  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1094  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1093  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1092  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1087  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1086  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1085  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1084  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1012  10  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1006  49  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  546  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  545  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  544  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  543  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  542  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  541  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  540  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  539  45  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  538  44  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  537  44  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  536  27  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  500  9  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  476  14  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  1  0  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK.v
-'  491  14  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/release/20140130_AGNI_R200_S28HK_models/tb/dphy/tb_dphy_test.v
-'  79  21  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/release/20140130_AGNI_R200_S28HK_models/tb/dphy/tb_dphy_test.v
-'  1397  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/release/20140130_AGNI_R200_S28HK_models/tb/dphy/tb_dphy_test.v
-'  1395  1  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/release/20140130_AGNI_R200_S28HK_models/tb/dphy/tb_dphy_test.v
-'  873  6  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  67  12  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v
-'  1161  4  /servers/digital_design/projects/AGNI_R200_S28HK/bibin/SMIC/verilog/tb/dphy/tb_AGNI_R200_S28HK_TC.v

# Buffer list:
%/servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v	1070	0

# History of marks within files (newest to oldest):

> /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/tb/dphy/tb_agnit28_core_TC.v
	"	1070	0

> ~/.vimrc
	"	30	22
	^	7	0
	.	6	11
	+	10	0
	+	12	0
	+	13	10
	+	6	11

> ~/.vimc
	"	1	0

> ~/.virmc
	"	1	0

> /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/area_report.csv
	"	6	11
	.	2	0
	+	2	0
	+	2	0

> /servers/digital_design/projects/agni_t28lp_pg1/bibin/verilog/synth/~.vimrc
	"	1	0

> ~/.vim/ftplugin/csv.vim
	"	5	0
	^	5	0
	.	4	0
	+	427	0
	+	3	0
	+	4	0

> ~/.vim/ftplugin/test.csv
	"	1	0
	^	1	16
	.	1	0
	+	1	0

> ~/.vim/ftplugin/test.csc
	"	1	0

> ~/.vim/ftplugin/csv.vrim
	"	1	0
