

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'
================================================================
* Date:           Sun Nov  3 13:41:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.162 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   400004|   400004|  4.000 ms|  4.000 ms|  400004|  400004|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2  |   400002|   400002|         4|          1|          1|  400000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fully_connected.h:77]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1" [./../hw_library/fully_connected.h:76]   --->   Operation 8 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln73_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln73_1" [./../hw_library/fully_connected.h:18]   --->   Operation 13 'read' 'mul_ln73_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%valIn_a_41_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valIn_a_41" [./../hw_library/fully_connected.h:18]   --->   Operation 14 'read' 'valIn_a_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 0, i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 0, i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 17 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [./../hw_library/fully_connected.h:76]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.16ns)   --->   "%icmp_ln76 = icmp_eq  i19 %indvar_flatten_load, i19 400000" [./../hw_library/fully_connected.h:76]   --->   Operation 20 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%add_ln76_1 = add i19 %indvar_flatten_load, i19 1" [./../hw_library/fully_connected.h:76]   --->   Operation 21 'add' 'add_ln76_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc40, void %if.end161.loopexit.exitStub" [./../hw_library/fully_connected.h:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_load = load i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 24 'load' 'i_14_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %i_14_load, i9 1" [./../hw_library/fully_connected.h:76]   --->   Operation 25 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln77 = icmp_eq  i10 %j_load, i10 800" [./../hw_library/fully_connected.h:77]   --->   Operation 26 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.68ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i10 0, i10 %j_load" [./../hw_library/fully_connected.h:76]   --->   Operation 27 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i9 %add_ln76, i9 %i_14_load" [./../hw_library/fully_connected.h:76]   --->   Operation 28 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i9 %select_ln76_1" [./../hw_library/fully_connected.h:81]   --->   Operation 29 'zext' 'zext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 30 'mul' 'mul_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %select_ln76_1" [./../hw_library/fully_connected.h:76]   --->   Operation 31 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln76, i32 %valIn_a_41_read" [./../hw_library/fully_connected.h:76]   --->   Operation 32 'icmp' 'ult' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%rev = xor i1 %ult, i1 1" [./../hw_library/fully_connected.h:76]   --->   Operation 33 'xor' 'rev' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln76" [./../hw_library/fully_connected.h:77]   --->   Operation 34 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln79 = icmp_ult  i32 %zext_ln77, i32 %mul_ln73_1_read" [./../hw_library/fully_connected.h:79]   --->   Operation 35 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln79, i1 1" [./../hw_library/fully_connected.h:79]   --->   Operation 36 'xor' 'xor_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln79 = or i1 %xor_ln79, i1 %rev" [./../hw_library/fully_connected.h:79]   --->   Operation 37 'or' 'or_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %or_ln79, void %if.then30, void %if.else" [./../hw_library/fully_connected.h:79]   --->   Operation 38 'br' 'br_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln77 = add i10 %select_ln76, i10 1" [./../hw_library/fully_connected.h:77]   --->   Operation 39 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln76 = store i19 %add_ln76_1, i19 %indvar_flatten" [./../hw_library/fully_connected.h:76]   --->   Operation 40 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 %select_ln76_1, i9 %i_14" [./../hw_library/fully_connected.h:76]   --->   Operation 41 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln77 = store i10 %add_ln77, i10 %j" [./../hw_library/fully_connected.h:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body27" [./../hw_library/fully_connected.h:77]   --->   Operation 43 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 44 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln81 = mul i19 %zext_ln81, i19 800" [./../hw_library/fully_connected.h:81]   --->   Operation 45 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %select_ln76" [./../hw_library/fully_connected.h:81]   --->   Operation 46 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln81 = add i19 %mul_ln81, i19 %zext_ln81_1" [./../hw_library/fully_connected.h:81]   --->   Operation 47 'add' 'add_ln81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_77_2_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400000, i64 400000, i64 400000"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln81 = add i19 %mul_ln81, i19 %zext_ln81_1" [./../hw_library/fully_connected.h:81]   --->   Operation 50 'add' 'add_ln81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i19 %add_ln81" [./../hw_library/fully_connected.h:81]   --->   Operation 51 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln81_2" [./../hw_library/fully_connected.h:81]   --->   Operation 52 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:78]   --->   Operation 53 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:80]   --->   Operation 54 'read' 'valIn_a' <Predicate = (!or_ln79)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %valIn_a" [./../hw_library/fully_connected.h:81]   --->   Operation 55 'trunc' 'trunc_ln81' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln81 = store i8 %trunc_ln81, i19 %B_addr" [./../hw_library/fully_connected.h:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = (!or_ln79)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_5 : Operation 57 [1/1] (3.58ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a" [./../hw_library/fully_connected.h:83]   --->   Operation 57 'write' 'write_ln83' <Predicate = (!or_ln79)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc" [./../hw_library/fully_connected.h:84]   --->   Operation 58 'br' 'br_ln84' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln85 = store i8 0, i19 %B_addr" [./../hw_library/fully_connected.h:85]   --->   Operation 59 'store' 'store_ln85' <Predicate = (or_ln79)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 60 'br' 'br_ln0' <Predicate = (or_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.588 ns)

 <State 2>: 6.320ns
The critical path consists of the following:
	'load' operation 9 bit ('i_14_load', ./../hw_library/fully_connected.h:76) on local variable 'i', ./../hw_library/fully_connected.h:76 [25]  (0.000 ns)
	'add' operation 9 bit ('add_ln76', ./../hw_library/fully_connected.h:76) [26]  (1.823 ns)
	'select' operation 9 bit ('select_ln76_1', ./../hw_library/fully_connected.h:76) [31]  (0.968 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [35]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [36]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [45]  (0.978 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[38] ('mul_ln81', ./../hw_library/fully_connected.h:81) [33]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 19 bit of DSP[38] ('mul_ln81', ./../hw_library/fully_connected.h:81) [33]  (0.000 ns)
	'add' operation 19 bit of DSP[38] ('add_ln81', ./../hw_library/fully_connected.h:81) [38]  (2.100 ns)

 <State 5>: 7.162ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fully_connected.h:80) on port 'connect_6' (./../hw_library/fully_connected.h:80) [48]  (3.581 ns)
	fifo write operation ('write_ln83', ./../hw_library/fully_connected.h:83) on port 'connect_7' (./../hw_library/fully_connected.h:83) [51]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
