/**
 * \file  AM64_PLL_PARAMS_UC_1_2.gel
 *
 * \brief GEL File with PLL parameters for AM64_PLL_UC_1_2.gel
 */

/* Copyright (c) 2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */

/*  
Note: if the HSDIV value is -1 that means it's either nonexistent or not used. 
Note: if the mod_div value is -1 that means it isn't programmed beyond the default value of "1", which means the input divider is set to divide-by-1.
Note: the divider values here are directly programmed tothe HSDIV control MMR. They don't factor in the +1 that's added in the hardware. 
	Users should add +1 to the HSDIV divider values they add in here for any calculations they make outside of the GEL framework and the hardware.
*/

//PLL0: Main PLL
/* Frequencies:

PLL input: 		25MHz
VCO output:		2GHz
POSTDIV output: 	1GHz
HSDIV0 output: 		500MHz
HSDIV1 output: 		200MHz
HSDIV2 output: 		N/A
HSDIV3 output: 		N/A
HSDIV4 output: 		250MHz
HSDIV5 output: 		N/A
HSDIV6 output: 		250MHz
HSDIV7 output: 		250MHz
HSDIV8 output: 		125MHz
HSDIV9 output: 		333MHz
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL0_UC_1_2_FBDIV             80   //fbdiv
#define MAIN_PLL0_UC_1_2_FRACDIV           -1    //fracdiv
#define MAIN_PLL0_UC_1_2_PREDIV            1     //prediv
#define MAIN_PLL0_UC_1_2_POSTDIV1          2     //postdiv1
#define MAIN_PLL0_UC_1_2_POSTDIV2          1     //postdiv2
#define MAIN_PLL0_UC_1_2_HSDIV0_DIV_VAL    3  //4
#define MAIN_PLL0_UC_1_2_HSDIV1_DIV_VAL    9	//10
#define MAIN_PLL0_UC_1_2_HSDIV2_DIV_VAL    -1 //Not used
#define MAIN_PLL0_UC_1_2_HSDIV3_DIV_VAL    -1	//Not used
#define MAIN_PLL0_UC_1_2_HSDIV4_DIV_VAL    7	//8
#define MAIN_PLL0_UC_1_2_HSDIV5_DIV_VAL    -1	//Not used
#define MAIN_PLL0_UC_1_2_HSDIV6_DIV_VAL    3	//4
#define MAIN_PLL0_UC_1_2_HSDIV7_DIV_VAL    3	//4
#define MAIN_PLL0_UC_1_2_HSDIV8_DIV_VAL    7	//8
#define MAIN_PLL0_UC_1_2_HSDIV9_DIV_VAL    2	//3
#define MAIN_PLL0_UC_1_2_SSMOD_SPREAD      0x1F  //spread
#define MAIN_PLL0_UC_1_2_SSMOD_MODDIV      -1    //mod_div
#define MAIN_PLL0_UC_1_2_SSMOD_DOWNSPREAD  1     //downspread

//Main PLL0 PLL Controller Parameters
//#define MAIN_CTRL_BPDIV  	0 //AUXCLK=BPCLK=REFCLK for controller
//#define MAIN_CTRL_OD1 		0 //OBSCLK=REFCLK for controller
//#define MAIN_CTRL_DIV1 		1 //500MHZ SYSCLK1 from HSDIV_CLKOUT1


//PLL1:  Peripheral 0 PLL
/* Frequencies:

PLL input: 		25MHz
VCO output:		1920MHz
POSTDIV output: 	960MHz
HSDIV0 output: 		192MHz
HSDIV1 output: 		160MHz      //Waitng from systems team
HSDIV2 output: 		384MHz
HSDIV3 output: 		192MHz
HSDIV4 output: 		24MHz
HSDIV5 output: 		N/A
HSDIV6 output: 		60MHz
HSDIV7 output: 		N/A
HSDIV8 output: 		N/A
HSDIV9 output: 		N/A
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL1_UC_1_2_FBDIV             77
#define MAIN_PLL1_UC_1_2_FRACDIV           -1
#define MAIN_PLL1_UC_1_2_PREDIV            1
#define MAIN_PLL1_UC_1_2_POSTDIV1          2
#define MAIN_PLL1_UC_1_2_POSTDIV2          1
#define MAIN_PLL1_UC_1_2_HSDIV0_DIV_VAL    9	//10
#define MAIN_PLL1_UC_1_2_HSDIV1_DIV_VAL    11	//12
#define MAIN_PLL1_UC_1_2_HSDIV2_DIV_VAL    4	//5
#define MAIN_PLL1_UC_1_2_HSDIV3_DIV_VAL    9	//10
#define MAIN_PLL1_UC_1_2_HSDIV4_DIV_VAL    79 //80
#define MAIN_PLL1_UC_1_2_HSDIV5_DIV_VAL    -1	//Not used
#define MAIN_PLL1_UC_1_2_HSDIV6_DIV_VAL    15	//16
#define MAIN_PLL1_UC_1_2_HSDIV7_DIV_VAL    -1	//No HSDIV
#define MAIN_PLL1_UC_1_2_HSDIV8_DIV_VAL    -1	//No HSDIV
#define MAIN_PLL1_UC_1_2_HSDIV9_DIV_VAL    -1	//No HSDIV
#define MAIN_PLL1_UC_1_2_SSMOD_SPREAD      0x1F
#define MAIN_PLL1_UC_1_2_SSMOD_MODDIV      -1
#define MAIN_PLL1_UC_1_2_SSMOD_DOWNSPREAD  1


//PLL2: Peripheral 1 PLL
/* Frequencies:

PLL input: 		25MHz
VCO output:		1800MHz
POSTDIV output: 	1800MHz
HSDIV0 output: 		225MHz
HSDIV1 output: 		N/A
HSDIV2 output: 		N/A
HSDIV3 output: 		300  //This is for debugss, which is needed for loading code over JTAG
HSDIV4 output: 		N/A
HSDIV5 output: 		225MHz
HSDIV6 output: 		N/A
HSDIV7 output: 		N/A
HSDIV8 output:  	N/A
HSDIV9 output:  	360MHz
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL2_UC_1_2_FBDIV             72
#define MAIN_PLL2_UC_1_2_FRACDIV           -1
#define MAIN_PLL2_UC_1_2_PREDIV            1
#define MAIN_PLL2_UC_1_2_POSTDIV1          1
#define MAIN_PLL2_UC_1_2_POSTDIV2          1
#define MAIN_PLL2_UC_1_2_HSDIV0_DIV_VAL    7	//8
#define MAIN_PLL2_UC_1_2_HSDIV1_DIV_VAL    -1	//Reserved
#define MAIN_PLL2_UC_1_2_HSDIV2_DIV_VAL    -1	//Not used
#define MAIN_PLL2_UC_1_2_HSDIV3_DIV_VAL    5	//6
#define MAIN_PLL2_UC_1_2_HSDIV4_DIV_VAL    -1	//Not used
#define MAIN_PLL2_UC_1_2_HSDIV5_DIV_VAL    7	//8
#define MAIN_PLL2_UC_1_2_HSDIV6_DIV_VAL    -1	//Not used
#define MAIN_PLL2_UC_1_2_HSDIV7_DIV_VAL    -1 //Not used
#define MAIN_PLL2_UC_1_2_HSDIV8_DIV_VAL    -1 //Reserved
#define MAIN_PLL2_UC_1_2_HSDIV9_DIV_VAL    4 	//5
#define MAIN_PLL2_UC_1_2_SSMOD_SPREAD      0x1F
#define MAIN_PLL2_UC_1_2_SSMOD_MODDIV      -1
#define MAIN_PLL2_UC_1_2_SSMOD_DOWNSPREAD  1


//PLL8: ARM0 PLL
/* Frequencies:

PLL input: 		25MHz
VCO output:		2000MHz
POSTDIV output: 	2000MHz
HSDIV0 output: 		1GHz
HSDIV1 output: 		N/A
HSDIV2 output: 		N/A
HSDIV3 output: 		N/A
HSDIV4 output: 		N/A
HSDIV5 output: 		N/A
HSDIV6 output: 		N/A
HSDIV7 output: 		N/A
HSDIV8 output: 		N/A
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL8_UC_1_2_FBDIV             80
#define MAIN_PLL8_UC_1_2_FRACDIV           -1
#define MAIN_PLL8_UC_1_2_PREDIV            1
#define MAIN_PLL8_UC_1_2_POSTDIV1          1
#define MAIN_PLL8_UC_1_2_POSTDIV2          1
#define MAIN_PLL8_UC_1_2_HSDIV0_DIV_VAL    1 //2
#define MAIN_PLL8_UC_1_2_HSDIV1_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV2_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV3_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV4_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV5_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV6_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV7_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV8_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_HSDIV9_DIV_VAL    -1 //No HSDIV
#define MAIN_PLL8_UC_1_2_SSMOD_SPREAD      0x1F
#define MAIN_PLL8_UC_1_2_SSMOD_MODDIV      -1
#define MAIN_PLL8_UC_1_2_SSMOD_DOWNSPREAD  1


//PLL12: DDR FracF PLL
/* Frequencies:

PLL input:		25MHz
VCO output:		1600MHz
POSTDIV output: 	1600MHz
HSDIV0 output: 		400MHz
HSDIV1 output: 		N/A
HSDIV2 output: 		N/A
HSDIV3 output: 		N/A
HSDIV4 output: 		N/A
HSDIV5 output: 		N/A
HSDIV6 output: 		N/A
HSDIV7 output: 		N/A
HSDIV8 output: 		N/A
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL12_UC_1_2_FBDIV            64
#define MAIN_PLL12_UC_1_2_FRACDIV          -1
#define MAIN_PLL12_UC_1_2_PREDIV           1
#define MAIN_PLL12_UC_1_2_POSTDIV1         1
#define MAIN_PLL12_UC_1_2_POSTDIV2         1
#define MAIN_PLL12_UC_1_2_HSDIV0_DIV_VAL   3 //4
#define MAIN_PLL12_UC_1_2_HSDIV1_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV2_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV3_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV4_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV5_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV6_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV7_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV8_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_HSDIV9_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL12_UC_1_2_SSMOD_SPREAD     -1
#define MAIN_PLL12_UC_1_2_SSMOD_MODDIV     -1
#define MAIN_PLL12_UC_1_2_SSMOD_DOWNSPREAD -1

//#define MAIN_PLL12_FBDIV_DDR_1866    93
//#define MAIN_PLL12_FRACDIV_DDR_1866  10066329

//#define MAIN_PLL12_FBDIV_DDR_1600    80
//#define MAIN_PLL12_FRACDIV_DDR_1600  0

//#define MAIN_PLL12_FBDIV_DDR_3200    160
//#define MAIN_PLL12_FRACDIV_DDR_3200  0


//PLL14: Main Pulsar PLL
/* Frequencies:

PLL input:  	25MHz
VCO output:		2400MHz
POSTDIV output: 	2400MHz
HSDIV0 output: 		N/A
HSDIV1 output: 		N/A
HSDIV2 output: 		N/A
HSDIV3 output: 		N/A
HSDIV4 output: 		N/A
HSDIV5 output: 		N/A
HSDIV6 output: 		N/A
HSDIV7 output: 		N/A
HSDIV8 output: 		N/A
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MAIN_PLL14_UC_1_2_FBDIV            96
#define MAIN_PLL14_UC_1_2_FRACDIV          -1
#define MAIN_PLL14_UC_1_2_PREDIV           1
#define MAIN_PLL14_UC_1_2_POSTDIV1         1
#define MAIN_PLL14_UC_1_2_POSTDIV2         1
#define MAIN_PLL14_UC_1_2_HSDIV0_DIV_VAL   2 //Not used
#define MAIN_PLL14_UC_1_2_HSDIV1_DIV_VAL   -1 //Not used
#define MAIN_PLL14_UC_1_2_HSDIV2_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV3_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV4_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV5_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV6_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV7_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV8_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_HSDIV9_DIV_VAL   -1 //No HSDIV
#define MAIN_PLL14_UC_1_2_SSMOD_SPREAD     0x1F
#define MAIN_PLL14_UC_1_2_SSMOD_MODDIV     -1
#define MAIN_PLL14_UC_1_2_SSMOD_DOWNSPREAD 1


//MCU PLL0: MCU PLL
/* Frequencies:

PLL input: 		25MHz
VCO output:		2400MHz
POSTDIV output: 	N/A
HSDIV0 output: 		N/A
HSDIV1 output: 		N/A
HSDIV2 output: 		N/A
HSDIV3 output: 		N/A
HSDIV4 output: 		N/A
HSDIV5 output: 		N/A
HSDIV6 output: 		N/A
HSDIV7 output: 		N/A
HSDIV8 output: 		N/A
MODSS configuration: 
- Spread: 3.125%
- Modulator Divider: %-by-1
- Downspread or centerspread: downspread

 */
#define MCU_PLL0_UC_1_2_FBDIV              96
#define MCU_PLL0_UC_1_2_FRACDIV            -1
#define MCU_PLL0_UC_1_2_PREDIV             1
#define MCU_PLL0_UC_1_2_POSTDIV1           1
#define MCU_PLL0_UC_1_2_POSTDIV2           1
#define MCU_PLL0_UC_1_2_HSDIV0_DIV_VAL     5  //Not used
#define MCU_PLL0_UC_1_2_HSDIV1_DIV_VAL     -1 //Not used
#define MCU_PLL0_UC_1_2_HSDIV2_DIV_VAL     -1 //Not used
#define MCU_PLL0_UC_1_2_HSDIV3_DIV_VAL     -1 //Not used
#define MCU_PLL0_UC_1_2_HSDIV4_DIV_VAL     -1 //Not used
#define MCU_PLL0_UC_1_2_HSDIV5_DIV_VAL     -1 //No HSDIV
#define MCU_PLL0_UC_1_2_HSDIV6_DIV_VAL     -1 //No HSDIV
#define MCU_PLL0_UC_1_2_HSDIV7_DIV_VAL     -1 //No HSDIV
#define MCU_PLL0_UC_1_2_HSDIV8_DIV_VAL     -1 //No HSDIV
#define MCU_PLL0_UC_1_2_HSDIV9_DIV_VAL     -1 //No HSDIV
#define MCU_PLL0_UC_1_2_SSMOD_SPREAD       0x1F
#define MCU_PLL0_UC_1_2_SSMOD_MODDIV       -1
#define MCU_PLL0_UC_1_2_SSMOD_DOWNSPREAD   1

//MCU0 PLL PLL Controller Parameters
//#define MCU_CTRL_BPDIV  0 //AUXCLK=BPCLK=REFCLK for controller
//#define MCU_CTRL_OD1    0 //OBSCLK=REFCLK for controller
//#define MCU_CTRL_DIV1   1 //1000MHZ SYSCLK1 from MCU PLL CLKOUT


/* END OF FILE */
