{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 04:15:24 2018 " "Info: Processing started: Wed Oct 10 04:15:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_traffic_light_vhdl -c lab_traffic_light_vhdl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_traffic_light_vhdl -c lab_traffic_light_vhdl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock1hz " "Info: Assuming node \"clock1hz\" is an undefined clock" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock1hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock1hz register count\[22\] register tLightsRed1~reg0 211.86 MHz 4.72 ns Internal " "Info: Clock \"clock1hz\" has Internal fmax of 211.86 MHz between source register \"count\[22\]\" and destination register \"tLightsRed1~reg0\" (period= 4.72 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.495 ns + Longest register register " "Info: + Longest register to register delay is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[22\] 1 REG LCFF_X61_Y9_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y9_N13; Fanout = 3; REG Node = 'count\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[22] } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.398 ns) 1.109 ns Equal0~3 2 COMB LCCOMB_X60_Y9_N8 2 " "Info: 2: + IC(0.711 ns) + CELL(0.398 ns) = 1.109 ns; Loc. = LCCOMB_X60_Y9_N8; Fanout = 2; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { count[22] Equal0~3 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.410 ns) 2.266 ns Equal0~8 3 COMB LCCOMB_X60_Y10_N2 1 " "Info: 3: + IC(0.747 ns) + CELL(0.410 ns) = 2.266 ns; Loc. = LCCOMB_X60_Y10_N2; Fanout = 1; COMB Node = 'Equal0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { Equal0~3 Equal0~8 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 2.655 ns Equal0~10 4 COMB LCCOMB_X60_Y10_N12 3 " "Info: 4: + IC(0.239 ns) + CELL(0.150 ns) = 2.655 ns; Loc. = LCCOMB_X60_Y10_N12; Fanout = 3; COMB Node = 'Equal0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Equal0~8 Equal0~10 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.060 ns tLightsRed1~8 5 COMB LCCOMB_X60_Y10_N16 2 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 3.060 ns; Loc. = LCCOMB_X60_Y10_N16; Fanout = 2; COMB Node = 'tLightsRed1~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Equal0~10 tLightsRed1~8 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 3.607 ns tLightsRed1~7 6 COMB LCCOMB_X60_Y10_N30 6 " "Info: 6: + IC(0.272 ns) + CELL(0.275 ns) = 3.607 ns; Loc. = LCCOMB_X60_Y10_N30; Fanout = 6; COMB Node = 'tLightsRed1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { tLightsRed1~8 tLightsRed1~7 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 4.495 ns tLightsRed1~reg0 7 REG LCFF_X60_Y10_N9 1 " "Info: 7: + IC(0.228 ns) + CELL(0.660 ns) = 4.495 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 45.45 % ) " "Info: Total cell delay = 2.043 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 54.55 % ) " "Info: Total interconnect delay = 2.452 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { count[22] Equal0~3 Equal0~8 Equal0~10 tLightsRed1~8 tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { count[22] {} Equal0~3 {} Equal0~8 {} Equal0~10 {} tLightsRed1~8 {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.711ns 0.747ns 0.239ns 0.255ns 0.272ns 0.228ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1hz destination 2.616 ns + Shortest register " "Info: + Shortest clock path from clock \"clock1hz\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock1hz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clock1hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1hz } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clock1hz~clkctrl 2 COMB CLKCTRL_G11 38 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 38; COMB Node = 'clock1hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock1hz clock1hz~clkctrl } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.616 ns tLightsRed1~reg0 3 REG LCFF_X60_Y10_N9 1 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.95 % ) " "Info: Total cell delay = 1.516 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.05 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1hz source 2.627 ns - Longest register " "Info: - Longest clock path from clock \"clock1hz\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock1hz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clock1hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1hz } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clock1hz~clkctrl 2 COMB CLKCTRL_G11 38 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 38; COMB Node = 'clock1hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock1hz clock1hz~clkctrl } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.627 ns count\[22\] 3 REG LCFF_X61_Y9_N13 3 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X61_Y9_N13; Fanout = 3; REG Node = 'count\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clock1hz~clkctrl count[22] } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.71 % ) " "Info: Total cell delay = 1.516 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.111 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.111 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clock1hz clock1hz~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clock1hz clock1hz~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { count[22] Equal0~3 Equal0~8 Equal0~10 tLightsRed1~8 tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { count[22] {} Equal0~3 {} Equal0~8 {} Equal0~10 {} tLightsRed1~8 {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.711ns 0.747ns 0.239ns 0.255ns 0.272ns 0.228ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.275ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { clock1hz clock1hz~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 0.998ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tLightsRed1~reg0 reset clock1hz 5.407 ns register " "Info: tsu for register \"tLightsRed1~reg0\" (data pin = \"reset\", clock pin = \"clock1hz\") is 5.407 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.059 ns + Longest pin register " "Info: + Longest pin to register delay is 8.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 33 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 33; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.911 ns) + CELL(0.398 ns) 7.171 ns tLightsRed1~7 2 COMB LCCOMB_X60_Y10_N30 6 " "Info: 2: + IC(5.911 ns) + CELL(0.398 ns) = 7.171 ns; Loc. = LCCOMB_X60_Y10_N30; Fanout = 6; COMB Node = 'tLightsRed1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { reset tLightsRed1~7 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 8.059 ns tLightsRed1~reg0 3 REG LCFF_X60_Y10_N9 1 " "Info: 3: + IC(0.228 ns) + CELL(0.660 ns) = 8.059 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 23.82 % ) " "Info: Total cell delay = 1.920 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 76.18 % ) " "Info: Total interconnect delay = 6.139 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { reset tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { reset {} reset~combout {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 5.911ns 0.228ns } { 0.000ns 0.862ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1hz destination 2.616 ns - Shortest register " "Info: - Shortest clock path from clock \"clock1hz\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock1hz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clock1hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1hz } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clock1hz~clkctrl 2 COMB CLKCTRL_G11 38 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 38; COMB Node = 'clock1hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock1hz clock1hz~clkctrl } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.616 ns tLightsRed1~reg0 3 REG LCFF_X60_Y10_N9 1 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.95 % ) " "Info: Total cell delay = 1.516 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.05 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { reset tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { reset {} reset~combout {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 5.911ns 0.228ns } { 0.000ns 0.862ns 0.398ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock1hz tLightsGreen2 tLightsGreen2~reg0 7.240 ns register " "Info: tco from clock \"clock1hz\" to destination pin \"tLightsGreen2\" through register \"tLightsGreen2~reg0\" is 7.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1hz source 2.616 ns + Longest register " "Info: + Longest clock path from clock \"clock1hz\" to source register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock1hz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clock1hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1hz } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clock1hz~clkctrl 2 COMB CLKCTRL_G11 38 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 38; COMB Node = 'clock1hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock1hz clock1hz~clkctrl } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.616 ns tLightsGreen2~reg0 3 REG LCFF_X60_Y10_N27 1 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X60_Y10_N27; Fanout = 1; REG Node = 'tLightsGreen2~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clock1hz~clkctrl tLightsGreen2~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.95 % ) " "Info: Total cell delay = 1.516 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.05 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsGreen2~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsGreen2~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.374 ns + Longest register pin " "Info: + Longest register to pin delay is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tLightsGreen2~reg0 1 REG LCFF_X60_Y10_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y10_N27; Fanout = 1; REG Node = 'tLightsGreen2~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tLightsGreen2~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(2.818 ns) 4.374 ns tLightsGreen2 2 PIN PIN_AE23 0 " "Info: 2: + IC(1.556 ns) + CELL(2.818 ns) = 4.374 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'tLightsGreen2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tLightsGreen2~reg0 tLightsGreen2 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 64.43 % ) " "Info: Total cell delay = 2.818 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.556 ns ( 35.57 % ) " "Info: Total interconnect delay = 1.556 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tLightsGreen2~reg0 tLightsGreen2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { tLightsGreen2~reg0 {} tLightsGreen2 {} } { 0.000ns 1.556ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsGreen2~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsGreen2~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tLightsGreen2~reg0 tLightsGreen2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { tLightsGreen2~reg0 {} tLightsGreen2 {} } { 0.000ns 1.556ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tLightsRed1~reg0 reset clock1hz -5.177 ns register " "Info: th for register \"tLightsRed1~reg0\" (data pin = \"reset\", clock pin = \"clock1hz\") is -5.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock1hz destination 2.616 ns + Longest register " "Info: + Longest clock path from clock \"clock1hz\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock1hz 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clock1hz'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1hz } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clock1hz~clkctrl 2 COMB CLKCTRL_G11 38 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 38; COMB Node = 'clock1hz~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clock1hz clock1hz~clkctrl } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.616 ns tLightsRed1~reg0 3 REG LCFF_X60_Y10_N9 1 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.95 % ) " "Info: Total cell delay = 1.516 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.05 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.059 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 33 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 33; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.911 ns) + CELL(0.398 ns) 7.171 ns tLightsRed1~7 2 COMB LCCOMB_X60_Y10_N30 6 " "Info: 2: + IC(5.911 ns) + CELL(0.398 ns) = 7.171 ns; Loc. = LCCOMB_X60_Y10_N30; Fanout = 6; COMB Node = 'tLightsRed1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { reset tLightsRed1~7 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 8.059 ns tLightsRed1~reg0 3 REG LCFF_X60_Y10_N9 1 " "Info: 3: + IC(0.228 ns) + CELL(0.660 ns) = 8.059 ns; Loc. = LCFF_X60_Y10_N9; Fanout = 1; REG Node = 'tLightsRed1~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "lab_traffic_light_vhdl.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light_vhdl/lab_traffic_light_vhdl.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 23.82 % ) " "Info: Total cell delay = 1.920 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 76.18 % ) " "Info: Total interconnect delay = 6.139 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { reset tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { reset {} reset~combout {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 5.911ns 0.228ns } { 0.000ns 0.862ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { clock1hz clock1hz~clkctrl tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { clock1hz {} clock1hz~combout {} clock1hz~clkctrl {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.987ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { reset tLightsRed1~7 tLightsRed1~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { reset {} reset~combout {} tLightsRed1~7 {} tLightsRed1~reg0 {} } { 0.000ns 0.000ns 5.911ns 0.228ns } { 0.000ns 0.862ns 0.398ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 04:15:26 2018 " "Info: Processing ended: Wed Oct 10 04:15:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
