#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55bafa450430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bafa439360 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v0x55bafa46f440_0 .net "clk_i", 0 0, v0x55bafa445070_0;  1 drivers
v0x55bafa46f4e0_0 .net "reset_i", 0 0, L_0x55bafa480020;  1 drivers
L_0x55bafa480150 .cast/2 1, v0x55bafa445070_0;
S_0x55bafa43f800 .scope module, "cg" "nonsynth_clock_gen" 3 11, 4 1 0, S_0x55bafa439360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x55bafa3ff440 .param/l "cycle_time_p" 0 4 2, +C4<00000000000000000000000000001010>;
v0x55bafa445070_0 .var/2u "clk_o", 0 0;
S_0x55bafa43fb80 .scope module, "dut" "top" 3 24, 5 2 0, S_0x55bafa439360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_12mhz_i";
    .port_info 1 /INPUT 1 "reset_n_async_unsafe_i";
    .port_info 2 /INPUT 3 "button_async_unsafe_i";
    .port_info 3 /OUTPUT 1 "tx_main_clk_o";
    .port_info 4 /OUTPUT 1 "tx_lr_clk_o";
    .port_info 5 /OUTPUT 1 "tx_data_clk_o";
    .port_info 6 /OUTPUT 1 "tx_data_o";
    .port_info 7 /OUTPUT 1 "rx_main_clk_o";
    .port_info 8 /OUTPUT 1 "rx_lr_clk_o";
    .port_info 9 /OUTPUT 1 "rx_data_clk_o";
    .port_info 10 /INPUT 1 "rx_data_i";
    .port_info 11 /OUTPUT 5 "led_o";
L_0x55bafa480360 .functor BUFZ 1, v0x55bafa446770_0, C4<0>, C4<0>, C4<0>;
L_0x55bafa480ec0 .functor NOT 1, v0x55bafa46c510_0, C4<0>, C4<0>, C4<0>;
L_0x55bafa4816d0 .functor BUFZ 1, L_0x55bafa480730, C4<0>, C4<0>, C4<0>;
L_0x7f6bdd26f210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46c780_0 .net *"_ivl_11", 7 0, L_0x7f6bdd26f210;  1 drivers
v0x55bafa46c880_0 .net "axis_clk", 0 0, L_0x55bafa480360;  1 drivers
v0x55bafa46c940_0 .net "axis_rx_data", 23 0, L_0x55bafa481070;  1 drivers
v0x55bafa46c9e0_0 .net "axis_rx_last", 0 0, v0x55bafa4685c0_0;  1 drivers
o0x7f6bdd2b82e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bafa46ca80_0 .net "axis_rx_ready", 0 0, o0x7f6bdd2b82e8;  0 drivers
v0x55bafa46cb70_0 .net "axis_rx_valid", 0 0, v0x55bafa468740_0;  1 drivers
v0x55bafa46cc40_0 .net "axis_tx_data", 23 0, L_0x55bafa4815c0;  1 drivers
v0x55bafa46cd10_0 .net "axis_tx_last", 0 0, L_0x55bafa4816d0;  1 drivers
v0x55bafa46cde0_0 .net "axis_tx_ready", 0 0, v0x55bafa4690e0_0;  1 drivers
v0x55bafa46ce80_0 .net "axis_tx_valid", 0 0, L_0x55bafa481630;  1 drivers
o0x7f6bdd2b9338 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55bafa46cf70_0 .net "button_async_unsafe_i", 3 1, o0x7f6bdd2b9338;  0 drivers
v0x55bafa46d010_0 .net "clk_12mhz_i", 0 0, v0x55bafa445070_0;  alias, 1 drivers
v0x55bafa46d0b0_0 .net "clk_o", 0 0, v0x55bafa446770_0;  1 drivers
o0x7f6bdd2b9368 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55bafa46d150_0 .net "led_o", 5 1, o0x7f6bdd2b9368;  0 drivers
v0x55bafa46d1f0_0 .net "reset_n_async_unsafe_i", 0 0, L_0x55bafa480020;  alias, 1 drivers
v0x55bafa46d2b0_0 .net "reset_n_sync_r", 0 0, v0x55bafa46bcf0_0;  1 drivers
v0x55bafa46d3a0_0 .net "reset_r", 0 0, v0x55bafa46c510_0;  1 drivers
v0x55bafa46d440_0 .net "reset_sync_r", 0 0, L_0x55bafa40b550;  1 drivers
v0x55bafa46d530_0 .net "rx_data_clk_o", 0 0, L_0x55bafa480a10;  1 drivers
o0x7f6bdd2b8498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bafa46d5d0_0 .net "rx_data_i", 0 0, o0x7f6bdd2b8498;  0 drivers
v0x55bafa46d670_0 .net "rx_lr_clk_o", 0 0, L_0x55bafa480950;  1 drivers
v0x55bafa46d740_0 .net "rx_main_clk_o", 0 0, L_0x55bafa480b10;  1 drivers
v0x55bafa46d810_0 .net "tx_data_clk_o", 0 0, L_0x55bafa4807a0;  1 drivers
v0x55bafa46d8e0_0 .net "tx_data_o", 0 0, v0x55bafa469a30_0;  1 drivers
v0x55bafa46d9b0_0 .net "tx_lr_clk_o", 0 0, L_0x55bafa480730;  1 drivers
v0x55bafa46daa0_0 .net "tx_main_clk_o", 0 0, L_0x55bafa480810;  1 drivers
L_0x55bafa480f30 .concat [ 24 8 0 0], L_0x55bafa4815c0, L_0x7f6bdd26f210;
L_0x55bafa481070 .part L_0x55bafa480dd0, 0, 24;
S_0x55bafa43ff00 .scope module, "cg" "nonsynth_clock_gen" 5 92, 4 1 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x55bafa467b80 .param/l "cycle_time_p" 0 4 2, +C4<00000000000000000000000000101100>;
v0x55bafa446770_0 .var/2u "clk_o", 0 0;
S_0x55bafa44cbd0 .scope module, "i2s2_inst" "axis_i2s2" 5 98, 6 24 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axis_clk";
    .port_info 1 /INPUT 1 "axis_resetn";
    .port_info 2 /INPUT 32 "tx_axis_c_data";
    .port_info 3 /INPUT 1 "tx_axis_c_valid";
    .port_info 4 /OUTPUT 1 "tx_axis_c_ready";
    .port_info 5 /INPUT 1 "tx_axis_c_last";
    .port_info 6 /OUTPUT 32 "rx_axis_p_data";
    .port_info 7 /OUTPUT 1 "rx_axis_p_valid";
    .port_info 8 /INPUT 1 "rx_axis_p_ready";
    .port_info 9 /OUTPUT 1 "rx_axis_p_last";
    .port_info 10 /OUTPUT 1 "tx_mclk";
    .port_info 11 /OUTPUT 1 "tx_lrck";
    .port_info 12 /OUTPUT 1 "tx_sclk";
    .port_info 13 /OUTPUT 1 "tx_sdout";
    .port_info 14 /OUTPUT 1 "rx_mclk";
    .port_info 15 /OUTPUT 1 "rx_lrck";
    .port_info 16 /OUTPUT 1 "rx_sclk";
    .port_info 17 /INPUT 1 "rx_sdin";
P_0x55bafa467d30 .param/l "EOF_COUNT" 1 6 48, C4<111000111>;
L_0x55bafa4806c0 .functor BUFZ 1, L_0x55bafa480360, C4<0>, C4<0>, C4<0>;
L_0x55bafa480730 .functor BUFZ 1, L_0x55bafa4804f0, C4<0>, C4<0>, C4<0>;
L_0x55bafa4807a0 .functor BUFZ 1, L_0x55bafa4805f0, C4<0>, C4<0>, C4<0>;
L_0x55bafa480810 .functor BUFZ 1, L_0x55bafa4806c0, C4<0>, C4<0>, C4<0>;
L_0x55bafa480950 .functor BUFZ 1, L_0x55bafa4804f0, C4<0>, C4<0>, C4<0>;
L_0x55bafa480a10 .functor BUFZ 1, L_0x55bafa4805f0, C4<0>, C4<0>, C4<0>;
L_0x55bafa480b10 .functor BUFZ 1, L_0x55bafa4806c0, C4<0>, C4<0>, C4<0>;
L_0x7f6bdd26f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55bafa480c70 .functor XNOR 1, v0x55bafa4685c0_0, L_0x7f6bdd26f1c8, C4<0>, C4<0>;
v0x55bafa448a10_0 .net/2u *"_ivl_20", 0 0, L_0x7f6bdd26f1c8;  1 drivers
v0x55bafa4495d0_0 .net *"_ivl_22", 0 0, L_0x55bafa480c70;  1 drivers
v0x55bafa44a2b0_0 .net "axis_clk", 0 0, L_0x55bafa480360;  alias, 1 drivers
v0x55bafa413c50_0 .net "axis_resetn", 0 0, L_0x55bafa480ec0;  1 drivers
v0x55bafa468090_0 .var "count", 8 0;
v0x55bafa4681c0_0 .net "din_sync", 0 0, L_0x55bafa480bd0;  1 drivers
v0x55bafa468280_0 .var "din_sync_shift", 2 0;
v0x55bafa468360_0 .net "lrck", 0 0, L_0x55bafa4804f0;  1 drivers
v0x55bafa468420_0 .net "mclk", 0 0, L_0x55bafa4806c0;  1 drivers
v0x55bafa4684e0_0 .net "rx_axis_p_data", 31 0, L_0x55bafa480dd0;  1 drivers
v0x55bafa4685c0_0 .var "rx_axis_p_last", 0 0;
v0x55bafa468680_0 .net "rx_axis_p_ready", 0 0, o0x7f6bdd2b82e8;  alias, 0 drivers
v0x55bafa468740_0 .var "rx_axis_p_valid", 0 0;
v0x55bafa468800_0 .var "rx_data_l", 31 0;
v0x55bafa4688e0_0 .var "rx_data_l_shift", 23 0;
v0x55bafa4689c0_0 .var "rx_data_r", 31 0;
v0x55bafa468aa0_0 .var "rx_data_r_shift", 23 0;
v0x55bafa468b80_0 .net "rx_lrck", 0 0, L_0x55bafa480950;  alias, 1 drivers
v0x55bafa468c40_0 .net "rx_mclk", 0 0, L_0x55bafa480b10;  alias, 1 drivers
v0x55bafa468d00_0 .net "rx_sclk", 0 0, L_0x55bafa480a10;  alias, 1 drivers
v0x55bafa468dc0_0 .net "rx_sdin", 0 0, o0x7f6bdd2b8498;  alias, 0 drivers
v0x55bafa468e80_0 .net "sclk", 0 0, L_0x55bafa4805f0;  1 drivers
v0x55bafa468f40_0 .net "tx_axis_c_data", 31 0, L_0x55bafa480f30;  1 drivers
v0x55bafa469020_0 .net "tx_axis_c_last", 0 0, L_0x55bafa4816d0;  alias, 1 drivers
v0x55bafa4690e0_0 .var "tx_axis_c_ready", 0 0;
v0x55bafa4691a0_0 .net "tx_axis_c_valid", 0 0, L_0x55bafa481630;  alias, 1 drivers
v0x55bafa469260_0 .var "tx_data_l", 31 0;
v0x55bafa469340_0 .var "tx_data_l_shift", 23 0;
v0x55bafa469420_0 .var "tx_data_r", 31 0;
v0x55bafa469500_0 .var "tx_data_r_shift", 23 0;
v0x55bafa4695e0_0 .net "tx_lrck", 0 0, L_0x55bafa480730;  alias, 1 drivers
v0x55bafa4696a0_0 .net "tx_mclk", 0 0, L_0x55bafa480810;  alias, 1 drivers
v0x55bafa469760_0 .net "tx_sclk", 0 0, L_0x55bafa4807a0;  alias, 1 drivers
v0x55bafa469a30_0 .var "tx_sdout", 0 0;
E_0x55bafa412ac0 .event posedge, v0x55bafa44a2b0_0;
E_0x55bafa412f20 .event edge, v0x55bafa469500_0, v0x55bafa469340_0, v0x55bafa468090_0;
L_0x55bafa4804f0 .part v0x55bafa468090_0, 8, 1;
L_0x55bafa4805f0 .part v0x55bafa468090_0, 2, 1;
L_0x55bafa480bd0 .part v0x55bafa468280_0, 2, 1;
L_0x55bafa480dd0 .functor MUXZ 32, v0x55bafa468800_0, v0x55bafa4689c0_0, L_0x55bafa480c70, C4<>;
S_0x55bafa44efa0 .scope module, "inv" "inv" 5 51, 7 2 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
L_0x55bafa40b550 .functor NOT 1, v0x55bafa46bcf0_0, C4<0>, C4<0>, C4<0>;
v0x55bafa447d60_0 .net "a_i", 0 0, v0x55bafa46bcf0_0;  alias, 1 drivers
v0x55bafa469e30_0 .net "b_o", 0 0, L_0x55bafa40b550;  alias, 1 drivers
S_0x55bafa44f380 .scope module, "sinegen" "sine" 5 124, 8 2 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "sample_clk";
    .port_info 3 /INPUT 1 "ready_i";
    .port_info 4 /OUTPUT 1 "valid_o";
    .port_info 5 /OUTPUT 24 "sine_o";
L_0x55bafa4815c0 .functor BUFZ 24, L_0x55bafa4813d0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x55bafa481630 .functor BUFZ 1, v0x55bafa46b600_0, C4<0>, C4<0>, C4<0>;
v0x55bafa46af00_0 .net "clk_i", 0 0, L_0x55bafa480360;  alias, 1 drivers
L_0x7f6bdd26f378 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46afc0_0 .net "frequency_step", 31 0, L_0x7f6bdd26f378;  1 drivers
v0x55bafa46b0a0_0 .var "phase_l", 31 0;
v0x55bafa46b160_0 .net "ready_i", 0 0, v0x55bafa4690e0_0;  alias, 1 drivers
v0x55bafa46b200_0 .net "reset_i", 0 0, v0x55bafa46c510_0;  alias, 1 drivers
v0x55bafa46b2f0_0 .net "sample_clk", 0 0, L_0x55bafa480730;  alias, 1 drivers
v0x55bafa46b3c0_0 .net "sine_o", 23 0, L_0x55bafa4815c0;  alias, 1 drivers
v0x55bafa46b460_0 .net "sine_val", 23 0, L_0x55bafa4813d0;  1 drivers
v0x55bafa46b530_0 .net "valid_o", 0 0, L_0x55bafa481630;  alias, 1 drivers
v0x55bafa46b600_0 .var "valid_o_l", 0 0;
L_0x55bafa481490 .part v0x55bafa46b0a0_0, 27, 5;
S_0x55bafa46a060 .scope module, "LUT" "ram_1r1w_sync" 8 13, 9 1 0, S_0x55bafa44f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "wr_valid_i";
    .port_info 3 /INPUT 24 "wr_data_i";
    .port_info 4 /INPUT 5 "wr_addr_i";
    .port_info 5 /INPUT 5 "rd_addr_i";
    .port_info 6 /OUTPUT 24 "rd_data_o";
P_0x55bafa3c7620 .param/l "depth_p" 0 9 4, C4<00000000000000000000000000100000>;
P_0x55bafa3c7660 .param/str "filename_p" 0 9 5, "sine.hex";
P_0x55bafa3c76a0 .param/l "width_p" 0 9 3, C4<00000000000000000000000000011000>;
L_0x55bafa4813d0 .functor BUFZ 24, L_0x55bafa481160, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55bafa46a350_0 .net *"_ivl_0", 23 0, L_0x55bafa481160;  1 drivers
v0x55bafa46a450_0 .net *"_ivl_2", 6 0, L_0x55bafa481200;  1 drivers
L_0x7f6bdd26f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bafa46a530_0 .net *"_ivl_5", 1 0, L_0x7f6bdd26f258;  1 drivers
v0x55bafa46a620_0 .net "clk_i", 0 0, L_0x55bafa480360;  alias, 1 drivers
v0x55bafa46a710 .array "mem", 0 31, 23 0;
v0x55bafa46a800_0 .net "rd_addr_i", 4 0, L_0x55bafa481490;  1 drivers
v0x55bafa46a8e0_0 .net "rd_data_o", 23 0, L_0x55bafa4813d0;  alias, 1 drivers
v0x55bafa46a9c0_0 .var "read_addr_l", 4 0;
v0x55bafa46aaa0_0 .net "reset_i", 0 0, v0x55bafa46c510_0;  alias, 1 drivers
L_0x7f6bdd26f330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46ab80_0 .net "wr_addr_i", 4 0, L_0x7f6bdd26f330;  1 drivers
L_0x7f6bdd26f2e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46ac60_0 .net "wr_data_i", 23 0, L_0x7f6bdd26f2e8;  1 drivers
L_0x7f6bdd26f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bafa46ad40_0 .net "wr_valid_i", 0 0, L_0x7f6bdd26f2a0;  1 drivers
L_0x55bafa481160 .array/port v0x55bafa46a710, L_0x55bafa481200;
L_0x55bafa481200 .concat [ 5 2 0 0], v0x55bafa46a9c0_0, L_0x7f6bdd26f258;
S_0x55bafa46b740 .scope module, "sync_a" "dff" 5 43, 10 4 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x55bafa46b920 .param/l "reset_val_p" 0 10 5, C4<0>;
v0x55bafa46ba20_0 .net "clk_i", 0 0, v0x55bafa446770_0;  alias, 1 drivers
v0x55bafa46bb30_0 .net "d_i", 0 0, L_0x55bafa480020;  alias, 1 drivers
v0x55bafa46bbf0_0 .net "q_o", 0 0, v0x55bafa46bcf0_0;  alias, 1 drivers
v0x55bafa46bcf0_0 .var "q_r", 0 0;
L_0x7f6bdd26f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bafa46bdb0_0 .net "reset_i", 0 0, L_0x7f6bdd26f138;  1 drivers
E_0x55bafa3e9ff0 .event posedge, v0x55bafa446770_0;
S_0x55bafa46bf60 .scope module, "sync_b" "dff" 5 57, 10 4 0, S_0x55bafa43fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x55bafa46c140 .param/l "reset_val_p" 0 10 5, C4<0>;
v0x55bafa46c220_0 .net "clk_i", 0 0, v0x55bafa446770_0;  alias, 1 drivers
v0x55bafa46c330_0 .net "d_i", 0 0, L_0x55bafa40b550;  alias, 1 drivers
v0x55bafa46c3f0_0 .net "q_o", 0 0, v0x55bafa46c510_0;  alias, 1 drivers
v0x55bafa46c510_0 .var "q_r", 0 0;
L_0x7f6bdd26f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bafa46c5d0_0 .net "reset_i", 0 0, L_0x7f6bdd26f180;  1 drivers
S_0x55bafa46dbc0 .scope module, "rg" "nonsynth_reset_gen" 3 18, 11 13 0, S_0x55bafa439360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "async_reset_o";
P_0x55bafa46ddd0 .param/l "num_clocks_p" 0 11 14, +C4<00000000000000000000000000000001>;
P_0x55bafa46de10 .param/l "reset_cycles_hi_p" 0 11 16, +C4<00000000000000000000000000001010>;
P_0x55bafa46de50 .param/l "reset_cycles_lo_p" 0 11 15, +C4<00000000000000000000000000000001>;
L_0x55bafa4465d0 .functor XOR 1, L_0x55bafa47fd70, L_0x55bafa47fe60, C4<0>, C4<0>;
v0x55bafa46ec20_0 .net *"_ivl_6", 0 0, L_0x55bafa4465d0;  1 drivers
v0x55bafa46ed20_0 .net/2u "async_reset_o", 0 0, L_0x55bafa480020;  alias, 1 drivers
v0x55bafa46ee30_0 .net/2u "clk_i", 0 0, L_0x55bafa480150;  1 drivers
v0x55bafa46eed0_0 .var/2u "ctr_hi_r", 3 0;
v0x55bafa46ef90_0 .var/2u "ctr_lo_r", 0 0;
v0x55bafa46f0a0_0 .net "in_phase_1", 0 0, L_0x55bafa47fd70;  1 drivers
v0x55bafa46f160_0 .net "in_phase_2", 0 0, L_0x55bafa47fe60;  1 drivers
v0x55bafa46f220_0 .net/2u "phase_hi_r", 0 0, L_0x55bafa47fbd0;  1 drivers
v0x55bafa46f300_0 .net/2u "phase_lo_r", 0 0, L_0x55bafa47f820;  1 drivers
E_0x55bafa46e060 .event posedge, v0x55bafa46bb30_0;
E_0x55bafa46e0e0 .event negedge, v0x55bafa46bb30_0;
L_0x55bafa46f5a0 .part v0x55bafa46ef90_0, 0, 1;
L_0x55bafa47f990 .part v0x55bafa46eed0_0, 0, 4;
L_0x55bafa47fd70 .reduce/and L_0x55bafa47f820;
L_0x55bafa47fe60 .reduce/and L_0x55bafa47fbd0;
L_0x55bafa480020 .cast/2 1, L_0x55bafa4465d0;
S_0x55bafa46e140 .scope generate, "rof[0]" "rof[0]" 11 42, 11 42 0, S_0x55bafa46dbc0;
 .timescale -9 -12;
P_0x55bafa46e360 .param/l "i" 0 11 42, +C4<00>;
v0x55bafa46e4a0_0 .net/2u *"_ivl_0", 0 0, L_0x55bafa46f5a0;  1 drivers
v0x55bafa46e5a0_0 .net/2u *"_ivl_1", 31 0, L_0x55bafa46f670;  1 drivers
v0x55bafa46e680_0 .net/2u *"_ivl_10", 31 0, L_0x55bafa47fa30;  1 drivers
L_0x7f6bdd26f0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46e770_0 .net/2u *"_ivl_13", 27 0, L_0x7f6bdd26f0a8;  1 drivers
L_0x7f6bdd26f0f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55bafa46e850_0 .net/2u *"_ivl_14", 31 0, L_0x7f6bdd26f0f0;  1 drivers
L_0x7f6bdd26f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bafa46e980_0 .net/2u *"_ivl_4", 30 0, L_0x7f6bdd26f018;  1 drivers
L_0x7f6bdd26f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bafa46ea60_0 .net/2u *"_ivl_5", 31 0, L_0x7f6bdd26f060;  1 drivers
v0x55bafa46eb40_0 .net/2u *"_ivl_9", 3 0, L_0x55bafa47f990;  1 drivers
E_0x55bafa46e440 .event negedge, v0x55bafa46ee30_0;
L_0x55bafa46f670 .concat [ 1 31 0 0], L_0x55bafa46f5a0, L_0x7f6bdd26f018;
L_0x55bafa47f820 .cmp/eq 32, L_0x55bafa46f670, L_0x7f6bdd26f060;
L_0x55bafa47fa30 .concat [ 4 28 0 0], L_0x55bafa47f990, L_0x7f6bdd26f0a8;
L_0x55bafa47fbd0 .cmp/eq 32, L_0x55bafa47fa30, L_0x7f6bdd26f0f0;
    .scope S_0x55bafa43f800;
T_0 ;
    %vpi_call/w 4 6 "$display", "%m with cycle_time_p ", P_0x55bafa3ff440 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55bafa43f800;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x55bafa445070_0;
    %inv;
    %store/vec4 v0x55bafa445070_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bafa46e140;
T_2 ;
    %wait E_0x55bafa46e440;
    %load/vec4 v0x55bafa46f300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55bafa46ef90_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %cast2;
    %pad/u 1;
    %assign/vec4 v0x55bafa46ef90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bafa46f220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55bafa46eed0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55bafa46f0a0_0;
    %pad/u 4;
    %add;
    %cast2;
    %assign/vec4 v0x55bafa46eed0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bafa46dbc0;
T_3 ;
    %wait E_0x55bafa46e0e0;
    %vpi_call/w 11 60 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 11 61 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 11 62 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 11 63 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  1->0 time = ", $stime {0 0 0};
    %vpi_call/w 11 64 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 11 65 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bafa46dbc0;
T_4 ;
    %wait E_0x55bafa46e060;
    %vpi_call/w 11 70 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 11 71 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 11 72 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 11 73 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  0->1 time = ", $stime {0 0 0};
    %vpi_call/w 11 74 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 11 75 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bafa46b740;
T_5 ;
    %wait E_0x55bafa3e9ff0;
    %load/vec4 v0x55bafa46bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa46bcf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bafa46bb30_0;
    %assign/vec4 v0x55bafa46bcf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bafa46bf60;
T_6 ;
    %wait E_0x55bafa3e9ff0;
    %load/vec4 v0x55bafa46c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa46c510_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55bafa46c330_0;
    %assign/vec4 v0x55bafa46c510_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bafa43ff00;
T_7 ;
    %vpi_call/w 4 6 "$display", "%m with cycle_time_p ", P_0x55bafa467b80 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55bafa43ff00;
T_8 ;
    %delay 22000, 0;
    %load/vec4 v0x55bafa446770_0;
    %inv;
    %store/vec4 v0x55bafa446770_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bafa44cbd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bafa4690e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bafa468740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bafa4685c0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55bafa468090_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bafa469260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bafa469420_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55bafa469340_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55bafa469500_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bafa468280_0, 0, 3;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55bafa4688e0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55bafa468aa0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bafa468800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bafa4689c0_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x55bafa44cbd0;
T_10 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa468090_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55bafa468090_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55bafa44cbd0;
T_11 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa413c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa4690e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55bafa4690e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa4691a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55bafa469020_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa4690e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55bafa468090_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa4690e0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55bafa468090_0;
    %cmpi/e 455, 0, 9;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bafa4690e0_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bafa44cbd0;
T_12 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa413c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bafa469420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bafa469260_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55bafa4691a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa4690e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55bafa469020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55bafa468f40_0;
    %assign/vec4 v0x55bafa469420_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55bafa468f40_0;
    %assign/vec4 v0x55bafa469260_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55bafa44cbd0;
T_13 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa468090_0;
    %cmpi/e 7, 0, 9;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55bafa469260_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x55bafa469340_0, 0;
    %load/vec4 v0x55bafa469420_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x55bafa469500_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x55bafa469500_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa469500_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55bafa469340_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa469340_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55bafa44cbd0;
T_14 ;
    %wait E_0x55bafa412f20;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x55bafa469500_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55bafa469a30_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55bafa469340_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55bafa469a30_0, 0, 1;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bafa469a30_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55bafa44cbd0;
T_15 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa468280_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55bafa468dc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bafa468280_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55bafa44cbd0;
T_16 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x55bafa468090_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55bafa468360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55bafa468aa0_0;
    %load/vec4 v0x55bafa4681c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x55bafa468aa0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55bafa4688e0_0;
    %load/vec4 v0x55bafa4681c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x55bafa4688e0_0, 0;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bafa44cbd0;
T_17 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa413c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bafa468800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bafa4689c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55bafa468090_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55bafa4688e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bafa468800_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55bafa468aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bafa4689c0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55bafa44cbd0;
T_18 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa413c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa468740_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55bafa468090_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bafa468740_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55bafa468740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55bafa4685c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa468740_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55bafa44cbd0;
T_19 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa413c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa4685c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55bafa468090_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bafa4685c0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55bafa468740_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bafa468680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x55bafa4685c0_0;
    %inv;
    %assign/vec4 v0x55bafa4685c0_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55bafa46a060;
T_20 ;
    %vpi_call/w 9 20 "$readmemh", P_0x55bafa3c7660, v0x55bafa46a710, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x55bafa46a060;
T_21 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa46a800_0;
    %assign/vec4 v0x55bafa46a9c0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55bafa46a060;
T_22 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa46ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55bafa46ac60_0;
    %load/vec4 v0x55bafa46ab80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bafa46a710, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55bafa44f380;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bafa46b0a0_0, 0, 32;
    %end;
    .thread T_23, $init;
    .scope S_0x55bafa44f380;
T_24 ;
    %wait E_0x55bafa412ac0;
    %load/vec4 v0x55bafa46b0a0_0;
    %load/vec4 v0x55bafa46afc0_0;
    %add;
    %assign/vec4 v0x55bafa46b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bafa46b600_0, 0, 1;
    %load/vec4 v0x55bafa46b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bafa46b600_0, 0, 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55bafa439360;
T_25 ;
    %vpi_call/w 3 32 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "../../provided_modules/nonsynth_clock_gen.sv";
    "top.sv";
    "../../provided_modules/axis_i2s2.v";
    "../../provided_modules/inv.sv";
    "sine.sv";
    "ram_1r1w_sync.sv";
    "../../provided_modules/dff.sv";
    "../../provided_modules/nonsynth_reset_gen.sv";
