INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task5/Lab6_Task5.srcs/sources_1/new/MUX_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab6_Task5/Lab6_Task5.srcs/sim_1/new/MUX_4x1_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4x1_Sim
