I 000055 55 1678          1562104064315 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104064316 2019.07.02 18:47:44)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 87d3848981d0d0918dd492dddf818481868184818f)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000051 55 4860          1562104064364 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104064365 2019.07.02 18:47:44)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code b6e2b0e3b5e1e0a5b2b4a0ede2b0b4b5b4b0b0b1b3)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Fub4
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Fub4)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_implicit)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((r)(r))
				((w)(w))
				((dadoOut)(dadoOut))
				((pronto)(pronto))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562104064236 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104064237 2019.07.02 18:47:44)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 396c3b3c316e392e333d28633c3e3b3f383f6d3e3b)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000050 55 1263          1562104064327 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104064328 2019.07.02 18:47:44)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 97c2939892c3958196c786cdc5919f9192919e9093)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000047 55 1337          1562104064271 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104064272 2019.07.02 18:47:44)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 580d5c5b520c5a4f595a49025d5f5c5e5a5d0e5f5a)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000052 55 2870          1562104064347 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104064348 2019.07.02 18:47:44)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code a6f3a2f1a5f0f1b1a7a2b3fcf4a0a7a0a5a0aea0a3)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int bit_leitura -1 0 45(_ent (_in))))
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int enable -1 0 48(_ent (_out))))
				(_port(_int endereco_in 2 0 49(_ent (_out))))
				(_port(_int w -1 0 50(_ent (_out))))
			)
		)
		(CacheIeRam
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 72(_comp TB_CacheI)
		(_port
			((bit_leitura)(Dangling_Input_Signal))
			((data_out)(BUS93))
			((Clock)(q077))
			((enable)(q081))
			((endereco_in)(BUS194))
			((w)(q085))
		)
		(_use(_implicit)
			(_port
				((bit_leitura)(bit_leitura))
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
			)
		)
	)
	(_inst U2 0 82(_comp CacheIeRam)
		(_port
			((Clock)(q077))
			((enable)(q081))
			((endereco_in)(BUS194))
			((w)(q085))
			((data_out(7))(BUS93(15)))
			((data_out(6))(BUS93(14)))
			((data_out(5))(BUS93(13)))
			((data_out(4))(BUS93(12)))
			((data_out(3))(BUS93(11)))
			((data_out(2))(BUS93(10)))
			((data_out(1))(BUS93(9)))
			((data_out(0))(BUS93(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 49(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_sig(_int q077 -1 0 59(_arch(_uni))))
		(_sig(_int q081 -1 0 60(_arch(_uni))))
		(_sig(_int q085 -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS194 3 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS93 4 0 63(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 66(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
V 000049 55 3461          1562104064289 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104064290 2019.07.02 18:47:44)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 683d6c68653e3f7f696b7d333b6e696e3c6f6c6e6d)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000051 55 4567          1562104124315 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104124316 2019.07.02 18:48:44)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code e7e8b0b5e5b0b1f4e3e5f1bcb3e1e5e4e5e1e1e0e2)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562104331155 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104331156 2019.07.02 18:52:11)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code e3b7e3b0e1b4e3f4e9e7f2b9e6e4e1e5e2e5b7e4e1)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104331184 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104331185 2019.07.02 18:52:11)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 025605040256001503001358070506040007540500)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104331197 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104331198 2019.07.02 18:52:11)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 025605040554551503011759510403045605060407)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104331210 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104331211 2019.07.02 18:52:11)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 1247121511454504184107484a141114131411141a)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104331222 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104331223 2019.07.02 18:52:11)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 21752625227523372071307b732729272427282625)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2573          1562104331234 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104331235 2019.07.02 18:52:11)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 31653634356766263131246b633730373237393734)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 4567          1562104331240 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104331241 2019.07.02 18:52:11)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 31643435356667223533276a653733323337373634)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 4567          1562104606998 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104606999 2019.07.02 18:56:46)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 66366867653130756264703d326064656460606163)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2573          1562104610985 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104610986 2019.07.02 18:56:50)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code f7f0f4a7f5a1a0e0f7f7e2ada5f1f6f1f4f1fff1f2)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562104656918 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104656919 2019.07.02 18:57:36)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 683d3868613f687f626c79326d6f6a6e696e3c6f6a)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104656952 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104656953 2019.07.02 18:57:36)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 88ddde8682dc8a9f898a99d28d8f8c8e8a8dde8f8a)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104656971 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104656972 2019.07.02 18:57:36)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 97c2c19895c1c080969482ccc4919691c390939192)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104656989 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104656990 2019.07.02 18:57:36)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a7f3f6f0a1f0f0b1adf4b2fdffa1a4a1a6a1a4a1af)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104657108 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104657109 2019.07.02 18:57:37)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 24717320227026322574357e76222c2221222d2320)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2573          1562104657144 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104657145 2019.07.02 18:57:37)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 4316144145151454434356191145424540454b4546)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 686           1562104657155 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104657156 2019.07.02 18:57:37)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 53070350510404455a5446090b5556545155525507)
	(_ent
		(_time 1562104657153)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104768058 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104768059 2019.07.02 18:59:28)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8d8cdb83d8da8d9a87899cd7888a8f8b8c8bd98a8f)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104768091 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104768092 2019.07.02 18:59:28)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code acadfcfbfdf8aebbadaebdf6a9aba8aaaea9faabae)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104768112 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104768113 2019.07.02 18:59:28)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code bcbdece8eaeaebabbdbfa9e7efbabdbae8bbb8bab9)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104768130 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104768131 2019.07.02 18:59:28)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code cbcb9c9e989c9cddc198de9193cdc8cdcacdc8cdc3)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104768149 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104768150 2019.07.02 18:59:28)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code dbda8b898b8fd9cdda8bca8189ddd3dddeddd2dcdf)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 1736          1562104768167 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104768168 2019.07.02 18:59:28)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code fafbaaaaaeacadedfdfeefa0a8fcfbfcf9fcf2fcff)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 0 0 39(_ent (_in))))
				(_port(_int Clock -1 0 40(_ent (_out))))
				(_port(_int enable -1 0 41(_ent (_out))))
				(_port(_int endereco_in 1 0 42(_ent (_out))))
				(_port(_int w -1 0 43(_ent (_out))))
			)
		)
		(Fub2
			(_object
			)
		)
	)
	(_inst U1 0 59(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U3 0 68(_comp Fub2)
		(_use(_ent . Fub2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 49(_arch(_uni))))
		(_sig(_int enable -1 0 50(_arch(_uni))))
		(_sig(_int w -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 2 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 3 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 686           1562104768175 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104768176 2019.07.02 18:59:28)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code fafaadaaaaadadecf3fdefa0a2fcfffdf8fcfbfcae)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104808560 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104808561 2019.07.02 19:00:08)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code c1c69194c196c1d6cbc5d09bc4c6c3c7c0c795c6c3)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104808595 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104808596 2019.07.02 19:00:08)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code e0e7b6b3e2b4e2f7e1e2f1bae5e7e4e6e2e5b6e7e2)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104808617 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104808618 2019.07.02 19:00:08)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f0f7a6a0f5a6a7e7f1f3e5aba3f6f1f6a4f7f4f6f5)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104808637 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104808638 2019.07.02 19:00:08)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 0f095f0958585819055c1a5557090c090e090c0907)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104808650 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104808651 2019.07.02 19:00:08)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 0f0858095b5b0d190e5f1e555d0907090a0906080b)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562104808666 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104808667 2019.07.02 19:00:08)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 1f194f184848480916180a4547191a181d191e194b)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104952355 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104952356 2019.07.02 19:02:32)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 76722077712176617c72672c737174707770227174)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104952383 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104952384 2019.07.02 19:02:32)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 8581d58b82d18792848794df808281838780d38287)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104952396 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104952397 2019.07.02 19:02:32)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9591c59a95c3c282949680cec6939493c192919390)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104952409 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104952410 2019.07.02 19:02:32)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a5a0f2f2a1f2f2b3aff6b0fffda3a6a3a4a3a6a3ad)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104952422 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104952423 2019.07.02 19:02:32)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code b4b0e4e0b2e0b6a2b5e4a5eee6b2bcb2b1b2bdb3b0)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562104952435 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104952436 2019.07.02 19:02:32)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code c4c19391c19393d2cdc3d19e9cc2c1c3c6c2c5c290)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000052 55 2533          1562104952441 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104952442 2019.07.02 19:02:32)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code c4c09491c59293d3c4c4d19e96c2c5c2c7c2ccc2c1)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(BUS74))
			((Clock)(q026))
			((enable)(q042))
			((endereco_in)(BUS62))
			((w)(q050))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(q026))
			((enable)(q042))
			((endereco_in)(BUS62))
			((w)(q050))
			((data_out(7))(BUS74(15)))
			((data_out(6))(BUS74(14)))
			((data_out(5))(BUS74(13)))
			((data_out(4))(BUS74(12)))
			((data_out(3))(BUS74(11)))
			((data_out(2))(BUS74(10)))
			((data_out(1))(BUS74(9)))
			((data_out(0))(BUS74(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int q026 -1 0 55(_arch(_uni))))
		(_sig(_int q042 -1 0 56(_arch(_uni))))
		(_sig(_int q050 -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS62 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS74 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105055440 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105055441 2019.07.02 19:04:15)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 1c4f1e1b4e4b1c0b16180d46191b1e1a1d1a481b1e)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105055466 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105055467 2019.07.02 19:04:15)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 3b683f3e6b6f392c3a392a613e3c3f3d393e6d3c39)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105055481 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105055482 2019.07.02 19:04:15)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 4b184f491c1d1c5c4a485e10184d4a4d1f4c4f4d4e)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105055496 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105055497 2019.07.02 19:04:15)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 5a0859590a0d0d4c50094f00025c595c5b5c595c52)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105055509 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105055510 2019.07.02 19:04:15)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 5a095e59090e584c5b0a4b00085c525c5f5c535d5e)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562105055521 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562105055522 2019.07.02 19:04:15)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 6a38696a3a3d3d7c636d7f30326c6f6d686c6b6c3e)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000052 55 2581          1562105055527 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105055528 2019.07.02 19:04:15)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6a396e6a3e3c3d7d6a6a7f30386c6b6c696c626c6f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105920459 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105920460 2019.07.02 19:18:40)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 14131513114314031e10054e111316121512401316)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105920476 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105920477 2019.07.02 19:18:40)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 232424272277213422213279262427252126752421)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105920484 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105920485 2019.07.02 19:18:40)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 333434363565642432302668603532356734373536)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105920492 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105920493 2019.07.02 19:18:40)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3335333631646425396026696b353035323530353b)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105920501 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105920502 2019.07.02 19:18:40)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 42454540421640544312531810444a4447444b4546)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4554          1562105920508 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562105920509 2019.07.02 19:18:40)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 42444240411515544c4057181a4447454044434416)
	(_ent
		(_time 1562105920506)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_7_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_7_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 1 0 91(_arch(_uni))))
		(_sig(_int BUS181 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2581          1562105920516 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105920517 2019.07.02 19:18:40)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 5255555155040545525247080054535451545a5457)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105994429 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105994430 2019.07.02 19:19:54)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 04010202015304130e00155e010306020502500306)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105994444 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105994445 2019.07.02 19:19:54)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 14111413124016031516054e111310121611421316)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105994452 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105994453 2019.07.02 19:19:54)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 24212420257273332527317f772225227023202221)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105994460 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105994461 2019.07.02 19:19:54)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 24202320217373322e77317e7c222722252227222c)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105994468 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105994469 2019.07.02 19:19:54)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 33363336326731253263226961353b3536353a3437)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4640          1562105994475 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562105994476 2019.07.02 19:19:54)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 33373436316464253d3126696b3536343135323567)
	(_ent
		(_time 1562105920505)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 5 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 6 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 7 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 8 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 6 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 7 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 3 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 4 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2581          1562105994485 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105994486 2019.07.02 19:19:54)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 4346434145151454434356191145424540454b4546)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106024297 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106024298 2019.07.02 19:20:24)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code b7b9bde3b1e0b7a0bdb3a6edb2b0b5b1b6b1e3b0b5)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106024312 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106024313 2019.07.02 19:20:24)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code c7c9cb92c293c5d0c6c5d69dc2c0c3c1c5c291c0c5)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106024319 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106024320 2019.07.02 19:20:24)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c7c9cb92c59190d0c6c4d29c94c1c6c193c0c3c1c2)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106024327 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106024328 2019.07.02 19:20:24)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code d7d8dc85d18080c1dd84c28d8fd1d4d1d6d1d4d1df)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106024342 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106024343 2019.07.02 19:20:24)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code e6e8eab5e2b2e4f0e7b6f7bcb4e0eee0e3e0efe1e2)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2581          1562106024361 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106024362 2019.07.02 19:20:24)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code f6f8faa6f5a0a1e1f6f6e3aca4f0f7f0f5f0fef0f3)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106091594 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106091595 2019.07.02 19:21:31)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 9896cc9791cf988f929c89c29d9f9a9e999ecc9f9a)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106091609 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106091610 2019.07.02 19:21:31)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a8a6faffa2fcaabfa9aab9f2adafacaeaaadfeafaa)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106091616 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106091617 2019.07.02 19:21:31)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code a8a6faffa5feffbfa9abbdf3fbaea9aefcafacaead)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106091624 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106091625 2019.07.02 19:21:31)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b1e0e0a1bde4a2edefb1b4b1b6b1b4b1bf)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106091631 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106091632 2019.07.02 19:21:31)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code b7b9e5e3b2e3b5a1b6e7a6ede5b1bfb1b2b1beb0b3)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2581          1562106091641 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106091642 2019.07.02 19:21:31)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code c7c99592c59190d0c7c7d29d95c1c6c1c4c1cfc1c2)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106155572 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106155573 2019.07.02 19:22:35)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 79777278712e796e737d68237c7e7b7f787f2d7e7b)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106155587 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106155588 2019.07.02 19:22:35)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 8987848782dd8b9e888b98d38c8e8d8f8b8cdf8e8b)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106155595 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106155596 2019.07.02 19:22:35)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9896959795cecf8f999b8dc3cb9e999ecc9f9c9e9d)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106155603 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106155604 2019.07.02 19:22:35)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 9897929791cfcf8e92cb8dc2c09e9b9e999e9b9e90)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106155611 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106155612 2019.07.02 19:22:35)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code a8a6a5ffa2fcaabea9f8b9f2faaea0aeadaea1afac)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106155619 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106155620 2019.07.02 19:22:35)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code a8a7a2ffa1ffffbea6aabdf2f0aeadafaaaea9aefc)
	(_ent
		(_time 1562106155617)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 4725          1562106203129 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106203130 2019.07.02 19:23:23)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 43404341411414554d4156191b4546444145424517)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562106258968 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106258969 2019.07.02 19:24:18)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 67623167613067706d63763d626065616661336065)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106258983 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106258984 2019.07.02 19:24:18)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 77722776722375607675662d727073717572217075)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106258993 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106258994 2019.07.02 19:24:18)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 77722776752120607674622c247176712370737172)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106259001 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106259002 2019.07.02 19:24:18)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 8682d18881d1d1908cd593dcde808580878085808e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106259010 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106259011 2019.07.02 19:24:19)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 8683d68882d2849087d697dcd4808e8083808f8182)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106259018 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106259019 2019.07.02 19:24:19)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 9692c19991c1c180989483ccce90939194909790c2)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562106374338 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106374339 2019.07.02 19:26:14)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 07560501015007100d03165d020005010601530005)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106374354 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106374355 2019.07.02 19:26:14)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 16471211124214011714074c131112101413401114)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106374362 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106374363 2019.07.02 19:26:14)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 26772222257071312725337d752027207221222023)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106374370 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106374371 2019.07.02 19:26:14)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 26762522217171302c75337c7e202520272025202e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106374378 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106374379 2019.07.02 19:26:14)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 35643130326137233465246f67333d3330333c3231)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106374384 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106374385 2019.07.02 19:26:14)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 35653630316262233b37206f6d3330323733343361)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562106374392 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106374393 2019.07.02 19:26:14)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 45144147451312524215501f1743444346434d4340)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 3130          1562106723121 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106723122 2019.07.02 19:32:03)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8380838d81d48394898792d9868481858285d78481)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106723137 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106723138 2019.07.02 19:32:03)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 9390959c92c79184929182c9969497959196c59491)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106723145 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106723146 2019.07.02 19:32:03)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9390959c95c5c484929086c8c0959295c794979596)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000055 55 1678          1562106723154 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106723155 2019.07.02 19:32:03)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a3a1a2f4a1f4f4b5a9f0b6f9fba5a0a5a2a5a0a5ab)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106723161 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106723162 2019.07.02 19:32:03)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code a3a0a5f4a2f7a1b5a2f3b2f9f1a5aba5a6a5aaa4a7)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106723169 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106723170 2019.07.02 19:32:03)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code b2b0b3e6b1e5e5a4bcb0a7e8eab4b7b5b0b4b3b4e6)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562106723177 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106723178 2019.07.02 19:32:03)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code b2b1b4e6b5e4e5a5b5e2a7e8e0b4b3b4b1b4bab4b7)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
