{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656436162044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656436162044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:39:21 2022 " "Processing started: Tue Jun 28 22:39:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656436162044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436162044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436162044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656436162481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656436162481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file num_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_decoder " "Found entity 1: num_decoder" {  } { { "num_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/num_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_decoder " "Found entity 1: sign_decoder" {  } { { "sign_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/sign_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file non_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_decoder " "Found entity 1: non_decoder" {  } { { "non_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/non_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168888 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "binToBCD.v " "Can't analyze file -- file binToBCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1656436168888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_mod " "Found entity 1: add3_mod" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file math_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 math_sign " "Found entity 1: math_sign" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_adder " "Found entity 1: bit8_adder" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnum.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnum.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputNum " "Found entity 1: inputNum" {  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/inputNum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A7 a7 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A7\" differs only in case from object \"a7\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_full_adder " "Found entity 1: eight_bit_full_adder" {  } { { "eight_bit_full_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y UnitCell.v(1) " "Verilog HDL Declaration information at UnitCell.v(1): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "UnitCell.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/UnitCell.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitcell.v 1 1 " "Found 1 design units, including 1 entities, in source file unitcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnitCell " "Found entity 1: UnitCell" {  } { { "UnitCell.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/UnitCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor " "Found entity 1: FullSubtractor" {  } { { "FullSubtractor.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/FullSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436168966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 add3_mod.v(6) " "Verilog HDL Implicit Net warning at add3_mod.v(6): created implicit net for \"A3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 add3_mod.v(7) " "Verilog HDL Implicit Net warning at add3_mod.v(7): created implicit net for \"A2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 add3_mod.v(8) " "Verilog HDL Implicit Net warning at add3_mod.v(8): created implicit net for \"A1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 add3_mod.v(9) " "Verilog HDL Implicit Net warning at add3_mod.v(9): created implicit net for \"A0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA3 add3_mod.v(18) " "Verilog HDL Implicit Net warning at add3_mod.v(18): created implicit net for \"nA3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA2 add3_mod.v(19) " "Verilog HDL Implicit Net warning at add3_mod.v(19): created implicit net for \"nA2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA1 add3_mod.v(20) " "Verilog HDL Implicit Net warning at add3_mod.v(20): created implicit net for \"nA1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA0 add3_mod.v(21) " "Verilog HDL Implicit Net warning at add3_mod.v(21): created implicit net for \"nA0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 add3_mod.v(29) " "Verilog HDL Implicit Net warning at add3_mod.v(29): created implicit net for \"S3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 add3_mod.v(37) " "Verilog HDL Implicit Net warning at add3_mod.v(37): created implicit net for \"S2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 add3_mod.v(47) " "Verilog HDL Implicit Net warning at add3_mod.v(47): created implicit net for \"S1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 add3_mod.v(59) " "Verilog HDL Implicit Net warning at add3_mod.v(59): created implicit net for \"S0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/add3_mod.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S3 bin2BCD.v(19) " "Verilog HDL Implicit Net warning at bin2BCD.v(19): created implicit net for \"add3_5_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S2 bin2BCD.v(19) " "Verilog HDL Implicit Net warning at bin2BCD.v(19): created implicit net for \"add3_5_S2\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S1 bin2BCD.v(19) " "Verilog HDL Implicit Net warning at bin2BCD.v(19): created implicit net for \"add3_5_S1\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S0 bin2BCD.v(19) " "Verilog HDL Implicit Net warning at bin2BCD.v(19): created implicit net for \"add3_5_S0\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_6_S3 bin2BCD.v(20) " "Verilog HDL Implicit Net warning at bin2BCD.v(20): created implicit net for \"add3_6_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S3 bin2BCD.v(21) " "Verilog HDL Implicit Net warning at bin2BCD.v(21): created implicit net for \"add3_7_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S2 bin2BCD.v(21) " "Verilog HDL Implicit Net warning at bin2BCD.v(21): created implicit net for \"add3_7_S2\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S1 bin2BCD.v(21) " "Verilog HDL Implicit Net warning at bin2BCD.v(21): created implicit net for \"add3_7_S1\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S0 bin2BCD.v(21) " "Verilog HDL Implicit Net warning at bin2BCD.v(21): created implicit net for \"add3_7_S0\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 bin2BCD.v(26) " "Verilog HDL Implicit Net warning at bin2BCD.v(26): created implicit net for \"p1\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 bin2BCD.v(27) " "Verilog HDL Implicit Net warning at bin2BCD.v(27): created implicit net for \"p2\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "over bin2BCD.v(30) " "Verilog HDL Implicit Net warning at bin2BCD.v(30): created implicit net for \"over\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW0_new math_sign.v(5) " "Verilog HDL Implicit Net warning at math_sign.v(5): created implicit net for \"SW0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW1_new math_sign.v(6) " "Verilog HDL Implicit Net warning at math_sign.v(6): created implicit net for \"SW1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW2_new math_sign.v(7) " "Verilog HDL Implicit Net warning at math_sign.v(7): created implicit net for \"SW2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW3_new math_sign.v(8) " "Verilog HDL Implicit Net warning at math_sign.v(8): created implicit net for \"SW3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6_new math_sign.v(15) " "Verilog HDL Implicit Net warning at math_sign.v(15): created implicit net for \"A6_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5_new math_sign.v(16) " "Verilog HDL Implicit Net warning at math_sign.v(16): created implicit net for \"A5_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4_new math_sign.v(17) " "Verilog HDL Implicit Net warning at math_sign.v(17): created implicit net for \"A4_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3_new math_sign.v(18) " "Verilog HDL Implicit Net warning at math_sign.v(18): created implicit net for \"A3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2_new math_sign.v(19) " "Verilog HDL Implicit Net warning at math_sign.v(19): created implicit net for \"A2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1_new math_sign.v(20) " "Verilog HDL Implicit Net warning at math_sign.v(20): created implicit net for \"A1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0_new math_sign.v(21) " "Verilog HDL Implicit Net warning at math_sign.v(21): created implicit net for \"A0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6_new math_sign.v(23) " "Verilog HDL Implicit Net warning at math_sign.v(23): created implicit net for \"B6_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5_new math_sign.v(24) " "Verilog HDL Implicit Net warning at math_sign.v(24): created implicit net for \"B5_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4_new math_sign.v(25) " "Verilog HDL Implicit Net warning at math_sign.v(25): created implicit net for \"B4_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3_new math_sign.v(26) " "Verilog HDL Implicit Net warning at math_sign.v(26): created implicit net for \"B3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2_new math_sign.v(27) " "Verilog HDL Implicit Net warning at math_sign.v(27): created implicit net for \"B2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_new math_sign.v(28) " "Verilog HDL Implicit Net warning at math_sign.v(28): created implicit net for \"B1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0_new math_sign.v(29) " "Verilog HDL Implicit Net warning at math_sign.v(29): created implicit net for \"B0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_7 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_7\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_6 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_5 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_4 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_3 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_2 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_1 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_0 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_6 math_sign.v(34) " "Verilog HDL Implicit Net warning at math_sign.v(34): created implicit net for \"addAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_5 math_sign.v(35) " "Verilog HDL Implicit Net warning at math_sign.v(35): created implicit net for \"addAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_4 math_sign.v(36) " "Verilog HDL Implicit Net warning at math_sign.v(36): created implicit net for \"addAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_3 math_sign.v(37) " "Verilog HDL Implicit Net warning at math_sign.v(37): created implicit net for \"addAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_2 math_sign.v(38) " "Verilog HDL Implicit Net warning at math_sign.v(38): created implicit net for \"addAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_1 math_sign.v(39) " "Verilog HDL Implicit Net warning at math_sign.v(39): created implicit net for \"addAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_0 math_sign.v(40) " "Verilog HDL Implicit Net warning at math_sign.v(40): created implicit net for \"addAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_7 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_7\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_6 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_5 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_4 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_3 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_2 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_1 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_0 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_6 math_sign.v(45) " "Verilog HDL Implicit Net warning at math_sign.v(45): created implicit net for \"subAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_5 math_sign.v(46) " "Verilog HDL Implicit Net warning at math_sign.v(46): created implicit net for \"subAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_4 math_sign.v(47) " "Verilog HDL Implicit Net warning at math_sign.v(47): created implicit net for \"subAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_3 math_sign.v(48) " "Verilog HDL Implicit Net warning at math_sign.v(48): created implicit net for \"subAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_2 math_sign.v(49) " "Verilog HDL Implicit Net warning at math_sign.v(49): created implicit net for \"subAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_1 math_sign.v(50) " "Verilog HDL Implicit Net warning at math_sign.v(50): created implicit net for \"subAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_0 math_sign.v(51) " "Verilog HDL Implicit Net warning at math_sign.v(51): created implicit net for \"subAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_6 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_5 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_4 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_3 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_2 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_1 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_0 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_6 math_sign.v(56) " "Verilog HDL Implicit Net warning at math_sign.v(56): created implicit net for \"multiAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_5 math_sign.v(57) " "Verilog HDL Implicit Net warning at math_sign.v(57): created implicit net for \"multiAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_4 math_sign.v(58) " "Verilog HDL Implicit Net warning at math_sign.v(58): created implicit net for \"multiAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_3 math_sign.v(59) " "Verilog HDL Implicit Net warning at math_sign.v(59): created implicit net for \"multiAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_2 math_sign.v(60) " "Verilog HDL Implicit Net warning at math_sign.v(60): created implicit net for \"multiAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_1 math_sign.v(61) " "Verilog HDL Implicit Net warning at math_sign.v(61): created implicit net for \"multiAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_0 math_sign.v(62) " "Verilog HDL Implicit Net warning at math_sign.v(62): created implicit net for \"multiAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_6 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_5 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_4 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_3 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_2 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_1 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_0 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_6 math_sign.v(67) " "Verilog HDL Implicit Net warning at math_sign.v(67): created implicit net for \"dividAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_5 math_sign.v(68) " "Verilog HDL Implicit Net warning at math_sign.v(68): created implicit net for \"dividAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_4 math_sign.v(69) " "Verilog HDL Implicit Net warning at math_sign.v(69): created implicit net for \"dividAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_3 math_sign.v(70) " "Verilog HDL Implicit Net warning at math_sign.v(70): created implicit net for \"dividAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_2 math_sign.v(71) " "Verilog HDL Implicit Net warning at math_sign.v(71): created implicit net for \"dividAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_1 math_sign.v(72) " "Verilog HDL Implicit Net warning at math_sign.v(72): created implicit net for \"dividAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_0 math_sign.v(73) " "Verilog HDL Implicit Net warning at math_sign.v(73): created implicit net for \"dividAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 bit8_adder.v(3) " "Verilog HDL Implicit Net warning at bit8_adder.v(3): created implicit net for \"w1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 bit8_adder.v(5) " "Verilog HDL Implicit Net warning at bit8_adder.v(5): created implicit net for \"w2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 bit8_adder.v(6) " "Verilog HDL Implicit Net warning at bit8_adder.v(6): created implicit net for \"w3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 bit8_adder.v(7) " "Verilog HDL Implicit Net warning at bit8_adder.v(7): created implicit net for \"w4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 bit8_adder.v(8) " "Verilog HDL Implicit Net warning at bit8_adder.v(8): created implicit net for \"w5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 bit8_adder.v(9) " "Verilog HDL Implicit Net warning at bit8_adder.v(9): created implicit net for \"w6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 bit8_adder.v(10) " "Verilog HDL Implicit Net warning at bit8_adder.v(10): created implicit net for \"w7\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 bit8_adder.v(11) " "Verilog HDL Implicit Net warning at bit8_adder.v(11): created implicit net for \"w8\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_0 bit8_adder.v(14) " "Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for \"S_0\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 bit8_adder.v(14) " "Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for \"C0\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_1 bit8_adder.v(15) " "Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for \"S_1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 bit8_adder.v(15) " "Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for \"C1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_2 bit8_adder.v(16) " "Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for \"S_2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 bit8_adder.v(16) " "Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for \"C2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_3 bit8_adder.v(17) " "Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for \"S_3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 bit8_adder.v(17) " "Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for \"C3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_4 bit8_adder.v(18) " "Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for \"S_4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 bit8_adder.v(18) " "Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for \"C4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_5 bit8_adder.v(19) " "Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for \"S_5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C5 bit8_adder.v(19) " "Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for \"C5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_6 bit8_adder.v(20) " "Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for \"S_6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 bit8_adder.v(20) " "Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for \"C6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cOut bit8_adder.v(23) " "Verilog HDL Implicit Net warning at bit8_adder.v(23): created implicit net for \"cOut\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en inputNum.v(3) " "Verilog HDL Implicit Net warning at inputNum.v(3): created implicit net for \"en\"" {  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/inputNum.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_7 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_6 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_5 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_4 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_3 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_2 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_1 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_0 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_7 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_6 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_5 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_4 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_3 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_2 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_1 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_0 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_7 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_6 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_5 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_4 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_3 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_2 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_1 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_0 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_0 multiplier.v(42) " "Verilog HDL Implicit Net warning at multiplier.v(42): created implicit net for \"c_out_0\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_1 multiplier.v(48) " "Verilog HDL Implicit Net warning at multiplier.v(48): created implicit net for \"c_out_1\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_2 multiplier.v(62) " "Verilog HDL Implicit Net warning at multiplier.v(62): created implicit net for \"c_out_2\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_3 multiplier.v(75) " "Verilog HDL Implicit Net warning at multiplier.v(75): created implicit net for \"c_out_3\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_4 multiplier.v(89) " "Verilog HDL Implicit Net warning at multiplier.v(89): created implicit net for \"c_out_4\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_5 multiplier.v(103) " "Verilog HDL Implicit Net warning at multiplier.v(103): created implicit net for \"c_out_5\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_6 multiplier.v(117) " "Verilog HDL Implicit Net warning at multiplier.v(117): created implicit net for \"c_out_6\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overFlow multiplier.v(141) " "Verilog HDL Implicit Net warning at multiplier.v(141): created implicit net for \"overFlow\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_sout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u2_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_out Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_bout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_sout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_sout Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u3_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_out Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u2_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_bout Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u2_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_sout Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u4_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_out Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u3_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_bout Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u3_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_sout Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u5_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_out Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u4_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_bout Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u4_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_sout Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u6_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_out Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u5_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_bout Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u5_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_sout Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u7_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_out Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u6_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_bout Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u6_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_bout Divider.v(9) " "Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for \"u7_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_out Divider.v(9) " "Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for \"u7_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_sout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u9_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_out Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_bout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_sout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_sout Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u10_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_out Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u9_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_bout Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u9_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_sout Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u11_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_out Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u10_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_bout Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u10_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_sout Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u12_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_out Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u11_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_bout Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u11_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_sout Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u13_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_out Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u12_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_bout Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u12_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_sout Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u14_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_out Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u13_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_bout Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u13_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_sout Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u15_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_out Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u14_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_bout Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u14_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_bout Divider.v(20) " "Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for \"u15_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_out Divider.v(20) " "Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for \"u15_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_sout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u17_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_out Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_bout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_sout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_sout Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u18_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_out Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u17_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_bout Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u17_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_sout Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u19_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_out Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u18_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_bout Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u18_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_sout Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u20_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_out Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u19_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_bout Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u19_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_sout Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u21_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_out Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u20_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_bout Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u20_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_sout Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u22_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_out Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u21_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_bout Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u21_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_sout Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u23_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_out Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u22_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_bout Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u22_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_bout Divider.v(31) " "Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for \"u23_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_out Divider.v(31) " "Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for \"u23_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_sout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u25_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_out Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_bout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_sout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_sout Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u26_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_out Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u25_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_bout Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u25_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_sout Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u27_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_out Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u26_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_bout Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u26_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_sout Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u28_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_out Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u27_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_bout Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u27_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_sout Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u29_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_out Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u28_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_bout Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u28_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_sout Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u30_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_out Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u29_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_bout Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u29_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_sout Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u31_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_out Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u30_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_bout Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u30_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_bout Divider.v(42) " "Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for \"u31_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_out Divider.v(42) " "Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for \"u31_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_sout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u33_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_out Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_bout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_sout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_sout Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u34_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_out Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u33_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_bout Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u33_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_sout Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u35_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_out Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u34_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_bout Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u34_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_sout Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u36_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_out Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u35_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_bout Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u35_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_sout Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u37_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_out Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u36_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_bout Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u36_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_sout Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u38_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_out Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u37_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_bout Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u37_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_sout Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u39_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_out Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u38_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_bout Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u38_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_bout Divider.v(53) " "Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for \"u39_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_out Divider.v(53) " "Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for \"u39_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_sout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u41_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_out Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_bout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_sout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_sout Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u42_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_out Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u41_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_bout Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u41_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_sout Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u43_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_out Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u42_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_bout Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u42_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_sout Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u44_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_out Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u43_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_bout Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u43_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_sout Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u45_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_out Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u44_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_bout Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u44_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_sout Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u46_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_out Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u45_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_bout Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u45_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_sout Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u47_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_out Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u46_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_bout Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u46_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_bout Divider.v(64) " "Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for \"u47_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_out Divider.v(64) " "Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for \"u47_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_sout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u49_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_out Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_bout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_sout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_sout Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u50_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_out Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u49_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_bout Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u49_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_sout Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u51_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_out Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u50_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_bout Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u50_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_sout Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u52_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_out Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u51_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_bout Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u51_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_sout Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u53_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_out Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u52_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_bout Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u52_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_sout Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u54_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_out Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u53_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_bout Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u53_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_sout Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u55_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_out Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u54_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_bout Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u54_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_bout Divider.v(75) " "Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for \"u55_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_out Divider.v(75) " "Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for \"u55_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436168982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656436169060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656436169060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656436169075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] de10_lite_golden_top.v(38) " "Output port \"LEDR\[9..4\]\" at de10_lite_golden_top.v(38) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656436169075 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:cal " "Elaborating entity \"calculator\" for hierarchy \"calculator:cal\"" {  } { { "de10_lite_golden_top.v" "cal" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputNum calculator:cal\|inputNum:numA " "Elaborating entity \"inputNum\" for hierarchy \"calculator:cal\|inputNum:numA\"" {  } { { "calculator.v" "numA" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch calculator:cal\|inputNum:numA\|d_latch:D0 " "Elaborating entity \"d_latch\" for hierarchy \"calculator:cal\|inputNum:numA\|d_latch:D0\"" {  } { { "inputNum.v" "D0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/inputNum.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169107 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q d_latch.v(2) " "Verilog HDL Always Construct warning at d_latch.v(2): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/d_latch.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656436169107 "|DE10_LITE_Golden_Top|inputNum:Num1|d_latch:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q d_latch.v(2) " "Inferred latch for \"q\" at d_latch.v(2)" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/d_latch.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436169107 "|DE10_LITE_Golden_Top|inputNum:Num1|d_latch:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD calculator:cal\|bin2BCD:disp1 " "Elaborating entity \"bin2BCD\" for hierarchy \"calculator:cal\|bin2BCD:disp1\"" {  } { { "calculator.v" "disp1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1 bin2BCD.v(26) " "Verilog HDL or VHDL warning at bin2BCD.v(26): object \"p1\" assigned a value but never read" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656436169122 "|DE10_LITE_Golden_Top|bin2BCD:conv1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2 bin2BCD.v(27) " "Verilog HDL or VHDL warning at bin2BCD.v(27): object \"p2\" assigned a value but never read" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656436169122 "|DE10_LITE_Golden_Top|bin2BCD:conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_mod calculator:cal\|bin2BCD:disp1\|add3_mod:U0 " "Elaborating entity \"add3_mod\" for hierarchy \"calculator:cal\|bin2BCD:disp1\|add3_mod:U0\"" {  } { { "bin2BCD.v" "U0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bin2BCD.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_decoder calculator:cal\|num_decoder:deco1 " "Elaborating entity \"num_decoder\" for hierarchy \"calculator:cal\|num_decoder:deco1\"" {  } { { "calculator.v" "deco1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math_sign calculator:cal\|math_sign:sign " "Elaborating entity \"math_sign\" for hierarchy \"calculator:cal\|math_sign:sign\"" {  } { { "calculator.v" "sign" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/calculator.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_adder calculator:cal\|math_sign:sign\|bit8_adder:add " "Elaborating entity \"bit8_adder\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\"" {  } { { "math_sign.v" "add" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169169 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S7 bit8_adder.v(1) " "Output port \"S7\" at bit8_adder.v(1) has no driver" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656436169169 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1 " "Elaborating entity \"full_add\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\"" {  } { { "bit8_adder.v" "add1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\|half_add:h1 " "Elaborating entity \"half_add\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\|half_add:h1\"" {  } { { "full_add.v" "h1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/full_add.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier calculator:cal\|math_sign:sign\|multiplier:multi " "Elaborating entity \"multiplier\" for hierarchy \"calculator:cal\|math_sign:sign\|multiplier:multi\"" {  } { { "math_sign.v" "multi" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_full_adder calculator:cal\|math_sign:sign\|multiplier:multi\|eight_bit_full_adder:adder0 " "Elaborating entity \"eight_bit_full_adder\" for hierarchy \"calculator:cal\|math_sign:sign\|multiplier:multi\|eight_bit_full_adder:adder0\"" {  } { { "multiplier.v" "adder0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/multiplier.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider calculator:cal\|math_sign:sign\|Divider:div " "Elaborating entity \"Divider\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\"" {  } { { "math_sign.v" "div" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/math_sign.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitCell calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1 " "Elaborating entity \"UnitCell\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\"" {  } { { "Divider.v" "u1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/Divider.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|FullSubtractor:FS1 " "Elaborating entity \"FullSubtractor\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|FullSubtractor:FS1\"" {  } { { "UnitCell.v" "FS1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/UnitCell.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|Mux:m1 " "Elaborating entity \"Mux\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|Mux:m1\"" {  } { { "UnitCell.v" "m1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/UnitCell.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436169294 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656436169388 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656436170637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656436171012 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656436171012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656436171090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436171731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656436171934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656436171934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656436172075 "|DE10_LITE_Golden_Top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656436172075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656436172075 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656436172075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656436172075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656436172075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 373 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656436172106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:39:32 2022 " "Processing ended: Tue Jun 28 22:39:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656436172106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656436172106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656436172106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656436172106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656436173512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656436173512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:39:32 2022 " "Processing started: Tue Jun 28 22:39:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656436173512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656436173512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656436173512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656436174121 ""}
{ "Info" "0" "" "Project  = DE10_LITE_Golden_Top" {  } {  } 0 0 "Project  = DE10_LITE_Golden_Top" 0 0 "Fitter" 0 0 1656436174121 ""}
{ "Info" "0" "" "Revision = DE10_LITE_Golden_Top" {  } {  } 0 0 "Revision = DE10_LITE_Golden_Top" 0 0 "Fitter" 0 0 1656436174121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656436174230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656436174230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_Golden_Top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_Golden_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656436174230 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1656436174262 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1656436174262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656436174527 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656436174543 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656436174793 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656436174793 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 1291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656436174808 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656436174808 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656436174808 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656436174808 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656436174808 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1656436174808 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656436174824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.SDC " "Reading SDC File: 'DE10_LITE_Golden_Top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436175565 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436175565 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436175565 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656436175565 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1656436175580 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656436175580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calculator:cal\|inputNum:numA\|a  " "Automatically promoted node calculator:cal\|inputNum:numA\|a " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656436175596 ""}  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/inputNum.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656436175596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calculator:cal\|inputNum:numB\|a  " "Automatically promoted node calculator:cal\|inputNum:numB\|a " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656436175596 ""}  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/inputNum.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656436175596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656436175986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656436175986 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656436175986 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656436176096 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1656436176096 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656436176111 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656436176111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656436177127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656436177205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656436177236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656436177486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656436177486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656436177970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656436179126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656436179126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656436179220 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1656436179220 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656436179220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656436179236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656436179392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656436179407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656436179720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656436179720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656436180188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656436180704 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1656436180954 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/de10_lite_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656436180970 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1656436180970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.fit.smsg " "Generated suppressed messages file C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656436181032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 128 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5781 " "Peak virtual memory: 5781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656436181423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:39:41 2022 " "Processing ended: Tue Jun 28 22:39:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656436181423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656436181423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656436181423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656436181423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656436182548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656436182548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:39:42 2022 " "Processing started: Tue Jun 28 22:39:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656436182548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656436182548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656436182548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656436182798 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656436184297 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656436184407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656436185219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:39:45 2022 " "Processing ended: Tue Jun 28 22:39:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656436185219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656436185219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656436185219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656436185219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656436185906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656436186484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656436186484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:39:46 2022 " "Processing started: Tue Jun 28 22:39:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656436186484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656436186484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_sta DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656436186484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656436186578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656436186719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656436186719 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1656436186750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1656436186750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656436186937 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.SDC " "Reading SDC File: 'DE10_LITE_Golden_Top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436186953 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436186953 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656436186953 ""}  } { { "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/SupportMaterials/Golden_Top/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[7\] SW\[7\] " "create_clock -period 1.000 -name SW\[7\] SW\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656436186953 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656436186953 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1656436186969 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656436186969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656436186969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1656436186984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436186984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436186984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[7\]  " "   -3.000              -3.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436186984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656436186984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656436187000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656436187031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656436187562 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1656436187640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[7\]  " "   -3.000              -3.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656436187656 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656436187672 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.116 SW\[7\]  " "   -3.000              -6.116 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656436187812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656436187812 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656436188668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656436188668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656436188709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:39:48 2022 " "Processing ended: Tue Jun 28 22:39:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656436188709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656436188709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656436188709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656436188709 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 513 s " "Quartus Prime Full Compilation was successful. 0 errors, 513 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656436189339 ""}
