<profile>

<section name = "Vitis HLS Report for 'load'" level="0">
<item name = "Date">Mon Feb 10 13:36:10 2025
</item>
<item name = "Version">2024.2.1 (Build 5263293 on Dec 12 2024)</item>
<item name = "Project">harness</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.03 ns, 2.212 ns, 0.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_Pipeline_VITIS_LOOP_54_1_fu_82">load_Pipeline_VITIS_LOOP_54_1, 80, ?, 0.242 us, ?, 2, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_load_Pipeline_VITIS_LOOP_61_2_fu_95">load_Pipeline_VITIS_LOOP_61_2, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 34462, 19245, -</column>
<column name="Memory">0, -, 0, 0, 1</column>
<column name="Multiplexer">-, -, 0, 179, -</column>
<column name="Register">-, -, 246, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_Pipeline_VITIS_LOOP_54_1_fu_82">load_Pipeline_VITIS_LOOP_54_1, 0, 0, 6189, 5336, 0</column>
<column name="grp_load_Pipeline_VITIS_LOOP_61_2_fu_95">load_Pipeline_VITIS_LOOP_61_2, 0, 0, 28273, 13909, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="nums_1_U">load_nums_1_RAM_AUTO_1R1W, 0, 0, 0, 1, 8192, 32, 1, 262144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_57_fu_141_p2">icmp, 0, 0, 3, 7, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_cast5_i_cast_fu_147_p3">select, 0, 0, 3, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 5, 1, 5</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="m_axi_gmem0_0_ARADDR">64, 3, 64, 192</column>
<column name="m_axi_gmem0_0_ARBURST">8, 3, 2, 6</column>
<column name="m_axi_gmem0_0_ARCACHE">8, 3, 4, 12</column>
<column name="m_axi_gmem0_0_ARID">1, 3, 1, 3</column>
<column name="m_axi_gmem0_0_ARLEN">32, 3, 32, 96</column>
<column name="m_axi_gmem0_0_ARLOCK">8, 3, 2, 6</column>
<column name="m_axi_gmem0_0_ARPROT">8, 3, 3, 9</column>
<column name="m_axi_gmem0_0_ARQOS">8, 3, 4, 12</column>
<column name="m_axi_gmem0_0_ARREGION">8, 3, 4, 12</column>
<column name="m_axi_gmem0_0_ARSIZE">8, 3, 3, 9</column>
<column name="m_axi_gmem0_0_ARUSER">1, 3, 1, 3</column>
<column name="m_axi_gmem0_0_ARVALID">1, 3, 1, 3</column>
<column name="m_axi_gmem0_0_RREADY">1, 3, 1, 3</column>
<column name="nums_1_address0">16, 3, 13, 39</column>
<column name="nums_1_ce0">1, 3, 1, 3</column>
<column name="nums_1_we0">1, 2, 1, 2</column>
<column name="real_start">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_197">32, 0, 32, 0</column>
<column name="grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg">1, 0, 1, 0</column>
<column name="inFeatureList_read_reg_192">64, 0, 64, 0</column>
<column name="inputNumList_read_reg_177">64, 0, 64, 0</column>
<column name="numEvents_read_reg_182">32, 0, 32, 0</column>
<column name="p_cast5_i_cast_reg_207">1, 0, 2, 1</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_s_reg_212">7, 0, 10, 3</column>
<column name="trunc_ln54_reg_187">31, 0, 31, 0</column>
<column name="trunc_ln61_reg_202">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, load, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, load, return value</column>
<column name="numEvents">in, 32, ap_none, numEvents, pointer</column>
<column name="m_axi_gmem0_0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WDATA">out, 1024, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WSTRB">out, 128, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RDATA">in, 1024, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="inputNumList">in, 64, ap_none, inputNumList, scalar</column>
<column name="inFeatureList">in, 64, ap_none, inFeatureList, scalar</column>
<column name="inputStream_0_din">out, 296, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_full_n">in, 1, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_write">out, 1, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_num_data_valid">in, 3, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_0_fifo_cap">in, 3, ap_fifo, inputStream_0, pointer</column>
<column name="inputStream_1_din">out, 296, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_full_n">in, 1, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_write">out, 1, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_num_data_valid">in, 3, ap_fifo, inputStream_1, pointer</column>
<column name="inputStream_1_fifo_cap">in, 3, ap_fifo, inputStream_1, pointer</column>
<column name="numStream_din">out, 32, ap_fifo, numStream, pointer</column>
<column name="numStream_full_n">in, 1, ap_fifo, numStream, pointer</column>
<column name="numStream_write">out, 1, ap_fifo, numStream, pointer</column>
<column name="numStream_num_data_valid">in, 14, ap_fifo, numStream, pointer</column>
<column name="numStream_fifo_cap">in, 14, ap_fifo, numStream, pointer</column>
</table>
</item>
</section>
</profile>
