
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ab48  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000ab48  2000ab48  00012b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000580  2000ab50  2000ab50  00012b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002f0  2000b0d0  2000b0d0  000130d0  2**2
                  ALLOC
  4 .stack        00003000  2000b3c0  2000b3c0  000130d0  2**0
                  ALLOC
  5 .comment      00000204  00000000  00000000  000130d0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  000132d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001956  00000000  00000000  000134d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c563  00000000  00000000  00014e2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016bd  00000000  00000000  0002138d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000038f1  00000000  00000000  00022a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f8c  00000000  00000000  0002633c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000042e7  00000000  00000000  000282c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002bf1  00000000  00000000  0002c5af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00049012  00000000  00000000  0002f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000781b2  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000148  00000000  00000000  000781d7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001c71 	.word	0x20001c71
2000006c:	20001ca1 	.word	0x20001ca1
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	200028f9 	.word	0x200028f9
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002929 	.word	0x20002929
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	2000107d 	.word	0x2000107d
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003c3d 	.word	0x20003c3d
2000021c:	20003c5d 	.word	0x20003c5d
20000220:	20003c7d 	.word	0x20003c7d
20000224:	20003c9d 	.word	0x20003c9d
20000228:	20003cbd 	.word	0x20003cbd
2000022c:	20003cdd 	.word	0x20003cdd
20000230:	20003cfd 	.word	0x20003cfd
20000234:	20003d1d 	.word	0x20003d1d
20000238:	20003d3d 	.word	0x20003d3d
2000023c:	20003d5d 	.word	0x20003d5d
20000240:	20003d7d 	.word	0x20003d7d
20000244:	20003d9d 	.word	0x20003d9d
20000248:	20003dbd 	.word	0x20003dbd
2000024c:	20003ddd 	.word	0x20003ddd
20000250:	20003dfd 	.word	0x20003dfd
20000254:	20003e1d 	.word	0x20003e1d
20000258:	20003e3d 	.word	0x20003e3d
2000025c:	20003e5d 	.word	0x20003e5d
20000260:	20003e7d 	.word	0x20003e7d
20000264:	20003e9d 	.word	0x20003e9d
20000268:	20003ebd 	.word	0x20003ebd
2000026c:	20003edd 	.word	0x20003edd
20000270:	20003efd 	.word	0x20003efd
20000274:	20003f1d 	.word	0x20003f1d
20000278:	20003f3d 	.word	0x20003f3d
2000027c:	20003f5d 	.word	0x20003f5d
20000280:	20003f7d 	.word	0x20003f7d
20000284:	20003f9d 	.word	0x20003f9d
20000288:	20003fbd 	.word	0x20003fbd
2000028c:	20003fdd 	.word	0x20003fdd
20000290:	20003ffd 	.word	0x20003ffd
20000294:	2000401d 	.word	0x2000401d

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200034c5 	.word	0x200034c5
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000ab50 	.word	0x2000ab50
20000450:	2000ab50 	.word	0x2000ab50
20000454:	2000ab50 	.word	0x2000ab50
20000458:	2000b0d0 	.word	0x2000b0d0
2000045c:	00000000 	.word	0x00000000
20000460:	2000b0d0 	.word	0x2000b0d0
20000464:	2000b3c0 	.word	0x2000b3c0
20000468:	20004a49 	.word	0x20004a49
2000046c:	2000117d 	.word	0x2000117d

20000470 <__do_global_dtors_aux>:
20000470:	f24b 03d0 	movw	r3, #45264	; 0xb0d0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64a 3050 	movw	r0, #43856	; 0xab50
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
	int i;

	ACE_init();
200004a6:	f002 ffb5 	bl	20003414 <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
200004aa:	f04f 0001 	mov.w	r0, #1
200004ae:	f04f 0100 	mov.w	r1, #0
200004b2:	f04f 0200 	mov.w	r2, #0
200004b6:	f04f 0300 	mov.w	r3, #0
200004ba:	f002 fceb 	bl	20002e94 <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
200004be:	f04f 0001 	mov.w	r0, #1
200004c2:	f002 fd49 	bl	20002f58 <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004c6:	f24a 607c 	movw	r0, #42620	; 0xa67c
200004ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ce:	f002 ff81 	bl	200033d4 <ACE_get_channel_handle>
200004d2:	4603      	mov	r3, r0
200004d4:	461a      	mov	r2, r3
200004d6:	f24b 1364 	movw	r3, #45412	; 0xb164
200004da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004de:	701a      	strb	r2, [r3, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
200004e0:	f24a 6090 	movw	r0, #42640	; 0xa690
200004e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004e8:	f002 ff74 	bl	200033d4 <ACE_get_channel_handle>
200004ec:	4603      	mov	r3, r0
200004ee:	461a      	mov	r2, r3
200004f0:	f24b 1390 	movw	r3, #45456	; 0xb190
200004f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f8:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
200004fa:	f04f 0300 	mov.w	r3, #0
200004fe:	607b      	str	r3, [r7, #4]
20000500:	e015      	b.n	2000052e <init_ir_control+0x8e>
    	ir_front_samples[i] = 0;
20000502:	687a      	ldr	r2, [r7, #4]
20000504:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20000508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050c:	f04f 0100 	mov.w	r1, #0
20000510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	ir_back_samples[i] = 0;
20000514:	687a      	ldr	r2, [r7, #4]
20000516:	f24b 1368 	movw	r3, #45416	; 0xb168
2000051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051e:	f04f 0100 	mov.w	r1, #0
20000522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
20000526:	687b      	ldr	r3, [r7, #4]
20000528:	f103 0301 	add.w	r3, r3, #1
2000052c:	607b      	str	r3, [r7, #4]
2000052e:	687b      	ldr	r3, [r7, #4]
20000530:	2b09      	cmp	r3, #9
20000532:	dde6      	ble.n	20000502 <init_ir_control+0x62>
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
20000534:	f24b 1358 	movw	r3, #45400	; 0xb158
20000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053c:	f04f 0200 	mov.w	r2, #0
20000540:	601a      	str	r2, [r3, #0]
}
20000542:	f107 0708 	add.w	r7, r7, #8
20000546:	46bd      	mov	sp, r7
20000548:	bd80      	pop	{r7, pc}
2000054a:	bf00      	nop

2000054c <ir_sample>:

void ir_sample( void ){
2000054c:	b580      	push	{r7, lr}
2000054e:	b082      	sub	sp, #8
20000550:	af00      	add	r7, sp, #0
   uint16_t adc_data_f = 0;
20000552:	f04f 0300 	mov.w	r3, #0
20000556:	80bb      	strh	r3, [r7, #4]
	uint16_t adc_data_b = 0;
20000558:	f04f 0300 	mov.w	r3, #0
2000055c:	80fb      	strh	r3, [r7, #6]

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
2000055e:	f24b 1364 	movw	r3, #45412	; 0xb164
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	781b      	ldrb	r3, [r3, #0]
20000568:	4618      	mov	r0, r3
2000056a:	f002 ff1d 	bl	200033a8 <ACE_get_ppe_sample>
2000056e:	4603      	mov	r3, r0
20000570:	461a      	mov	r2, r3
20000572:	f248 531f 	movw	r3, #34079	; 0x851f
20000576:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000057a:	fba3 1302 	umull	r1, r3, r3, r2
2000057e:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000582:	80bb      	strh	r3, [r7, #4]
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
20000584:	f24b 1390 	movw	r3, #45456	; 0xb190
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	781b      	ldrb	r3, [r3, #0]
2000058e:	4618      	mov	r0, r3
20000590:	f002 ff0a 	bl	200033a8 <ACE_get_ppe_sample>
20000594:	4603      	mov	r3, r0
20000596:	461a      	mov	r2, r3
20000598:	f248 531f 	movw	r3, #34079	; 0x851f
2000059c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200005a0:	fba3 1302 	umull	r1, r3, r3, r2
200005a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
200005a8:	80fb      	strh	r3, [r7, #6]

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
200005aa:	f24b 1360 	movw	r3, #45408	; 0xb160
200005ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b2:	681a      	ldr	r2, [r3, #0]
200005b4:	f24b 1358 	movw	r3, #45400	; 0xb158
200005b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005bc:	6819      	ldr	r1, [r3, #0]
200005be:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
200005c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005ca:	ebc3 0202 	rsb	r2, r3, r2
200005ce:	f24b 1360 	movw	r3, #45408	; 0xb160
200005d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d6:	601a      	str	r2, [r3, #0]
	ir_back_sum -= ir_back_samples[sample_index];
200005d8:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
200005dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e0:	681a      	ldr	r2, [r3, #0]
200005e2:	f24b 1358 	movw	r3, #45400	; 0xb158
200005e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ea:	6819      	ldr	r1, [r3, #0]
200005ec:	f24b 1368 	movw	r3, #45416	; 0xb168
200005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005f8:	ebc3 0202 	rsb	r2, r3, r2
200005fc:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20000600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000604:	601a      	str	r2, [r3, #0]

	ir_front_samples[sample_index] = adc_data_f;
20000606:	f24b 1358 	movw	r3, #45400	; 0xb158
2000060a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060e:	681a      	ldr	r2, [r3, #0]
20000610:	88b9      	ldrh	r1, [r7, #4]
20000612:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
2000061e:	f24b 1358 	movw	r3, #45400	; 0xb158
20000622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000626:	681a      	ldr	r2, [r3, #0]
20000628:	88f9      	ldrh	r1, [r7, #6]
2000062a:	f24b 1368 	movw	r3, #45416	; 0xb168
2000062e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
20000636:	f24b 1358 	movw	r3, #45400	; 0xb158
2000063a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000063e:	681a      	ldr	r2, [r3, #0]
20000640:	f24b 13a0 	movw	r3, #45472	; 0xb1a0
20000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000648:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000064c:	f24b 1360 	movw	r3, #45408	; 0xb160
20000650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000654:	681b      	ldr	r3, [r3, #0]
20000656:	441a      	add	r2, r3
20000658:	f24b 1360 	movw	r3, #45408	; 0xb160
2000065c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000660:	601a      	str	r2, [r3, #0]
	ir_back_sum += ir_back_samples[sample_index];
20000662:	f24b 1358 	movw	r3, #45400	; 0xb158
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	681a      	ldr	r2, [r3, #0]
2000066c:	f24b 1368 	movw	r3, #45416	; 0xb168
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000678:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	681b      	ldr	r3, [r3, #0]
20000682:	441a      	add	r2, r3
20000684:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	601a      	str	r2, [r3, #0]
	++sample_index;
2000068e:	f24b 1358 	movw	r3, #45400	; 0xb158
20000692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000696:	681b      	ldr	r3, [r3, #0]
20000698:	f103 0201 	add.w	r2, r3, #1
2000069c:	f24b 1358 	movw	r3, #45400	; 0xb158
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
200006a6:	f24b 1358 	movw	r3, #45400	; 0xb158
200006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ae:	681b      	ldr	r3, [r3, #0]
200006b0:	2b0a      	cmp	r3, #10
200006b2:	d106      	bne.n	200006c2 <ir_sample+0x176>
	{
		sample_index = 0;
200006b4:	f24b 1358 	movw	r3, #45400	; 0xb158
200006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006bc:	f04f 0200 	mov.w	r2, #0
200006c0:	601a      	str	r2, [r3, #0]
	}

}
200006c2:	f107 0708 	add.w	r7, r7, #8
200006c6:	46bd      	mov	sp, r7
200006c8:	bd80      	pop	{r7, pc}
200006ca:	bf00      	nop

200006cc <ir_update_error>:


//update ir_samples and average result
void ir_update_error( void ){
200006cc:	b480      	push	{r7}
200006ce:	b083      	sub	sp, #12
200006d0:	af00      	add	r7, sp, #0
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
200006d2:	f24b 1360 	movw	r3, #45408	; 0xb160
200006d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006da:	681a      	ldr	r2, [r3, #0]
200006dc:	f246 6367 	movw	r3, #26215	; 0x6667
200006e0:	f2c6 6366 	movt	r3, #26214	; 0x6666
200006e4:	fb83 1302 	smull	r1, r3, r3, r2
200006e8:	ea4f 01a3 	mov.w	r1, r3, asr #2
200006ec:	ea4f 73e2 	mov.w	r3, r2, asr #31
200006f0:	ebc3 0201 	rsb	r2, r3, r1
200006f4:	f24b 1340 	movw	r3, #45376	; 0xb140
200006f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fc:	601a      	str	r2, [r3, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
200006fe:	f24b 13c8 	movw	r3, #45512	; 0xb1c8
20000702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000706:	681a      	ldr	r2, [r3, #0]
20000708:	f246 6367 	movw	r3, #26215	; 0x6667
2000070c:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000710:	fb83 1302 	smull	r1, r3, r3, r2
20000714:	ea4f 01a3 	mov.w	r1, r3, asr #2
20000718:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000071c:	ebc3 0201 	rsb	r2, r3, r1
20000720:	f24b 135c 	movw	r3, #45404	; 0xb15c
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	601a      	str	r2, [r3, #0]

	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
2000072a:	f24b 1340 	movw	r3, #45376	; 0xb140
2000072e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000732:	681b      	ldr	r3, [r3, #0]
20000734:	2b0e      	cmp	r3, #14
20000736:	dd06      	ble.n	20000746 <ir_update_error+0x7a>
20000738:	f24b 135c 	movw	r3, #45404	; 0xb15c
2000073c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000740:	681b      	ldr	r3, [r3, #0]
20000742:	2b0e      	cmp	r3, #14
20000744:	dc07      	bgt.n	20000756 <ir_update_error+0x8a>
		ir_dir = 0;
20000746:	f24b 139c 	movw	r3, #45468	; 0xb19c
2000074a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000074e:	f04f 0200 	mov.w	r2, #0
20000752:	601a      	str	r2, [r3, #0]
		return;
20000754:	e0c6      	b.n	200008e4 <ir_update_error+0x218>
	}

	//turning right, dir = 2
	if((ir_front_ave - ir_back_ave) > IR_TOLERANCE){
20000756:	f24b 1340 	movw	r3, #45376	; 0xb140
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	681a      	ldr	r2, [r3, #0]
20000760:	f24b 135c 	movw	r3, #45404	; 0xb15c
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	681b      	ldr	r3, [r3, #0]
2000076a:	ebc3 0302 	rsb	r3, r3, r2
2000076e:	2b02      	cmp	r3, #2
20000770:	dd14      	ble.n	2000079c <ir_update_error+0xd0>
		ir_dir = 2;
20000772:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000077a:	f04f 0202 	mov.w	r2, #2
2000077e:	601a      	str	r2, [r3, #0]
		temp_error = ir_front_ave - ir_back_ave;
20000780:	f24b 1340 	movw	r3, #45376	; 0xb140
20000784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000788:	681a      	ldr	r2, [r3, #0]
2000078a:	f24b 135c 	movw	r3, #45404	; 0xb15c
2000078e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000792:	681b      	ldr	r3, [r3, #0]
20000794:	ebc3 0302 	rsb	r3, r3, r2
20000798:	607b      	str	r3, [r7, #4]
2000079a:	e042      	b.n	20000822 <ir_update_error+0x156>
	}
	//turning left, dir = 1
	else if((ir_back_ave - ir_front_ave) > IR_TOLERANCE){
2000079c:	f24b 135c 	movw	r3, #45404	; 0xb15c
200007a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a4:	681a      	ldr	r2, [r3, #0]
200007a6:	f24b 1340 	movw	r3, #45376	; 0xb140
200007aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ae:	681b      	ldr	r3, [r3, #0]
200007b0:	ebc3 0302 	rsb	r3, r3, r2
200007b4:	2b02      	cmp	r3, #2
200007b6:	dd14      	ble.n	200007e2 <ir_update_error+0x116>
		ir_dir = 1;
200007b8:	f24b 139c 	movw	r3, #45468	; 0xb19c
200007bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c0:	f04f 0201 	mov.w	r2, #1
200007c4:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
200007c6:	f24b 135c 	movw	r3, #45404	; 0xb15c
200007ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ce:	681a      	ldr	r2, [r3, #0]
200007d0:	f24b 1340 	movw	r3, #45376	; 0xb140
200007d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d8:	681b      	ldr	r3, [r3, #0]
200007da:	ebc3 0302 	rsb	r3, r3, r2
200007de:	607b      	str	r3, [r7, #4]
200007e0:	e01f      	b.n	20000822 <ir_update_error+0x156>
	}
	else {
		ir_dir = 0;
200007e2:	f24b 139c 	movw	r3, #45468	; 0xb19c
200007e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ea:	f04f 0200 	mov.w	r2, #0
200007ee:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
200007f0:	f24b 135c 	movw	r3, #45404	; 0xb15c
200007f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f8:	681a      	ldr	r2, [r3, #0]
200007fa:	f24b 1340 	movw	r3, #45376	; 0xb140
200007fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000802:	681b      	ldr	r3, [r3, #0]
20000804:	ebc3 0302 	rsb	r3, r3, r2
20000808:	607b      	str	r3, [r7, #4]
		temp_error *= temp_error > 0 ? 1 : -1;
2000080a:	687b      	ldr	r3, [r7, #4]
2000080c:	2b00      	cmp	r3, #0
2000080e:	dd02      	ble.n	20000816 <ir_update_error+0x14a>
20000810:	f04f 0301 	mov.w	r3, #1
20000814:	e001      	b.n	2000081a <ir_update_error+0x14e>
20000816:	f04f 33ff 	mov.w	r3, #4294967295
2000081a:	687a      	ldr	r2, [r7, #4]
2000081c:	fb03 f302 	mul.w	r3, r3, r2
20000820:	607b      	str	r3, [r7, #4]
	}

	ir_error_sum -= ir_error_samples[ir_error_index];
20000822:	f24b 1394 	movw	r3, #45460	; 0xb194
20000826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000082a:	681a      	ldr	r2, [r3, #0]
2000082c:	f24b 1398 	movw	r3, #45464	; 0xb198
20000830:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000834:	6819      	ldr	r1, [r3, #0]
20000836:	f24b 1344 	movw	r3, #45380	; 0xb144
2000083a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000842:	ebc3 0202 	rsb	r2, r3, r2
20000846:	f24b 1394 	movw	r3, #45460	; 0xb194
2000084a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000084e:	601a      	str	r2, [r3, #0]
	ir_error_samples[ir_error_index] = temp_error;
20000850:	f24b 1398 	movw	r3, #45464	; 0xb198
20000854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000858:	681a      	ldr	r2, [r3, #0]
2000085a:	f24b 1344 	movw	r3, #45380	; 0xb144
2000085e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000862:	6879      	ldr	r1, [r7, #4]
20000864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_error_sum += temp_error;
20000868:	f24b 1394 	movw	r3, #45460	; 0xb194
2000086c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000870:	681a      	ldr	r2, [r3, #0]
20000872:	687b      	ldr	r3, [r7, #4]
20000874:	441a      	add	r2, r3
20000876:	f24b 1394 	movw	r3, #45460	; 0xb194
2000087a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087e:	601a      	str	r2, [r3, #0]

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
20000880:	f24b 1394 	movw	r3, #45460	; 0xb194
20000884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000888:	681a      	ldr	r2, [r3, #0]
2000088a:	f246 6367 	movw	r3, #26215	; 0x6667
2000088e:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000892:	fb83 1302 	smull	r1, r3, r3, r2
20000896:	ea4f 0163 	mov.w	r1, r3, asr #1
2000089a:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000089e:	ebc3 0201 	rsb	r2, r3, r1
200008a2:	f24b 133c 	movw	r3, #45372	; 0xb13c
200008a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008aa:	601a      	str	r2, [r3, #0]
	//ir_error *= ir_error;

	++ir_error_index;
200008ac:	f24b 1398 	movw	r3, #45464	; 0xb198
200008b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b4:	681b      	ldr	r3, [r3, #0]
200008b6:	f103 0201 	add.w	r2, r3, #1
200008ba:	f24b 1398 	movw	r3, #45464	; 0xb198
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	601a      	str	r2, [r3, #0]
	if(ir_error_index == IR_ERROR_SAMPLE_COUNT)	{ ir_error_index = 0; }
200008c4:	f24b 1398 	movw	r3, #45464	; 0xb198
200008c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008cc:	681b      	ldr	r3, [r3, #0]
200008ce:	2b05      	cmp	r3, #5
200008d0:	d107      	bne.n	200008e2 <ir_update_error+0x216>
200008d2:	f24b 1398 	movw	r3, #45464	; 0xb198
200008d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008da:	f04f 0200 	mov.w	r2, #0
200008de:	601a      	str	r2, [r3, #0]

	//return 0 if it's not turning
	return;
200008e0:	e000      	b.n	200008e4 <ir_update_error+0x218>
200008e2:	bf00      	nop
}
200008e4:	f107 070c 	add.w	r7, r7, #12
200008e8:	46bd      	mov	sp, r7
200008ea:	bc80      	pop	{r7}
200008ec:	4770      	bx	lr
200008ee:	bf00      	nop

200008f0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200008f0:	b480      	push	{r7}
200008f2:	b083      	sub	sp, #12
200008f4:	af00      	add	r7, sp, #0
200008f6:	4603      	mov	r3, r0
200008f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200008fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200008fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000902:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000906:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000090a:	88f9      	ldrh	r1, [r7, #6]
2000090c:	f001 011f 	and.w	r1, r1, #31
20000910:	f04f 0001 	mov.w	r0, #1
20000914:	fa00 f101 	lsl.w	r1, r0, r1
20000918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000091c:	f107 070c 	add.w	r7, r7, #12
20000920:	46bd      	mov	sp, r7
20000922:	bc80      	pop	{r7}
20000924:	4770      	bx	lr
20000926:	bf00      	nop

20000928 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000928:	b480      	push	{r7}
2000092a:	b083      	sub	sp, #12
2000092c:	af00      	add	r7, sp, #0
2000092e:	4603      	mov	r3, r0
20000930:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000932:	f24e 1300 	movw	r3, #57600	; 0xe100
20000936:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000093a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000093e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000942:	88f9      	ldrh	r1, [r7, #6]
20000944:	f001 011f 	and.w	r1, r1, #31
20000948:	f04f 0001 	mov.w	r0, #1
2000094c:	fa00 f101 	lsl.w	r1, r0, r1
20000950:	f102 0220 	add.w	r2, r2, #32
20000954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000958:	f107 070c 	add.w	r7, r7, #12
2000095c:	46bd      	mov	sp, r7
2000095e:	bc80      	pop	{r7}
20000960:	4770      	bx	lr
20000962:	bf00      	nop

20000964 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000964:	b480      	push	{r7}
20000966:	b083      	sub	sp, #12
20000968:	af00      	add	r7, sp, #0
2000096a:	4603      	mov	r3, r0
2000096c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000096e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000972:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000976:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000097a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000097e:	88f9      	ldrh	r1, [r7, #6]
20000980:	f001 011f 	and.w	r1, r1, #31
20000984:	f04f 0001 	mov.w	r0, #1
20000988:	fa00 f101 	lsl.w	r1, r0, r1
2000098c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000994:	f107 070c 	add.w	r7, r7, #12
20000998:	46bd      	mov	sp, r7
2000099a:	bc80      	pop	{r7}
2000099c:	4770      	bx	lr
2000099e:	bf00      	nop

200009a0 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
200009a0:	b580      	push	{r7, lr}
200009a2:	b082      	sub	sp, #8
200009a4:	af00      	add	r7, sp, #0
200009a6:	4603      	mov	r3, r0
200009a8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200009aa:	f04f 0014 	mov.w	r0, #20
200009ae:	f7ff ffbb 	bl	20000928 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200009b2:	f242 0300 	movw	r3, #8192	; 0x2000
200009b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200009ba:	f242 0200 	movw	r2, #8192	; 0x2000
200009be:	f2ce 0204 	movt	r2, #57348	; 0xe004
200009c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200009c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200009c8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200009ca:	f245 0300 	movw	r3, #20480	; 0x5000
200009ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
200009d2:	f04f 0200 	mov.w	r2, #0
200009d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200009d8:	f240 0300 	movw	r3, #0
200009dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200009e0:	f04f 0200 	mov.w	r2, #0
200009e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200009e8:	f240 0300 	movw	r3, #0
200009ec:	f2c4 230a 	movt	r3, #16906	; 0x420a
200009f0:	f04f 0200 	mov.w	r2, #0
200009f4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200009f8:	f240 0300 	movw	r3, #0
200009fc:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000a00:	79fa      	ldrb	r2, [r7, #7]
20000a02:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20000a06:	f245 0300 	movw	r3, #20480	; 0x5000
20000a0a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000a0e:	f04f 0201 	mov.w	r2, #1
20000a12:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20000a14:	f04f 0014 	mov.w	r0, #20
20000a18:	f7ff ffa4 	bl	20000964 <NVIC_ClearPendingIRQ>
}
20000a1c:	f107 0708 	add.w	r7, r7, #8
20000a20:	46bd      	mov	sp, r7
20000a22:	bd80      	pop	{r7, pc}

20000a24 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000a24:	b480      	push	{r7}
20000a26:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000a28:	f240 0300 	movw	r3, #0
20000a2c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000a30:	f04f 0201 	mov.w	r2, #1
20000a34:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000a38:	46bd      	mov	sp, r7
20000a3a:	bc80      	pop	{r7}
20000a3c:	4770      	bx	lr
20000a3e:	bf00      	nop

20000a40 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
20000a40:	b480      	push	{r7}
20000a42:	b083      	sub	sp, #12
20000a44:	af00      	add	r7, sp, #0
20000a46:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20000a48:	f245 0300 	movw	r3, #20480	; 0x5000
20000a4c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000a50:	687a      	ldr	r2, [r7, #4]
20000a52:	609a      	str	r2, [r3, #8]
}
20000a54:	f107 070c 	add.w	r7, r7, #12
20000a58:	46bd      	mov	sp, r7
20000a5a:	bc80      	pop	{r7}
20000a5c:	4770      	bx	lr
20000a5e:	bf00      	nop

20000a60 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000a60:	b580      	push	{r7, lr}
20000a62:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000a64:	f240 0300 	movw	r3, #0
20000a68:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000a6c:	f04f 0201 	mov.w	r2, #1
20000a70:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000a74:	f04f 0014 	mov.w	r0, #20
20000a78:	f7ff ff3a 	bl	200008f0 <NVIC_EnableIRQ>
}
20000a7c:	bd80      	pop	{r7, pc}
20000a7e:	bf00      	nop

20000a80 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000a80:	b480      	push	{r7}
20000a82:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000a84:	f245 0300 	movw	r3, #20480	; 0x5000
20000a88:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000a8c:	f04f 0201 	mov.w	r2, #1
20000a90:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000a92:	f3bf 8f4f 	dsb	sy
}
20000a96:	46bd      	mov	sp, r7
20000a98:	bc80      	pop	{r7}
20000a9a:	4770      	bx	lr

20000a9c <init_motor_commends>:
#define PIXY_PWM_CONTRIBUTION  MAX_PWM*0.03
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
20000a9c:	b480      	push	{r7}
20000a9e:	af00      	add	r7, sp, #0
	rmotor_pwm = 0;
20000aa0:	f24b 13d8 	movw	r3, #45528	; 0xb1d8
20000aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa8:	f04f 0200 	mov.w	r2, #0
20000aac:	601a      	str	r2, [r3, #0]
	lmotor_pwm = 0;
20000aae:	f24b 13d4 	movw	r3, #45524	; 0xb1d4
20000ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ab6:	f04f 0200 	mov.w	r2, #0
20000aba:	601a      	str	r2, [r3, #0]
	motor_dir = 0;
20000abc:	f24b 237c 	movw	r3, #45692	; 0xb27c
20000ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac4:	f04f 0200 	mov.w	r2, #0
20000ac8:	601a      	str	r2, [r3, #0]
}
20000aca:	46bd      	mov	sp, r7
20000acc:	bc80      	pop	{r7}
20000ace:	4770      	bx	lr

20000ad0 <get_motor_command>:


void get_motor_command(int * rpwm, int * lpwm, int * dir){
20000ad0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
20000ad4:	b088      	sub	sp, #32
20000ad6:	af00      	add	r7, sp, #0
20000ad8:	60f8      	str	r0, [r7, #12]
20000ada:	60b9      	str	r1, [r7, #8]
20000adc:	607a      	str	r2, [r7, #4]

	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;
20000ade:	f04f 0300 	mov.w	r3, #0
20000ae2:	61fb      	str	r3, [r7, #28]

	//return if data is none existant
	ir_update_error();
20000ae4:	f7ff fdf2 	bl	200006cc <ir_update_error>
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
20000ae8:	f107 0218 	add.w	r2, r7, #24
20000aec:	f107 0314 	add.w	r3, r7, #20
20000af0:	4610      	mov	r0, r2
20000af2:	4619      	mov	r1, r3
20000af4:	f000 fcce 	bl	20001494 <pixy_x_err>
20000af8:	4603      	mov	r3, r0
20000afa:	2b00      	cmp	r3, #0
20000afc:	f000 829b 	beq.w	20001036 <get_motor_command+0x566>

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
20000b00:	69bb      	ldr	r3, [r7, #24]
20000b02:	4618      	mov	r0, r3
20000b04:	f003 fbdc 	bl	200042c0 <__aeabi_ui2d>
20000b08:	4602      	mov	r2, r0
20000b0a:	460b      	mov	r3, r1
20000b0c:	4610      	mov	r0, r2
20000b0e:	4619      	mov	r1, r3
20000b10:	f20f 5334 	addw	r3, pc, #1332	; 0x534
20000b14:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b18:	f003 fc48 	bl	200043ac <__aeabi_dmul>
20000b1c:	4602      	mov	r2, r0
20000b1e:	460b      	mov	r3, r1
20000b20:	4610      	mov	r0, r2
20000b22:	4619      	mov	r1, r3
20000b24:	f003 fe54 	bl	200047d0 <__aeabi_d2iz>
20000b28:	4603      	mov	r3, r0
20000b2a:	61fb      	str	r3, [r7, #28]
	dir[0] = pixy_dir;
20000b2c:	697b      	ldr	r3, [r7, #20]
20000b2e:	461a      	mov	r2, r3
20000b30:	687b      	ldr	r3, [r7, #4]
20000b32:	601a      	str	r2, [r3, #0]

	if(pixy_dir == 1){
20000b34:	697b      	ldr	r3, [r7, #20]
20000b36:	2b01      	cmp	r3, #1
20000b38:	f040 80eb 	bne.w	20000d12 <get_motor_command+0x242>
		//if turning left
		if(ir_dir == 1)	{
20000b3c:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b44:	681b      	ldr	r3, [r3, #0]
20000b46:	2b01      	cmp	r3, #1
20000b48:	d16a      	bne.n	20000c20 <get_motor_command+0x150>
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000b4a:	69f8      	ldr	r0, [r7, #28]
20000b4c:	f003 fbc8 	bl	200042e0 <__aeabi_i2d>
20000b50:	4604      	mov	r4, r0
20000b52:	460d      	mov	r5, r1
20000b54:	69f8      	ldr	r0, [r7, #28]
20000b56:	f003 fbc3 	bl	200042e0 <__aeabi_i2d>
20000b5a:	4602      	mov	r2, r0
20000b5c:	460b      	mov	r3, r1
20000b5e:	4610      	mov	r0, r2
20000b60:	4619      	mov	r1, r3
20000b62:	f04f 0200 	mov.w	r2, #0
20000b66:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000b6a:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000b6e:	f003 fc1d 	bl	200043ac <__aeabi_dmul>
20000b72:	4602      	mov	r2, r0
20000b74:	460b      	mov	r3, r1
20000b76:	4690      	mov	r8, r2
20000b78:	4699      	mov	r9, r3
20000b7a:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b82:	681b      	ldr	r3, [r3, #0]
20000b84:	4618      	mov	r0, r3
20000b86:	f003 fbab 	bl	200042e0 <__aeabi_i2d>
20000b8a:	4602      	mov	r2, r0
20000b8c:	460b      	mov	r3, r1
20000b8e:	4640      	mov	r0, r8
20000b90:	4649      	mov	r1, r9
20000b92:	f003 fc0b 	bl	200043ac <__aeabi_dmul>
20000b96:	4602      	mov	r2, r0
20000b98:	460b      	mov	r3, r1
20000b9a:	4620      	mov	r0, r4
20000b9c:	4629      	mov	r1, r5
20000b9e:	f003 fa53 	bl	20004048 <__adddf3>
20000ba2:	4602      	mov	r2, r0
20000ba4:	460b      	mov	r3, r1
20000ba6:	4610      	mov	r0, r2
20000ba8:	4619      	mov	r1, r3
20000baa:	f003 fe11 	bl	200047d0 <__aeabi_d2iz>
20000bae:	4602      	mov	r2, r0
20000bb0:	68bb      	ldr	r3, [r7, #8]
20000bb2:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000bb4:	69f8      	ldr	r0, [r7, #28]
20000bb6:	f003 fb93 	bl	200042e0 <__aeabi_i2d>
20000bba:	4604      	mov	r4, r0
20000bbc:	460d      	mov	r5, r1
20000bbe:	69f8      	ldr	r0, [r7, #28]
20000bc0:	f003 fb8e 	bl	200042e0 <__aeabi_i2d>
20000bc4:	4602      	mov	r2, r0
20000bc6:	460b      	mov	r3, r1
20000bc8:	4610      	mov	r0, r2
20000bca:	4619      	mov	r1, r3
20000bcc:	f04f 0200 	mov.w	r2, #0
20000bd0:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
20000bd4:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
20000bd8:	f003 fbe8 	bl	200043ac <__aeabi_dmul>
20000bdc:	4602      	mov	r2, r0
20000bde:	460b      	mov	r3, r1
20000be0:	4690      	mov	r8, r2
20000be2:	4699      	mov	r9, r3
20000be4:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bec:	681b      	ldr	r3, [r3, #0]
20000bee:	4618      	mov	r0, r3
20000bf0:	f003 fb76 	bl	200042e0 <__aeabi_i2d>
20000bf4:	4602      	mov	r2, r0
20000bf6:	460b      	mov	r3, r1
20000bf8:	4640      	mov	r0, r8
20000bfa:	4649      	mov	r1, r9
20000bfc:	f003 fbd6 	bl	200043ac <__aeabi_dmul>
20000c00:	4602      	mov	r2, r0
20000c02:	460b      	mov	r3, r1
20000c04:	4620      	mov	r0, r4
20000c06:	4629      	mov	r1, r5
20000c08:	f003 fa1e 	bl	20004048 <__adddf3>
20000c0c:	4602      	mov	r2, r0
20000c0e:	460b      	mov	r3, r1
20000c10:	4610      	mov	r0, r2
20000c12:	4619      	mov	r1, r3
20000c14:	f003 fddc 	bl	200047d0 <__aeabi_d2iz>
20000c18:	4602      	mov	r2, r0
20000c1a:	68fb      	ldr	r3, [r7, #12]
20000c1c:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = pixy_pwm;//temp;
20000c1e:	e1db      	b.n	20000fd8 <get_motor_command+0x508>
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
20000c20:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c28:	681b      	ldr	r3, [r3, #0]
20000c2a:	2b02      	cmp	r3, #2
20000c2c:	d16a      	bne.n	20000d04 <get_motor_command+0x234>
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000c2e:	69f8      	ldr	r0, [r7, #28]
20000c30:	f003 fb56 	bl	200042e0 <__aeabi_i2d>
20000c34:	4604      	mov	r4, r0
20000c36:	460d      	mov	r5, r1
20000c38:	69f8      	ldr	r0, [r7, #28]
20000c3a:	f003 fb51 	bl	200042e0 <__aeabi_i2d>
20000c3e:	4602      	mov	r2, r0
20000c40:	460b      	mov	r3, r1
20000c42:	4610      	mov	r0, r2
20000c44:	4619      	mov	r1, r3
20000c46:	f04f 0200 	mov.w	r2, #0
20000c4a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000c4e:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000c52:	f003 fbab 	bl	200043ac <__aeabi_dmul>
20000c56:	4602      	mov	r2, r0
20000c58:	460b      	mov	r3, r1
20000c5a:	4690      	mov	r8, r2
20000c5c:	4699      	mov	r9, r3
20000c5e:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c66:	681b      	ldr	r3, [r3, #0]
20000c68:	4618      	mov	r0, r3
20000c6a:	f003 fb39 	bl	200042e0 <__aeabi_i2d>
20000c6e:	4602      	mov	r2, r0
20000c70:	460b      	mov	r3, r1
20000c72:	4640      	mov	r0, r8
20000c74:	4649      	mov	r1, r9
20000c76:	f003 fb99 	bl	200043ac <__aeabi_dmul>
20000c7a:	4602      	mov	r2, r0
20000c7c:	460b      	mov	r3, r1
20000c7e:	4620      	mov	r0, r4
20000c80:	4629      	mov	r1, r5
20000c82:	f003 f9e1 	bl	20004048 <__adddf3>
20000c86:	4602      	mov	r2, r0
20000c88:	460b      	mov	r3, r1
20000c8a:	4610      	mov	r0, r2
20000c8c:	4619      	mov	r1, r3
20000c8e:	f003 fd9f 	bl	200047d0 <__aeabi_d2iz>
20000c92:	4602      	mov	r2, r0
20000c94:	68fb      	ldr	r3, [r7, #12]
20000c96:	601a      	str	r2, [r3, #0]
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000c98:	69f8      	ldr	r0, [r7, #28]
20000c9a:	f003 fb21 	bl	200042e0 <__aeabi_i2d>
20000c9e:	4604      	mov	r4, r0
20000ca0:	460d      	mov	r5, r1
20000ca2:	69f8      	ldr	r0, [r7, #28]
20000ca4:	f003 fb1c 	bl	200042e0 <__aeabi_i2d>
20000ca8:	4602      	mov	r2, r0
20000caa:	460b      	mov	r3, r1
20000cac:	4610      	mov	r0, r2
20000cae:	4619      	mov	r1, r3
20000cb0:	f04f 0200 	mov.w	r2, #0
20000cb4:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
20000cb8:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
20000cbc:	f003 fb76 	bl	200043ac <__aeabi_dmul>
20000cc0:	4602      	mov	r2, r0
20000cc2:	460b      	mov	r3, r1
20000cc4:	4690      	mov	r8, r2
20000cc6:	4699      	mov	r9, r3
20000cc8:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd0:	681b      	ldr	r3, [r3, #0]
20000cd2:	4618      	mov	r0, r3
20000cd4:	f003 fb04 	bl	200042e0 <__aeabi_i2d>
20000cd8:	4602      	mov	r2, r0
20000cda:	460b      	mov	r3, r1
20000cdc:	4640      	mov	r0, r8
20000cde:	4649      	mov	r1, r9
20000ce0:	f003 fb64 	bl	200043ac <__aeabi_dmul>
20000ce4:	4602      	mov	r2, r0
20000ce6:	460b      	mov	r3, r1
20000ce8:	4620      	mov	r0, r4
20000cea:	4629      	mov	r1, r5
20000cec:	f003 f9ac 	bl	20004048 <__adddf3>
20000cf0:	4602      	mov	r2, r0
20000cf2:	460b      	mov	r3, r1
20000cf4:	4610      	mov	r0, r2
20000cf6:	4619      	mov	r1, r3
20000cf8:	f003 fd6a 	bl	200047d0 <__aeabi_d2iz>
20000cfc:	4602      	mov	r2, r0
20000cfe:	68bb      	ldr	r3, [r7, #8]
20000d00:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = pixy_pwm;//temp;
20000d02:	e169      	b.n	20000fd8 <get_motor_command+0x508>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000d04:	68fb      	ldr	r3, [r7, #12]
20000d06:	69fa      	ldr	r2, [r7, #28]
20000d08:	601a      	str	r2, [r3, #0]
			*lpwm = pixy_pwm;//temp;
20000d0a:	68bb      	ldr	r3, [r7, #8]
20000d0c:	69fa      	ldr	r2, [r7, #28]
20000d0e:	601a      	str	r2, [r3, #0]
20000d10:	e162      	b.n	20000fd8 <get_motor_command+0x508>
		}
	}
	else if(pixy_dir == 2){
20000d12:	697b      	ldr	r3, [r7, #20]
20000d14:	2b02      	cmp	r3, #2
20000d16:	f040 80eb 	bne.w	20000ef0 <get_motor_command+0x420>
		//if turning left
		if(ir_dir == 1)	{
20000d1a:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d22:	681b      	ldr	r3, [r3, #0]
20000d24:	2b01      	cmp	r3, #1
20000d26:	d16a      	bne.n	20000dfe <get_motor_command+0x32e>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
20000d28:	69f8      	ldr	r0, [r7, #28]
20000d2a:	f003 fad9 	bl	200042e0 <__aeabi_i2d>
20000d2e:	4604      	mov	r4, r0
20000d30:	460d      	mov	r5, r1
20000d32:	69f8      	ldr	r0, [r7, #28]
20000d34:	f003 fad4 	bl	200042e0 <__aeabi_i2d>
20000d38:	4602      	mov	r2, r0
20000d3a:	460b      	mov	r3, r1
20000d3c:	4610      	mov	r0, r2
20000d3e:	4619      	mov	r1, r3
20000d40:	f04f 0200 	mov.w	r2, #0
20000d44:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
20000d48:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
20000d4c:	f003 fb2e 	bl	200043ac <__aeabi_dmul>
20000d50:	4602      	mov	r2, r0
20000d52:	460b      	mov	r3, r1
20000d54:	4690      	mov	r8, r2
20000d56:	4699      	mov	r9, r3
20000d58:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d60:	681b      	ldr	r3, [r3, #0]
20000d62:	4618      	mov	r0, r3
20000d64:	f003 fabc 	bl	200042e0 <__aeabi_i2d>
20000d68:	4602      	mov	r2, r0
20000d6a:	460b      	mov	r3, r1
20000d6c:	4640      	mov	r0, r8
20000d6e:	4649      	mov	r1, r9
20000d70:	f003 fb1c 	bl	200043ac <__aeabi_dmul>
20000d74:	4602      	mov	r2, r0
20000d76:	460b      	mov	r3, r1
20000d78:	4620      	mov	r0, r4
20000d7a:	4629      	mov	r1, r5
20000d7c:	f003 f964 	bl	20004048 <__adddf3>
20000d80:	4602      	mov	r2, r0
20000d82:	460b      	mov	r3, r1
20000d84:	4610      	mov	r0, r2
20000d86:	4619      	mov	r1, r3
20000d88:	f003 fd22 	bl	200047d0 <__aeabi_d2iz>
20000d8c:	4602      	mov	r2, r0
20000d8e:	68bb      	ldr	r3, [r7, #8]
20000d90:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000d92:	69f8      	ldr	r0, [r7, #28]
20000d94:	f003 faa4 	bl	200042e0 <__aeabi_i2d>
20000d98:	4604      	mov	r4, r0
20000d9a:	460d      	mov	r5, r1
20000d9c:	69f8      	ldr	r0, [r7, #28]
20000d9e:	f003 fa9f 	bl	200042e0 <__aeabi_i2d>
20000da2:	4602      	mov	r2, r0
20000da4:	460b      	mov	r3, r1
20000da6:	4610      	mov	r0, r2
20000da8:	4619      	mov	r1, r3
20000daa:	f04f 0200 	mov.w	r2, #0
20000dae:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000db2:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000db6:	f003 faf9 	bl	200043ac <__aeabi_dmul>
20000dba:	4602      	mov	r2, r0
20000dbc:	460b      	mov	r3, r1
20000dbe:	4690      	mov	r8, r2
20000dc0:	4699      	mov	r9, r3
20000dc2:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dca:	681b      	ldr	r3, [r3, #0]
20000dcc:	4618      	mov	r0, r3
20000dce:	f003 fa87 	bl	200042e0 <__aeabi_i2d>
20000dd2:	4602      	mov	r2, r0
20000dd4:	460b      	mov	r3, r1
20000dd6:	4640      	mov	r0, r8
20000dd8:	4649      	mov	r1, r9
20000dda:	f003 fae7 	bl	200043ac <__aeabi_dmul>
20000dde:	4602      	mov	r2, r0
20000de0:	460b      	mov	r3, r1
20000de2:	4620      	mov	r0, r4
20000de4:	4629      	mov	r1, r5
20000de6:	f003 f92f 	bl	20004048 <__adddf3>
20000dea:	4602      	mov	r2, r0
20000dec:	460b      	mov	r3, r1
20000dee:	4610      	mov	r0, r2
20000df0:	4619      	mov	r1, r3
20000df2:	f003 fced 	bl	200047d0 <__aeabi_d2iz>
20000df6:	4602      	mov	r2, r0
20000df8:	68fb      	ldr	r3, [r7, #12]
20000dfa:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000dfc:	e0ec      	b.n	20000fd8 <get_motor_command+0x508>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
20000dfe:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e06:	681b      	ldr	r3, [r3, #0]
20000e08:	2b02      	cmp	r3, #2
20000e0a:	d16a      	bne.n	20000ee2 <get_motor_command+0x412>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
20000e0c:	69f8      	ldr	r0, [r7, #28]
20000e0e:	f003 fa67 	bl	200042e0 <__aeabi_i2d>
20000e12:	4604      	mov	r4, r0
20000e14:	460d      	mov	r5, r1
20000e16:	69f8      	ldr	r0, [r7, #28]
20000e18:	f003 fa62 	bl	200042e0 <__aeabi_i2d>
20000e1c:	4602      	mov	r2, r0
20000e1e:	460b      	mov	r3, r1
20000e20:	4610      	mov	r0, r2
20000e22:	4619      	mov	r1, r3
20000e24:	f04f 0200 	mov.w	r2, #0
20000e28:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
20000e2c:	f503 0350 	add.w	r3, r3, #13631488	; 0xd00000
20000e30:	f003 fabc 	bl	200043ac <__aeabi_dmul>
20000e34:	4602      	mov	r2, r0
20000e36:	460b      	mov	r3, r1
20000e38:	4690      	mov	r8, r2
20000e3a:	4699      	mov	r9, r3
20000e3c:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e44:	681b      	ldr	r3, [r3, #0]
20000e46:	4618      	mov	r0, r3
20000e48:	f003 fa4a 	bl	200042e0 <__aeabi_i2d>
20000e4c:	4602      	mov	r2, r0
20000e4e:	460b      	mov	r3, r1
20000e50:	4640      	mov	r0, r8
20000e52:	4649      	mov	r1, r9
20000e54:	f003 faaa 	bl	200043ac <__aeabi_dmul>
20000e58:	4602      	mov	r2, r0
20000e5a:	460b      	mov	r3, r1
20000e5c:	4620      	mov	r0, r4
20000e5e:	4629      	mov	r1, r5
20000e60:	f003 f8f2 	bl	20004048 <__adddf3>
20000e64:	4602      	mov	r2, r0
20000e66:	460b      	mov	r3, r1
20000e68:	4610      	mov	r0, r2
20000e6a:	4619      	mov	r1, r3
20000e6c:	f003 fcb0 	bl	200047d0 <__aeabi_d2iz>
20000e70:	4602      	mov	r2, r0
20000e72:	68fb      	ldr	r3, [r7, #12]
20000e74:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
20000e76:	69f8      	ldr	r0, [r7, #28]
20000e78:	f003 fa32 	bl	200042e0 <__aeabi_i2d>
20000e7c:	4604      	mov	r4, r0
20000e7e:	460d      	mov	r5, r1
20000e80:	69f8      	ldr	r0, [r7, #28]
20000e82:	f003 fa2d 	bl	200042e0 <__aeabi_i2d>
20000e86:	4602      	mov	r2, r0
20000e88:	460b      	mov	r3, r1
20000e8a:	4610      	mov	r0, r2
20000e8c:	4619      	mov	r1, r3
20000e8e:	f04f 0200 	mov.w	r2, #0
20000e92:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000e96:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000e9a:	f003 fa87 	bl	200043ac <__aeabi_dmul>
20000e9e:	4602      	mov	r2, r0
20000ea0:	460b      	mov	r3, r1
20000ea2:	4690      	mov	r8, r2
20000ea4:	4699      	mov	r9, r3
20000ea6:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eae:	681b      	ldr	r3, [r3, #0]
20000eb0:	4618      	mov	r0, r3
20000eb2:	f003 fa15 	bl	200042e0 <__aeabi_i2d>
20000eb6:	4602      	mov	r2, r0
20000eb8:	460b      	mov	r3, r1
20000eba:	4640      	mov	r0, r8
20000ebc:	4649      	mov	r1, r9
20000ebe:	f003 fa75 	bl	200043ac <__aeabi_dmul>
20000ec2:	4602      	mov	r2, r0
20000ec4:	460b      	mov	r3, r1
20000ec6:	4620      	mov	r0, r4
20000ec8:	4629      	mov	r1, r5
20000eca:	f003 f8bd 	bl	20004048 <__adddf3>
20000ece:	4602      	mov	r2, r0
20000ed0:	460b      	mov	r3, r1
20000ed2:	4610      	mov	r0, r2
20000ed4:	4619      	mov	r1, r3
20000ed6:	f003 fc7b 	bl	200047d0 <__aeabi_d2iz>
20000eda:	4602      	mov	r2, r0
20000edc:	68bb      	ldr	r3, [r7, #8]
20000ede:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000ee0:	e07a      	b.n	20000fd8 <get_motor_command+0x508>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
20000ee2:	68fb      	ldr	r3, [r7, #12]
20000ee4:	69fa      	ldr	r2, [r7, #28]
20000ee6:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
20000ee8:	68bb      	ldr	r3, [r7, #8]
20000eea:	69fa      	ldr	r2, [r7, #28]
20000eec:	601a      	str	r2, [r3, #0]
20000eee:	e073      	b.n	20000fd8 <get_motor_command+0x508>
		}
	}
	else { // no direction, don't move
		if(ir_dir == 1)	{
20000ef0:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef8:	681b      	ldr	r3, [r3, #0]
20000efa:	2b01      	cmp	r3, #1
20000efc:	d12a      	bne.n	20000f54 <get_motor_command+0x484>
			*lpwm = 0;
20000efe:	68bb      	ldr	r3, [r7, #8]
20000f00:	f04f 0200 	mov.w	r2, #0
20000f04:	601a      	str	r2, [r3, #0]
			*rpwm  = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
20000f06:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0e:	681b      	ldr	r3, [r3, #0]
20000f10:	4618      	mov	r0, r3
20000f12:	f003 f9e5 	bl	200042e0 <__aeabi_i2d>
20000f16:	4602      	mov	r2, r0
20000f18:	460b      	mov	r3, r1
20000f1a:	4610      	mov	r0, r2
20000f1c:	4619      	mov	r1, r3
20000f1e:	f04f 0200 	mov.w	r2, #0
20000f22:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000f26:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000f2a:	f003 fa3f 	bl	200043ac <__aeabi_dmul>
20000f2e:	4602      	mov	r2, r0
20000f30:	460b      	mov	r3, r1
20000f32:	4610      	mov	r0, r2
20000f34:	4619      	mov	r1, r3
20000f36:	a346      	add	r3, pc, #280	; (adr r3, 20001050 <get_motor_command+0x580>)
20000f38:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f3c:	f003 fa36 	bl	200043ac <__aeabi_dmul>
20000f40:	4602      	mov	r2, r0
20000f42:	460b      	mov	r3, r1
20000f44:	4610      	mov	r0, r2
20000f46:	4619      	mov	r1, r3
20000f48:	f003 fc42 	bl	200047d0 <__aeabi_d2iz>
20000f4c:	4602      	mov	r2, r0
20000f4e:	68fb      	ldr	r3, [r7, #12]
20000f50:	601a      	str	r2, [r3, #0]
20000f52:	e039      	b.n	20000fc8 <get_motor_command+0x4f8>
		}
		else if(ir_dir == 2) {
20000f54:	f24b 139c 	movw	r3, #45468	; 0xb19c
20000f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f5c:	681b      	ldr	r3, [r3, #0]
20000f5e:	2b02      	cmp	r3, #2
20000f60:	d12a      	bne.n	20000fb8 <get_motor_command+0x4e8>
			*lpwm = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
20000f62:	f24b 133c 	movw	r3, #45372	; 0xb13c
20000f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6a:	681b      	ldr	r3, [r3, #0]
20000f6c:	4618      	mov	r0, r3
20000f6e:	f003 f9b7 	bl	200042e0 <__aeabi_i2d>
20000f72:	4602      	mov	r2, r0
20000f74:	460b      	mov	r3, r1
20000f76:	4610      	mov	r0, r2
20000f78:	4619      	mov	r1, r3
20000f7a:	f04f 0200 	mov.w	r2, #0
20000f7e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000f82:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000f86:	f003 fa11 	bl	200043ac <__aeabi_dmul>
20000f8a:	4602      	mov	r2, r0
20000f8c:	460b      	mov	r3, r1
20000f8e:	4610      	mov	r0, r2
20000f90:	4619      	mov	r1, r3
20000f92:	a32f      	add	r3, pc, #188	; (adr r3, 20001050 <get_motor_command+0x580>)
20000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
20000f98:	f003 fa08 	bl	200043ac <__aeabi_dmul>
20000f9c:	4602      	mov	r2, r0
20000f9e:	460b      	mov	r3, r1
20000fa0:	4610      	mov	r0, r2
20000fa2:	4619      	mov	r1, r3
20000fa4:	f003 fc14 	bl	200047d0 <__aeabi_d2iz>
20000fa8:	4602      	mov	r2, r0
20000faa:	68bb      	ldr	r3, [r7, #8]
20000fac:	601a      	str	r2, [r3, #0]
			*rpwm  = 0;
20000fae:	68fb      	ldr	r3, [r7, #12]
20000fb0:	f04f 0200 	mov.w	r2, #0
20000fb4:	601a      	str	r2, [r3, #0]
20000fb6:	e007      	b.n	20000fc8 <get_motor_command+0x4f8>
		}
		else{
			*lpwm = 0;
20000fb8:	68bb      	ldr	r3, [r7, #8]
20000fba:	f04f 0200 	mov.w	r2, #0
20000fbe:	601a      	str	r2, [r3, #0]
			*rpwm  = 0;
20000fc0:	68fb      	ldr	r3, [r7, #12]
20000fc2:	f04f 0200 	mov.w	r2, #0
20000fc6:	601a      	str	r2, [r3, #0]
		}

		//todo: remove!
		*lpwm = 0; // temp
20000fc8:	68bb      	ldr	r3, [r7, #8]
20000fca:	f04f 0200 	mov.w	r2, #0
20000fce:	601a      	str	r2, [r3, #0]
		*rpwm  = 0;// temp
20000fd0:	68fb      	ldr	r3, [r7, #12]
20000fd2:	f04f 0200 	mov.w	r2, #0
20000fd6:	601a      	str	r2, [r3, #0]
	}

	if (*rpwm > 500000){*rpwm = 500000;}
20000fd8:	68fb      	ldr	r3, [r7, #12]
20000fda:	681a      	ldr	r2, [r3, #0]
20000fdc:	f24a 1320 	movw	r3, #41248	; 0xa120
20000fe0:	f2c0 0307 	movt	r3, #7
20000fe4:	429a      	cmp	r2, r3
20000fe6:	dd06      	ble.n	20000ff6 <get_motor_command+0x526>
20000fe8:	68fa      	ldr	r2, [r7, #12]
20000fea:	f24a 1320 	movw	r3, #41248	; 0xa120
20000fee:	f2c0 0307 	movt	r3, #7
20000ff2:	6013      	str	r3, [r2, #0]
20000ff4:	e007      	b.n	20001006 <get_motor_command+0x536>
	else if(*rpwm < 0 ){*rpwm = 0;}
20000ff6:	68fb      	ldr	r3, [r7, #12]
20000ff8:	681b      	ldr	r3, [r3, #0]
20000ffa:	2b00      	cmp	r3, #0
20000ffc:	da03      	bge.n	20001006 <get_motor_command+0x536>
20000ffe:	68fb      	ldr	r3, [r7, #12]
20001000:	f04f 0200 	mov.w	r2, #0
20001004:	601a      	str	r2, [r3, #0]
	if (*lpwm > 500000){*lpwm = 500000;}
20001006:	68bb      	ldr	r3, [r7, #8]
20001008:	681a      	ldr	r2, [r3, #0]
2000100a:	f24a 1320 	movw	r3, #41248	; 0xa120
2000100e:	f2c0 0307 	movt	r3, #7
20001012:	429a      	cmp	r2, r3
20001014:	dd06      	ble.n	20001024 <get_motor_command+0x554>
20001016:	68ba      	ldr	r2, [r7, #8]
20001018:	f24a 1320 	movw	r3, #41248	; 0xa120
2000101c:	f2c0 0307 	movt	r3, #7
20001020:	6013      	str	r3, [r2, #0]
20001022:	e009      	b.n	20001038 <get_motor_command+0x568>
	else if(*lpwm < 0 ){*lpwm = 0;}
20001024:	68bb      	ldr	r3, [r7, #8]
20001026:	681b      	ldr	r3, [r3, #0]
20001028:	2b00      	cmp	r3, #0
2000102a:	da05      	bge.n	20001038 <get_motor_command+0x568>
2000102c:	68bb      	ldr	r3, [r7, #8]
2000102e:	f04f 0200 	mov.w	r2, #0
20001032:	601a      	str	r2, [r3, #0]
20001034:	e000      	b.n	20001038 <get_motor_command+0x568>
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
20001036:	bf00      	nop
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
	else if(*lpwm < 0 ){*lpwm = 0;}


}
20001038:	f107 0720 	add.w	r7, r7, #32
2000103c:	46bd      	mov	sp, r7
2000103e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
20001042:	bf00      	nop
20001044:	f3af 8000 	nop.w
20001048:	00000000 	.word	0x00000000
2000104c:	40c77000 	.word	0x40c77000
20001050:	00000000 	.word	0x00000000
20001054:	41186a00 	.word	0x41186a00

20001058 <start_hardware_cont_timer>:


/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
20001058:	b580      	push	{r7, lr}
2000105a:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
2000105c:	f04f 0000 	mov.w	r0, #0
20001060:	f7ff fc9e 	bl	200009a0 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
20001064:	f248 4080 	movw	r0, #33920	; 0x8480
20001068:	f2c0 001e 	movt	r0, #30
2000106c:	f7ff fce8 	bl	20000a40 <MSS_TIM1_load_background>
	MSS_TIM1_start();
20001070:	f7ff fcd8 	bl	20000a24 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
20001074:	f7ff fcf4 	bl	20000a60 <MSS_TIM1_enable_irq>
}
20001078:	bd80      	pop	{r7, pc}
2000107a:	bf00      	nop

2000107c <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
2000107c:	b580      	push	{r7, lr}
2000107e:	b082      	sub	sp, #8
20001080:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
20001082:	f04f 0300 	mov.w	r3, #0
20001086:	9300      	str	r3, [sp, #0]
20001088:	f24b 3044 	movw	r0, #45892	; 0xb344
2000108c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001090:	f04f 0154 	mov.w	r1, #84	; 0x54
20001094:	f24b 2218 	movw	r2, #45592	; 0xb218
20001098:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000109c:	f04f 033a 	mov.w	r3, #58	; 0x3a
200010a0:	f001 fd6e 	bl	20002b80 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
200010a4:	f7ff fcec 	bl	20000a80 <MSS_TIM1_clear_irq>
	update_flag = 1;
200010a8:	f24b 13d0 	movw	r3, #45520	; 0xb1d0
200010ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b0:	f04f 0201 	mov.w	r2, #1
200010b4:	601a      	str	r2, [r3, #0]
	update_pixy_data_flag = 1;
200010b6:	f24b 13cc 	movw	r3, #45516	; 0xb1cc
200010ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010be:	f04f 0201 	mov.w	r2, #1
200010c2:	601a      	str	r2, [r3, #0]
}
200010c4:	46bd      	mov	sp, r7
200010c6:	bd80      	pop	{r7, pc}

200010c8 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
200010c8:	b580      	push	{r7, lr}
200010ca:	b086      	sub	sp, #24
200010cc:	af00      	add	r7, sp, #0
200010ce:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
200010d0:	f24a 63a4 	movw	r3, #42660	; 0xa6a4
200010d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d8:	f107 020c 	add.w	r2, r7, #12
200010dc:	e893 0003 	ldmia.w	r3, {r0, r1}
200010e0:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200010e4:	f107 030c 	add.w	r3, r7, #12
200010e8:	6878      	ldr	r0, [r7, #4]
200010ea:	4619      	mov	r1, r3
200010ec:	f04f 0208 	mov.w	r2, #8
200010f0:	f000 fc12 	bl	20001918 <MSS_UART_get_rx>
200010f4:	4603      	mov	r3, r0
200010f6:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
200010f8:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	681a      	ldr	r2, [r3, #0]
20001102:	f24b 03e4 	movw	r3, #45284	; 0xb0e4
20001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110a:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
2000110c:	f24b 03dc 	movw	r3, #45276	; 0xb0dc
20001110:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001114:	681a      	ldr	r2, [r3, #0]
20001116:	f24b 03e8 	movw	r3, #45288	; 0xb0e8
2000111a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111e:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
20001120:	7b7b      	ldrb	r3, [r7, #13]
20001122:	4618      	mov	r0, r3
20001124:	f003 fc32 	bl	2000498c <__aeabi_ui2f>
20001128:	4602      	mov	r2, r0
2000112a:	f24b 03e0 	movw	r3, #45280	; 0xb0e0
2000112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001132:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
20001134:	7bbb      	ldrb	r3, [r7, #14]
20001136:	461a      	mov	r2, r3
20001138:	f24b 03d4 	movw	r3, #45268	; 0xb0d4
2000113c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001140:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
20001142:	7bfb      	ldrb	r3, [r7, #15]
20001144:	4618      	mov	r0, r3
20001146:	f003 fc21 	bl	2000498c <__aeabi_ui2f>
2000114a:	4602      	mov	r2, r0
2000114c:	f24b 03dc 	movw	r3, #45276	; 0xb0dc
20001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001154:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
20001156:	7c3b      	ldrb	r3, [r7, #16]
20001158:	461a      	mov	r2, r3
2000115a:	f24b 03d8 	movw	r3, #45272	; 0xb0d8
2000115e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001162:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
20001164:	7c7b      	ldrb	r3, [r7, #17]
20001166:	461a      	mov	r2, r3
20001168:	f64a 3360 	movw	r3, #43872	; 0xab60
2000116c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001170:	601a      	str	r2, [r3, #0]
}
20001172:	f107 0718 	add.w	r7, r7, #24
20001176:	46bd      	mov	sp, r7
20001178:	bd80      	pop	{r7, pc}
2000117a:	bf00      	nop

2000117c <main>:


int main()
{
2000117c:	b580      	push	{r7, lr}
2000117e:	af00      	add	r7, sp, #0

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20001180:	f24b 2080 	movw	r0, #45696	; 0xb280
20001184:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001188:	f44f 5116 	mov.w	r1, #9600	; 0x2580
2000118c:	f04f 0203 	mov.w	r2, #3
20001190:	f000 fef6 	bl	20001f80 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
20001194:	f24b 2080 	movw	r0, #45696	; 0xb280
20001198:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000119c:	f241 01c9 	movw	r1, #4297	; 0x10c9
200011a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200011a4:	f04f 0280 	mov.w	r2, #128	; 0x80
200011a8:	f000 fcf4 	bl	20001b94 <MSS_UART_set_rx_handler>

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
200011ac:	f24b 3044 	movw	r0, #45892	; 0xb344
200011b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011b4:	f04f 0154 	mov.w	r1, #84	; 0x54
200011b8:	f04f 0200 	mov.w	r2, #0
200011bc:	f001 fdbe 	bl	20002d3c <MSS_I2C_init>
	start_hardware_cont_timer();
200011c0:	f7ff ff4a 	bl	20001058 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
200011c4:	f000 f930 	bl	20001428 <init_ideal_pixy_dots>

	//init IR sensors
	init_ir_control();
200011c8:	f7ff f96a 	bl	200004a0 <init_ir_control>

	init_motor_commends();
200011cc:	f7ff fc66 	bl	20000a9c <init_motor_commends>

	while( 1 )	{
		ir_sample();
200011d0:	f7ff f9bc 	bl	2000054c <ir_sample>

		process_pixy_i2c();
200011d4:	f000 f8fc 	bl	200013d0 <process_pixy_i2c>
		if(update_flag){
200011d8:	f24b 13d0 	movw	r3, #45520	; 0xb1d0
200011dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e0:	681b      	ldr	r3, [r3, #0]
200011e2:	2b00      	cmp	r3, #0
200011e4:	d014      	beq.n	20001210 <main+0x94>
			get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
200011e6:	f24b 10d8 	movw	r0, #45528	; 0xb1d8
200011ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011ee:	f24b 11d4 	movw	r1, #45524	; 0xb1d4
200011f2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200011f6:	f24b 227c 	movw	r2, #45692	; 0xb27c
200011fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011fe:	f7ff fc67 	bl	20000ad0 <get_motor_command>
			update_flag = 0;
20001202:	f24b 13d0 	movw	r3, #45520	; 0xb1d0
20001206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120a:	f04f 0200 	mov.w	r2, #0
2000120e:	601a      	str	r2, [r3, #0]
		}

		switch(motor_dir){
20001210:	f24b 237c 	movw	r3, #45692	; 0xb27c
20001214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001218:	681b      	ldr	r3, [r3, #0]
2000121a:	2b01      	cmp	r3, #1
2000121c:	d002      	beq.n	20001224 <main+0xa8>
2000121e:	2b02      	cmp	r3, #2
20001220:	d009      	beq.n	20001236 <main+0xba>
20001222:	e011      	b.n	20001248 <main+0xcc>
		case 1:
			*MOTOR_INPUTS = 0xa;
20001224:	f64a 3354 	movw	r3, #43860	; 0xab54
20001228:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000122c:	681b      	ldr	r3, [r3, #0]
2000122e:	f04f 020a 	mov.w	r2, #10
20001232:	601a      	str	r2, [r3, #0]
			break;
20001234:	e010      	b.n	20001258 <main+0xdc>
		case 2:
			*MOTOR_INPUTS = 0x5;
20001236:	f64a 3354 	movw	r3, #43860	; 0xab54
2000123a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000123e:	681b      	ldr	r3, [r3, #0]
20001240:	f04f 0205 	mov.w	r2, #5
20001244:	601a      	str	r2, [r3, #0]
			break;
20001246:	e007      	b.n	20001258 <main+0xdc>
		case 0:
		default:
			*MOTOR_INPUTS = 0x0;
20001248:	f64a 3354 	movw	r3, #43860	; 0xab54
2000124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001250:	681b      	ldr	r3, [r3, #0]
20001252:	f04f 0200 	mov.w	r2, #0
20001256:	601a      	str	r2, [r3, #0]
			break;
		}

		//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

		*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
20001258:	f64a 335c 	movw	r3, #43868	; 0xab5c
2000125c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001260:	681a      	ldr	r2, [r3, #0]
20001262:	f24b 13d8 	movw	r3, #45528	; 0xb1d8
20001266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126a:	681b      	ldr	r3, [r3, #0]
2000126c:	6013      	str	r3, [r2, #0]
		*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
2000126e:	f64a 3358 	movw	r3, #43864	; 0xab58
20001272:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001276:	681a      	ldr	r2, [r3, #0]
20001278:	f24b 13d4 	movw	r3, #45524	; 0xb1d4
2000127c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001280:	681b      	ldr	r3, [r3, #0]
20001282:	6013      	str	r3, [r2, #0]

	}
20001284:	e7a4      	b.n	200011d0 <main+0x54>
20001286:	bf00      	nop

20001288 <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
20001288:	b480      	push	{r7}
2000128a:	b083      	sub	sp, #12
2000128c:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
2000128e:	f04f 0300 	mov.w	r3, #0
20001292:	607b      	str	r3, [r7, #4]
20001294:	e011      	b.n	200012ba <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
20001296:	687a      	ldr	r2, [r7, #4]
20001298:	687b      	ldr	r3, [r7, #4]
2000129a:	f103 0101 	add.w	r1, r3, #1
2000129e:	f24b 2318 	movw	r3, #45592	; 0xb218
200012a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a6:	5c59      	ldrb	r1, [r3, r1]
200012a8:	f24b 2318 	movw	r3, #45592	; 0xb218
200012ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b0:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
200012b2:	687b      	ldr	r3, [r7, #4]
200012b4:	f103 0301 	add.w	r3, r3, #1
200012b8:	607b      	str	r3, [r7, #4]
200012ba:	687b      	ldr	r3, [r7, #4]
200012bc:	2b62      	cmp	r3, #98	; 0x62
200012be:	d9ea      	bls.n	20001296 <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
200012c0:	f107 070c 	add.w	r7, r7, #12
200012c4:	46bd      	mov	sp, r7
200012c6:	bc80      	pop	{r7}
200012c8:	4770      	bx	lr
200012ca:	bf00      	nop

200012cc <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
200012cc:	b580      	push	{r7, lr}
200012ce:	b084      	sub	sp, #16
200012d0:	af00      	add	r7, sp, #0
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
200012d2:	f04f 0300 	mov.w	r3, #0
200012d6:	60fb      	str	r3, [r7, #12]
200012d8:	e00c      	b.n	200012f4 <pixy_read_multiple+0x28>
		if (receive_buf.u16[i] != 0){
200012da:	68fa      	ldr	r2, [r7, #12]
200012dc:	f24b 2318 	movw	r3, #45592	; 0xb218
200012e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200012e8:	2b00      	cmp	r3, #0
200012ea:	d107      	bne.n	200012fc <pixy_read_multiple+0x30>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
200012ec:	68fb      	ldr	r3, [r7, #12]
200012ee:	f103 0301 	add.w	r3, r3, #1
200012f2:	60fb      	str	r3, [r7, #12]
200012f4:	68fb      	ldr	r3, [r7, #12]
200012f6:	2b31      	cmp	r3, #49	; 0x31
200012f8:	ddef      	ble.n	200012da <pixy_read_multiple+0xe>
200012fa:	e000      	b.n	200012fe <pixy_read_multiple+0x32>
		if (receive_buf.u16[i] != 0){
			break;
200012fc:	bf00      	nop
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
200012fe:	f24b 2318 	movw	r3, #45592	; 0xb218
20001302:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001306:	781b      	ldrb	r3, [r3, #0]
20001308:	2b00      	cmp	r3, #0
2000130a:	d101      	bne.n	20001310 <pixy_read_multiple+0x44>
2000130c:	f7ff ffbc 	bl	20001288 <shift_recieve_union>

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
20001310:	f24b 2318 	movw	r3, #45592	; 0xb218
20001314:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001318:	881a      	ldrh	r2, [r3, #0]
2000131a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000131e:	429a      	cmp	r2, r3
20001320:	d108      	bne.n	20001334 <pixy_read_multiple+0x68>
20001322:	f24b 2318 	movw	r3, #45592	; 0xb218
20001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132a:	885a      	ldrh	r2, [r3, #2]
2000132c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001330:	429a      	cmp	r2, r3
20001332:	d002      	beq.n	2000133a <pixy_read_multiple+0x6e>
20001334:	68fb      	ldr	r3, [r7, #12]
20001336:	2b31      	cmp	r3, #49	; 0x31
20001338:	dd45      	ble.n	200013c6 <pixy_read_multiple+0xfa>
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000133a:	f04f 0300 	mov.w	r3, #0
2000133e:	607b      	str	r3, [r7, #4]
20001340:	e036      	b.n	200013b0 <pixy_read_multiple+0xe4>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
20001342:	f04f 0300 	mov.w	r3, #0
20001346:	60bb      	str	r3, [r7, #8]
20001348:	e02b      	b.n	200013a2 <pixy_read_multiple+0xd6>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
2000134a:	6879      	ldr	r1, [r7, #4]
2000134c:	f8d7 c008 	ldr.w	ip, [r7, #8]
20001350:	687a      	ldr	r2, [r7, #4]
20001352:	4613      	mov	r3, r2
20001354:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001358:	ebc2 0303 	rsb	r3, r2, r3
2000135c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001360:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20001364:	4413      	add	r3, r2
20001366:	ea4f 0363 	mov.w	r3, r3, asr #1
2000136a:	461a      	mov	r2, r3
2000136c:	68bb      	ldr	r3, [r7, #8]
2000136e:	4413      	add	r3, r2
20001370:	f103 0201 	add.w	r2, r3, #1
20001374:	f24b 2318 	movw	r3, #45592	; 0xb218
20001378:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
20001380:	f24b 12ec 	movw	r2, #45548	; 0xb1ec
20001384:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001388:	460b      	mov	r3, r1
2000138a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000138e:	ebc1 0303 	rsb	r3, r1, r3
20001392:	4463      	add	r3, ip
20001394:	4601      	mov	r1, r0
20001396:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
2000139a:	68bb      	ldr	r3, [r7, #8]
2000139c:	f103 0301 	add.w	r3, r3, #1
200013a0:	60bb      	str	r3, [r7, #8]
200013a2:	68bb      	ldr	r3, [r7, #8]
200013a4:	2b06      	cmp	r3, #6
200013a6:	ddd0      	ble.n	2000134a <pixy_read_multiple+0x7e>
	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
200013a8:	687b      	ldr	r3, [r7, #4]
200013aa:	f103 0301 	add.w	r3, r3, #1
200013ae:	607b      	str	r3, [r7, #4]
200013b0:	687b      	ldr	r3, [r7, #4]
200013b2:	2b02      	cmp	r3, #2
200013b4:	ddc5      	ble.n	20001342 <pixy_read_multiple+0x76>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
	}
	update_pixy_data_flag = 0;
200013b6:	f24b 13cc 	movw	r3, #45516	; 0xb1cc
200013ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013be:	f04f 0200 	mov.w	r2, #0
200013c2:	601a      	str	r2, [r3, #0]
200013c4:	e000      	b.n	200013c8 <pixy_read_multiple+0xfc>

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//bad data read from successful read
		return;
200013c6:	bf00      	nop
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
	}
	update_pixy_data_flag = 0;
}
200013c8:	f107 0710 	add.w	r7, r7, #16
200013cc:	46bd      	mov	sp, r7
200013ce:	bd80      	pop	{r7, pc}

200013d0 <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
200013d0:	b580      	push	{r7, lr}
200013d2:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
200013d4:	f24b 3044 	movw	r0, #45892	; 0xb344
200013d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013dc:	f000 fe78 	bl	200020d0 <MSS_I2C_get_status>
200013e0:	4603      	mov	r3, r0
200013e2:	2b00      	cmp	r3, #0
200013e4:	d002      	beq.n	200013ec <process_pixy_i2c+0x1c>
200013e6:	2b01      	cmp	r3, #1
200013e8:	d019      	beq.n	2000141e <process_pixy_i2c+0x4e>
200013ea:	e009      	b.n	20001400 <process_pixy_i2c+0x30>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
200013ec:	f24b 13cc 	movw	r3, #45516	; 0xb1cc
200013f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f4:	681b      	ldr	r3, [r3, #0]
200013f6:	2b00      	cmp	r3, #0
200013f8:	d013      	beq.n	20001422 <process_pixy_i2c+0x52>
				pixy_read_multiple();
200013fa:	f7ff ff67 	bl	200012cc <pixy_read_multiple>
			}
			break;
200013fe:	e011      	b.n	20001424 <process_pixy_i2c+0x54>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
20001400:	f24b 3044 	movw	r0, #45892	; 0xb344
20001404:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001408:	f000 fe62 	bl	200020d0 <MSS_I2C_get_status>
2000140c:	4603      	mov	r3, r0
2000140e:	f24a 60ec 	movw	r0, #42732	; 0xa6ec
20001412:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001416:	4619      	mov	r1, r3
20001418:	f003 fba8 	bl	20004b6c <printf>
2000141c:	e002      	b.n	20001424 <process_pixy_i2c+0x54>
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
2000141e:	bf00      	nop
20001420:	e000      	b.n	20001424 <process_pixy_i2c+0x54>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
20001422:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
20001424:	bd80      	pop	{r7, pc}
20001426:	bf00      	nop

20001428 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
20001428:	b480      	push	{r7}
2000142a:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
2000142c:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
20001430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001434:	f04f 0200 	mov.w	r2, #0
20001438:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
2000143a:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
2000143e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001442:	f04f 0200 	mov.w	r2, #0
20001446:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
20001448:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
2000144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001450:	f04f 0202 	mov.w	r2, #2
20001454:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 200;
20001456:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
2000145a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000145e:	f04f 02c8 	mov.w	r2, #200	; 0xc8
20001462:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
20001464:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
20001468:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146c:	f04f 0243 	mov.w	r2, #67	; 0x43
20001470:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
20001472:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
20001476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147a:	f04f 0219 	mov.w	r2, #25
2000147e:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
20001480:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
20001484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001488:	f04f 0218 	mov.w	r2, #24
2000148c:	819a      	strh	r2, [r3, #12]
}
2000148e:	46bd      	mov	sp, r7
20001490:	bc80      	pop	{r7}
20001492:	4770      	bx	lr

20001494 <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
20001494:	b480      	push	{r7}
20001496:	b085      	sub	sp, #20
20001498:	af00      	add	r7, sp, #0
2000149a:	6078      	str	r0, [r7, #4]
2000149c:	6039      	str	r1, [r7, #0]
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
2000149e:	f04f 0300 	mov.w	r3, #0
200014a2:	60bb      	str	r3, [r7, #8]
200014a4:	e013      	b.n	200014ce <pixy_x_err+0x3a>
		if (pixy_data[obj_index].o.id == 2){
200014a6:	68b9      	ldr	r1, [r7, #8]
200014a8:	f24b 12ec 	movw	r2, #45548	; 0xb1ec
200014ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
200014b0:	460b      	mov	r3, r1
200014b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200014b6:	ebc1 0303 	rsb	r3, r1, r3
200014ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
200014be:	4413      	add	r3, r2
200014c0:	889b      	ldrh	r3, [r3, #4]
200014c2:	2b02      	cmp	r3, #2
200014c4:	d007      	beq.n	200014d6 <pixy_x_err+0x42>
int pixy_x_err( unsigned int *mag, unsigned int *dir){
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
200014c6:	68bb      	ldr	r3, [r7, #8]
200014c8:	f103 0301 	add.w	r3, r3, #1
200014cc:	60bb      	str	r3, [r7, #8]
200014ce:	68bb      	ldr	r3, [r7, #8]
200014d0:	2b02      	cmp	r3, #2
200014d2:	dde8      	ble.n	200014a6 <pixy_x_err+0x12>
200014d4:	e000      	b.n	200014d8 <pixy_x_err+0x44>
		if (pixy_data[obj_index].o.id == 2){
			break;
200014d6:	bf00      	nop
		}
	}
//	printf("obj_index: %x\n\r",obj_index);
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
200014d8:	68bb      	ldr	r3, [r7, #8]
200014da:	2b03      	cmp	r3, #3
200014dc:	d10a      	bne.n	200014f4 <pixy_x_err+0x60>
		*mag = 0;
200014de:	687b      	ldr	r3, [r7, #4]
200014e0:	f04f 0200 	mov.w	r2, #0
200014e4:	601a      	str	r2, [r3, #0]
		*dir = 0;
200014e6:	683b      	ldr	r3, [r7, #0]
200014e8:	f04f 0200 	mov.w	r2, #0
200014ec:	601a      	str	r2, [r3, #0]
		return 1;
200014ee:	f04f 0301 	mov.w	r3, #1
200014f2:	e046      	b.n	20001582 <pixy_x_err+0xee>
	}
	else{
		err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
200014f4:	f24b 13dc 	movw	r3, #45532	; 0xb1dc
200014f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014fc:	88db      	ldrh	r3, [r3, #6]
200014fe:	4618      	mov	r0, r3
20001500:	68b9      	ldr	r1, [r7, #8]
20001502:	f24b 12ec 	movw	r2, #45548	; 0xb1ec
20001506:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000150a:	460b      	mov	r3, r1
2000150c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001510:	ebc1 0303 	rsb	r3, r1, r3
20001514:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001518:	4413      	add	r3, r2
2000151a:	88db      	ldrh	r3, [r3, #6]
2000151c:	ebc3 0300 	rsb	r3, r3, r0
20001520:	60fb      	str	r3, [r7, #12]

		if(err < -5){
20001522:	68fb      	ldr	r3, [r7, #12]
20001524:	f113 0f05 	cmn.w	r3, #5
20001528:	da0a      	bge.n	20001540 <pixy_x_err+0xac>
			*mag = -err;
2000152a:	68fb      	ldr	r3, [r7, #12]
2000152c:	f1c3 0300 	rsb	r3, r3, #0
20001530:	461a      	mov	r2, r3
20001532:	687b      	ldr	r3, [r7, #4]
20001534:	601a      	str	r2, [r3, #0]
			*dir = 2;
20001536:	683b      	ldr	r3, [r7, #0]
20001538:	f04f 0202 	mov.w	r2, #2
2000153c:	601a      	str	r2, [r3, #0]
2000153e:	e012      	b.n	20001566 <pixy_x_err+0xd2>
		}
		else if (err > 5){
20001540:	68fb      	ldr	r3, [r7, #12]
20001542:	2b05      	cmp	r3, #5
20001544:	dd07      	ble.n	20001556 <pixy_x_err+0xc2>
			*mag = err;
20001546:	68fa      	ldr	r2, [r7, #12]
20001548:	687b      	ldr	r3, [r7, #4]
2000154a:	601a      	str	r2, [r3, #0]
			*dir = 1;
2000154c:	683b      	ldr	r3, [r7, #0]
2000154e:	f04f 0201 	mov.w	r2, #1
20001552:	601a      	str	r2, [r3, #0]
20001554:	e007      	b.n	20001566 <pixy_x_err+0xd2>
		}
		else{
			*dir = 0;
20001556:	683b      	ldr	r3, [r7, #0]
20001558:	f04f 0200 	mov.w	r2, #0
2000155c:	601a      	str	r2, [r3, #0]
			*mag = 0;
2000155e:	687b      	ldr	r3, [r7, #4]
20001560:	f04f 0200 	mov.w	r2, #0
20001564:	601a      	str	r2, [r3, #0]
		}
	}

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	*mag /= PIXY_MAGNITUDE_DIVIDER; // scale error
20001566:	687b      	ldr	r3, [r7, #4]
20001568:	681a      	ldr	r2, [r3, #0]
2000156a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
2000156e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
20001572:	fba3 1302 	umull	r1, r3, r3, r2
20001576:	ea4f 0253 	mov.w	r2, r3, lsr #1
2000157a:	687b      	ldr	r3, [r7, #4]
2000157c:	601a      	str	r2, [r3, #0]
//	printf("pixy magnitude: %x\n\r", *mag);
//	if(*mag > 10)*mag = 10;

	return 1;
2000157e:	f04f 0301 	mov.w	r3, #1
}
20001582:	4618      	mov	r0, r3
20001584:	f107 0714 	add.w	r7, r7, #20
20001588:	46bd      	mov	sp, r7
2000158a:	bc80      	pop	{r7}
2000158c:	4770      	bx	lr
2000158e:	bf00      	nop

20001590 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001590:	f04f 30ff 	mov.w	r0, #4294967295
20001594:	4770      	bx	lr
20001596:	bf00      	nop

20001598 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001598:	e7fe      	b.n	20001598 <_exit>
2000159a:	bf00      	nop

2000159c <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
2000159c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200015a0:	604b      	str	r3, [r1, #4]
    return 0;
}
200015a2:	f04f 0000 	mov.w	r0, #0
200015a6:	4770      	bx	lr

200015a8 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
200015a8:	f04f 0001 	mov.w	r0, #1
200015ac:	4770      	bx	lr
200015ae:	bf00      	nop

200015b0 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
200015b0:	f04f 0001 	mov.w	r0, #1
200015b4:	4770      	bx	lr
200015b6:	bf00      	nop

200015b8 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
200015b8:	f04f 0000 	mov.w	r0, #0
200015bc:	4770      	bx	lr
200015be:	bf00      	nop

200015c0 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
200015c0:	f04f 30ff 	mov.w	r0, #4294967295
200015c4:	4770      	bx	lr
200015c6:	bf00      	nop

200015c8 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
200015c8:	f04f 0000 	mov.w	r0, #0
200015cc:	4770      	bx	lr
200015ce:	bf00      	nop

200015d0 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200015d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200015d4:	604b      	str	r3, [r1, #4]
    return 0;
}
200015d6:	f04f 0000 	mov.w	r0, #0
200015da:	4770      	bx	lr

200015dc <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
200015dc:	f04f 30ff 	mov.w	r0, #4294967295
200015e0:	4770      	bx	lr
200015e2:	bf00      	nop

200015e4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200015e4:	b508      	push	{r3, lr}
    errno = ECHILD;
200015e6:	f003 fa29 	bl	20004a3c <__errno>
200015ea:	f04f 030a 	mov.w	r3, #10
200015ee:	6003      	str	r3, [r0, #0]
    return -1;
}
200015f0:	f04f 30ff 	mov.w	r0, #4294967295
200015f4:	bd08      	pop	{r3, pc}
200015f6:	bf00      	nop

200015f8 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200015f8:	b508      	push	{r3, lr}
    errno = ENOENT;
200015fa:	f003 fa1f 	bl	20004a3c <__errno>
200015fe:	f04f 0302 	mov.w	r3, #2
20001602:	6003      	str	r3, [r0, #0]
    return -1;
}
20001604:	f04f 30ff 	mov.w	r0, #4294967295
20001608:	bd08      	pop	{r3, pc}
2000160a:	bf00      	nop

2000160c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
2000160c:	b508      	push	{r3, lr}
    errno = EMLINK;
2000160e:	f003 fa15 	bl	20004a3c <__errno>
20001612:	f04f 031f 	mov.w	r3, #31
20001616:	6003      	str	r3, [r0, #0]
    return -1;
}
20001618:	f04f 30ff 	mov.w	r0, #4294967295
2000161c:	bd08      	pop	{r3, pc}
2000161e:	bf00      	nop

20001620 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001620:	b508      	push	{r3, lr}
    errno = EINVAL;
20001622:	f003 fa0b 	bl	20004a3c <__errno>
20001626:	f04f 0316 	mov.w	r3, #22
2000162a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000162c:	f04f 30ff 	mov.w	r0, #4294967295
20001630:	bd08      	pop	{r3, pc}
20001632:	bf00      	nop

20001634 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20001634:	b508      	push	{r3, lr}
    errno = EAGAIN;
20001636:	f003 fa01 	bl	20004a3c <__errno>
2000163a:	f04f 030b 	mov.w	r3, #11
2000163e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001640:	f04f 30ff 	mov.w	r0, #4294967295
20001644:	bd08      	pop	{r3, pc}
20001646:	bf00      	nop

20001648 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20001648:	b508      	push	{r3, lr}
    errno = ENOMEM;
2000164a:	f003 f9f7 	bl	20004a3c <__errno>
2000164e:	f04f 030c 	mov.w	r3, #12
20001652:	6003      	str	r3, [r0, #0]
    return -1;
}
20001654:	f04f 30ff 	mov.w	r0, #4294967295
20001658:	bd08      	pop	{r3, pc}
2000165a:	bf00      	nop

2000165c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000165c:	b538      	push	{r3, r4, r5, lr}
2000165e:	4615      	mov	r5, r2
20001660:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001662:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
20001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166a:	681b      	ldr	r3, [r3, #0]
2000166c:	b983      	cbnz	r3, 20001690 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000166e:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001672:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001676:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000167a:	f04f 0203 	mov.w	r2, #3
2000167e:	f000 fc7f 	bl	20001f80 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001682:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
20001686:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000168a:	f04f 0201 	mov.w	r2, #1
2000168e:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001690:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001694:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001698:	4629      	mov	r1, r5
2000169a:	4622      	mov	r2, r4
2000169c:	f000 f834 	bl	20001708 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200016a0:	4620      	mov	r0, r4
200016a2:	bd38      	pop	{r3, r4, r5, pc}

200016a4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200016a4:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200016a6:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
200016aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ae:	685b      	ldr	r3, [r3, #4]
200016b0:	b943      	cbnz	r3, 200016c4 <_sbrk+0x20>
    {
      heap_end = &_end;
200016b2:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
200016b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ba:	f24b 32c0 	movw	r2, #46016	; 0xb3c0
200016be:	f2c2 0200 	movt	r2, #8192	; 0x2000
200016c2:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
200016c4:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
200016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016cc:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200016ce:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
200016d2:	4410      	add	r0, r2
200016d4:	4283      	cmp	r3, r0
200016d6:	d20f      	bcs.n	200016f8 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200016d8:	f04f 0000 	mov.w	r0, #0
200016dc:	f04f 0101 	mov.w	r1, #1
200016e0:	f24a 720c 	movw	r2, #42764	; 0xa70c
200016e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200016e8:	f04f 0319 	mov.w	r3, #25
200016ec:	f7ff ffb6 	bl	2000165c <_write_r>
      _exit (1);
200016f0:	f04f 0001 	mov.w	r0, #1
200016f4:	f7ff ff50 	bl	20001598 <_exit>
    }
  
    heap_end += incr;
200016f8:	f24b 03ec 	movw	r3, #45292	; 0xb0ec
200016fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001700:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
20001702:	4610      	mov	r0, r2
20001704:	bd08      	pop	{r3, pc}
20001706:	bf00      	nop

20001708 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001708:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000170c:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001710:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001714:	4298      	cmp	r0, r3
20001716:	d006      	beq.n	20001726 <MSS_UART_polled_tx+0x1e>
20001718:	f24b 2380 	movw	r3, #45696	; 0xb280
2000171c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001720:	4298      	cmp	r0, r3
20001722:	d000      	beq.n	20001726 <MSS_UART_polled_tx+0x1e>
20001724:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001726:	b901      	cbnz	r1, 2000172a <MSS_UART_polled_tx+0x22>
20001728:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000172a:	b902      	cbnz	r2, 2000172e <MSS_UART_polled_tx+0x26>
2000172c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000172e:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001736:	4298      	cmp	r0, r3
20001738:	d005      	beq.n	20001746 <MSS_UART_polled_tx+0x3e>
2000173a:	f24b 2380 	movw	r3, #45696	; 0xb280
2000173e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001742:	4298      	cmp	r0, r3
20001744:	d133      	bne.n	200017ae <MSS_UART_polled_tx+0xa6>
20001746:	1e13      	subs	r3, r2, #0
20001748:	bf18      	it	ne
2000174a:	2301      	movne	r3, #1
2000174c:	2900      	cmp	r1, #0
2000174e:	bf0c      	ite	eq
20001750:	2300      	moveq	r3, #0
20001752:	f003 0301 	andne.w	r3, r3, #1
20001756:	2b00      	cmp	r3, #0
20001758:	d029      	beq.n	200017ae <MSS_UART_polled_tx+0xa6>
2000175a:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000175e:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001760:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001764:	6803      	ldr	r3, [r0, #0]
20001766:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001768:	f890 c00a 	ldrb.w	ip, [r0, #10]
2000176c:	ea43 0c0c 	orr.w	ip, r3, ip
20001770:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001774:	f013 0f20 	tst.w	r3, #32
20001778:	d017      	beq.n	200017aa <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000177a:	2a0f      	cmp	r2, #15
2000177c:	d904      	bls.n	20001788 <MSS_UART_polled_tx+0x80>
2000177e:	4656      	mov	r6, sl
20001780:	46bc      	mov	ip, r7
20001782:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001784:	440f      	add	r7, r1
20001786:	e004      	b.n	20001792 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001788:	b90a      	cbnz	r2, 2000178e <MSS_UART_polled_tx+0x86>
2000178a:	4643      	mov	r3, r8
2000178c:	e00b      	b.n	200017a6 <MSS_UART_polled_tx+0x9e>
2000178e:	4616      	mov	r6, r2
20001790:	e7f6      	b.n	20001780 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001792:	6804      	ldr	r4, [r0, #0]
20001794:	5cfd      	ldrb	r5, [r7, r3]
20001796:	7025      	strb	r5, [r4, #0]
20001798:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000179c:	f103 0301 	add.w	r3, r3, #1
200017a0:	429e      	cmp	r6, r3
200017a2:	d8f6      	bhi.n	20001792 <MSS_UART_polled_tx+0x8a>
200017a4:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200017a6:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
200017aa:	2a00      	cmp	r2, #0
200017ac:	d1da      	bne.n	20001764 <MSS_UART_polled_tx+0x5c>
    }
}
200017ae:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
200017b2:	4770      	bx	lr

200017b4 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
200017b4:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017b6:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
200017ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017be:	4298      	cmp	r0, r3
200017c0:	d006      	beq.n	200017d0 <MSS_UART_polled_tx_string+0x1c>
200017c2:	f24b 2380 	movw	r3, #45696	; 0xb280
200017c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ca:	4298      	cmp	r0, r3
200017cc:	d000      	beq.n	200017d0 <MSS_UART_polled_tx_string+0x1c>
200017ce:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200017d0:	b901      	cbnz	r1, 200017d4 <MSS_UART_polled_tx_string+0x20>
200017d2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200017d4:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
200017d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017dc:	4298      	cmp	r0, r3
200017de:	d005      	beq.n	200017ec <MSS_UART_polled_tx_string+0x38>
200017e0:	f24b 2380 	movw	r3, #45696	; 0xb280
200017e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017e8:	4298      	cmp	r0, r3
200017ea:	d128      	bne.n	2000183e <MSS_UART_polled_tx_string+0x8a>
200017ec:	b339      	cbz	r1, 2000183e <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200017ee:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200017f0:	b32d      	cbz	r5, 2000183e <MSS_UART_polled_tx_string+0x8a>
200017f2:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200017f6:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200017f8:	6804      	ldr	r4, [r0, #0]
200017fa:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
200017fc:	7a82      	ldrb	r2, [r0, #10]
200017fe:	ea43 0202 	orr.w	r2, r3, r2
20001802:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001804:	f013 0f20 	tst.w	r3, #32
20001808:	d0f7      	beq.n	200017fa <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000180a:	b1c5      	cbz	r5, 2000183e <MSS_UART_polled_tx_string+0x8a>
2000180c:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
2000180e:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20001812:	6802      	ldr	r2, [r0, #0]
20001814:	b2ed      	uxtb	r5, r5
20001816:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20001818:	f103 0301 	add.w	r3, r3, #1
2000181c:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001820:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001822:	2b0f      	cmp	r3, #15
20001824:	bf8c      	ite	hi
20001826:	2200      	movhi	r2, #0
20001828:	2201      	movls	r2, #1
2000182a:	2d00      	cmp	r5, #0
2000182c:	bf0c      	ite	eq
2000182e:	2200      	moveq	r2, #0
20001830:	f002 0201 	andne.w	r2, r2, #1
20001834:	2a00      	cmp	r2, #0
20001836:	d1ec      	bne.n	20001812 <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001838:	b10d      	cbz	r5, 2000183e <MSS_UART_polled_tx_string+0x8a>
2000183a:	46a4      	mov	ip, r4
2000183c:	e7dc      	b.n	200017f8 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
2000183e:	bcf0      	pop	{r4, r5, r6, r7}
20001840:	4770      	bx	lr
20001842:	bf00      	nop

20001844 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001844:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001846:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
2000184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184e:	4298      	cmp	r0, r3
20001850:	d006      	beq.n	20001860 <MSS_UART_irq_tx+0x1c>
20001852:	f24b 2380 	movw	r3, #45696	; 0xb280
20001856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185a:	4298      	cmp	r0, r3
2000185c:	d000      	beq.n	20001860 <MSS_UART_irq_tx+0x1c>
2000185e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20001860:	b901      	cbnz	r1, 20001864 <MSS_UART_irq_tx+0x20>
20001862:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001864:	b90a      	cbnz	r2, 2000186a <MSS_UART_irq_tx+0x26>
20001866:	be00      	bkpt	0x0000
20001868:	e036      	b.n	200018d8 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
2000186a:	2900      	cmp	r1, #0
2000186c:	d034      	beq.n	200018d8 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
2000186e:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001876:	4298      	cmp	r0, r3
20001878:	d005      	beq.n	20001886 <MSS_UART_irq_tx+0x42>
2000187a:	f24b 2380 	movw	r3, #45696	; 0xb280
2000187e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001882:	4298      	cmp	r0, r3
20001884:	d128      	bne.n	200018d8 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20001886:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20001888:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
2000188a:	f04f 0300 	mov.w	r3, #0
2000188e:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001890:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001892:	b219      	sxth	r1, r3
20001894:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001898:	f003 031f 	and.w	r3, r3, #31
2000189c:	f04f 0201 	mov.w	r2, #1
200018a0:	fa02 f403 	lsl.w	r4, r2, r3
200018a4:	f24e 1300 	movw	r3, #57600	; 0xe100
200018a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018ac:	f101 0160 	add.w	r1, r1, #96	; 0x60
200018b0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
200018b4:	f641 21ed 	movw	r1, #6893	; 0x1aed
200018b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200018bc:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
200018be:	6841      	ldr	r1, [r0, #4]
200018c0:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200018c4:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018c6:	b208      	sxth	r0, r1
200018c8:	ea4f 1050 	mov.w	r0, r0, lsr #5
200018cc:	f001 011f 	and.w	r1, r1, #31
200018d0:	fa02 f201 	lsl.w	r2, r2, r1
200018d4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200018d8:	bc10      	pop	{r4}
200018da:	4770      	bx	lr

200018dc <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018dc:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
200018e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e4:	4298      	cmp	r0, r3
200018e6:	d009      	beq.n	200018fc <MSS_UART_tx_complete+0x20>
200018e8:	f24b 2380 	movw	r3, #45696	; 0xb280
200018ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018f0:	4298      	cmp	r0, r3
200018f2:	d003      	beq.n	200018fc <MSS_UART_tx_complete+0x20>
200018f4:	be00      	bkpt	0x0000
200018f6:	f04f 0000 	mov.w	r0, #0
200018fa:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200018fc:	6803      	ldr	r3, [r0, #0]
200018fe:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001900:	7a82      	ldrb	r2, [r0, #10]
20001902:	ea43 0202 	orr.w	r2, r3, r2
20001906:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20001908:	6902      	ldr	r2, [r0, #16]
2000190a:	b112      	cbz	r2, 20001912 <MSS_UART_tx_complete+0x36>
2000190c:	f04f 0000 	mov.w	r0, #0
20001910:	4770      	bx	lr
20001912:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
20001916:	4770      	bx	lr

20001918 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001918:	b410      	push	{r4}
2000191a:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000191c:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001920:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001924:	4283      	cmp	r3, r0
20001926:	d006      	beq.n	20001936 <MSS_UART_get_rx+0x1e>
20001928:	f24b 2080 	movw	r0, #45696	; 0xb280
2000192c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001930:	4283      	cmp	r3, r0
20001932:	d000      	beq.n	20001936 <MSS_UART_get_rx+0x1e>
20001934:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001936:	b901      	cbnz	r1, 2000193a <MSS_UART_get_rx+0x22>
20001938:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
2000193a:	b902      	cbnz	r2, 2000193e <MSS_UART_get_rx+0x26>
2000193c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000193e:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001942:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001946:	4283      	cmp	r3, r0
20001948:	d005      	beq.n	20001956 <MSS_UART_get_rx+0x3e>
2000194a:	f24b 2080 	movw	r0, #45696	; 0xb280
2000194e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001952:	4283      	cmp	r3, r0
20001954:	d12a      	bne.n	200019ac <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
20001956:	1e10      	subs	r0, r2, #0
20001958:	bf18      	it	ne
2000195a:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000195c:	2900      	cmp	r1, #0
2000195e:	bf0c      	ite	eq
20001960:	2400      	moveq	r4, #0
20001962:	f000 0401 	andne.w	r4, r0, #1
20001966:	b30c      	cbz	r4, 200019ac <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001968:	681c      	ldr	r4, [r3, #0]
2000196a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
2000196e:	7a9c      	ldrb	r4, [r3, #10]
20001970:	ea4c 0404 	orr.w	r4, ip, r4
20001974:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001976:	ea1c 0f00 	tst.w	ip, r0
2000197a:	d017      	beq.n	200019ac <MSS_UART_get_rx+0x94>
2000197c:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001980:	681c      	ldr	r4, [r3, #0]
20001982:	f894 c000 	ldrb.w	ip, [r4]
20001986:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
2000198a:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
2000198e:	681c      	ldr	r4, [r3, #0]
20001990:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20001994:	7a9c      	ldrb	r4, [r3, #10]
20001996:	ea4c 0404 	orr.w	r4, ip, r4
2000199a:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
2000199c:	4282      	cmp	r2, r0
2000199e:	bf94      	ite	ls
200019a0:	2400      	movls	r4, #0
200019a2:	f00c 0401 	andhi.w	r4, ip, #1
200019a6:	2c00      	cmp	r4, #0
200019a8:	d1ea      	bne.n	20001980 <MSS_UART_get_rx+0x68>
200019aa:	e001      	b.n	200019b0 <MSS_UART_get_rx+0x98>
200019ac:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
200019b0:	bc10      	pop	{r4}
200019b2:	4770      	bx	lr

200019b4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
200019b4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019b6:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
200019ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019be:	4298      	cmp	r0, r3
200019c0:	d007      	beq.n	200019d2 <MSS_UART_enable_irq+0x1e>
200019c2:	f24b 2380 	movw	r3, #45696	; 0xb280
200019c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ca:	4298      	cmp	r0, r3
200019cc:	d001      	beq.n	200019d2 <MSS_UART_enable_irq+0x1e>
200019ce:	be00      	bkpt	0x0000
200019d0:	e022      	b.n	20001a18 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200019d2:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200019d4:	fa0f fc83 	sxth.w	ip, r3
200019d8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
200019dc:	f003 031f 	and.w	r3, r3, #31
200019e0:	f04f 0201 	mov.w	r2, #1
200019e4:	fa02 f403 	lsl.w	r4, r2, r3
200019e8:	f24e 1300 	movw	r3, #57600	; 0xe100
200019ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
200019f0:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
200019f4:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200019f8:	6804      	ldr	r4, [r0, #0]
200019fa:	f894 c004 	ldrb.w	ip, [r4, #4]
200019fe:	ea41 010c 	orr.w	r1, r1, ip
20001a02:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001a04:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001a06:	b208      	sxth	r0, r1
20001a08:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a0c:	f001 011f 	and.w	r1, r1, #31
20001a10:	fa02 f201 	lsl.w	r2, r2, r1
20001a14:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001a18:	bc10      	pop	{r4}
20001a1a:	4770      	bx	lr

20001a1c <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a1c:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a24:	4298      	cmp	r0, r3
20001a26:	d007      	beq.n	20001a38 <MSS_UART_disable_irq+0x1c>
20001a28:	f24b 2380 	movw	r3, #45696	; 0xb280
20001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a30:	4298      	cmp	r0, r3
20001a32:	d001      	beq.n	20001a38 <MSS_UART_disable_irq+0x1c>
20001a34:	be00      	bkpt	0x0000
20001a36:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001a38:	6803      	ldr	r3, [r0, #0]
20001a3a:	791a      	ldrb	r2, [r3, #4]
20001a3c:	ea22 0201 	bic.w	r2, r2, r1
20001a40:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001a42:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a44:	b218      	sxth	r0, r3
20001a46:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001a4a:	f003 031f 	and.w	r3, r3, #31
20001a4e:	f04f 0201 	mov.w	r2, #1
20001a52:	fa02 f203 	lsl.w	r2, r2, r3
20001a56:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a5e:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20001a62:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20001a66:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001a68:	bf01      	itttt	eq
20001a6a:	f24e 1300 	movweq	r3, #57600	; 0xe100
20001a6e:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20001a72:	3020      	addeq	r0, #32
20001a74:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20001a78:	4770      	bx	lr
20001a7a:	bf00      	nop

20001a7c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001a7c:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a7e:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a86:	4298      	cmp	r0, r3
20001a88:	d007      	beq.n	20001a9a <MSS_UART_isr+0x1e>
20001a8a:	f24b 2380 	movw	r3, #45696	; 0xb280
20001a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a92:	4298      	cmp	r0, r3
20001a94:	d001      	beq.n	20001a9a <MSS_UART_isr+0x1e>
20001a96:	be00      	bkpt	0x0000
20001a98:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001a9a:	6803      	ldr	r3, [r0, #0]
20001a9c:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001a9e:	f003 030f 	and.w	r3, r3, #15
20001aa2:	2b0c      	cmp	r3, #12
20001aa4:	d820      	bhi.n	20001ae8 <MSS_UART_isr+0x6c>
20001aa6:	e8df f003 	tbb	[pc, r3]
20001aaa:	1f07      	.short	0x1f07
20001aac:	1f131f0d 	.word	0x1f131f0d
20001ab0:	1f1f1f19 	.word	0x1f1f1f19
20001ab4:	1f1f      	.short	0x1f1f
20001ab6:	13          	.byte	0x13
20001ab7:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001ab8:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001aba:	b90b      	cbnz	r3, 20001ac0 <MSS_UART_isr+0x44>
20001abc:	be00      	bkpt	0x0000
20001abe:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001ac0:	4798      	blx	r3
20001ac2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001ac4:	6a03      	ldr	r3, [r0, #32]
20001ac6:	b90b      	cbnz	r3, 20001acc <MSS_UART_isr+0x50>
20001ac8:	be00      	bkpt	0x0000
20001aca:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001acc:	4798      	blx	r3
20001ace:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001ad0:	69c3      	ldr	r3, [r0, #28]
20001ad2:	b90b      	cbnz	r3, 20001ad8 <MSS_UART_isr+0x5c>
20001ad4:	be00      	bkpt	0x0000
20001ad6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001ad8:	4798      	blx	r3
20001ada:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001adc:	6983      	ldr	r3, [r0, #24]
20001ade:	b90b      	cbnz	r3, 20001ae4 <MSS_UART_isr+0x68>
20001ae0:	be00      	bkpt	0x0000
20001ae2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20001ae4:	4798      	blx	r3
20001ae6:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001ae8:	be00      	bkpt	0x0000
20001aea:	bd08      	pop	{r3, pc}

20001aec <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001aec:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001aee:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af6:	4298      	cmp	r0, r3
20001af8:	d006      	beq.n	20001b08 <default_tx_handler+0x1c>
20001afa:	f24b 2380 	movw	r3, #45696	; 0xb280
20001afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b02:	4298      	cmp	r0, r3
20001b04:	d000      	beq.n	20001b08 <default_tx_handler+0x1c>
20001b06:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001b08:	68c2      	ldr	r2, [r0, #12]
20001b0a:	b902      	cbnz	r2, 20001b0e <default_tx_handler+0x22>
20001b0c:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001b0e:	6901      	ldr	r1, [r0, #16]
20001b10:	b901      	cbnz	r1, 20001b14 <default_tx_handler+0x28>
20001b12:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001b14:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b1c:	4298      	cmp	r0, r3
20001b1e:	d005      	beq.n	20001b2c <default_tx_handler+0x40>
20001b20:	f24b 2380 	movw	r3, #45696	; 0xb280
20001b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b28:	4298      	cmp	r0, r3
20001b2a:	d130      	bne.n	20001b8e <default_tx_handler+0xa2>
20001b2c:	2a00      	cmp	r2, #0
20001b2e:	d02e      	beq.n	20001b8e <default_tx_handler+0xa2>
20001b30:	2900      	cmp	r1, #0
20001b32:	d02c      	beq.n	20001b8e <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001b34:	6803      	ldr	r3, [r0, #0]
20001b36:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001b38:	7a82      	ldrb	r2, [r0, #10]
20001b3a:	ea43 0202 	orr.w	r2, r3, r2
20001b3e:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001b40:	f013 0f20 	tst.w	r3, #32
20001b44:	d01a      	beq.n	20001b7c <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001b46:	6902      	ldr	r2, [r0, #16]
20001b48:	6943      	ldr	r3, [r0, #20]
20001b4a:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001b4e:	2b0f      	cmp	r3, #15
20001b50:	d904      	bls.n	20001b5c <default_tx_handler+0x70>
20001b52:	f04f 0c10 	mov.w	ip, #16
20001b56:	f04f 0300 	mov.w	r3, #0
20001b5a:	e002      	b.n	20001b62 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001b5c:	b173      	cbz	r3, 20001b7c <default_tx_handler+0x90>
20001b5e:	469c      	mov	ip, r3
20001b60:	e7f9      	b.n	20001b56 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001b62:	6802      	ldr	r2, [r0, #0]
20001b64:	68c4      	ldr	r4, [r0, #12]
20001b66:	6941      	ldr	r1, [r0, #20]
20001b68:	5c61      	ldrb	r1, [r4, r1]
20001b6a:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001b6c:	6942      	ldr	r2, [r0, #20]
20001b6e:	f102 0201 	add.w	r2, r2, #1
20001b72:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001b74:	f103 0301 	add.w	r3, r3, #1
20001b78:	4563      	cmp	r3, ip
20001b7a:	d3f2      	bcc.n	20001b62 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001b7c:	6942      	ldr	r2, [r0, #20]
20001b7e:	6903      	ldr	r3, [r0, #16]
20001b80:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001b82:	bf01      	itttt	eq
20001b84:	2300      	moveq	r3, #0
20001b86:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001b88:	6842      	ldreq	r2, [r0, #4]
20001b8a:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001b8e:	bc10      	pop	{r4}
20001b90:	4770      	bx	lr
20001b92:	bf00      	nop

20001b94 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001b94:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b96:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9e:	4298      	cmp	r0, r3
20001ba0:	d006      	beq.n	20001bb0 <MSS_UART_set_rx_handler+0x1c>
20001ba2:	f24b 2380 	movw	r3, #45696	; 0xb280
20001ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001baa:	4298      	cmp	r0, r3
20001bac:	d000      	beq.n	20001bb0 <MSS_UART_set_rx_handler+0x1c>
20001bae:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001bb0:	b901      	cbnz	r1, 20001bb4 <MSS_UART_set_rx_handler+0x20>
20001bb2:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001bb4:	2ac0      	cmp	r2, #192	; 0xc0
20001bb6:	d900      	bls.n	20001bba <MSS_UART_set_rx_handler+0x26>
20001bb8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001bba:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc2:	4298      	cmp	r0, r3
20001bc4:	d005      	beq.n	20001bd2 <MSS_UART_set_rx_handler+0x3e>
20001bc6:	f24b 2380 	movw	r3, #45696	; 0xb280
20001bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bce:	4298      	cmp	r0, r3
20001bd0:	d12f      	bne.n	20001c32 <MSS_UART_set_rx_handler+0x9e>
20001bd2:	2ac0      	cmp	r2, #192	; 0xc0
20001bd4:	bf8c      	ite	hi
20001bd6:	2300      	movhi	r3, #0
20001bd8:	2301      	movls	r3, #1
20001bda:	2900      	cmp	r1, #0
20001bdc:	bf0c      	ite	eq
20001bde:	2300      	moveq	r3, #0
20001be0:	f003 0301 	andne.w	r3, r3, #1
20001be4:	b32b      	cbz	r3, 20001c32 <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001be6:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001be8:	6803      	ldr	r3, [r0, #0]
20001bea:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20001bee:	f042 020a 	orr.w	r2, r2, #10
20001bf2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001bf4:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bf6:	b219      	sxth	r1, r3
20001bf8:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001bfc:	f003 031f 	and.w	r3, r3, #31
20001c00:	f04f 0201 	mov.w	r2, #1
20001c04:	fa02 f403 	lsl.w	r4, r2, r3
20001c08:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c10:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001c14:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001c18:	6841      	ldr	r1, [r0, #4]
20001c1a:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001c1e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001c20:	b208      	sxth	r0, r1
20001c22:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001c26:	f001 011f 	and.w	r1, r1, #31
20001c2a:	fa02 f201 	lsl.w	r2, r2, r1
20001c2e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001c32:	bc10      	pop	{r4}
20001c34:	4770      	bx	lr
20001c36:	bf00      	nop

20001c38 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c38:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c40:	4298      	cmp	r0, r3
20001c42:	d007      	beq.n	20001c54 <MSS_UART_set_loopback+0x1c>
20001c44:	f24b 2380 	movw	r3, #45696	; 0xb280
20001c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c4c:	4298      	cmp	r0, r3
20001c4e:	d001      	beq.n	20001c54 <MSS_UART_set_loopback+0x1c>
20001c50:	be00      	bkpt	0x0000
20001c52:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001c54:	b929      	cbnz	r1, 20001c62 <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001c56:	6843      	ldr	r3, [r0, #4]
20001c58:	f04f 0200 	mov.w	r2, #0
20001c5c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001c60:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001c62:	6843      	ldr	r3, [r0, #4]
20001c64:	f04f 0201 	mov.w	r2, #1
20001c68:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001c6c:	4770      	bx	lr
20001c6e:	bf00      	nop

20001c70 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001c70:	4668      	mov	r0, sp
20001c72:	f020 0107 	bic.w	r1, r0, #7
20001c76:	468d      	mov	sp, r1
20001c78:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001c7a:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001c7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c82:	f7ff fefb 	bl	20001a7c <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c86:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20001c92:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001c96:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c9a:	4685      	mov	sp, r0
20001c9c:	4770      	bx	lr
20001c9e:	bf00      	nop

20001ca0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001ca0:	4668      	mov	r0, sp
20001ca2:	f020 0107 	bic.w	r1, r0, #7
20001ca6:	468d      	mov	sp, r1
20001ca8:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001caa:	f24b 2080 	movw	r0, #45696	; 0xb280
20001cae:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cb2:	f7ff fee3 	bl	20001a7c <MSS_UART_isr>
20001cb6:	f24e 1300 	movw	r3, #57600	; 0xe100
20001cba:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001cbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
20001cc2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001cc6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001cca:	4685      	mov	sp, r0
20001ccc:	4770      	bx	lr
20001cce:	bf00      	nop

20001cd0 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001cd0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001cd2:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cda:	4298      	cmp	r0, r3
20001cdc:	d006      	beq.n	20001cec <MSS_UART_set_rxstatus_handler+0x1c>
20001cde:	f24b 2380 	movw	r3, #45696	; 0xb280
20001ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce6:	4298      	cmp	r0, r3
20001ce8:	d000      	beq.n	20001cec <MSS_UART_set_rxstatus_handler+0x1c>
20001cea:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001cec:	b901      	cbnz	r1, 20001cf0 <MSS_UART_set_rxstatus_handler+0x20>
20001cee:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001cf0:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf8:	4298      	cmp	r0, r3
20001cfa:	d005      	beq.n	20001d08 <MSS_UART_set_rxstatus_handler+0x38>
20001cfc:	f24b 2380 	movw	r3, #45696	; 0xb280
20001d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d04:	4298      	cmp	r0, r3
20001d06:	d120      	bne.n	20001d4a <MSS_UART_set_rxstatus_handler+0x7a>
20001d08:	b1f9      	cbz	r1, 20001d4a <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001d0a:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001d0c:	8903      	ldrh	r3, [r0, #8]
20001d0e:	b219      	sxth	r1, r3
20001d10:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001d14:	f003 031f 	and.w	r3, r3, #31
20001d18:	f04f 0201 	mov.w	r2, #1
20001d1c:	fa02 f403 	lsl.w	r4, r2, r3
20001d20:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d24:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d28:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001d2c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001d30:	6841      	ldr	r1, [r0, #4]
20001d32:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001d36:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d38:	b208      	sxth	r0, r1
20001d3a:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001d3e:	f001 011f 	and.w	r1, r1, #31
20001d42:	fa02 f201 	lsl.w	r2, r2, r1
20001d46:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001d4a:	bc10      	pop	{r4}
20001d4c:	4770      	bx	lr
20001d4e:	bf00      	nop

20001d50 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001d50:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d52:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5a:	4298      	cmp	r0, r3
20001d5c:	d006      	beq.n	20001d6c <MSS_UART_set_tx_handler+0x1c>
20001d5e:	f24b 2380 	movw	r3, #45696	; 0xb280
20001d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d66:	4298      	cmp	r0, r3
20001d68:	d000      	beq.n	20001d6c <MSS_UART_set_tx_handler+0x1c>
20001d6a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001d6c:	b901      	cbnz	r1, 20001d70 <MSS_UART_set_tx_handler+0x20>
20001d6e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d70:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d78:	4298      	cmp	r0, r3
20001d7a:	d005      	beq.n	20001d88 <MSS_UART_set_tx_handler+0x38>
20001d7c:	f24b 2380 	movw	r3, #45696	; 0xb280
20001d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d84:	4298      	cmp	r0, r3
20001d86:	d124      	bne.n	20001dd2 <MSS_UART_set_tx_handler+0x82>
20001d88:	b319      	cbz	r1, 20001dd2 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001d8a:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001d8c:	f04f 0300 	mov.w	r3, #0
20001d90:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
20001d92:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001d94:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d96:	b219      	sxth	r1, r3
20001d98:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001d9c:	f003 031f 	and.w	r3, r3, #31
20001da0:	f04f 0201 	mov.w	r2, #1
20001da4:	fa02 f403 	lsl.w	r4, r2, r3
20001da8:	f24e 1300 	movw	r3, #57600	; 0xe100
20001dac:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001db0:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001db4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001db8:	6841      	ldr	r1, [r0, #4]
20001dba:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001dbe:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001dc0:	b208      	sxth	r0, r1
20001dc2:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001dc6:	f001 011f 	and.w	r1, r1, #31
20001dca:	fa02 f201 	lsl.w	r2, r2, r1
20001dce:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001dd2:	bc10      	pop	{r4}
20001dd4:	4770      	bx	lr
20001dd6:	bf00      	nop

20001dd8 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001dd8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001dda:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de2:	4298      	cmp	r0, r3
20001de4:	d006      	beq.n	20001df4 <MSS_UART_set_modemstatus_handler+0x1c>
20001de6:	f24b 2380 	movw	r3, #45696	; 0xb280
20001dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dee:	4298      	cmp	r0, r3
20001df0:	d000      	beq.n	20001df4 <MSS_UART_set_modemstatus_handler+0x1c>
20001df2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001df4:	b901      	cbnz	r1, 20001df8 <MSS_UART_set_modemstatus_handler+0x20>
20001df6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001df8:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e00:	4298      	cmp	r0, r3
20001e02:	d005      	beq.n	20001e10 <MSS_UART_set_modemstatus_handler+0x38>
20001e04:	f24b 2380 	movw	r3, #45696	; 0xb280
20001e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e0c:	4298      	cmp	r0, r3
20001e0e:	d120      	bne.n	20001e52 <MSS_UART_set_modemstatus_handler+0x7a>
20001e10:	b1f9      	cbz	r1, 20001e52 <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
20001e12:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001e14:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001e16:	b219      	sxth	r1, r3
20001e18:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001e1c:	f003 031f 	and.w	r3, r3, #31
20001e20:	f04f 0201 	mov.w	r2, #1
20001e24:	fa02 f403 	lsl.w	r4, r2, r3
20001e28:	f24e 1300 	movw	r3, #57600	; 0xe100
20001e2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001e30:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001e34:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001e38:	6841      	ldr	r1, [r0, #4]
20001e3a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001e3e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001e40:	b208      	sxth	r0, r1
20001e42:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001e46:	f001 011f 	and.w	r1, r1, #31
20001e4a:	fa02 f201 	lsl.w	r2, r2, r1
20001e4e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001e52:	bc10      	pop	{r4}
20001e54:	4770      	bx	lr
20001e56:	bf00      	nop

20001e58 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001e58:	b410      	push	{r4}
20001e5a:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e5c:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001e60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e64:	4283      	cmp	r3, r0
20001e66:	d006      	beq.n	20001e76 <MSS_UART_fill_tx_fifo+0x1e>
20001e68:	f24b 2080 	movw	r0, #45696	; 0xb280
20001e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e70:	4283      	cmp	r3, r0
20001e72:	d000      	beq.n	20001e76 <MSS_UART_fill_tx_fifo+0x1e>
20001e74:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001e76:	b901      	cbnz	r1, 20001e7a <MSS_UART_fill_tx_fifo+0x22>
20001e78:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001e7a:	b902      	cbnz	r2, 20001e7e <MSS_UART_fill_tx_fifo+0x26>
20001e7c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001e7e:	f24b 20a8 	movw	r0, #45736	; 0xb2a8
20001e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e86:	4283      	cmp	r3, r0
20001e88:	d005      	beq.n	20001e96 <MSS_UART_fill_tx_fifo+0x3e>
20001e8a:	f24b 2080 	movw	r0, #45696	; 0xb280
20001e8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e92:	4283      	cmp	r3, r0
20001e94:	d126      	bne.n	20001ee4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001e96:	1e10      	subs	r0, r2, #0
20001e98:	bf18      	it	ne
20001e9a:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001e9c:	2900      	cmp	r1, #0
20001e9e:	bf0c      	ite	eq
20001ea0:	2400      	moveq	r4, #0
20001ea2:	f000 0401 	andne.w	r4, r0, #1
20001ea6:	b1ec      	cbz	r4, 20001ee4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001ea8:	681c      	ldr	r4, [r3, #0]
20001eaa:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001eae:	7a9c      	ldrb	r4, [r3, #10]
20001eb0:	ea4c 0404 	orr.w	r4, ip, r4
20001eb4:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001eb6:	f01c 0f20 	tst.w	ip, #32
20001eba:	d013      	beq.n	20001ee4 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001ebc:	2a0f      	cmp	r2, #15
20001ebe:	d904      	bls.n	20001eca <MSS_UART_fill_tx_fifo+0x72>
20001ec0:	f04f 0410 	mov.w	r4, #16
20001ec4:	f04f 0000 	mov.w	r0, #0
20001ec8:	e002      	b.n	20001ed0 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001eca:	b158      	cbz	r0, 20001ee4 <MSS_UART_fill_tx_fifo+0x8c>
20001ecc:	4614      	mov	r4, r2
20001ece:	e7f9      	b.n	20001ec4 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001ed0:	681a      	ldr	r2, [r3, #0]
20001ed2:	f811 c000 	ldrb.w	ip, [r1, r0]
20001ed6:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001eda:	f100 0001 	add.w	r0, r0, #1
20001ede:	42a0      	cmp	r0, r4
20001ee0:	d3f6      	bcc.n	20001ed0 <MSS_UART_fill_tx_fifo+0x78>
20001ee2:	e001      	b.n	20001ee8 <MSS_UART_fill_tx_fifo+0x90>
20001ee4:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001ee8:	bc10      	pop	{r4}
20001eea:	4770      	bx	lr

20001eec <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001eec:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001eee:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef6:	4298      	cmp	r0, r3
20001ef8:	d009      	beq.n	20001f0e <MSS_UART_get_rx_status+0x22>
20001efa:	f24b 2380 	movw	r3, #45696	; 0xb280
20001efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f02:	4298      	cmp	r0, r3
20001f04:	d003      	beq.n	20001f0e <MSS_UART_get_rx_status+0x22>
20001f06:	be00      	bkpt	0x0000
20001f08:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001f0c:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001f0e:	6813      	ldr	r3, [r2, #0]
20001f10:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001f12:	7a93      	ldrb	r3, [r2, #10]
20001f14:	ea40 0003 	orr.w	r0, r0, r3
20001f18:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001f1c:	f04f 0300 	mov.w	r3, #0
20001f20:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001f22:	4770      	bx	lr

20001f24 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f24:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f2c:	4298      	cmp	r0, r3
20001f2e:	d009      	beq.n	20001f44 <MSS_UART_get_modem_status+0x20>
20001f30:	f24b 2380 	movw	r3, #45696	; 0xb280
20001f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f38:	4298      	cmp	r0, r3
20001f3a:	d003      	beq.n	20001f44 <MSS_UART_get_modem_status+0x20>
20001f3c:	be00      	bkpt	0x0000
20001f3e:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001f42:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001f44:	6803      	ldr	r3, [r0, #0]
20001f46:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001f48:	4770      	bx	lr
20001f4a:	bf00      	nop

20001f4c <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f4c:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f54:	4298      	cmp	r0, r3
20001f56:	d009      	beq.n	20001f6c <MSS_UART_get_tx_status+0x20>
20001f58:	f24b 2380 	movw	r3, #45696	; 0xb280
20001f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f60:	4298      	cmp	r0, r3
20001f62:	d003      	beq.n	20001f6c <MSS_UART_get_tx_status+0x20>
20001f64:	be00      	bkpt	0x0000
20001f66:	f04f 0000 	mov.w	r0, #0
20001f6a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001f6c:	6803      	ldr	r3, [r0, #0]
20001f6e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001f70:	7a82      	ldrb	r2, [r0, #10]
20001f72:	ea43 0202 	orr.w	r2, r3, r2
20001f76:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001f78:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001f7c:	4770      	bx	lr
20001f7e:	bf00      	nop

20001f80 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001f80:	b570      	push	{r4, r5, r6, lr}
20001f82:	4604      	mov	r4, r0
20001f84:	460d      	mov	r5, r1
20001f86:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f88:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f90:	4298      	cmp	r0, r3
20001f92:	d006      	beq.n	20001fa2 <MSS_UART_init+0x22>
20001f94:	f24b 2380 	movw	r3, #45696	; 0xb280
20001f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f9c:	4298      	cmp	r0, r3
20001f9e:	d000      	beq.n	20001fa2 <MSS_UART_init+0x22>
20001fa0:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001fa2:	b905      	cbnz	r5, 20001fa6 <MSS_UART_init+0x26>
20001fa4:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001fa6:	f001 fa8f 	bl	200034c8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001faa:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb2:	429c      	cmp	r4, r3
20001fb4:	d126      	bne.n	20002004 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001fb6:	f24b 23a8 	movw	r3, #45736	; 0xb2a8
20001fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001fc2:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001fc4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001fc8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001fca:	f04f 020a 	mov.w	r2, #10
20001fce:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001fd0:	f64a 3368 	movw	r3, #43880	; 0xab68
20001fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fd8:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001fda:	f242 0300 	movw	r3, #8192	; 0x2000
20001fde:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001fe4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001fe8:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001fea:	f24e 1200 	movw	r2, #57600	; 0xe100
20001fee:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001ff2:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001ff6:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001ffc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002000:	631a      	str	r2, [r3, #48]	; 0x30
20002002:	e025      	b.n	20002050 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002004:	f240 0300 	movw	r3, #0
20002008:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000200c:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000200e:	f240 0300 	movw	r3, #0
20002012:	f2c4 2320 	movt	r3, #16928	; 0x4220
20002016:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20002018:	f04f 030b 	mov.w	r3, #11
2000201c:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
2000201e:	f64a 336c 	movw	r3, #43884	; 0xab6c
20002022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002026:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20002028:	f242 0300 	movw	r3, #8192	; 0x2000
2000202c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20002036:	631a      	str	r2, [r3, #48]	; 0x30
20002038:	f24e 1200 	movw	r2, #57600	; 0xe100
2000203c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
20002044:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20002048:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000204a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000204e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20002050:	6823      	ldr	r3, [r4, #0]
20002052:	f04f 0200 	mov.w	r2, #0
20002056:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20002058:	b915      	cbnz	r5, 20002060 <MSS_UART_init+0xe0>
2000205a:	f04f 0501 	mov.w	r5, #1
2000205e:	e00f      	b.n	20002080 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20002060:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20002064:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002068:	ea4f 1515 	mov.w	r5, r5, lsr #4
2000206c:	bf18      	it	ne
2000206e:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002070:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20002074:	bf38      	it	cc
20002076:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002078:	d302      	bcc.n	20002080 <MSS_UART_init+0x100>
2000207a:	be00      	bkpt	0x0000
2000207c:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20002080:	6863      	ldr	r3, [r4, #4]
20002082:	f04f 0201 	mov.w	r2, #1
20002086:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
2000208a:	6823      	ldr	r3, [r4, #0]
2000208c:	ea4f 2215 	mov.w	r2, r5, lsr #8
20002090:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002092:	6823      	ldr	r3, [r4, #0]
20002094:	b2ed      	uxtb	r5, r5
20002096:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002098:	6862      	ldr	r2, [r4, #4]
2000209a:	f04f 0300 	mov.w	r3, #0
2000209e:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200020a2:	6822      	ldr	r2, [r4, #0]
200020a4:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200020a6:	6822      	ldr	r2, [r4, #0]
200020a8:	f04f 010e 	mov.w	r1, #14
200020ac:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200020ae:	6862      	ldr	r2, [r4, #4]
200020b0:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200020b4:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200020b6:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
200020b8:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200020ba:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
200020bc:	f641 22ed 	movw	r2, #6893	; 0x1aed
200020c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020c4:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200020c6:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200020c8:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200020ca:	72a3      	strb	r3, [r4, #10]
}
200020cc:	bd70      	pop	{r4, r5, r6, pc}
200020ce:	bf00      	nop

200020d0 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200020d0:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
200020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020d8:	4298      	cmp	r0, r3
200020da:	d006      	beq.n	200020ea <MSS_I2C_get_status+0x1a>
200020dc:	f24b 3344 	movw	r3, #45892	; 0xb344
200020e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e4:	4298      	cmp	r0, r3
200020e6:	d000      	beq.n	200020ea <MSS_I2C_get_status+0x1a>
200020e8:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
200020ea:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
200020ee:	4770      	bx	lr

200020f0 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
200020f0:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200020f2:	f24b 22d0 	movw	r2, #45776	; 0xb2d0
200020f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020fa:	4290      	cmp	r0, r2
200020fc:	d006      	beq.n	2000210c <MSS_I2C_wait_complete+0x1c>
200020fe:	f24b 3244 	movw	r2, #45892	; 0xb344
20002102:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002106:	4290      	cmp	r0, r2
20002108:	d000      	beq.n	2000210c <MSS_I2C_wait_complete+0x1c>
2000210a:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
2000210c:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
2000210e:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20002112:	2801      	cmp	r0, #1
20002114:	d0fb      	beq.n	2000210e <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
20002116:	4770      	bx	lr

20002118 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
20002118:	6c03      	ldr	r3, [r0, #64]	; 0x40
2000211a:	b17b      	cbz	r3, 2000213c <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
2000211c:	428b      	cmp	r3, r1
2000211e:	d903      	bls.n	20002128 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
20002120:	ebc1 0303 	rsb	r3, r1, r3
20002124:	6403      	str	r3, [r0, #64]	; 0x40
20002126:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
20002128:	f04f 0303 	mov.w	r3, #3
2000212c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20002130:	f04f 0300 	mov.w	r3, #0
20002134:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
20002136:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
2000213a:	6403      	str	r3, [r0, #64]	; 0x40
2000213c:	4770      	bx	lr
2000213e:	bf00      	nop

20002140 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002140:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002148:	4298      	cmp	r0, r3
2000214a:	d006      	beq.n	2000215a <MSS_I2C_set_slave_mem_offset_length+0x1a>
2000214c:	f24b 3344 	movw	r3, #45892	; 0xb344
20002150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002154:	4298      	cmp	r0, r3
20002156:	d000      	beq.n	2000215a <MSS_I2C_set_slave_mem_offset_length+0x1a>
20002158:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
2000215a:	2902      	cmp	r1, #2
2000215c:	d904      	bls.n	20002168 <MSS_I2C_set_slave_mem_offset_length+0x28>
2000215e:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20002160:	f04f 0302 	mov.w	r3, #2
20002164:	6603      	str	r3, [r0, #96]	; 0x60
20002166:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20002168:	6601      	str	r1, [r0, #96]	; 0x60
2000216a:	4770      	bx	lr

2000216c <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000216c:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002174:	4298      	cmp	r0, r3
20002176:	d006      	beq.n	20002186 <MSS_I2C_register_write_handler+0x1a>
20002178:	f24b 3344 	movw	r3, #45892	; 0xb344
2000217c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002180:	4298      	cmp	r0, r3
20002182:	d000      	beq.n	20002186 <MSS_I2C_register_write_handler+0x1a>
20002184:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20002186:	6641      	str	r1, [r0, #100]	; 0x64
}
20002188:	4770      	bx	lr
2000218a:	bf00      	nop

2000218c <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
2000218c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20002190:	b11b      	cbz	r3, 2000219a <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20002192:	6983      	ldr	r3, [r0, #24]
20002194:	f04f 0201 	mov.w	r2, #1
20002198:	609a      	str	r2, [r3, #8]
2000219a:	4770      	bx	lr

2000219c <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
2000219c:	b530      	push	{r4, r5, lr}
2000219e:	b083      	sub	sp, #12
200021a0:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200021a2:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
200021a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021aa:	4298      	cmp	r0, r3
200021ac:	d006      	beq.n	200021bc <mss_i2c_isr+0x20>
200021ae:	f24b 3344 	movw	r3, #45892	; 0xb344
200021b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021b6:	4298      	cmp	r0, r3
200021b8:	d000      	beq.n	200021bc <mss_i2c_isr+0x20>
200021ba:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
200021bc:	6962      	ldr	r2, [r4, #20]
200021be:	7913      	ldrb	r3, [r2, #4]
200021c0:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
200021c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
200021c8:	f1a3 0308 	sub.w	r3, r3, #8
200021cc:	2bd0      	cmp	r3, #208	; 0xd0
200021ce:	f200 828e 	bhi.w	200026ee <mss_i2c_isr+0x552>
200021d2:	e8df f013 	tbh	[pc, r3, lsl #1]
200021d6:	00d1      	.short	0x00d1
200021d8:	028c028c 	.word	0x028c028c
200021dc:	028c028c 	.word	0x028c028c
200021e0:	028c028c 	.word	0x028c028c
200021e4:	00d1028c 	.word	0x00d1028c
200021e8:	028c028c 	.word	0x028c028c
200021ec:	028c028c 	.word	0x028c028c
200021f0:	028c028c 	.word	0x028c028c
200021f4:	0106028c 	.word	0x0106028c
200021f8:	028c028c 	.word	0x028c028c
200021fc:	028c028c 	.word	0x028c028c
20002200:	028c028c 	.word	0x028c028c
20002204:	00f7028c 	.word	0x00f7028c
20002208:	028c028c 	.word	0x028c028c
2000220c:	028c028c 	.word	0x028c028c
20002210:	028c028c 	.word	0x028c028c
20002214:	0106028c 	.word	0x0106028c
20002218:	028c028c 	.word	0x028c028c
2000221c:	028c028c 	.word	0x028c028c
20002220:	028c028c 	.word	0x028c028c
20002224:	0144028c 	.word	0x0144028c
20002228:	028c028c 	.word	0x028c028c
2000222c:	028c028c 	.word	0x028c028c
20002230:	028c028c 	.word	0x028c028c
20002234:	00f2028c 	.word	0x00f2028c
20002238:	028c028c 	.word	0x028c028c
2000223c:	028c028c 	.word	0x028c028c
20002240:	028c028c 	.word	0x028c028c
20002244:	0153028c 	.word	0x0153028c
20002248:	028c028c 	.word	0x028c028c
2000224c:	028c028c 	.word	0x028c028c
20002250:	028c028c 	.word	0x028c028c
20002254:	016e028c 	.word	0x016e028c
20002258:	028c028c 	.word	0x028c028c
2000225c:	028c028c 	.word	0x028c028c
20002260:	028c028c 	.word	0x028c028c
20002264:	017d028c 	.word	0x017d028c
20002268:	028c028c 	.word	0x028c028c
2000226c:	028c028c 	.word	0x028c028c
20002270:	028c028c 	.word	0x028c028c
20002274:	018f028c 	.word	0x018f028c
20002278:	028c028c 	.word	0x028c028c
2000227c:	028c028c 	.word	0x028c028c
20002280:	028c028c 	.word	0x028c028c
20002284:	01d0028c 	.word	0x01d0028c
20002288:	028c028c 	.word	0x028c028c
2000228c:	028c028c 	.word	0x028c028c
20002290:	028c028c 	.word	0x028c028c
20002294:	01cc028c 	.word	0x01cc028c
20002298:	028c028c 	.word	0x028c028c
2000229c:	028c028c 	.word	0x028c028c
200022a0:	028c028c 	.word	0x028c028c
200022a4:	01d0028c 	.word	0x01d0028c
200022a8:	028c028c 	.word	0x028c028c
200022ac:	028c028c 	.word	0x028c028c
200022b0:	028c028c 	.word	0x028c028c
200022b4:	01cc028c 	.word	0x01cc028c
200022b8:	028c028c 	.word	0x028c028c
200022bc:	028c028c 	.word	0x028c028c
200022c0:	028c028c 	.word	0x028c028c
200022c4:	01e6028c 	.word	0x01e6028c
200022c8:	028c028c 	.word	0x028c028c
200022cc:	028c028c 	.word	0x028c028c
200022d0:	028c028c 	.word	0x028c028c
200022d4:	01bb028c 	.word	0x01bb028c
200022d8:	028c028c 	.word	0x028c028c
200022dc:	028c028c 	.word	0x028c028c
200022e0:	028c028c 	.word	0x028c028c
200022e4:	01e6028c 	.word	0x01e6028c
200022e8:	028c028c 	.word	0x028c028c
200022ec:	028c028c 	.word	0x028c028c
200022f0:	028c028c 	.word	0x028c028c
200022f4:	01bb028c 	.word	0x01bb028c
200022f8:	028c028c 	.word	0x028c028c
200022fc:	028c028c 	.word	0x028c028c
20002300:	028c028c 	.word	0x028c028c
20002304:	01ff028c 	.word	0x01ff028c
20002308:	028c028c 	.word	0x028c028c
2000230c:	028c028c 	.word	0x028c028c
20002310:	028c028c 	.word	0x028c028c
20002314:	0248028c 	.word	0x0248028c
20002318:	028c028c 	.word	0x028c028c
2000231c:	028c028c 	.word	0x028c028c
20002320:	028c028c 	.word	0x028c028c
20002324:	0248028c 	.word	0x0248028c
20002328:	028c028c 	.word	0x028c028c
2000232c:	028c028c 	.word	0x028c028c
20002330:	028c028c 	.word	0x028c028c
20002334:	0248028c 	.word	0x0248028c
20002338:	028c028c 	.word	0x028c028c
2000233c:	028c028c 	.word	0x028c028c
20002340:	028c028c 	.word	0x028c028c
20002344:	027a028c 	.word	0x027a028c
20002348:	028c028c 	.word	0x028c028c
2000234c:	028c028c 	.word	0x028c028c
20002350:	028c028c 	.word	0x028c028c
20002354:	027a028c 	.word	0x027a028c
20002358:	028c028c 	.word	0x028c028c
2000235c:	028c028c 	.word	0x028c028c
20002360:	028c028c 	.word	0x028c028c
20002364:	028c028c 	.word	0x028c028c
20002368:	028c028c 	.word	0x028c028c
2000236c:	028c028c 	.word	0x028c028c
20002370:	028c028c 	.word	0x028c028c
20002374:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20002378:	69a3      	ldr	r3, [r4, #24]
2000237a:	f04f 0200 	mov.w	r2, #0
2000237e:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20002380:	6963      	ldr	r3, [r4, #20]
20002382:	7922      	ldrb	r2, [r4, #4]
20002384:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20002386:	69a3      	ldr	r3, [r4, #24]
20002388:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000238a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
2000238e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20002390:	b90b      	cbnz	r3, 20002396 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20002392:	62a3      	str	r3, [r4, #40]	; 0x28
20002394:	e003      	b.n	2000239e <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20002396:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20002398:	bf04      	itt	eq
2000239a:	2300      	moveq	r3, #0
2000239c:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
2000239e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200023a2:	b11b      	cbz	r3, 200023ac <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
200023a4:	f04f 0300 	mov.w	r3, #0
200023a8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
200023ac:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
200023b0:	7a22      	ldrb	r2, [r4, #8]
200023b2:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
200023b4:	bf18      	it	ne
200023b6:	7223      	strbne	r3, [r4, #8]
200023b8:	e1af      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200023ba:	69a3      	ldr	r3, [r4, #24]
200023bc:	f04f 0201 	mov.w	r2, #1
200023c0:	615a      	str	r2, [r3, #20]
            break;
200023c2:	e1aa      	b.n	2000271a <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200023c4:	69a3      	ldr	r3, [r4, #24]
200023c6:	f04f 0201 	mov.w	r2, #1
200023ca:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200023cc:	f04f 0302 	mov.w	r3, #2
200023d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
200023d4:	f04f 0300 	mov.w	r3, #0
200023d8:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200023da:	4620      	mov	r0, r4
200023dc:	f7ff fed6 	bl	2000218c <enable_slave_if_required>
            break;
200023e0:	e19b      	b.n	2000271a <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
200023e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
200023e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
200023e6:	428b      	cmp	r3, r1
200023e8:	d206      	bcs.n	200023f8 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
200023ea:	6a21      	ldr	r1, [r4, #32]
200023ec:	5cc9      	ldrb	r1, [r1, r3]
200023ee:	7211      	strb	r1, [r2, #8]
200023f0:	f103 0301 	add.w	r3, r3, #1
200023f4:	62a3      	str	r3, [r4, #40]	; 0x28
200023f6:	e190      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
200023f8:	7a23      	ldrb	r3, [r4, #8]
200023fa:	2b03      	cmp	r3, #3
200023fc:	d105      	bne.n	2000240a <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
200023fe:	f04f 0301 	mov.w	r3, #1
20002402:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002404:	69a2      	ldr	r2, [r4, #24]
20002406:	6153      	str	r3, [r2, #20]
20002408:	e187      	b.n	2000271a <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
2000240a:	f04f 0300 	mov.w	r3, #0
2000240e:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20002410:	7c23      	ldrb	r3, [r4, #16]
20002412:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20002416:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
2000241a:	b93b      	cbnz	r3, 2000242c <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
2000241c:	69a3      	ldr	r3, [r4, #24]
2000241e:	f04f 0501 	mov.w	r5, #1
20002422:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20002424:	4620      	mov	r0, r4
20002426:	f7ff feb1 	bl	2000218c <enable_slave_if_required>
2000242a:	e013      	b.n	20002454 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
2000242c:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000242e:	b21a      	sxth	r2, r3
20002430:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002434:	f003 031f 	and.w	r3, r3, #31
20002438:	f04f 0101 	mov.w	r1, #1
2000243c:	fa01 f103 	lsl.w	r1, r1, r3
20002440:	f24e 1300 	movw	r3, #57600	; 0xe100
20002444:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002448:	f102 0220 	add.w	r2, r2, #32
2000244c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002450:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002454:	f04f 0300 	mov.w	r3, #0
20002458:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
2000245c:	e15c      	b.n	20002718 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000245e:	69a3      	ldr	r3, [r4, #24]
20002460:	f04f 0201 	mov.w	r2, #1
20002464:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002466:	f04f 0302 	mov.w	r3, #2
2000246a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000246e:	f04f 0300 	mov.w	r3, #0
20002472:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002474:	4620      	mov	r0, r4
20002476:	f7ff fe89 	bl	2000218c <enable_slave_if_required>

            break;
2000247a:	e14e      	b.n	2000271a <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
2000247c:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000247e:	2b01      	cmp	r3, #1
20002480:	d904      	bls.n	2000248c <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002482:	69a3      	ldr	r3, [r4, #24]
20002484:	f04f 0201 	mov.w	r2, #1
20002488:	609a      	str	r2, [r3, #8]
2000248a:	e146      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
2000248c:	2b01      	cmp	r3, #1
2000248e:	d104      	bne.n	2000249a <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002490:	69a3      	ldr	r3, [r4, #24]
20002492:	f04f 0200 	mov.w	r2, #0
20002496:	609a      	str	r2, [r3, #8]
20002498:	e13f      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000249a:	69a2      	ldr	r2, [r4, #24]
2000249c:	f04f 0301 	mov.w	r3, #1
200024a0:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200024a2:	69a2      	ldr	r2, [r4, #24]
200024a4:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
200024a6:	f04f 0300 	mov.w	r3, #0
200024aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
200024ae:	7223      	strb	r3, [r4, #8]
200024b0:	e133      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200024b2:	69a3      	ldr	r3, [r4, #24]
200024b4:	f04f 0201 	mov.w	r2, #1
200024b8:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200024ba:	f04f 0302 	mov.w	r3, #2
200024be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200024c2:	f04f 0300 	mov.w	r3, #0
200024c6:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200024c8:	4620      	mov	r0, r4
200024ca:	f7ff fe5f 	bl	2000218c <enable_slave_if_required>
            break;
200024ce:	e124      	b.n	2000271a <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
200024d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200024d2:	7a11      	ldrb	r1, [r2, #8]
200024d4:	6b22      	ldr	r2, [r4, #48]	; 0x30
200024d6:	54d1      	strb	r1, [r2, r3]
200024d8:	f103 0301 	add.w	r3, r3, #1
200024dc:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
200024de:	6b62      	ldr	r2, [r4, #52]	; 0x34
200024e0:	f102 32ff 	add.w	r2, r2, #4294967295
200024e4:	4293      	cmp	r3, r2
200024e6:	f0c0 8118 	bcc.w	2000271a <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200024ea:	69a3      	ldr	r3, [r4, #24]
200024ec:	f04f 0200 	mov.w	r2, #0
200024f0:	609a      	str	r2, [r3, #8]
200024f2:	e112      	b.n	2000271a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
200024f4:	7a11      	ldrb	r1, [r2, #8]
200024f6:	6b22      	ldr	r2, [r4, #48]	; 0x30
200024f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200024fa:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200024fc:	7c23      	ldrb	r3, [r4, #16]
200024fe:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20002502:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
20002506:	b93b      	cbnz	r3, 20002518 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20002508:	69a3      	ldr	r3, [r4, #24]
2000250a:	f04f 0501 	mov.w	r5, #1
2000250e:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20002510:	4620      	mov	r0, r4
20002512:	f7ff fe3b 	bl	2000218c <enable_slave_if_required>
20002516:	e013      	b.n	20002540 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20002518:	8a63      	ldrh	r3, [r4, #18]
2000251a:	b21a      	sxth	r2, r3
2000251c:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002520:	f003 031f 	and.w	r3, r3, #31
20002524:	f04f 0101 	mov.w	r1, #1
20002528:	fa01 f103 	lsl.w	r1, r1, r3
2000252c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002530:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002534:	f102 0220 	add.w	r2, r2, #32
20002538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000253c:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002540:	f04f 0300 	mov.w	r3, #0
20002544:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20002546:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
2000254a:	e0e5      	b.n	20002718 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000254c:	69a3      	ldr	r3, [r4, #24]
2000254e:	f04f 0201 	mov.w	r2, #1
20002552:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20002554:	f04f 0300 	mov.w	r3, #0
20002558:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000255a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000255e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002562:	2b00      	cmp	r3, #0
20002564:	f000 80d9 	beq.w	2000271a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002568:	69a3      	ldr	r3, [r4, #24]
2000256a:	615a      	str	r2, [r3, #20]
2000256c:	e0d5      	b.n	2000271a <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
2000256e:	f04f 0301 	mov.w	r3, #1
20002572:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002576:	f04f 0304 	mov.w	r3, #4
2000257a:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
2000257c:	f04f 0300 	mov.w	r3, #0
20002580:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002582:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002584:	69a3      	ldr	r3, [r4, #24]
20002586:	695a      	ldr	r2, [r3, #20]
20002588:	b132      	cbz	r2, 20002598 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
2000258a:	f04f 0200 	mov.w	r2, #0
2000258e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002590:	f04f 0301 	mov.w	r3, #1
20002594:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002598:	f04f 0301 	mov.w	r3, #1
2000259c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
200025a0:	e0bb      	b.n	2000271a <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
200025a2:	6d21      	ldr	r1, [r4, #80]	; 0x50
200025a4:	b161      	cbz	r1, 200025c0 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
200025a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
200025a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
200025aa:	4283      	cmp	r3, r0
200025ac:	d20d      	bcs.n	200025ca <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
200025ae:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
200025b0:	54ca      	strb	r2, [r1, r3]
200025b2:	f103 0301 	add.w	r3, r3, #1
200025b6:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
200025b8:	68e3      	ldr	r3, [r4, #12]
200025ba:	eb02 2203 	add.w	r2, r2, r3, lsl #8
200025be:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
200025c0:	6da2      	ldr	r2, [r4, #88]	; 0x58
200025c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
200025c4:	429a      	cmp	r2, r3
200025c6:	f0c0 80a8 	bcc.w	2000271a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200025ca:	69a3      	ldr	r3, [r4, #24]
200025cc:	f04f 0200 	mov.w	r2, #0
200025d0:	609a      	str	r2, [r3, #8]
200025d2:	e0a2      	b.n	2000271a <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200025d4:	7a23      	ldrb	r3, [r4, #8]
200025d6:	2b04      	cmp	r3, #4
200025d8:	d121      	bne.n	2000261e <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200025da:	6da2      	ldr	r2, [r4, #88]	; 0x58
200025dc:	6e23      	ldr	r3, [r4, #96]	; 0x60
200025de:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200025e0:	bf04      	itt	eq
200025e2:	68e3      	ldreq	r3, [r4, #12]
200025e4:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200025e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
200025e8:	b1a3      	cbz	r3, 20002614 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200025ea:	4620      	mov	r0, r4
200025ec:	6d21      	ldr	r1, [r4, #80]	; 0x50
200025ee:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
200025f2:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200025f4:	b938      	cbnz	r0, 20002606 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200025f6:	4620      	mov	r0, r4
200025f8:	f7ff fdc8 	bl	2000218c <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200025fc:	69a3      	ldr	r3, [r4, #24]
200025fe:	f04f 0201 	mov.w	r2, #1
20002602:	609a      	str	r2, [r3, #8]
20002604:	e011      	b.n	2000262a <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002606:	69a2      	ldr	r2, [r4, #24]
20002608:	f04f 0300 	mov.w	r3, #0
2000260c:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000260e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
20002612:	e00a      	b.n	2000262a <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002614:	69a3      	ldr	r3, [r4, #24]
20002616:	f04f 0201 	mov.w	r2, #1
2000261a:	609a      	str	r2, [r3, #8]
2000261c:	e005      	b.n	2000262a <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
2000261e:	f04f 0300 	mov.w	r3, #0
20002622:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002624:	4620      	mov	r0, r4
20002626:	f7ff fdb1 	bl	2000218c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000262a:	f04f 0300 	mov.w	r3, #0
2000262e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002632:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002636:	b11b      	cbz	r3, 20002640 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002638:	69a3      	ldr	r3, [r4, #24]
2000263a:	f04f 0201 	mov.w	r2, #1
2000263e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002640:	f04f 0300 	mov.w	r3, #0
20002644:	7223      	strb	r3, [r4, #8]
            break;
20002646:	e068      	b.n	2000271a <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20002648:	f04f 0300 	mov.w	r3, #0
2000264c:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
2000264e:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002650:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002654:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002656:	bf04      	itt	eq
20002658:	2302      	moveq	r3, #2
2000265a:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
2000265e:	4620      	mov	r0, r4
20002660:	f7ff fd94 	bl	2000218c <enable_slave_if_required>

            break;
20002664:	e059      	b.n	2000271a <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002666:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000266a:	2ba8      	cmp	r3, #168	; 0xa8
2000266c:	d113      	bne.n	20002696 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
2000266e:	f04f 0305 	mov.w	r3, #5
20002672:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
20002674:	f04f 0300 	mov.w	r3, #0
20002678:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
2000267a:	f04f 0301 	mov.w	r3, #1
2000267e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20002682:	69a3      	ldr	r3, [r4, #24]
20002684:	695a      	ldr	r2, [r3, #20]
20002686:	b132      	cbz	r2, 20002696 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002688:	f04f 0200 	mov.w	r2, #0
2000268c:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
2000268e:	f04f 0301 	mov.w	r3, #1
20002692:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20002696:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20002698:	6ca2      	ldr	r2, [r4, #72]	; 0x48
2000269a:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
2000269c:	bf23      	ittte	cs
2000269e:	6963      	ldrcs	r3, [r4, #20]
200026a0:	f04f 32ff 	movcs.w	r2, #4294967295
200026a4:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
200026a6:	6962      	ldrcc	r2, [r4, #20]
200026a8:	bf3f      	itttt	cc
200026aa:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
200026ac:	5cc9      	ldrbcc	r1, [r1, r3]
200026ae:	7211      	strbcc	r1, [r2, #8]
200026b0:	3301      	addcc	r3, #1
200026b2:	bf38      	it	cc
200026b4:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
200026b6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
200026b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
200026ba:	429a      	cmp	r2, r3
200026bc:	d32d      	bcc.n	2000271a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200026be:	69a2      	ldr	r2, [r4, #24]
200026c0:	f04f 0300 	mov.w	r3, #0
200026c4:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
200026c6:	64e3      	str	r3, [r4, #76]	; 0x4c
200026c8:	e027      	b.n	2000271a <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
200026ca:	f04f 0300 	mov.w	r3, #0
200026ce:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200026d0:	69a2      	ldr	r2, [r4, #24]
200026d2:	f04f 0101 	mov.w	r1, #1
200026d6:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200026d8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200026dc:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200026e0:	b10b      	cbz	r3, 200026e6 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200026e2:	69a3      	ldr	r3, [r4, #24]
200026e4:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026e6:	f04f 0300 	mov.w	r3, #0
200026ea:	7223      	strb	r3, [r4, #8]
            break;
200026ec:	e015      	b.n	2000271a <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
200026ee:	69a2      	ldr	r2, [r4, #24]
200026f0:	f04f 0300 	mov.w	r3, #0
200026f4:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200026f6:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200026f8:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
200026fa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
200026fe:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20002700:	bf04      	itt	eq
20002702:	2302      	moveq	r3, #2
20002704:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002708:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
2000270c:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000270e:	bf04      	itt	eq
20002710:	2302      	moveq	r3, #2
20002712:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
20002716:	e000      	b.n	2000271a <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
20002718:	b11d      	cbz	r5, 20002722 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000271a:	69a3      	ldr	r3, [r4, #24]
2000271c:	f04f 0200 	mov.w	r2, #0
20002720:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20002722:	6963      	ldr	r3, [r4, #20]
20002724:	791b      	ldrb	r3, [r3, #4]
20002726:	f88d 3007 	strb.w	r3, [sp, #7]
}
2000272a:	b003      	add	sp, #12
2000272c:	bd30      	pop	{r4, r5, pc}
2000272e:	bf00      	nop

20002730 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
20002730:	6943      	ldr	r3, [r0, #20]
20002732:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
20002734:	6943      	ldr	r3, [r0, #20]
20002736:	f04f 0254 	mov.w	r2, #84	; 0x54
2000273a:	741a      	strb	r2, [r3, #16]
}
2000273c:	4770      	bx	lr
2000273e:	bf00      	nop

20002740 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002740:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002742:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002746:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000274a:	4298      	cmp	r0, r3
2000274c:	d007      	beq.n	2000275e <MSS_I2C_enable_smbus_irq+0x1e>
2000274e:	f24b 3344 	movw	r3, #45892	; 0xb344
20002752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002756:	4298      	cmp	r0, r3
20002758:	d028      	beq.n	200027ac <MSS_I2C_enable_smbus_irq+0x6c>
2000275a:	be00      	bkpt	0x0000
2000275c:	e026      	b.n	200027ac <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
2000275e:	f011 0f01 	tst.w	r1, #1
20002762:	d011      	beq.n	20002788 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002764:	f24e 1300 	movw	r3, #57600	; 0xe100
20002768:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000276c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
20002770:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002774:	f24b 22d0 	movw	r2, #45776	; 0xb2d0
20002778:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000277c:	69d2      	ldr	r2, [r2, #28]
2000277e:	f04f 0501 	mov.w	r5, #1
20002782:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002786:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002788:	f011 0f02 	tst.w	r1, #2
2000278c:	d030      	beq.n	200027f0 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000278e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002792:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002796:	f44f 3280 	mov.w	r2, #65536	; 0x10000
2000279a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
2000279e:	69c1      	ldr	r1, [r0, #28]
200027a0:	f04f 0001 	mov.w	r0, #1
200027a4:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200027a8:	601a      	str	r2, [r3, #0]
200027aa:	e021      	b.n	200027f0 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200027ac:	f011 0f01 	tst.w	r1, #1
200027b0:	d00d      	beq.n	200027ce <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200027b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200027b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027ba:	f44f 2280 	mov.w	r2, #262144	; 0x40000
200027be:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
200027c2:	69c4      	ldr	r4, [r0, #28]
200027c4:	f04f 0501 	mov.w	r5, #1
200027c8:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200027cc:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200027ce:	f011 0f02 	tst.w	r1, #2
200027d2:	d00d      	beq.n	200027f0 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200027d4:	f24e 1300 	movw	r3, #57600	; 0xe100
200027d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200027e0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
200027e4:	69c1      	ldr	r1, [r0, #28]
200027e6:	f04f 0001 	mov.w	r0, #1
200027ea:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200027ee:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
200027f0:	bc30      	pop	{r4, r5}
200027f2:	4770      	bx	lr

200027f4 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200027f4:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
200027f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027fc:	4298      	cmp	r0, r3
200027fe:	d007      	beq.n	20002810 <MSS_I2C_disable_smbus_irq+0x1c>
20002800:	f24b 3344 	movw	r3, #45892	; 0xb344
20002804:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002808:	4298      	cmp	r0, r3
2000280a:	d026      	beq.n	2000285a <MSS_I2C_disable_smbus_irq+0x66>
2000280c:	be00      	bkpt	0x0000
2000280e:	e024      	b.n	2000285a <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002810:	f011 0f01 	tst.w	r1, #1
20002814:	d010      	beq.n	20002838 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002816:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
2000281a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000281e:	69db      	ldr	r3, [r3, #28]
20002820:	f04f 0200 	mov.w	r2, #0
20002824:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002828:	f24e 1300 	movw	r3, #57600	; 0xe100
2000282c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002830:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20002834:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
20002838:	f011 0f02 	tst.w	r1, #2
2000283c:	d02d      	beq.n	2000289a <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
2000283e:	69c3      	ldr	r3, [r0, #28]
20002840:	f04f 0200 	mov.w	r2, #0
20002844:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
20002848:	f24e 1300 	movw	r3, #57600	; 0xe100
2000284c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002850:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
20002858:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
2000285a:	f011 0f01 	tst.w	r1, #1
2000285e:	d00c      	beq.n	2000287a <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002860:	69c3      	ldr	r3, [r0, #28]
20002862:	f04f 0200 	mov.w	r2, #0
20002866:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
2000286a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000286e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002872:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20002876:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
2000287a:	f011 0f02 	tst.w	r1, #2
2000287e:	d00c      	beq.n	2000289a <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002880:	69c3      	ldr	r3, [r0, #28]
20002882:	f04f 0200 	mov.w	r2, #0
20002886:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
2000288a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000288e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002892:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20002896:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
2000289a:	4770      	bx	lr

2000289c <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
2000289c:	69c3      	ldr	r3, [r0, #28]
2000289e:	f04f 0200 	mov.w	r2, #0
200028a2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
200028a6:	4770      	bx	lr

200028a8 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
200028a8:	69c3      	ldr	r3, [r0, #28]
200028aa:	f04f 0201 	mov.w	r2, #1
200028ae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
200028b2:	4770      	bx	lr

200028b4 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
200028b4:	69c3      	ldr	r3, [r0, #28]
200028b6:	f04f 0201 	mov.w	r2, #1
200028ba:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
200028be:	4770      	bx	lr

200028c0 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
200028c0:	69c3      	ldr	r3, [r0, #28]
200028c2:	f04f 0200 	mov.w	r2, #0
200028c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200028ca:	4770      	bx	lr

200028cc <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
200028cc:	69c3      	ldr	r3, [r0, #28]
200028ce:	f04f 0201 	mov.w	r2, #1
200028d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200028d6:	4770      	bx	lr

200028d8 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
200028d8:	6983      	ldr	r3, [r0, #24]
200028da:	f04f 0201 	mov.w	r2, #1
200028de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200028e2:	4770      	bx	lr

200028e4 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
200028e4:	6983      	ldr	r3, [r0, #24]
200028e6:	f04f 0200 	mov.w	r2, #0
200028ea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200028ee:	4770      	bx	lr

200028f0 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
200028f0:	66c1      	str	r1, [r0, #108]	; 0x6c
}
200028f2:	4770      	bx	lr

200028f4 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
200028f4:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
200028f6:	4770      	bx	lr

200028f8 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200028f8:	4668      	mov	r0, sp
200028fa:	f020 0107 	bic.w	r1, r0, #7
200028fe:	468d      	mov	sp, r1
20002900:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
20002902:	f24b 20d0 	movw	r0, #45776	; 0xb2d0
20002906:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000290a:	f7ff fc47 	bl	2000219c <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000290e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002912:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002916:	f44f 4280 	mov.w	r2, #16384	; 0x4000
2000291a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
2000291e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20002922:	4685      	mov	sp, r0
20002924:	4770      	bx	lr
20002926:	bf00      	nop

20002928 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002928:	4668      	mov	r0, sp
2000292a:	f020 0107 	bic.w	r1, r0, #7
2000292e:	468d      	mov	sp, r1
20002930:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
20002932:	f24b 3044 	movw	r0, #45892	; 0xb344
20002936:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000293a:	f7ff fc2f 	bl	2000219c <mss_i2c_isr>
2000293e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002942:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002946:	f44f 3200 	mov.w	r2, #131072	; 0x20000
2000294a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
2000294e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20002952:	4685      	mov	sp, r0
20002954:	4770      	bx	lr
20002956:	bf00      	nop

20002958 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20002958:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
2000295a:	f000 fd79 	bl	20003450 <__get_PRIMASK>
2000295e:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
20002960:	f04f 0001 	mov.w	r0, #1
20002964:	f000 fd78 	bl	20003458 <__set_PRIMASK>
    return primask;
}
20002968:	4620      	mov	r0, r4
2000296a:	bd10      	pop	{r4, pc}

2000296c <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
2000296c:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
2000296e:	f000 fd73 	bl	20003458 <__set_PRIMASK>
}
20002972:	bd08      	pop	{r3, pc}

20002974 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002974:	b510      	push	{r4, lr}
20002976:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002978:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
2000297c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002980:	4298      	cmp	r0, r3
20002982:	d006      	beq.n	20002992 <MSS_I2C_disable_slave+0x1e>
20002984:	f24b 3344 	movw	r3, #45892	; 0xb344
20002988:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000298c:	4298      	cmp	r0, r3
2000298e:	d000      	beq.n	20002992 <MSS_I2C_disable_slave+0x1e>
20002990:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002992:	f7ff ffe1 	bl	20002958 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
20002996:	69a2      	ldr	r2, [r4, #24]
20002998:	f04f 0300 	mov.w	r3, #0
2000299c:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
2000299e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
200029a2:	f7ff ffe3 	bl	2000296c <restore_interrupts>
}
200029a6:	bd10      	pop	{r4, pc}

200029a8 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
200029a8:	b538      	push	{r3, r4, r5, lr}
200029aa:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200029ac:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
200029b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029b4:	4298      	cmp	r0, r3
200029b6:	d006      	beq.n	200029c6 <MSS_I2C_enable_slave+0x1e>
200029b8:	f24b 3344 	movw	r3, #45892	; 0xb344
200029bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029c0:	4298      	cmp	r0, r3
200029c2:	d000      	beq.n	200029c6 <MSS_I2C_enable_slave+0x1e>
200029c4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200029c6:	f7ff ffc7 	bl	20002958 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200029ca:	69a3      	ldr	r3, [r4, #24]
200029cc:	f04f 0501 	mov.w	r5, #1
200029d0:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
200029d2:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
200029d6:	f7ff ffc9 	bl	2000296c <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
200029da:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200029dc:	b21a      	sxth	r2, r3
200029de:	ea4f 1252 	mov.w	r2, r2, lsr #5
200029e2:	f003 031f 	and.w	r3, r3, #31
200029e6:	fa05 f503 	lsl.w	r5, r5, r3
200029ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200029ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200029f2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
200029f6:	bd38      	pop	{r3, r4, r5, pc}

200029f8 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
200029f8:	b570      	push	{r4, r5, r6, lr}
200029fa:	4604      	mov	r4, r0
200029fc:	460d      	mov	r5, r1
200029fe:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a00:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a08:	4298      	cmp	r0, r3
20002a0a:	d006      	beq.n	20002a1a <MSS_I2C_set_slave_rx_buffer+0x22>
20002a0c:	f24b 3344 	movw	r3, #45892	; 0xb344
20002a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a14:	4298      	cmp	r0, r3
20002a16:	d000      	beq.n	20002a1a <MSS_I2C_set_slave_rx_buffer+0x22>
20002a18:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002a1a:	f7ff ff9d 	bl	20002958 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
20002a1e:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
20002a20:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20002a22:	f04f 0300 	mov.w	r3, #0
20002a26:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
20002a28:	f7ff ffa0 	bl	2000296c <restore_interrupts>
}
20002a2c:	bd70      	pop	{r4, r5, r6, pc}
20002a2e:	bf00      	nop

20002a30 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
20002a30:	b570      	push	{r4, r5, r6, lr}
20002a32:	4604      	mov	r4, r0
20002a34:	460d      	mov	r5, r1
20002a36:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002a38:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a40:	4298      	cmp	r0, r3
20002a42:	d006      	beq.n	20002a52 <MSS_I2C_set_slave_tx_buffer+0x22>
20002a44:	f24b 3344 	movw	r3, #45892	; 0xb344
20002a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a4c:	4298      	cmp	r0, r3
20002a4e:	d000      	beq.n	20002a52 <MSS_I2C_set_slave_tx_buffer+0x22>
20002a50:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002a52:	f7ff ff81 	bl	20002958 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
20002a56:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
20002a58:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
20002a5a:	f04f 0300 	mov.w	r3, #0
20002a5e:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
20002a60:	f7ff ff84 	bl	2000296c <restore_interrupts>
}
20002a64:	bd70      	pop	{r4, r5, r6, pc}
20002a66:	bf00      	nop

20002a68 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002a6c:	b082      	sub	sp, #8
20002a6e:	4604      	mov	r4, r0
20002a70:	4688      	mov	r8, r1
20002a72:	4617      	mov	r7, r2
20002a74:	461d      	mov	r5, r3
20002a76:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20002a7a:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
20002a7e:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002a82:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a8a:	4298      	cmp	r0, r3
20002a8c:	d006      	beq.n	20002a9c <MSS_I2C_write_read+0x34>
20002a8e:	f24b 3344 	movw	r3, #45892	; 0xb344
20002a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a96:	4298      	cmp	r0, r3
20002a98:	d000      	beq.n	20002a9c <MSS_I2C_write_read+0x34>
20002a9a:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002a9c:	b905      	cbnz	r5, 20002aa0 <MSS_I2C_write_read+0x38>
20002a9e:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20002aa0:	b907      	cbnz	r7, 20002aa4 <MSS_I2C_write_read+0x3c>
20002aa2:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002aa4:	b906      	cbnz	r6, 20002aa8 <MSS_I2C_write_read+0x40>
20002aa6:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
20002aa8:	f1ba 0f00 	cmp.w	sl, #0
20002aac:	d100      	bne.n	20002ab0 <MSS_I2C_write_read+0x48>
20002aae:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
20002ab0:	1e2b      	subs	r3, r5, #0
20002ab2:	bf18      	it	ne
20002ab4:	2301      	movne	r3, #1
20002ab6:	2e00      	cmp	r6, #0
20002ab8:	bf0c      	ite	eq
20002aba:	2300      	moveq	r3, #0
20002abc:	f003 0301 	andne.w	r3, r3, #1
20002ac0:	2b00      	cmp	r3, #0
20002ac2:	d05a      	beq.n	20002b7a <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
20002ac4:	f7ff ff48 	bl	20002958 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
20002ac8:	7a23      	ldrb	r3, [r4, #8]
20002aca:	b913      	cbnz	r3, 20002ad2 <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
20002acc:	f04f 0303 	mov.w	r3, #3
20002ad0:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
20002ad2:	f04f 0303 	mov.w	r3, #3
20002ad6:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002ada:	ea4f 0348 	mov.w	r3, r8, lsl #1
20002ade:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
20002ae0:	f04f 0300 	mov.w	r3, #0
20002ae4:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
20002ae6:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
20002ae8:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
20002aea:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
20002aec:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
20002af0:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
20002af2:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002af4:	f04f 0301 	mov.w	r3, #1
20002af8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
20002afc:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002b00:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002b04:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
20002b06:	bf0f      	iteee	eq
20002b08:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002b0c:	69a3      	ldrne	r3, [r4, #24]
20002b0e:	2201      	movne	r2, #1
20002b10:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002b12:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002b16:	2b01      	cmp	r3, #1
20002b18:	d11d      	bne.n	20002b56 <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002b1a:	69a3      	ldr	r3, [r4, #24]
20002b1c:	f04f 0200 	mov.w	r2, #0
20002b20:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002b22:	6963      	ldr	r3, [r4, #20]
20002b24:	791b      	ldrb	r3, [r3, #4]
20002b26:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002b2a:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002b2e:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002b32:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002b34:	b21a      	sxth	r2, r3
20002b36:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b3a:	f003 031f 	and.w	r3, r3, #31
20002b3e:	f04f 0101 	mov.w	r1, #1
20002b42:	fa01 f103 	lsl.w	r1, r1, r3
20002b46:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b4e:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
20002b56:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002b58:	b21a      	sxth	r2, r3
20002b5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b5e:	f003 031f 	and.w	r3, r3, #31
20002b62:	f04f 0101 	mov.w	r1, #1
20002b66:	fa01 f103 	lsl.w	r1, r1, r3
20002b6a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
20002b76:	f7ff fef9 	bl	2000296c <restore_interrupts>
    }
}
20002b7a:	b002      	add	sp, #8
20002b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

20002b80 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002b84:	b082      	sub	sp, #8
20002b86:	4604      	mov	r4, r0
20002b88:	460d      	mov	r5, r1
20002b8a:	4616      	mov	r6, r2
20002b8c:	461f      	mov	r7, r3
20002b8e:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002b92:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b9a:	4298      	cmp	r0, r3
20002b9c:	d006      	beq.n	20002bac <MSS_I2C_read+0x2c>
20002b9e:	f24b 3344 	movw	r3, #45892	; 0xb344
20002ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ba6:	4298      	cmp	r0, r3
20002ba8:	d000      	beq.n	20002bac <MSS_I2C_read+0x2c>
20002baa:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002bac:	f7ff fed4 	bl	20002958 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002bb0:	7a23      	ldrb	r3, [r4, #8]
20002bb2:	b913      	cbnz	r3, 20002bba <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20002bb4:	f04f 0302 	mov.w	r3, #2
20002bb8:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
20002bba:	f04f 0302 	mov.w	r3, #2
20002bbe:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002bc2:	ea4f 0545 	mov.w	r5, r5, lsl #1
20002bc6:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
20002bc8:	f04f 0301 	mov.w	r3, #1
20002bcc:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
20002bce:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
20002bd0:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
20002bd2:	f04f 0200 	mov.w	r2, #0
20002bd6:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002bd8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002bdc:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002be0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002be4:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002be6:	bf0f      	iteee	eq
20002be8:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002bec:	69a3      	ldrne	r3, [r4, #24]
20002bee:	2201      	movne	r2, #1
20002bf0:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002bf2:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002bf6:	2b01      	cmp	r3, #1
20002bf8:	d11d      	bne.n	20002c36 <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002bfa:	69a3      	ldr	r3, [r4, #24]
20002bfc:	f04f 0200 	mov.w	r2, #0
20002c00:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002c02:	6963      	ldr	r3, [r4, #20]
20002c04:	791b      	ldrb	r3, [r3, #4]
20002c06:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002c0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002c0e:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002c12:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002c14:	b21a      	sxth	r2, r3
20002c16:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c1a:	f003 031f 	and.w	r3, r3, #31
20002c1e:	f04f 0101 	mov.w	r1, #1
20002c22:	fa01 f103 	lsl.w	r1, r1, r3
20002c26:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c2e:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002c36:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002c38:	b21a      	sxth	r2, r3
20002c3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c3e:	f003 031f 	and.w	r3, r3, #31
20002c42:	f04f 0101 	mov.w	r1, #1
20002c46:	fa01 f103 	lsl.w	r1, r1, r3
20002c4a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
20002c56:	f7ff fe89 	bl	2000296c <restore_interrupts>
}
20002c5a:	b002      	add	sp, #8
20002c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002c60 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20002c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002c64:	b082      	sub	sp, #8
20002c66:	4604      	mov	r4, r0
20002c68:	460d      	mov	r5, r1
20002c6a:	4616      	mov	r6, r2
20002c6c:	461f      	mov	r7, r3
20002c6e:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002c72:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c7a:	4298      	cmp	r0, r3
20002c7c:	d006      	beq.n	20002c8c <MSS_I2C_write+0x2c>
20002c7e:	f24b 3344 	movw	r3, #45892	; 0xb344
20002c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c86:	4298      	cmp	r0, r3
20002c88:	d000      	beq.n	20002c8c <MSS_I2C_write+0x2c>
20002c8a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002c8c:	f7ff fe64 	bl	20002958 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002c90:	7a23      	ldrb	r3, [r4, #8]
20002c92:	b913      	cbnz	r3, 20002c9a <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20002c94:	f04f 0301 	mov.w	r3, #1
20002c98:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
20002c9a:	f04f 0301 	mov.w	r3, #1
20002c9e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002ca2:	fa05 f503 	lsl.w	r5, r5, r3
20002ca6:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
20002ca8:	f04f 0200 	mov.w	r2, #0
20002cac:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
20002cae:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
20002cb0:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
20002cb2:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
20002cb4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
20002cb8:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002cbc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002cc0:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
20002cc2:	bf0f      	iteee	eq
20002cc4:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002cc8:	69a3      	ldrne	r3, [r4, #24]
20002cca:	2201      	movne	r2, #1
20002ccc:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002cce:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
20002cd2:	2b01      	cmp	r3, #1
20002cd4:	d11d      	bne.n	20002d12 <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20002cd6:	69a3      	ldr	r3, [r4, #24]
20002cd8:	f04f 0200 	mov.w	r2, #0
20002cdc:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20002cde:	6963      	ldr	r3, [r4, #20]
20002ce0:	791b      	ldrb	r3, [r3, #4]
20002ce2:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
20002ce6:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002cea:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002cee:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002cf0:	b21a      	sxth	r2, r3
20002cf2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002cf6:	f003 031f 	and.w	r3, r3, #31
20002cfa:	f04f 0101 	mov.w	r1, #1
20002cfe:	fa01 f103 	lsl.w	r1, r1, r3
20002d02:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d06:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002d0a:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002d12:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002d14:	b21a      	sxth	r2, r3
20002d16:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002d1a:	f003 031f 	and.w	r3, r3, #31
20002d1e:	f04f 0101 	mov.w	r1, #1
20002d22:	fa01 f103 	lsl.w	r1, r1, r3
20002d26:	f24e 1300 	movw	r3, #57600	; 0xe100
20002d2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
20002d32:	f7ff fe1b 	bl	2000296c <restore_interrupts>
}
20002d36:	b002      	add	sp, #8
20002d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002d3c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20002d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002d40:	4604      	mov	r4, r0
20002d42:	460e      	mov	r6, r1
20002d44:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002d46:	f24b 23d0 	movw	r3, #45776	; 0xb2d0
20002d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d4e:	4298      	cmp	r0, r3
20002d50:	d007      	beq.n	20002d62 <MSS_I2C_init+0x26>
20002d52:	f24b 3344 	movw	r3, #45892	; 0xb344
20002d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d5a:	4298      	cmp	r0, r3
20002d5c:	d04f      	beq.n	20002dfe <MSS_I2C_init+0xc2>
20002d5e:	be00      	bkpt	0x0000
20002d60:	e04d      	b.n	20002dfe <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002d62:	f7ff fdf9 	bl	20002958 <disable_interrupts>
20002d66:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002d68:	f24b 28d0 	movw	r8, #45776	; 0xb2d0
20002d6c:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002d70:	4640      	mov	r0, r8
20002d72:	f04f 0100 	mov.w	r1, #0
20002d76:	f04f 0274 	mov.w	r2, #116	; 0x74
20002d7a:	f001 fe8d 	bl	20004a98 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
20002d7e:	f04f 030e 	mov.w	r3, #14
20002d82:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
20002d86:	f242 0300 	movw	r3, #8192	; 0x2000
20002d8a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002d8e:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20002d92:	f240 0300 	movw	r3, #0
20002d96:	f2c4 2304 	movt	r3, #16900	; 0x4204
20002d9a:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20002d9e:	f242 0300 	movw	r3, #8192	; 0x2000
20002da2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002da6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002da8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20002dac:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002dae:	f24e 1200 	movw	r2, #57600	; 0xe100
20002db2:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002db6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
20002dba:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
20002dbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002dc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
20002dc4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20002dc6:	69a3      	ldr	r3, [r4, #24]
20002dc8:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
20002dca:	ea4f 0646 	mov.w	r6, r6, lsl #1
20002dce:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20002dd0:	f3c5 0280 	ubfx	r2, r5, #2, #1
20002dd4:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20002dd6:	69a3      	ldr	r3, [r4, #24]
20002dd8:	f3c5 0240 	ubfx	r2, r5, #1, #1
20002ddc:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20002dde:	69a3      	ldr	r3, [r4, #24]
20002de0:	f005 0501 	and.w	r5, r5, #1
20002de4:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20002de6:	6963      	ldr	r3, [r4, #20]
20002de8:	7822      	ldrb	r2, [r4, #0]
20002dea:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
20002dec:	69a3      	ldr	r3, [r4, #24]
20002dee:	f04f 0201 	mov.w	r2, #1
20002df2:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20002df4:	4638      	mov	r0, r7
20002df6:	f7ff fdb9 	bl	2000296c <restore_interrupts>
}
20002dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002dfe:	f7ff fdab 	bl	20002958 <disable_interrupts>
20002e02:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20002e04:	4620      	mov	r0, r4
20002e06:	f04f 0100 	mov.w	r1, #0
20002e0a:	f04f 0274 	mov.w	r2, #116	; 0x74
20002e0e:	f001 fe43 	bl	20004a98 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002e12:	f04f 0311 	mov.w	r3, #17
20002e16:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
20002e18:	f242 0300 	movw	r3, #8192	; 0x2000
20002e1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002e20:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002e22:	f240 0300 	movw	r3, #0
20002e26:	f2c4 2324 	movt	r3, #16932	; 0x4224
20002e2a:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002e2c:	f242 0300 	movw	r3, #8192	; 0x2000
20002e30:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
20002e3a:	631a      	str	r2, [r3, #48]	; 0x30
20002e3c:	f24e 1200 	movw	r2, #57600	; 0xe100
20002e40:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002e44:	f44f 3100 	mov.w	r1, #131072	; 0x20000
20002e48:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002e4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002e52:	631a      	str	r2, [r3, #48]	; 0x30
20002e54:	e7b7      	b.n	20002dc6 <MSS_I2C_init+0x8a>
20002e56:	bf00      	nop

20002e58 <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
20002e58:	f040 0080 	orr.w	r0, r0, #128	; 0x80
20002e5c:	f240 0300 	movw	r3, #0
20002e60:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002e64:	6518      	str	r0, [r3, #80]	; 0x50
}
20002e66:	4770      	bx	lr

20002e68 <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
20002e68:	2802      	cmp	r0, #2
20002e6a:	d903      	bls.n	20002e74 <ACE_get_adc_result+0xc>
20002e6c:	be00      	bkpt	0x0000
20002e6e:	f04f 0000 	mov.w	r0, #0
20002e72:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
20002e74:	f24a 7328 	movw	r3, #42792	; 0xa728
20002e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e7c:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
20002e80:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
20002e82:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002e86:	d0fb      	beq.n	20002e80 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
20002e88:	6810      	ldr	r0, [r2, #0]
20002e8a:	ea4f 5000 	mov.w	r0, r0, lsl #20
20002e8e:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
20002e92:	4770      	bx	lr

20002e94 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
20002e94:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
20002e98:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
20002e9a:	2802      	cmp	r0, #2
20002e9c:	d901      	bls.n	20002ea2 <ACE_configure_sdd+0xe>
20002e9e:	be00      	bkpt	0x0000
20002ea0:	e056      	b.n	20002f50 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
20002ea2:	f24a 7528 	movw	r5, #42792	; 0xa728
20002ea6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002eaa:	ac01      	add	r4, sp, #4
20002eac:	68ee      	ldr	r6, [r5, #12]
20002eae:	f824 6b02 	strh.w	r6, [r4], #2
20002eb2:	ea4f 4616 	mov.w	r6, r6, lsr #16
20002eb6:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002eb8:	f240 0400 	movw	r4, #0
20002ebc:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002ec0:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002ec4:	f04f 0600 	mov.w	r6, #0
20002ec8:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
20002ecc:	f10d 0c08 	add.w	ip, sp, #8
20002ed0:	eb0c 0600 	add.w	r6, ip, r0
20002ed4:	f816 6c04 	ldrb.w	r6, [r6, #-4]
20002ed8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
20002edc:	eb04 1606 	add.w	r6, r4, r6, lsl #4
20002ee0:	f506 7c06 	add.w	ip, r6, #536	; 0x218
20002ee4:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
20002ee8:	f082 0801 	eor.w	r8, r2, #1
20002eec:	f008 0801 	and.w	r8, r8, #1
20002ef0:	f3c2 0240 	ubfx	r2, r2, #1, #1
20002ef4:	f240 0c10 	movw	ip, #16
20002ef8:	f2c6 0c08 	movt	ip, #24584	; 0x6008
20002efc:	eb08 0840 	add.w	r8, r8, r0, lsl #1
20002f00:	eb02 0248 	add.w	r2, r2, r8, lsl #1
20002f04:	4462      	add	r2, ip
20002f06:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
20002f0a:	f506 7604 	add.w	r6, r6, #528	; 0x210
20002f0e:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002f10:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
20002f14:	eb05 0580 	add.w	r5, r5, r0, lsl #2
20002f18:	692a      	ldr	r2, [r5, #16]
20002f1a:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
20002f1c:	6811      	ldr	r1, [r2, #0]
20002f1e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002f22:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
20002f24:	b92b      	cbnz	r3, 20002f32 <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
20002f26:	6921      	ldr	r1, [r4, #16]
20002f28:	69ea      	ldr	r2, [r5, #28]
20002f2a:	ea21 0202 	bic.w	r2, r1, r2
20002f2e:	6122      	str	r2, [r4, #16]
20002f30:	e00e      	b.n	20002f50 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
20002f32:	f240 0300 	movw	r3, #0
20002f36:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002f3a:	6919      	ldr	r1, [r3, #16]
20002f3c:	f24a 7228 	movw	r2, #42792	; 0xa728
20002f40:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002f44:	eb02 0080 	add.w	r0, r2, r0, lsl #2
20002f48:	69c2      	ldr	r2, [r0, #28]
20002f4a:	ea41 0202 	orr.w	r2, r1, r2
20002f4e:	611a      	str	r2, [r3, #16]
        }
    }
}
20002f50:	b003      	add	sp, #12
20002f52:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
20002f56:	4770      	bx	lr

20002f58 <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f58:	2802      	cmp	r0, #2
20002f5a:	d901      	bls.n	20002f60 <ACE_enable_sdd+0x8>
20002f5c:	be00      	bkpt	0x0000
20002f5e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
20002f60:	f24a 7328 	movw	r3, #42792	; 0xa728
20002f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002f6c:	6903      	ldr	r3, [r0, #16]
20002f6e:	681a      	ldr	r2, [r3, #0]
20002f70:	f042 0220 	orr.w	r2, r2, #32
20002f74:	601a      	str	r2, [r3, #0]
20002f76:	4770      	bx	lr

20002f78 <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f78:	2802      	cmp	r0, #2
20002f7a:	d901      	bls.n	20002f80 <ACE_disable_sdd+0x8>
20002f7c:	be00      	bkpt	0x0000
20002f7e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
20002f80:	f24a 7328 	movw	r3, #42792	; 0xa728
20002f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002f8c:	6903      	ldr	r3, [r0, #16]
20002f8e:	681a      	ldr	r2, [r3, #0]
20002f90:	f022 0220 	bic.w	r2, r2, #32
20002f94:	601a      	str	r2, [r3, #0]
20002f96:	4770      	bx	lr

20002f98 <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002f98:	2802      	cmp	r0, #2
20002f9a:	d901      	bls.n	20002fa0 <ACE_set_sdd_value+0x8>
20002f9c:	be00      	bkpt	0x0000
20002f9e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
20002fa0:	f24a 7328 	movw	r3, #42792	; 0xa728
20002fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fa8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002fac:	6a83      	ldr	r3, [r0, #40]	; 0x28
20002fae:	ea4f 4211 	mov.w	r2, r1, lsr #16
20002fb2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
20002fb4:	6b43      	ldr	r3, [r0, #52]	; 0x34
20002fb6:	6019      	str	r1, [r3, #0]
20002fb8:	4770      	bx	lr
20002fba:	bf00      	nop

20002fbc <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
20002fbc:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
20002fbe:	f240 0300 	movw	r3, #0
20002fc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002fc6:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
20002fc8:	f1b0 3fff 	cmp.w	r0, #4294967295
20002fcc:	d00a      	beq.n	20002fe4 <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
20002fce:	ea4f 4510 	mov.w	r5, r0, lsr #16
20002fd2:	f240 0400 	movw	r4, #0
20002fd6:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002fda:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
20002fdc:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
20002fe0:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
20002fe4:	f1b1 3fff 	cmp.w	r1, #4294967295
20002fe8:	d00b      	beq.n	20003002 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
20002fea:	ea4f 4411 	mov.w	r4, r1, lsr #16
20002fee:	f240 0000 	movw	r0, #0
20002ff2:	f2c4 0002 	movt	r0, #16386	; 0x4002
20002ff6:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
20002ffa:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
20002ffe:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
20003002:	f1b2 3fff 	cmp.w	r2, #4294967295
20003006:	d00f      	beq.n	20003028 <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
20003008:	ea4f 4012 	mov.w	r0, r2, lsr #16
2000300c:	f240 0100 	movw	r1, #0
20003010:	f2c4 0102 	movt	r1, #16386	; 0x4002
20003014:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
20003018:	ea4f 2012 	mov.w	r0, r2, lsr #8
2000301c:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
20003020:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
20003024:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
20003028:	f240 0200 	movw	r2, #0
2000302c:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003030:	6113      	str	r3, [r2, #16]
}
20003032:	bc30      	pop	{r4, r5}
20003034:	4770      	bx	lr
20003036:	bf00      	nop

20003038 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
20003038:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
2000303a:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000303e:	2809      	cmp	r0, #9
20003040:	d900      	bls.n	20003044 <ACE_set_comp_reference+0xc>
20003042:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
20003044:	2903      	cmp	r1, #3
20003046:	d900      	bls.n	2000304a <ACE_set_comp_reference+0x12>
20003048:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
2000304a:	b903      	cbnz	r3, 2000304e <ACE_set_comp_reference+0x16>
2000304c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
2000304e:	2903      	cmp	r1, #3
20003050:	bf8c      	ite	hi
20003052:	2200      	movhi	r2, #0
20003054:	2201      	movls	r2, #1
20003056:	2809      	cmp	r0, #9
20003058:	bf8c      	ite	hi
2000305a:	2200      	movhi	r2, #0
2000305c:	f002 0201 	andls.w	r2, r2, #1
20003060:	2a00      	cmp	r2, #0
20003062:	d035      	beq.n	200030d0 <ACE_set_comp_reference+0x98>
20003064:	2b00      	cmp	r3, #0
20003066:	d033      	beq.n	200030d0 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20003068:	f24a 7328 	movw	r3, #42792	; 0xa728
2000306c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003070:	4418      	add	r0, r3
20003072:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20003076:	f240 0300 	movw	r3, #0
2000307a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000307e:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003082:	f04f 0400 	mov.w	r4, #0
20003086:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
2000308a:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
2000308c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003090:	ea4f 1202 	mov.w	r2, r2, lsl #4
20003094:	f240 2328 	movw	r3, #552	; 0x228
20003098:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000309c:	4413      	add	r3, r2
2000309e:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
200030a0:	d107      	bne.n	200030b2 <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
200030a2:	f002 02df 	and.w	r2, r2, #223	; 0xdf
200030a6:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
200030a8:	7a1a      	ldrb	r2, [r3, #8]
200030aa:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
200030ae:	721a      	strb	r2, [r3, #8]
200030b0:	e008      	b.n	200030c4 <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
200030b2:	f042 0220 	orr.w	r2, r2, #32
200030b6:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
200030b8:	7a1a      	ldrb	r2, [r3, #8]
200030ba:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
200030be:	4411      	add	r1, r2
200030c0:	b2c9      	uxtb	r1, r1
200030c2:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
200030c4:	f240 0300 	movw	r3, #0
200030c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200030cc:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
200030d0:	bc10      	pop	{r4}
200030d2:	4770      	bx	lr

200030d4 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
200030d4:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200030d6:	2809      	cmp	r0, #9
200030d8:	d900      	bls.n	200030dc <ACE_set_comp_hysteresis+0x8>
200030da:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
200030dc:	2903      	cmp	r1, #3
200030de:	d901      	bls.n	200030e4 <ACE_set_comp_hysteresis+0x10>
200030e0:	be00      	bkpt	0x0000
200030e2:	e038      	b.n	20003156 <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
200030e4:	2809      	cmp	r0, #9
200030e6:	d836      	bhi.n	20003156 <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
200030e8:	f24a 7328 	movw	r3, #42792	; 0xa728
200030ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030f0:	4403      	add	r3, r0
200030f2:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
200030f6:	f240 0300 	movw	r3, #0
200030fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
200030fe:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003102:	f04f 0500 	mov.w	r5, #0
20003106:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
2000310a:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
2000310e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003112:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
20003116:	d00c      	beq.n	20003132 <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
20003118:	f240 2328 	movw	r3, #552	; 0x228
2000311c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003120:	4413      	add	r3, r2
20003122:	791a      	ldrb	r2, [r3, #4]
20003124:	f002 023f 	and.w	r2, r2, #63	; 0x3f
20003128:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
2000312c:	b2c9      	uxtb	r1, r1
2000312e:	7119      	strb	r1, [r3, #4]
20003130:	e00b      	b.n	2000314a <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
20003132:	f240 2320 	movw	r3, #544	; 0x220
20003136:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000313a:	4413      	add	r3, r2
2000313c:	7a1a      	ldrb	r2, [r3, #8]
2000313e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
20003142:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
20003146:	b2c9      	uxtb	r1, r1
20003148:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
2000314a:	f240 0300 	movw	r3, #0
2000314e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003152:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
20003156:	bc30      	pop	{r4, r5}
20003158:	4770      	bx	lr
2000315a:	bf00      	nop

2000315c <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
2000315c:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000315e:	2809      	cmp	r0, #9
20003160:	d901      	bls.n	20003166 <ACE_enable_comp+0xa>
20003162:	be00      	bkpt	0x0000
20003164:	e030      	b.n	200031c8 <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20003166:	f24a 7328 	movw	r3, #42792	; 0xa728
2000316a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000316e:	4403      	add	r3, r0
20003170:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20003174:	f240 0300 	movw	r3, #0
20003178:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000317c:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20003180:	f04f 0400 	mov.w	r4, #0
20003184:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20003188:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
2000318c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003190:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
20003194:	d009      	beq.n	200031aa <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
20003196:	f240 2328 	movw	r3, #552	; 0x228
2000319a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000319e:	4413      	add	r3, r2
200031a0:	791a      	ldrb	r2, [r3, #4]
200031a2:	f042 0210 	orr.w	r2, r2, #16
200031a6:	711a      	strb	r2, [r3, #4]
200031a8:	e008      	b.n	200031bc <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
200031aa:	f240 2320 	movw	r3, #544	; 0x220
200031ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031b2:	4413      	add	r3, r2
200031b4:	7a1a      	ldrb	r2, [r3, #8]
200031b6:	f042 0210 	orr.w	r2, r2, #16
200031ba:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
200031bc:	f240 0300 	movw	r3, #0
200031c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031c4:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
200031c8:	bc10      	pop	{r4}
200031ca:	4770      	bx	lr

200031cc <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
200031cc:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200031ce:	2809      	cmp	r0, #9
200031d0:	d901      	bls.n	200031d6 <ACE_disable_comp+0xa>
200031d2:	be00      	bkpt	0x0000
200031d4:	e030      	b.n	20003238 <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
200031d6:	f24a 7328 	movw	r3, #42792	; 0xa728
200031da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031de:	4403      	add	r3, r0
200031e0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
200031e4:	f240 0300 	movw	r3, #0
200031e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031ec:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
200031f0:	f04f 0400 	mov.w	r4, #0
200031f4:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
200031f8:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
200031fc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20003200:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
20003204:	d009      	beq.n	2000321a <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
20003206:	f240 2328 	movw	r3, #552	; 0x228
2000320a:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000320e:	4413      	add	r3, r2
20003210:	791a      	ldrb	r2, [r3, #4]
20003212:	f002 02ef 	and.w	r2, r2, #239	; 0xef
20003216:	711a      	strb	r2, [r3, #4]
20003218:	e008      	b.n	2000322c <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
2000321a:	f240 2320 	movw	r3, #544	; 0x220
2000321e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003222:	4413      	add	r3, r2
20003224:	7a1a      	ldrb	r2, [r3, #8]
20003226:	f002 02ef 	and.w	r2, r2, #239	; 0xef
2000322a:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
2000322c:	f240 0300 	movw	r3, #0
20003230:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003234:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20003238:	bc10      	pop	{r4}
2000323a:	4770      	bx	lr

2000323c <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000323c:	2809      	cmp	r0, #9
2000323e:	d900      	bls.n	20003242 <ACE_enable_comp_rise_irq+0x6>
20003240:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003242:	f241 2300 	movw	r3, #4608	; 0x1200
20003246:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000324a:	f853 2f0c 	ldr.w	r2, [r3, #12]!
2000324e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003252:	fa01 f000 	lsl.w	r0, r1, r0
20003256:	ea40 0002 	orr.w	r0, r0, r2
2000325a:	6018      	str	r0, [r3, #0]
}
2000325c:	4770      	bx	lr
2000325e:	bf00      	nop

20003260 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
20003260:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003262:	2809      	cmp	r0, #9
20003264:	d900      	bls.n	20003268 <ACE_disable_comp_rise_irq+0x8>
20003266:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20003268:	f241 2300 	movw	r3, #4608	; 0x1200
2000326c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003270:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20003274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20003278:	fa01 f000 	lsl.w	r0, r1, r0
2000327c:	ea22 0000 	bic.w	r0, r2, r0
20003280:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
20003282:	681b      	ldr	r3, [r3, #0]
20003284:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20003286:	9b01      	ldr	r3, [sp, #4]
20003288:	f103 0301 	add.w	r3, r3, #1
2000328c:	9301      	str	r3, [sp, #4]
}
2000328e:	b002      	add	sp, #8
20003290:	4770      	bx	lr
20003292:	bf00      	nop

20003294 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
20003294:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20003296:	2809      	cmp	r0, #9
20003298:	d900      	bls.n	2000329c <ACE_clear_comp_rise_irq+0x8>
2000329a:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
2000329c:	f241 2300 	movw	r3, #4608	; 0x1200
200032a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032a4:	f853 2f14 	ldr.w	r2, [r3, #20]!
200032a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
200032ac:	fa01 f000 	lsl.w	r0, r1, r0
200032b0:	ea40 0002 	orr.w	r0, r0, r2
200032b4:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
200032b6:	681b      	ldr	r3, [r3, #0]
200032b8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
200032ba:	9b01      	ldr	r3, [sp, #4]
200032bc:	f103 0301 	add.w	r3, r3, #1
200032c0:	9301      	str	r3, [sp, #4]
}
200032c2:	b002      	add	sp, #8
200032c4:	4770      	bx	lr
200032c6:	bf00      	nop

200032c8 <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032c8:	2809      	cmp	r0, #9
200032ca:	d900      	bls.n	200032ce <ACE_enable_comp_fall_irq+0x6>
200032cc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
200032ce:	f241 2300 	movw	r3, #4608	; 0x1200
200032d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032d6:	f853 2f0c 	ldr.w	r2, [r3, #12]!
200032da:	f04f 0101 	mov.w	r1, #1
200032de:	fa01 f000 	lsl.w	r0, r1, r0
200032e2:	ea40 0002 	orr.w	r0, r0, r2
200032e6:	6018      	str	r0, [r3, #0]
}
200032e8:	4770      	bx	lr
200032ea:	bf00      	nop

200032ec <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
200032ec:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
200032ee:	2809      	cmp	r0, #9
200032f0:	d900      	bls.n	200032f4 <ACE_disable_comp_fall_irq+0x8>
200032f2:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
200032f4:	f241 2300 	movw	r3, #4608	; 0x1200
200032f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
200032fc:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20003300:	f04f 0101 	mov.w	r1, #1
20003304:	fa01 f000 	lsl.w	r0, r1, r0
20003308:	ea22 0000 	bic.w	r0, r2, r0
2000330c:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
2000330e:	681b      	ldr	r3, [r3, #0]
20003310:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20003312:	9b01      	ldr	r3, [sp, #4]
20003314:	440b      	add	r3, r1
20003316:	9301      	str	r3, [sp, #4]
}
20003318:	b002      	add	sp, #8
2000331a:	4770      	bx	lr

2000331c <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
2000331c:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
2000331e:	2809      	cmp	r0, #9
20003320:	d900      	bls.n	20003324 <ACE_clear_comp_fall_irq+0x8>
20003322:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20003324:	f241 2300 	movw	r3, #4608	; 0x1200
20003328:	f2c4 0302 	movt	r3, #16386	; 0x4002
2000332c:	f853 2f14 	ldr.w	r2, [r3, #20]!
20003330:	f04f 0101 	mov.w	r1, #1
20003334:	fa01 f000 	lsl.w	r0, r1, r0
20003338:	ea40 0002 	orr.w	r0, r0, r2
2000333c:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
2000333e:	681b      	ldr	r3, [r3, #0]
20003340:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20003342:	9b01      	ldr	r3, [sp, #4]
20003344:	440b      	add	r3, r1
20003346:	9301      	str	r3, [sp, #4]
}
20003348:	b002      	add	sp, #8
2000334a:	4770      	bx	lr

2000334c <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
2000334c:	f241 2310 	movw	r3, #4624	; 0x1210
20003350:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003354:	6818      	ldr	r0, [r3, #0]
}
20003356:	4770      	bx	lr

20003358 <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
20003358:	f04f 0002 	mov.w	r0, #2
2000335c:	4770      	bx	lr
2000335e:	bf00      	nop

20003360 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
20003360:	f04f 0000 	mov.w	r0, #0
20003364:	4770      	bx	lr
20003366:	bf00      	nop

20003368 <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
20003368:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
2000336c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
20003370:	2801      	cmp	r0, #1
20003372:	bf88      	it	hi
20003374:	2000      	movhi	r0, #0
20003376:	4770      	bx	lr

20003378 <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
20003378:	f64a 3384 	movw	r3, #43908	; 0xab84
2000337c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003380:	791b      	ldrb	r3, [r3, #4]
20003382:	4283      	cmp	r3, r0
20003384:	bf08      	it	eq
20003386:	2000      	moveq	r0, #0
20003388:	d00b      	beq.n	200033a2 <ACE_get_input_channel_handle+0x2a>
2000338a:	f64a 3384 	movw	r3, #43908	; 0xab84
2000338e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003392:	7d1b      	ldrb	r3, [r3, #20]
20003394:	4283      	cmp	r3, r0
20003396:	d002      	beq.n	2000339e <ACE_get_input_channel_handle+0x26>
20003398:	f04f 0002 	mov.w	r0, #2
2000339c:	4770      	bx	lr
2000339e:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
200033a2:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
200033a4:	4770      	bx	lr
200033a6:	bf00      	nop

200033a8 <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
200033a8:	f64a 3384 	movw	r3, #43908	; 0xab84
200033ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033b0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200033b4:	88da      	ldrh	r2, [r3, #6]
200033b6:	f240 0300 	movw	r3, #0
200033ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
200033be:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
200033c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200033c6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
200033ca:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
200033cc:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
200033d0:	4770      	bx	lr
200033d2:	bf00      	nop

200033d4 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
200033d4:	b510      	push	{r4, lr}
200033d6:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
200033d8:	f64a 3384 	movw	r3, #43908	; 0xab84
200033dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033e0:	6819      	ldr	r1, [r3, #0]
200033e2:	b121      	cbz	r1, 200033ee <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
200033e4:	f04f 0210 	mov.w	r2, #16
200033e8:	f001 fbf2 	bl	20004bd0 <strncmp>
            if ( 0 == diff )
200033ec:	b168      	cbz	r0, 2000340a <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
200033ee:	f64a 3384 	movw	r3, #43908	; 0xab84
200033f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033f6:	6919      	ldr	r1, [r3, #16]
200033f8:	b149      	cbz	r1, 2000340e <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
200033fa:	4620      	mov	r0, r4
200033fc:	f04f 0210 	mov.w	r2, #16
20003400:	f001 fbe6 	bl	20004bd0 <strncmp>
            if ( 0 == diff )
20003404:	b918      	cbnz	r0, 2000340e <ACE_get_channel_handle+0x3a>
20003406:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
2000340a:	b2c0      	uxtb	r0, r0
                break;
2000340c:	bd10      	pop	{r4, pc}
2000340e:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
20003412:	bd10      	pop	{r4, pc}

20003414 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
20003414:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
20003416:	f000 fbcd 	bl	20003bb4 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
2000341a:	f000 f8fd 	bl	20003618 <ace_init_convert>
}
2000341e:	bd08      	pop	{r3, pc}

20003420 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20003420:	f3ef 8009 	mrs	r0, PSP
20003424:	4600      	mov	r0, r0
20003426:	4770      	bx	lr

20003428 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20003428:	f380 8809 	msr	PSP, r0
2000342c:	4770      	bx	lr
2000342e:	bf00      	nop

20003430 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20003430:	f3ef 8008 	mrs	r0, MSP
20003434:	4600      	mov	r0, r0
20003436:	4770      	bx	lr

20003438 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20003438:	f380 8808 	msr	MSP, r0
2000343c:	4770      	bx	lr
2000343e:	bf00      	nop

20003440 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20003440:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20003444:	4770      	bx	lr
20003446:	bf00      	nop

20003448 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20003448:	f380 8811 	msr	BASEPRI, r0
}
2000344c:	4770      	bx	lr
2000344e:	bf00      	nop

20003450 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20003450:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20003454:	4770      	bx	lr
20003456:	bf00      	nop

20003458 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20003458:	f380 8810 	msr	PRIMASK, r0
}
2000345c:	4770      	bx	lr
2000345e:	bf00      	nop

20003460 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20003460:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20003464:	4770      	bx	lr
20003466:	bf00      	nop

20003468 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20003468:	f380 8813 	msr	FAULTMASK, r0
}
2000346c:	4770      	bx	lr
2000346e:	bf00      	nop

20003470 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20003470:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20003474:	4770      	bx	lr
20003476:	bf00      	nop

20003478 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20003478:	f380 8814 	msr	CONTROL, r0
}
2000347c:	4770      	bx	lr
2000347e:	bf00      	nop

20003480 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20003480:	ba00      	rev	r0, r0
  return(result);
}
20003482:	4770      	bx	lr

20003484 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20003484:	ba40      	rev16	r0, r0
  return(result);
}
20003486:	4770      	bx	lr

20003488 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20003488:	bac0      	revsh	r0, r0
  return(result);
}
2000348a:	4770      	bx	lr

2000348c <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000348c:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20003490:	4770      	bx	lr
20003492:	bf00      	nop

20003494 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20003494:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20003498:	b2c0      	uxtb	r0, r0
2000349a:	4770      	bx	lr

2000349c <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
2000349c:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
200034a0:	b280      	uxth	r0, r0
200034a2:	4770      	bx	lr

200034a4 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
200034a4:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
200034a8:	4770      	bx	lr
200034aa:	bf00      	nop

200034ac <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
200034ac:	e8c1 0f43 	strexb	r3, r0, [r1]
200034b0:	4618      	mov	r0, r3
   return(result);
}
200034b2:	4770      	bx	lr

200034b4 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
200034b4:	e8c1 0f53 	strexh	r3, r0, [r1]
200034b8:	4618      	mov	r0, r3
   return(result);
}
200034ba:	4770      	bx	lr

200034bc <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
200034bc:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
200034c0:	4770      	bx	lr
200034c2:	bf00      	nop

200034c4 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200034c4:	4770      	bx	lr
200034c6:	bf00      	nop

200034c8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200034c8:	b430      	push	{r4, r5}
200034ca:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200034cc:	f24a 7374 	movw	r3, #42868	; 0xa774
200034d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034d4:	46ec      	mov	ip, sp
200034d6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200034d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200034dc:	f242 0300 	movw	r3, #8192	; 0x2000
200034e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200034e6:	f002 020c 	and.w	r2, r2, #12
200034ea:	a904      	add	r1, sp, #16
200034ec:	440a      	add	r2, r1
200034ee:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200034f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200034f4:	f3c2 1201 	ubfx	r2, r2, #4, #2
200034f8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
200034fc:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003500:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20003502:	f3c2 1281 	ubfx	r2, r2, #6, #2
20003506:	eb01 0282 	add.w	r2, r1, r2, lsl #2
2000350a:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000350e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20003512:	f3c1 2104 	ubfx	r1, r1, #8, #5
20003516:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
2000351a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
2000351e:	bf18      	it	ne
20003520:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003522:	f240 2330 	movw	r3, #560	; 0x230
20003526:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000352a:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
2000352c:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20003530:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003534:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003538:	429a      	cmp	r2, r3
2000353a:	d105      	bne.n	20003548 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
2000353c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003540:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003544:	681a      	ldr	r2, [r3, #0]
20003546:	e028      	b.n	2000359a <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003548:	f640 031c 	movw	r3, #2076	; 0x81c
2000354c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003550:	681a      	ldr	r2, [r3, #0]
20003552:	f244 3341 	movw	r3, #17217	; 0x4341
20003556:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000355a:	429a      	cmp	r2, r3
2000355c:	d11e      	bne.n	2000359c <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
2000355e:	f640 0340 	movw	r3, #2112	; 0x840
20003562:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003566:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003568:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000356c:	f240 3300 	movw	r3, #768	; 0x300
20003570:	f2c0 0301 	movt	r3, #1
20003574:	429a      	cmp	r2, r3
20003576:	d911      	bls.n	2000359c <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003578:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
2000357c:	d205      	bcs.n	2000358a <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
2000357e:	f241 632c 	movw	r3, #5676	; 0x162c
20003582:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003586:	681a      	ldr	r2, [r3, #0]
20003588:	e007      	b.n	2000359a <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000358a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
2000358e:	d205      	bcs.n	2000359c <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20003590:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003594:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003598:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
2000359a:	b922      	cbnz	r2, 200035a6 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000359c:	be00      	bkpt	0x0000
2000359e:	f647 0240 	movw	r2, #30784	; 0x7840
200035a2:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200035a6:	f64a 3364 	movw	r3, #43876	; 0xab64
200035aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ae:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200035b0:	fbb2 f5f5 	udiv	r5, r2, r5
200035b4:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200035b6:	fbb2 f4f4 	udiv	r4, r2, r4
200035ba:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200035bc:	fbb2 f0f0 	udiv	r0, r2, r0
200035c0:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200035c2:	fbb2 f1f1 	udiv	r1, r2, r1
200035c6:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200035c8:	615a      	str	r2, [r3, #20]
}
200035ca:	b004      	add	sp, #16
200035cc:	bc30      	pop	{r4, r5}
200035ce:	4770      	bx	lr

200035d0 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200035d0:	2801      	cmp	r0, #1
200035d2:	d903      	bls.n	200035dc <ACE_get_channel_type+0xc>
200035d4:	be00      	bkpt	0x0000
200035d6:	f04f 0000 	mov.w	r0, #0
200035da:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
200035dc:	f24b 03f8 	movw	r3, #45304	; 0xb0f8
200035e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035e4:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
200035e6:	4770      	bx	lr

200035e8 <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
200035e8:	f64a 3384 	movw	r3, #43908	; 0xab84
200035ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035f0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200035f4:	791a      	ldrb	r2, [r3, #4]
200035f6:	ea4f 1212 	mov.w	r2, r2, lsr #4
200035fa:	f64a 337c 	movw	r3, #43900	; 0xab7c
200035fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003602:	eb03 0082 	add.w	r0, r3, r2, lsl #2
20003606:	8840      	ldrh	r0, [r0, #2]
20003608:	fb00 f001 	mul.w	r0, r0, r1
2000360c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
20003610:	fbb0 f0f3 	udiv	r0, r0, r3
20003614:	4770      	bx	lr
20003616:	bf00      	nop

20003618 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
20003618:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
2000361c:	f240 0200 	movw	r2, #0
20003620:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003624:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
20003628:	f04f 0300 	mov.w	r3, #0
2000362c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20003630:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20003632:	4c36      	ldr	r4, [pc, #216]	; (2000370c <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
20003634:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20003636:	ea4f 0152 	mov.w	r1, r2, lsr #1
2000363a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
2000363e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
20003642:	f501 7108 	add.w	r1, r1, #544	; 0x220
20003646:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
20003648:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
2000364c:	bf14      	ite	ne
2000364e:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20003652:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
20003656:	54e1      	strb	r1, [r4, r3]
20003658:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
2000365c:	2b0a      	cmp	r3, #10
2000365e:	d1e9      	bne.n	20003634 <ace_init_convert+0x1c>
20003660:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
20003664:	f64a 3484 	movw	r4, #43908	; 0xab84
20003668:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000366c:	f64a 0214 	movw	r2, #43028	; 0xa814
20003670:	f2c2 0200 	movt	r2, #8192	; 0x2000
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
20003674:	f240 0700 	movw	r7, #0
20003678:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
2000367c:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
2000367e:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20003682:	f24b 0cf8 	movw	ip, #45304	; 0xb0f8
20003686:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
2000368a:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
2000368c:	eb04 1103 	add.w	r1, r4, r3, lsl #4
20003690:	7909      	ldrb	r1, [r1, #4]
20003692:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
20003694:	4411      	add	r1, r2
20003696:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
2000369a:	2901      	cmp	r1, #1
2000369c:	d003      	beq.n	200036a6 <ace_init_convert+0x8e>
2000369e:	b321      	cbz	r1, 200036ea <ace_init_convert+0xd2>
200036a0:	2902      	cmp	r1, #2
200036a2:	d11f      	bne.n	200036e4 <ace_init_convert+0xcc>
200036a4:	e00e      	b.n	200036c4 <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200036a6:	28ff      	cmp	r0, #255	; 0xff
200036a8:	d100      	bne.n	200036ac <ace_init_convert+0x94>
200036aa:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
200036ac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
200036b0:	eb07 1100 	add.w	r1, r7, r0, lsl #4
200036b4:	f501 7108 	add.w	r1, r1, #544	; 0x220
200036b8:	7a09      	ldrb	r1, [r1, #8]
200036ba:	f081 0101 	eor.w	r1, r1, #1
200036be:	f001 0101 	and.w	r1, r1, #1
200036c2:	e013      	b.n	200036ec <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200036c4:	28ff      	cmp	r0, #255	; 0xff
200036c6:	d100      	bne.n	200036ca <ace_init_convert+0xb2>
200036c8:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
200036ca:	eb00 0040 	add.w	r0, r0, r0, lsl #1
200036ce:	eb07 1100 	add.w	r1, r7, r0, lsl #4
200036d2:	f501 710a 	add.w	r1, r1, #552	; 0x228
200036d6:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
200036d8:	f011 0f01 	tst.w	r1, #1
200036dc:	bf08      	it	eq
200036de:	4651      	moveq	r1, sl
200036e0:	d004      	beq.n	200036ec <ace_init_convert+0xd4>
200036e2:	e002      	b.n	200036ea <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
200036e4:	be00      	bkpt	0x0000
200036e6:	4641      	mov	r1, r8
200036e8:	e000      	b.n	200036ec <ace_init_convert+0xd4>
200036ea:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
200036ec:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
200036f0:	f103 0301 	add.w	r3, r3, #1
200036f4:	2b02      	cmp	r3, #2
200036f6:	d1c8      	bne.n	2000368a <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
200036f8:	f240 0300 	movw	r3, #0
200036fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
20003700:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
20003704:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20003708:	4770      	bx	lr
2000370a:	bf00      	nop
2000370c:	2000b0fc 	.word	0x2000b0fc

20003710 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003710:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003712:	f64a 3384 	movw	r3, #43908	; 0xab84
20003716:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000371a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000371e:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
20003720:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
20003724:	469c      	mov	ip, r3
20003726:	f64a 0314 	movw	r3, #43028	; 0xa814
2000372a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000372e:	4463      	add	r3, ip
20003730:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
20003734:	2bff      	cmp	r3, #255	; 0xff
20003736:	d115      	bne.n	20003764 <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
20003738:	f64a 337c 	movw	r3, #43900	; 0xab7c
2000373c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003740:	eb03 0484 	add.w	r4, r3, r4, lsl #2
20003744:	8863      	ldrh	r3, [r4, #2]
20003746:	fb03 f101 	mul.w	r1, r3, r1
2000374a:	f240 1301 	movw	r3, #257	; 0x101
2000374e:	f2c0 0310 	movt	r3, #16
20003752:	fba3 2301 	umull	r2, r3, r3, r1
20003756:	ebc3 0101 	rsb	r1, r3, r1
2000375a:	eb03 0351 	add.w	r3, r3, r1, lsr #1
2000375e:	ea4f 20d3 	mov.w	r0, r3, lsr #11
20003762:	e031      	b.n	200037c8 <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
20003764:	f24b 00f8 	movw	r0, #45304	; 0xb0f8
20003768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000376c:	f64a 0314 	movw	r3, #43028	; 0xa814
20003770:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003774:	eb0c 0203 	add.w	r2, ip, r3
20003778:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
2000377c:	4410      	add	r0, r2
2000377e:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
20003782:	eb03 024c 	add.w	r2, r3, ip, lsl #1
20003786:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
2000378a:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
2000378e:	f101 011f 	add.w	r1, r1, #31
20003792:	f64a 327c 	movw	r2, #43900	; 0xab7c
20003796:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000379a:	eb02 0284 	add.w	r2, r2, r4, lsl #2
2000379e:	8852      	ldrh	r2, [r2, #2]
200037a0:	fb02 f101 	mul.w	r1, r2, r1
200037a4:	4463      	add	r3, ip
200037a6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
200037aa:	fb03 f101 	mul.w	r1, r3, r1
200037ae:	f240 0381 	movw	r3, #129	; 0x81
200037b2:	f2c8 0308 	movt	r3, #32776	; 0x8008
200037b6:	fb83 2301 	smull	r2, r3, r3, r1
200037ba:	440b      	add	r3, r1
200037bc:	ea4f 71e1 	mov.w	r1, r1, asr #31
200037c0:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
200037c4:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
200037c8:	bc10      	pop	{r4}
200037ca:	4770      	bx	lr

200037cc <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200037cc:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200037ce:	2801      	cmp	r0, #1
200037d0:	d903      	bls.n	200037da <ACE_convert_to_mA+0xe>
200037d2:	be00      	bkpt	0x0000
200037d4:	f04f 0000 	mov.w	r0, #0
200037d8:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200037da:	f64a 3384 	movw	r3, #43908	; 0xab84
200037de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200037e6:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
200037e8:	2a2f      	cmp	r2, #47	; 0x2f
200037ea:	d900      	bls.n	200037ee <ACE_convert_to_mA+0x22>
200037ec:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
200037ee:	f64a 0314 	movw	r3, #43028	; 0xa814
200037f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037f6:	4413      	add	r3, r2
200037f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
200037fc:	2b01      	cmp	r3, #1
200037fe:	d116      	bne.n	2000382e <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
20003800:	f002 0430 	and.w	r4, r2, #48	; 0x30
20003804:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003808:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
2000380c:	2c03      	cmp	r4, #3
2000380e:	d80e      	bhi.n	2000382e <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
20003810:	f7ff ff7e 	bl	20003710 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
20003814:	eb00 0080 	add.w	r0, r0, r0, lsl #2
20003818:	ea4f 0080 	mov.w	r0, r0, lsl #2
2000381c:	f24a 7384 	movw	r3, #42884	; 0xa784
20003820:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003824:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
20003828:	fbb0 f0f3 	udiv	r0, r0, r3
2000382c:	bd10      	pop	{r4, pc}
2000382e:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
20003832:	bd10      	pop	{r4, pc}

20003834 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003834:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003836:	2801      	cmp	r0, #1
20003838:	d903      	bls.n	20003842 <ACE_convert_to_uA+0xe>
2000383a:	be00      	bkpt	0x0000
2000383c:	f04f 0000 	mov.w	r0, #0
20003840:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003842:	f64a 3384 	movw	r3, #43908	; 0xab84
20003846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000384a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000384e:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003850:	2a2f      	cmp	r2, #47	; 0x2f
20003852:	d900      	bls.n	20003856 <ACE_convert_to_uA+0x22>
20003854:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003856:	f64a 0314 	movw	r3, #43028	; 0xa814
2000385a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000385e:	4413      	add	r3, r2
20003860:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003864:	2b01      	cmp	r3, #1
20003866:	d116      	bne.n	20003896 <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
20003868:	f002 0430 	and.w	r4, r2, #48	; 0x30
2000386c:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003870:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003874:	2c03      	cmp	r4, #3
20003876:	d80e      	bhi.n	20003896 <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
20003878:	f7ff ff4a 	bl	20003710 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
2000387c:	f644 6320 	movw	r3, #20000	; 0x4e20
20003880:	fb03 f000 	mul.w	r0, r3, r0
20003884:	f24a 7284 	movw	r2, #42884	; 0xa784
20003888:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000388c:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
20003890:	fbb0 f0f2 	udiv	r0, r0, r2
20003894:	bd10      	pop	{r4, pc}
20003896:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
2000389a:	bd10      	pop	{r4, pc}

2000389c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
2000389c:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
2000389e:	f7ff ff37 	bl	20003710 <ACE_convert_to_mV>
200038a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
200038a6:	ea4f 0040 	mov.w	r0, r0, lsl #1
200038aa:	f248 531f 	movw	r3, #34079	; 0x851f
200038ae:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200038b2:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
200038b6:	ea4f 00d3 	mov.w	r0, r3, lsr #3
200038ba:	bd08      	pop	{r3, pc}

200038bc <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200038bc:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
200038be:	f7ff ff27 	bl	20003710 <ACE_convert_to_mV>
200038c2:	f24f 5355 	movw	r3, #62805	; 0xf555
200038c6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
200038ca:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200038ce:	bd08      	pop	{r3, pc}

200038d0 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200038d0:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
200038d2:	f7ff ffe3 	bl	2000389c <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
200038d6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
200038da:	f246 6367 	movw	r3, #26215	; 0x6667
200038de:	f2c6 6366 	movt	r3, #26214	; 0x6666
200038e2:	fb83 2300 	smull	r2, r3, r3, r0
200038e6:	ea4f 70e0 	mov.w	r0, r0, asr #31
200038ea:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
200038ee:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
200038f2:	f1a0 0003 	sub.w	r0, r0, #3
200038f6:	bd08      	pop	{r3, pc}

200038f8 <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
200038f8:	2801      	cmp	r0, #1
200038fa:	bf8f      	iteee	hi
200038fc:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
200038fe:	f64a 3384 	movwls	r3, #43908	; 0xab84
20003902:	f2c2 0300 	movtls	r3, #8192	; 0x2000
20003906:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
2000390a:	bf98      	it	ls
2000390c:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
2000390e:	4770      	bx	lr

20003910 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
20003910:	f64a 3384 	movw	r3, #43908	; 0xab84
20003914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003918:	eb03 1300 	add.w	r3, r3, r0, lsl #4
2000391c:	791a      	ldrb	r2, [r3, #4]
2000391e:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003922:	f64a 337c 	movw	r3, #43900	; 0xab7c
20003926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000392a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
2000392e:	885b      	ldrh	r3, [r3, #2]
20003930:	428b      	cmp	r3, r1
20003932:	d209      	bcs.n	20003948 <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
20003934:	f64a 337c 	movw	r3, #43900	; 0xab7c
20003938:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000393c:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
20003940:	f100 30ff 	add.w	r0, r0, #4294967295
20003944:	b280      	uxth	r0, r0
20003946:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
20003948:	f64a 307c 	movw	r0, #43900	; 0xab7c
2000394c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003950:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
20003954:	f100 30ff 	add.w	r0, r0, #4294967295
20003958:	fb00 f101 	mul.w	r1, r0, r1
2000395c:	fbb1 f3f3 	udiv	r3, r1, r3
20003960:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
20003962:	4770      	bx	lr

20003964 <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
20003964:	f64a 337c 	movw	r3, #43900	; 0xab7c
20003968:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000396c:	f64a 3284 	movw	r2, #43908	; 0xab84
20003970:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003974:	eb02 1200 	add.w	r2, r2, r0, lsl #4
20003978:	7912      	ldrb	r2, [r2, #4]
2000397a:	ea4f 1212 	mov.w	r2, r2, lsr #4
2000397e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
20003982:	885b      	ldrh	r3, [r3, #2]
20003984:	428b      	cmp	r3, r1
20003986:	bf31      	iteee	cc
20003988:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
2000398c:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
20003990:	fbb1 f3f3 	udivcs	r3, r1, r3
20003994:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
20003996:	4770      	bx	lr

20003998 <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003998:	f64a 3384 	movw	r3, #43908	; 0xab84
2000399c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039a0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200039a4:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
200039a6:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
200039aa:	4618      	mov	r0, r3
200039ac:	f64a 0314 	movw	r3, #43028	; 0xa814
200039b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039b4:	4403      	add	r3, r0
200039b6:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
200039ba:	2bff      	cmp	r3, #255	; 0xff
200039bc:	d10e      	bne.n	200039dc <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
200039be:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
200039c2:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
200039c6:	f64a 337c 	movw	r3, #43900	; 0xab7c
200039ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039ce:	eb03 038c 	add.w	r3, r3, ip, lsl #2
200039d2:	885b      	ldrh	r3, [r3, #2]
200039d4:	fbb1 f0f3 	udiv	r0, r1, r3
200039d8:	b280      	uxth	r0, r0
200039da:	e027      	b.n	20003a2c <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
200039dc:	f24b 02f8 	movw	r2, #45304	; 0xb0f8
200039e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200039e4:	f64a 0314 	movw	r3, #43028	; 0xa814
200039e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039ec:	4418      	add	r0, r3
200039ee:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
200039f2:	4402      	add	r2, r0
200039f4:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
200039f6:	eb03 0042 	add.w	r0, r3, r2, lsl #1
200039fa:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
200039fe:	ebc1 0100 	rsb	r1, r1, r0
20003a02:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
20003a06:	4413      	add	r3, r2
20003a08:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
20003a0c:	fbb1 f0f3 	udiv	r0, r1, r3
20003a10:	f64a 337c 	movw	r3, #43900	; 0xab7c
20003a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a18:	eb03 038c 	add.w	r3, r3, ip, lsl #2
20003a1c:	885b      	ldrh	r3, [r3, #2]
20003a1e:	fbb0 f0f3 	udiv	r0, r0, r3
20003a22:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
20003a26:	f100 001f 	add.w	r0, r0, #31
20003a2a:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
20003a2c:	f640 73ff 	movw	r3, #4095	; 0xfff
20003a30:	4298      	cmp	r0, r3
20003a32:	bf28      	it	cs
20003a34:	4618      	movcs	r0, r3
20003a36:	4770      	bx	lr

20003a38 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003a38:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003a3a:	2801      	cmp	r0, #1
20003a3c:	d900      	bls.n	20003a40 <ACE_convert_from_mA+0x8>
20003a3e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003a40:	f64a 3384 	movw	r3, #43908	; 0xab84
20003a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a48:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003a4c:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003a4e:	2a2f      	cmp	r2, #47	; 0x2f
20003a50:	d900      	bls.n	20003a54 <ACE_convert_from_mA+0x1c>
20003a52:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003a54:	f64a 0314 	movw	r3, #43028	; 0xa814
20003a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a5c:	4413      	add	r3, r2
20003a5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003a62:	2b01      	cmp	r3, #1
20003a64:	d120      	bne.n	20003aa8 <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003a66:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003a6a:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003a6e:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003a72:	2a03      	cmp	r2, #3
20003a74:	d818      	bhi.n	20003aa8 <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003a76:	f24a 7384 	movw	r3, #42884	; 0xa784
20003a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a7e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003a82:	fb01 f103 	mul.w	r1, r1, r3
20003a86:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003a8a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003a8e:	fba3 2101 	umull	r2, r1, r3, r1
20003a92:	ea4f 1111 	mov.w	r1, r1, lsr #4
20003a96:	f7ff ff65 	bl	20003964 <convert_mV_to_ppe_value>
20003a9a:	f640 73ff 	movw	r3, #4095	; 0xfff
20003a9e:	4298      	cmp	r0, r3
20003aa0:	bf28      	it	cs
20003aa2:	4618      	movcs	r0, r3
20003aa4:	b280      	uxth	r0, r0
20003aa6:	bd08      	pop	{r3, pc}
20003aa8:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003aac:	bd08      	pop	{r3, pc}
20003aae:	bf00      	nop

20003ab0 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
20003ab0:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
20003ab2:	2801      	cmp	r0, #1
20003ab4:	d900      	bls.n	20003ab8 <ACE_convert_from_uA+0x8>
20003ab6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003ab8:	f64a 3384 	movw	r3, #43908	; 0xab84
20003abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ac0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003ac4:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003ac6:	2a2f      	cmp	r2, #47	; 0x2f
20003ac8:	d900      	bls.n	20003acc <ACE_convert_from_uA+0x1c>
20003aca:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003acc:	f64a 0314 	movw	r3, #43028	; 0xa814
20003ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ad4:	4413      	add	r3, r2
20003ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003ada:	2b01      	cmp	r3, #1
20003adc:	d120      	bne.n	20003b20 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
20003ade:	f002 0330 	and.w	r3, r2, #48	; 0x30
20003ae2:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003ae6:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003aea:	2a03      	cmp	r2, #3
20003aec:	d818      	bhi.n	20003b20 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003aee:	f24a 7384 	movw	r3, #42884	; 0xa784
20003af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003af6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003afa:	fb01 f103 	mul.w	r1, r1, r3
20003afe:	f241 7359 	movw	r3, #5977	; 0x1759
20003b02:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
20003b06:	fba3 2101 	umull	r2, r1, r3, r1
20003b0a:	ea4f 3191 	mov.w	r1, r1, lsr #14
20003b0e:	f7ff ff29 	bl	20003964 <convert_mV_to_ppe_value>
20003b12:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b16:	4298      	cmp	r0, r3
20003b18:	bf28      	it	cs
20003b1a:	4618      	movcs	r0, r3
20003b1c:	b280      	uxth	r0, r0
20003b1e:	bd08      	pop	{r3, pc}
20003b20:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003b24:	bd08      	pop	{r3, pc}
20003b26:	bf00      	nop

20003b28 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
20003b28:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003b2a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003b2e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003b32:	f64c 43cd 	movw	r3, #52429	; 0xcccd
20003b36:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003b3a:	fba3 2101 	umull	r2, r1, r3, r1
20003b3e:	ea4f 01d1 	mov.w	r1, r1, lsr #3
20003b42:	f7ff ff0f 	bl	20003964 <convert_mV_to_ppe_value>
20003b46:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b4a:	4298      	cmp	r0, r3
20003b4c:	bf28      	it	cs
20003b4e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003b50:	b280      	uxth	r0, r0
20003b52:	bd08      	pop	{r3, pc}

20003b54 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003b54:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
20003b56:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
20003b5a:	f101 010b 	add.w	r1, r1, #11
20003b5e:	ea4f 0191 	mov.w	r1, r1, lsr #2
20003b62:	f7ff feff 	bl	20003964 <convert_mV_to_ppe_value>
20003b66:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b6a:	4298      	cmp	r0, r3
20003b6c:	bf28      	it	cs
20003b6e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003b70:	b280      	uxth	r0, r0
20003b72:	bd08      	pop	{r3, pc}

20003b74 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003b74:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
20003b76:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
20003b7a:	f101 0103 	add.w	r1, r1, #3
20003b7e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
20003b82:	f648 6339 	movw	r3, #36409	; 0x8e39
20003b86:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20003b8a:	fba3 2101 	umull	r2, r1, r3, r1
20003b8e:	ea4f 0151 	mov.w	r1, r1, lsr #1
20003b92:	f7ff ffc9 	bl	20003b28 <ACE_convert_from_Kelvin>
20003b96:	f640 73ff 	movw	r3, #4095	; 0xfff
20003b9a:	4298      	cmp	r0, r3
20003b9c:	bf28      	it	cs
20003b9e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003ba0:	b280      	uxth	r0, r0
20003ba2:	bd08      	pop	{r3, pc}

20003ba4 <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
20003ba4:	b111      	cbz	r1, 20003bac <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
20003ba6:	ea4f 6210 	mov.w	r2, r0, lsr #24
20003baa:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
20003bac:	f3c0 200f 	ubfx	r0, r0, #8, #16
20003bb0:	4770      	bx	lr
20003bb2:	bf00      	nop

20003bb4 <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
20003bb4:	4770      	bx	lr
20003bb6:	bf00      	nop

20003bb8 <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
20003bb8:	f04f 0000 	mov.w	r0, #0
20003bbc:	4770      	bx	lr
20003bbe:	bf00      	nop

20003bc0 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
20003bc0:	f04f 0000 	mov.w	r0, #0
20003bc4:	4770      	bx	lr
20003bc6:	bf00      	nop

20003bc8 <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
20003bc8:	4770      	bx	lr
20003bca:	bf00      	nop

20003bcc <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003bcc:	4770      	bx	lr
20003bce:	bf00      	nop

20003bd0 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
20003bd0:	4770      	bx	lr
20003bd2:	bf00      	nop

20003bd4 <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
20003bd4:	4770      	bx	lr
20003bd6:	bf00      	nop

20003bd8 <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
20003bd8:	4770      	bx	lr
20003bda:	bf00      	nop

20003bdc <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
20003bdc:	f04f 0000 	mov.w	r0, #0
20003be0:	4770      	bx	lr
20003be2:	bf00      	nop

20003be4 <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
20003be4:	f04f 30ff 	mov.w	r0, #4294967295
20003be8:	4770      	bx	lr
20003bea:	bf00      	nop

20003bec <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
20003bec:	f04f 0000 	mov.w	r0, #0
20003bf0:	4770      	bx	lr
20003bf2:	bf00      	nop

20003bf4 <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
20003bf4:	f04f 0002 	mov.w	r0, #2
20003bf8:	4770      	bx	lr
20003bfa:	bf00      	nop

20003bfc <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
20003bfc:	f04f 0000 	mov.w	r0, #0
20003c00:	4770      	bx	lr
20003c02:	bf00      	nop

20003c04 <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
20003c04:	f04f 0000 	mov.w	r0, #0
20003c08:	4770      	bx	lr
20003c0a:	bf00      	nop

20003c0c <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
20003c0c:	f04f 0000 	mov.w	r0, #0
20003c10:	4770      	bx	lr
20003c12:	bf00      	nop

20003c14 <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
20003c14:	4770      	bx	lr
20003c16:	bf00      	nop

20003c18 <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
20003c18:	4770      	bx	lr
20003c1a:	bf00      	nop

20003c1c <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
20003c1c:	4770      	bx	lr
20003c1e:	bf00      	nop

20003c20 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
20003c20:	4770      	bx	lr
20003c22:	bf00      	nop

20003c24 <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003c24:	4770      	bx	lr
20003c26:	bf00      	nop

20003c28 <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003c28:	4770      	bx	lr
20003c2a:	bf00      	nop

20003c2c <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
20003c2c:	4770      	bx	lr
20003c2e:	bf00      	nop

20003c30 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
20003c30:	4770      	bx	lr
20003c32:	bf00      	nop

20003c34 <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
20003c34:	4770      	bx	lr
20003c36:	bf00      	nop

20003c38 <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003c38:	4770      	bx	lr
20003c3a:	bf00      	nop

20003c3c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003c3c:	4668      	mov	r0, sp
20003c3e:	f020 0107 	bic.w	r1, r0, #7
20003c42:	468d      	mov	sp, r1
20003c44:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003c46:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c4e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
20003c52:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
20003c56:	bc01      	pop	{r0}
20003c58:	4685      	mov	sp, r0
20003c5a:	4770      	bx	lr

20003c5c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003c5c:	4668      	mov	r0, sp
20003c5e:	f020 0107 	bic.w	r1, r0, #7
20003c62:	468d      	mov	sp, r1
20003c64:	b401      	push	{r0}
20003c66:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c6e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
20003c72:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
20003c76:	bc01      	pop	{r0}
20003c78:	4685      	mov	sp, r0
20003c7a:	4770      	bx	lr

20003c7c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003c7c:	4668      	mov	r0, sp
20003c7e:	f020 0107 	bic.w	r1, r0, #7
20003c82:	468d      	mov	sp, r1
20003c84:	b401      	push	{r0}
20003c86:	f24e 1300 	movw	r3, #57600	; 0xe100
20003c8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003c8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
20003c92:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
20003c96:	bc01      	pop	{r0}
20003c98:	4685      	mov	sp, r0
20003c9a:	4770      	bx	lr

20003c9c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003c9c:	4668      	mov	r0, sp
20003c9e:	f020 0107 	bic.w	r1, r0, #7
20003ca2:	468d      	mov	sp, r1
20003ca4:	b401      	push	{r0}
20003ca6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003caa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
20003cb2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
20003cb6:	bc01      	pop	{r0}
20003cb8:	4685      	mov	sp, r0
20003cba:	4770      	bx	lr

20003cbc <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20003cbc:	4668      	mov	r0, sp
20003cbe:	f020 0107 	bic.w	r1, r0, #7
20003cc2:	468d      	mov	sp, r1
20003cc4:	b401      	push	{r0}
20003cc6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003cca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
20003cd2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
20003cd6:	bc01      	pop	{r0}
20003cd8:	4685      	mov	sp, r0
20003cda:	4770      	bx	lr

20003cdc <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003cdc:	4668      	mov	r0, sp
20003cde:	f020 0107 	bic.w	r1, r0, #7
20003ce2:	468d      	mov	sp, r1
20003ce4:	b401      	push	{r0}
20003ce6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003cea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003cee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
20003cf2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
20003cf6:	bc01      	pop	{r0}
20003cf8:	4685      	mov	sp, r0
20003cfa:	4770      	bx	lr

20003cfc <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003cfc:	4668      	mov	r0, sp
20003cfe:	f020 0107 	bic.w	r1, r0, #7
20003d02:	468d      	mov	sp, r1
20003d04:	b401      	push	{r0}
20003d06:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
20003d12:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
20003d16:	bc01      	pop	{r0}
20003d18:	4685      	mov	sp, r0
20003d1a:	4770      	bx	lr

20003d1c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003d1c:	4668      	mov	r0, sp
20003d1e:	f020 0107 	bic.w	r1, r0, #7
20003d22:	468d      	mov	sp, r1
20003d24:	b401      	push	{r0}
20003d26:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d2e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
20003d32:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
20003d36:	bc01      	pop	{r0}
20003d38:	4685      	mov	sp, r0
20003d3a:	4770      	bx	lr

20003d3c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003d3c:	4668      	mov	r0, sp
20003d3e:	f020 0107 	bic.w	r1, r0, #7
20003d42:	468d      	mov	sp, r1
20003d44:	b401      	push	{r0}
20003d46:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20003d52:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
20003d56:	bc01      	pop	{r0}
20003d58:	4685      	mov	sp, r0
20003d5a:	4770      	bx	lr

20003d5c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003d5c:	4668      	mov	r0, sp
20003d5e:	f020 0107 	bic.w	r1, r0, #7
20003d62:	468d      	mov	sp, r1
20003d64:	b401      	push	{r0}
20003d66:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
20003d72:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
20003d76:	bc01      	pop	{r0}
20003d78:	4685      	mov	sp, r0
20003d7a:	4770      	bx	lr

20003d7c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003d7c:	4668      	mov	r0, sp
20003d7e:	f020 0107 	bic.w	r1, r0, #7
20003d82:	468d      	mov	sp, r1
20003d84:	b401      	push	{r0}
20003d86:	f24e 1300 	movw	r3, #57600	; 0xe100
20003d8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003d8e:	f04f 0201 	mov.w	r2, #1
20003d92:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
20003d96:	bc01      	pop	{r0}
20003d98:	4685      	mov	sp, r0
20003d9a:	4770      	bx	lr

20003d9c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003d9c:	4668      	mov	r0, sp
20003d9e:	f020 0107 	bic.w	r1, r0, #7
20003da2:	468d      	mov	sp, r1
20003da4:	b401      	push	{r0}
20003da6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003daa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003dae:	f04f 0202 	mov.w	r2, #2
20003db2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
20003db6:	bc01      	pop	{r0}
20003db8:	4685      	mov	sp, r0
20003dba:	4770      	bx	lr

20003dbc <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003dbc:	4668      	mov	r0, sp
20003dbe:	f020 0107 	bic.w	r1, r0, #7
20003dc2:	468d      	mov	sp, r1
20003dc4:	b401      	push	{r0}
20003dc6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003dca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003dce:	f04f 0204 	mov.w	r2, #4
20003dd2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
20003dd6:	bc01      	pop	{r0}
20003dd8:	4685      	mov	sp, r0
20003dda:	4770      	bx	lr

20003ddc <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003ddc:	4668      	mov	r0, sp
20003dde:	f020 0107 	bic.w	r1, r0, #7
20003de2:	468d      	mov	sp, r1
20003de4:	b401      	push	{r0}
20003de6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003dea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003dee:	f04f 0208 	mov.w	r2, #8
20003df2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
20003df6:	bc01      	pop	{r0}
20003df8:	4685      	mov	sp, r0
20003dfa:	4770      	bx	lr

20003dfc <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003dfc:	4668      	mov	r0, sp
20003dfe:	f020 0107 	bic.w	r1, r0, #7
20003e02:	468d      	mov	sp, r1
20003e04:	b401      	push	{r0}
20003e06:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e0e:	f04f 0210 	mov.w	r2, #16
20003e12:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
20003e16:	bc01      	pop	{r0}
20003e18:	4685      	mov	sp, r0
20003e1a:	4770      	bx	lr

20003e1c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003e1c:	4668      	mov	r0, sp
20003e1e:	f020 0107 	bic.w	r1, r0, #7
20003e22:	468d      	mov	sp, r1
20003e24:	b401      	push	{r0}
20003e26:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e2e:	f04f 0220 	mov.w	r2, #32
20003e32:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
20003e36:	bc01      	pop	{r0}
20003e38:	4685      	mov	sp, r0
20003e3a:	4770      	bx	lr

20003e3c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003e3c:	4668      	mov	r0, sp
20003e3e:	f020 0107 	bic.w	r1, r0, #7
20003e42:	468d      	mov	sp, r1
20003e44:	b401      	push	{r0}
20003e46:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e4e:	f04f 0240 	mov.w	r2, #64	; 0x40
20003e52:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
20003e56:	bc01      	pop	{r0}
20003e58:	4685      	mov	sp, r0
20003e5a:	4770      	bx	lr

20003e5c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003e5c:	4668      	mov	r0, sp
20003e5e:	f020 0107 	bic.w	r1, r0, #7
20003e62:	468d      	mov	sp, r1
20003e64:	b401      	push	{r0}
20003e66:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e6e:	f04f 0280 	mov.w	r2, #128	; 0x80
20003e72:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
20003e76:	bc01      	pop	{r0}
20003e78:	4685      	mov	sp, r0
20003e7a:	4770      	bx	lr

20003e7c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003e7c:	4668      	mov	r0, sp
20003e7e:	f020 0107 	bic.w	r1, r0, #7
20003e82:	468d      	mov	sp, r1
20003e84:	b401      	push	{r0}
20003e86:	f24e 1300 	movw	r3, #57600	; 0xe100
20003e8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003e8e:	f44f 7280 	mov.w	r2, #256	; 0x100
20003e92:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
20003e96:	bc01      	pop	{r0}
20003e98:	4685      	mov	sp, r0
20003e9a:	4770      	bx	lr

20003e9c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003e9c:	4668      	mov	r0, sp
20003e9e:	f020 0107 	bic.w	r1, r0, #7
20003ea2:	468d      	mov	sp, r1
20003ea4:	b401      	push	{r0}
20003ea6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003eaa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003eae:	f44f 7200 	mov.w	r2, #512	; 0x200
20003eb2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
20003eb6:	bc01      	pop	{r0}
20003eb8:	4685      	mov	sp, r0
20003eba:	4770      	bx	lr

20003ebc <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003ebc:	4668      	mov	r0, sp
20003ebe:	f020 0107 	bic.w	r1, r0, #7
20003ec2:	468d      	mov	sp, r1
20003ec4:	b401      	push	{r0}
20003ec6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003eca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ece:	f44f 6280 	mov.w	r2, #1024	; 0x400
20003ed2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
20003ed6:	bc01      	pop	{r0}
20003ed8:	4685      	mov	sp, r0
20003eda:	4770      	bx	lr

20003edc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003edc:	4668      	mov	r0, sp
20003ede:	f020 0107 	bic.w	r1, r0, #7
20003ee2:	468d      	mov	sp, r1
20003ee4:	b401      	push	{r0}
20003ee6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003eea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003eee:	f44f 6200 	mov.w	r2, #2048	; 0x800
20003ef2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
20003ef6:	bc01      	pop	{r0}
20003ef8:	4685      	mov	sp, r0
20003efa:	4770      	bx	lr

20003efc <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003efc:	4668      	mov	r0, sp
20003efe:	f020 0107 	bic.w	r1, r0, #7
20003f02:	468d      	mov	sp, r1
20003f04:	b401      	push	{r0}
20003f06:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20003f12:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
20003f16:	bc01      	pop	{r0}
20003f18:	4685      	mov	sp, r0
20003f1a:	4770      	bx	lr

20003f1c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003f1c:	4668      	mov	r0, sp
20003f1e:	f020 0107 	bic.w	r1, r0, #7
20003f22:	468d      	mov	sp, r1
20003f24:	b401      	push	{r0}
20003f26:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20003f32:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
20003f36:	bc01      	pop	{r0}
20003f38:	4685      	mov	sp, r0
20003f3a:	4770      	bx	lr

20003f3c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003f3c:	4668      	mov	r0, sp
20003f3e:	f020 0107 	bic.w	r1, r0, #7
20003f42:	468d      	mov	sp, r1
20003f44:	b401      	push	{r0}
20003f46:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20003f52:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
20003f56:	bc01      	pop	{r0}
20003f58:	4685      	mov	sp, r0
20003f5a:	4770      	bx	lr

20003f5c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003f5c:	4668      	mov	r0, sp
20003f5e:	f020 0107 	bic.w	r1, r0, #7
20003f62:	468d      	mov	sp, r1
20003f64:	b401      	push	{r0}
20003f66:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20003f72:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
20003f76:	bc01      	pop	{r0}
20003f78:	4685      	mov	sp, r0
20003f7a:	4770      	bx	lr

20003f7c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003f7c:	4668      	mov	r0, sp
20003f7e:	f020 0107 	bic.w	r1, r0, #7
20003f82:	468d      	mov	sp, r1
20003f84:	b401      	push	{r0}
20003f86:	f24e 1300 	movw	r3, #57600	; 0xe100
20003f8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003f8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20003f92:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
20003f96:	bc01      	pop	{r0}
20003f98:	4685      	mov	sp, r0
20003f9a:	4770      	bx	lr

20003f9c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003f9c:	4668      	mov	r0, sp
20003f9e:	f020 0107 	bic.w	r1, r0, #7
20003fa2:	468d      	mov	sp, r1
20003fa4:	b401      	push	{r0}
20003fa6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003faa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20003fb2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
20003fb6:	bc01      	pop	{r0}
20003fb8:	4685      	mov	sp, r0
20003fba:	4770      	bx	lr

20003fbc <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003fbc:	4668      	mov	r0, sp
20003fbe:	f020 0107 	bic.w	r1, r0, #7
20003fc2:	468d      	mov	sp, r1
20003fc4:	b401      	push	{r0}
20003fc6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20003fd2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
20003fd6:	bc01      	pop	{r0}
20003fd8:	4685      	mov	sp, r0
20003fda:	4770      	bx	lr

20003fdc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003fdc:	4668      	mov	r0, sp
20003fde:	f020 0107 	bic.w	r1, r0, #7
20003fe2:	468d      	mov	sp, r1
20003fe4:	b401      	push	{r0}
20003fe6:	f24e 1300 	movw	r3, #57600	; 0xe100
20003fea:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003fee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20003ff2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
20003ff6:	bc01      	pop	{r0}
20003ff8:	4685      	mov	sp, r0
20003ffa:	4770      	bx	lr

20003ffc <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003ffc:	4668      	mov	r0, sp
20003ffe:	f020 0107 	bic.w	r1, r0, #7
20004002:	468d      	mov	sp, r1
20004004:	b401      	push	{r0}
20004006:	f24e 1300 	movw	r3, #57600	; 0xe100
2000400a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000400e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
20004012:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
20004016:	bc01      	pop	{r0}
20004018:	4685      	mov	sp, r0
2000401a:	4770      	bx	lr

2000401c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
2000401c:	4668      	mov	r0, sp
2000401e:	f020 0107 	bic.w	r1, r0, #7
20004022:	468d      	mov	sp, r1
20004024:	b401      	push	{r0}
20004026:	f24e 1300 	movw	r3, #57600	; 0xe100
2000402a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000402e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
20004032:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
20004036:	bc01      	pop	{r0}
20004038:	4685      	mov	sp, r0
2000403a:	4770      	bx	lr

2000403c <__aeabi_drsub>:
2000403c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20004040:	e002      	b.n	20004048 <__adddf3>
20004042:	bf00      	nop

20004044 <__aeabi_dsub>:
20004044:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20004048 <__adddf3>:
20004048:	b530      	push	{r4, r5, lr}
2000404a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000404e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20004052:	ea94 0f05 	teq	r4, r5
20004056:	bf08      	it	eq
20004058:	ea90 0f02 	teqeq	r0, r2
2000405c:	bf1f      	itttt	ne
2000405e:	ea54 0c00 	orrsne.w	ip, r4, r0
20004062:	ea55 0c02 	orrsne.w	ip, r5, r2
20004066:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000406a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000406e:	f000 80e2 	beq.w	20004236 <__adddf3+0x1ee>
20004072:	ea4f 5454 	mov.w	r4, r4, lsr #21
20004076:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000407a:	bfb8      	it	lt
2000407c:	426d      	neglt	r5, r5
2000407e:	dd0c      	ble.n	2000409a <__adddf3+0x52>
20004080:	442c      	add	r4, r5
20004082:	ea80 0202 	eor.w	r2, r0, r2
20004086:	ea81 0303 	eor.w	r3, r1, r3
2000408a:	ea82 0000 	eor.w	r0, r2, r0
2000408e:	ea83 0101 	eor.w	r1, r3, r1
20004092:	ea80 0202 	eor.w	r2, r0, r2
20004096:	ea81 0303 	eor.w	r3, r1, r3
2000409a:	2d36      	cmp	r5, #54	; 0x36
2000409c:	bf88      	it	hi
2000409e:	bd30      	pophi	{r4, r5, pc}
200040a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200040a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200040a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200040ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200040b0:	d002      	beq.n	200040b8 <__adddf3+0x70>
200040b2:	4240      	negs	r0, r0
200040b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200040b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200040bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200040c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200040c4:	d002      	beq.n	200040cc <__adddf3+0x84>
200040c6:	4252      	negs	r2, r2
200040c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200040cc:	ea94 0f05 	teq	r4, r5
200040d0:	f000 80a7 	beq.w	20004222 <__adddf3+0x1da>
200040d4:	f1a4 0401 	sub.w	r4, r4, #1
200040d8:	f1d5 0e20 	rsbs	lr, r5, #32
200040dc:	db0d      	blt.n	200040fa <__adddf3+0xb2>
200040de:	fa02 fc0e 	lsl.w	ip, r2, lr
200040e2:	fa22 f205 	lsr.w	r2, r2, r5
200040e6:	1880      	adds	r0, r0, r2
200040e8:	f141 0100 	adc.w	r1, r1, #0
200040ec:	fa03 f20e 	lsl.w	r2, r3, lr
200040f0:	1880      	adds	r0, r0, r2
200040f2:	fa43 f305 	asr.w	r3, r3, r5
200040f6:	4159      	adcs	r1, r3
200040f8:	e00e      	b.n	20004118 <__adddf3+0xd0>
200040fa:	f1a5 0520 	sub.w	r5, r5, #32
200040fe:	f10e 0e20 	add.w	lr, lr, #32
20004102:	2a01      	cmp	r2, #1
20004104:	fa03 fc0e 	lsl.w	ip, r3, lr
20004108:	bf28      	it	cs
2000410a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000410e:	fa43 f305 	asr.w	r3, r3, r5
20004112:	18c0      	adds	r0, r0, r3
20004114:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20004118:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000411c:	d507      	bpl.n	2000412e <__adddf3+0xe6>
2000411e:	f04f 0e00 	mov.w	lr, #0
20004122:	f1dc 0c00 	rsbs	ip, ip, #0
20004126:	eb7e 0000 	sbcs.w	r0, lr, r0
2000412a:	eb6e 0101 	sbc.w	r1, lr, r1
2000412e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20004132:	d31b      	bcc.n	2000416c <__adddf3+0x124>
20004134:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20004138:	d30c      	bcc.n	20004154 <__adddf3+0x10c>
2000413a:	0849      	lsrs	r1, r1, #1
2000413c:	ea5f 0030 	movs.w	r0, r0, rrx
20004140:	ea4f 0c3c 	mov.w	ip, ip, rrx
20004144:	f104 0401 	add.w	r4, r4, #1
20004148:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000414c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20004150:	f080 809a 	bcs.w	20004288 <__adddf3+0x240>
20004154:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004158:	bf08      	it	eq
2000415a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000415e:	f150 0000 	adcs.w	r0, r0, #0
20004162:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004166:	ea41 0105 	orr.w	r1, r1, r5
2000416a:	bd30      	pop	{r4, r5, pc}
2000416c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20004170:	4140      	adcs	r0, r0
20004172:	eb41 0101 	adc.w	r1, r1, r1
20004176:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000417a:	f1a4 0401 	sub.w	r4, r4, #1
2000417e:	d1e9      	bne.n	20004154 <__adddf3+0x10c>
20004180:	f091 0f00 	teq	r1, #0
20004184:	bf04      	itt	eq
20004186:	4601      	moveq	r1, r0
20004188:	2000      	moveq	r0, #0
2000418a:	fab1 f381 	clz	r3, r1
2000418e:	bf08      	it	eq
20004190:	3320      	addeq	r3, #32
20004192:	f1a3 030b 	sub.w	r3, r3, #11
20004196:	f1b3 0220 	subs.w	r2, r3, #32
2000419a:	da0c      	bge.n	200041b6 <__adddf3+0x16e>
2000419c:	320c      	adds	r2, #12
2000419e:	dd08      	ble.n	200041b2 <__adddf3+0x16a>
200041a0:	f102 0c14 	add.w	ip, r2, #20
200041a4:	f1c2 020c 	rsb	r2, r2, #12
200041a8:	fa01 f00c 	lsl.w	r0, r1, ip
200041ac:	fa21 f102 	lsr.w	r1, r1, r2
200041b0:	e00c      	b.n	200041cc <__adddf3+0x184>
200041b2:	f102 0214 	add.w	r2, r2, #20
200041b6:	bfd8      	it	le
200041b8:	f1c2 0c20 	rsble	ip, r2, #32
200041bc:	fa01 f102 	lsl.w	r1, r1, r2
200041c0:	fa20 fc0c 	lsr.w	ip, r0, ip
200041c4:	bfdc      	itt	le
200041c6:	ea41 010c 	orrle.w	r1, r1, ip
200041ca:	4090      	lslle	r0, r2
200041cc:	1ae4      	subs	r4, r4, r3
200041ce:	bfa2      	ittt	ge
200041d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200041d4:	4329      	orrge	r1, r5
200041d6:	bd30      	popge	{r4, r5, pc}
200041d8:	ea6f 0404 	mvn.w	r4, r4
200041dc:	3c1f      	subs	r4, #31
200041de:	da1c      	bge.n	2000421a <__adddf3+0x1d2>
200041e0:	340c      	adds	r4, #12
200041e2:	dc0e      	bgt.n	20004202 <__adddf3+0x1ba>
200041e4:	f104 0414 	add.w	r4, r4, #20
200041e8:	f1c4 0220 	rsb	r2, r4, #32
200041ec:	fa20 f004 	lsr.w	r0, r0, r4
200041f0:	fa01 f302 	lsl.w	r3, r1, r2
200041f4:	ea40 0003 	orr.w	r0, r0, r3
200041f8:	fa21 f304 	lsr.w	r3, r1, r4
200041fc:	ea45 0103 	orr.w	r1, r5, r3
20004200:	bd30      	pop	{r4, r5, pc}
20004202:	f1c4 040c 	rsb	r4, r4, #12
20004206:	f1c4 0220 	rsb	r2, r4, #32
2000420a:	fa20 f002 	lsr.w	r0, r0, r2
2000420e:	fa01 f304 	lsl.w	r3, r1, r4
20004212:	ea40 0003 	orr.w	r0, r0, r3
20004216:	4629      	mov	r1, r5
20004218:	bd30      	pop	{r4, r5, pc}
2000421a:	fa21 f004 	lsr.w	r0, r1, r4
2000421e:	4629      	mov	r1, r5
20004220:	bd30      	pop	{r4, r5, pc}
20004222:	f094 0f00 	teq	r4, #0
20004226:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000422a:	bf06      	itte	eq
2000422c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20004230:	3401      	addeq	r4, #1
20004232:	3d01      	subne	r5, #1
20004234:	e74e      	b.n	200040d4 <__adddf3+0x8c>
20004236:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000423a:	bf18      	it	ne
2000423c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20004240:	d029      	beq.n	20004296 <__adddf3+0x24e>
20004242:	ea94 0f05 	teq	r4, r5
20004246:	bf08      	it	eq
20004248:	ea90 0f02 	teqeq	r0, r2
2000424c:	d005      	beq.n	2000425a <__adddf3+0x212>
2000424e:	ea54 0c00 	orrs.w	ip, r4, r0
20004252:	bf04      	itt	eq
20004254:	4619      	moveq	r1, r3
20004256:	4610      	moveq	r0, r2
20004258:	bd30      	pop	{r4, r5, pc}
2000425a:	ea91 0f03 	teq	r1, r3
2000425e:	bf1e      	ittt	ne
20004260:	2100      	movne	r1, #0
20004262:	2000      	movne	r0, #0
20004264:	bd30      	popne	{r4, r5, pc}
20004266:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000426a:	d105      	bne.n	20004278 <__adddf3+0x230>
2000426c:	0040      	lsls	r0, r0, #1
2000426e:	4149      	adcs	r1, r1
20004270:	bf28      	it	cs
20004272:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20004276:	bd30      	pop	{r4, r5, pc}
20004278:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000427c:	bf3c      	itt	cc
2000427e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20004282:	bd30      	popcc	{r4, r5, pc}
20004284:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004288:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000428c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004290:	f04f 0000 	mov.w	r0, #0
20004294:	bd30      	pop	{r4, r5, pc}
20004296:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000429a:	bf1a      	itte	ne
2000429c:	4619      	movne	r1, r3
2000429e:	4610      	movne	r0, r2
200042a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200042a4:	bf1c      	itt	ne
200042a6:	460b      	movne	r3, r1
200042a8:	4602      	movne	r2, r0
200042aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200042ae:	bf06      	itte	eq
200042b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200042b4:	ea91 0f03 	teqeq	r1, r3
200042b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200042bc:	bd30      	pop	{r4, r5, pc}
200042be:	bf00      	nop

200042c0 <__aeabi_ui2d>:
200042c0:	f090 0f00 	teq	r0, #0
200042c4:	bf04      	itt	eq
200042c6:	2100      	moveq	r1, #0
200042c8:	4770      	bxeq	lr
200042ca:	b530      	push	{r4, r5, lr}
200042cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
200042d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200042d4:	f04f 0500 	mov.w	r5, #0
200042d8:	f04f 0100 	mov.w	r1, #0
200042dc:	e750      	b.n	20004180 <__adddf3+0x138>
200042de:	bf00      	nop

200042e0 <__aeabi_i2d>:
200042e0:	f090 0f00 	teq	r0, #0
200042e4:	bf04      	itt	eq
200042e6:	2100      	moveq	r1, #0
200042e8:	4770      	bxeq	lr
200042ea:	b530      	push	{r4, r5, lr}
200042ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
200042f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200042f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200042f8:	bf48      	it	mi
200042fa:	4240      	negmi	r0, r0
200042fc:	f04f 0100 	mov.w	r1, #0
20004300:	e73e      	b.n	20004180 <__adddf3+0x138>
20004302:	bf00      	nop

20004304 <__aeabi_f2d>:
20004304:	0042      	lsls	r2, r0, #1
20004306:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000430a:	ea4f 0131 	mov.w	r1, r1, rrx
2000430e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20004312:	bf1f      	itttt	ne
20004314:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20004318:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000431c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20004320:	4770      	bxne	lr
20004322:	f092 0f00 	teq	r2, #0
20004326:	bf14      	ite	ne
20004328:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000432c:	4770      	bxeq	lr
2000432e:	b530      	push	{r4, r5, lr}
20004330:	f44f 7460 	mov.w	r4, #896	; 0x380
20004334:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004338:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000433c:	e720      	b.n	20004180 <__adddf3+0x138>
2000433e:	bf00      	nop

20004340 <__aeabi_ul2d>:
20004340:	ea50 0201 	orrs.w	r2, r0, r1
20004344:	bf08      	it	eq
20004346:	4770      	bxeq	lr
20004348:	b530      	push	{r4, r5, lr}
2000434a:	f04f 0500 	mov.w	r5, #0
2000434e:	e00a      	b.n	20004366 <__aeabi_l2d+0x16>

20004350 <__aeabi_l2d>:
20004350:	ea50 0201 	orrs.w	r2, r0, r1
20004354:	bf08      	it	eq
20004356:	4770      	bxeq	lr
20004358:	b530      	push	{r4, r5, lr}
2000435a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000435e:	d502      	bpl.n	20004366 <__aeabi_l2d+0x16>
20004360:	4240      	negs	r0, r0
20004362:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004366:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000436a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000436e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20004372:	f43f aedc 	beq.w	2000412e <__adddf3+0xe6>
20004376:	f04f 0203 	mov.w	r2, #3
2000437a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000437e:	bf18      	it	ne
20004380:	3203      	addne	r2, #3
20004382:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004386:	bf18      	it	ne
20004388:	3203      	addne	r2, #3
2000438a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000438e:	f1c2 0320 	rsb	r3, r2, #32
20004392:	fa00 fc03 	lsl.w	ip, r0, r3
20004396:	fa20 f002 	lsr.w	r0, r0, r2
2000439a:	fa01 fe03 	lsl.w	lr, r1, r3
2000439e:	ea40 000e 	orr.w	r0, r0, lr
200043a2:	fa21 f102 	lsr.w	r1, r1, r2
200043a6:	4414      	add	r4, r2
200043a8:	e6c1      	b.n	2000412e <__adddf3+0xe6>
200043aa:	bf00      	nop

200043ac <__aeabi_dmul>:
200043ac:	b570      	push	{r4, r5, r6, lr}
200043ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
200043b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200043b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200043ba:	bf1d      	ittte	ne
200043bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200043c0:	ea94 0f0c 	teqne	r4, ip
200043c4:	ea95 0f0c 	teqne	r5, ip
200043c8:	f000 f8de 	bleq	20004588 <__aeabi_dmul+0x1dc>
200043cc:	442c      	add	r4, r5
200043ce:	ea81 0603 	eor.w	r6, r1, r3
200043d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200043d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200043da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200043de:	bf18      	it	ne
200043e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200043e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200043e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200043ec:	d038      	beq.n	20004460 <__aeabi_dmul+0xb4>
200043ee:	fba0 ce02 	umull	ip, lr, r0, r2
200043f2:	f04f 0500 	mov.w	r5, #0
200043f6:	fbe1 e502 	umlal	lr, r5, r1, r2
200043fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200043fe:	fbe0 e503 	umlal	lr, r5, r0, r3
20004402:	f04f 0600 	mov.w	r6, #0
20004406:	fbe1 5603 	umlal	r5, r6, r1, r3
2000440a:	f09c 0f00 	teq	ip, #0
2000440e:	bf18      	it	ne
20004410:	f04e 0e01 	orrne.w	lr, lr, #1
20004414:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20004418:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000441c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20004420:	d204      	bcs.n	2000442c <__aeabi_dmul+0x80>
20004422:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20004426:	416d      	adcs	r5, r5
20004428:	eb46 0606 	adc.w	r6, r6, r6
2000442c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20004430:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20004434:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20004438:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000443c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20004440:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004444:	bf88      	it	hi
20004446:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000444a:	d81e      	bhi.n	2000448a <__aeabi_dmul+0xde>
2000444c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20004450:	bf08      	it	eq
20004452:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20004456:	f150 0000 	adcs.w	r0, r0, #0
2000445a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000445e:	bd70      	pop	{r4, r5, r6, pc}
20004460:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004464:	ea46 0101 	orr.w	r1, r6, r1
20004468:	ea40 0002 	orr.w	r0, r0, r2
2000446c:	ea81 0103 	eor.w	r1, r1, r3
20004470:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004474:	bfc2      	ittt	gt
20004476:	ebd4 050c 	rsbsgt	r5, r4, ip
2000447a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000447e:	bd70      	popgt	{r4, r5, r6, pc}
20004480:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004484:	f04f 0e00 	mov.w	lr, #0
20004488:	3c01      	subs	r4, #1
2000448a:	f300 80ab 	bgt.w	200045e4 <__aeabi_dmul+0x238>
2000448e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20004492:	bfde      	ittt	le
20004494:	2000      	movle	r0, #0
20004496:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000449a:	bd70      	pople	{r4, r5, r6, pc}
2000449c:	f1c4 0400 	rsb	r4, r4, #0
200044a0:	3c20      	subs	r4, #32
200044a2:	da35      	bge.n	20004510 <__aeabi_dmul+0x164>
200044a4:	340c      	adds	r4, #12
200044a6:	dc1b      	bgt.n	200044e0 <__aeabi_dmul+0x134>
200044a8:	f104 0414 	add.w	r4, r4, #20
200044ac:	f1c4 0520 	rsb	r5, r4, #32
200044b0:	fa00 f305 	lsl.w	r3, r0, r5
200044b4:	fa20 f004 	lsr.w	r0, r0, r4
200044b8:	fa01 f205 	lsl.w	r2, r1, r5
200044bc:	ea40 0002 	orr.w	r0, r0, r2
200044c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200044c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200044c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200044cc:	fa21 f604 	lsr.w	r6, r1, r4
200044d0:	eb42 0106 	adc.w	r1, r2, r6
200044d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200044d8:	bf08      	it	eq
200044da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200044de:	bd70      	pop	{r4, r5, r6, pc}
200044e0:	f1c4 040c 	rsb	r4, r4, #12
200044e4:	f1c4 0520 	rsb	r5, r4, #32
200044e8:	fa00 f304 	lsl.w	r3, r0, r4
200044ec:	fa20 f005 	lsr.w	r0, r0, r5
200044f0:	fa01 f204 	lsl.w	r2, r1, r4
200044f4:	ea40 0002 	orr.w	r0, r0, r2
200044f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200044fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004500:	f141 0100 	adc.w	r1, r1, #0
20004504:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004508:	bf08      	it	eq
2000450a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000450e:	bd70      	pop	{r4, r5, r6, pc}
20004510:	f1c4 0520 	rsb	r5, r4, #32
20004514:	fa00 f205 	lsl.w	r2, r0, r5
20004518:	ea4e 0e02 	orr.w	lr, lr, r2
2000451c:	fa20 f304 	lsr.w	r3, r0, r4
20004520:	fa01 f205 	lsl.w	r2, r1, r5
20004524:	ea43 0302 	orr.w	r3, r3, r2
20004528:	fa21 f004 	lsr.w	r0, r1, r4
2000452c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004530:	fa21 f204 	lsr.w	r2, r1, r4
20004534:	ea20 0002 	bic.w	r0, r0, r2
20004538:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000453c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004540:	bf08      	it	eq
20004542:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004546:	bd70      	pop	{r4, r5, r6, pc}
20004548:	f094 0f00 	teq	r4, #0
2000454c:	d10f      	bne.n	2000456e <__aeabi_dmul+0x1c2>
2000454e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20004552:	0040      	lsls	r0, r0, #1
20004554:	eb41 0101 	adc.w	r1, r1, r1
20004558:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000455c:	bf08      	it	eq
2000455e:	3c01      	subeq	r4, #1
20004560:	d0f7      	beq.n	20004552 <__aeabi_dmul+0x1a6>
20004562:	ea41 0106 	orr.w	r1, r1, r6
20004566:	f095 0f00 	teq	r5, #0
2000456a:	bf18      	it	ne
2000456c:	4770      	bxne	lr
2000456e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004572:	0052      	lsls	r2, r2, #1
20004574:	eb43 0303 	adc.w	r3, r3, r3
20004578:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000457c:	bf08      	it	eq
2000457e:	3d01      	subeq	r5, #1
20004580:	d0f7      	beq.n	20004572 <__aeabi_dmul+0x1c6>
20004582:	ea43 0306 	orr.w	r3, r3, r6
20004586:	4770      	bx	lr
20004588:	ea94 0f0c 	teq	r4, ip
2000458c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004590:	bf18      	it	ne
20004592:	ea95 0f0c 	teqne	r5, ip
20004596:	d00c      	beq.n	200045b2 <__aeabi_dmul+0x206>
20004598:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000459c:	bf18      	it	ne
2000459e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200045a2:	d1d1      	bne.n	20004548 <__aeabi_dmul+0x19c>
200045a4:	ea81 0103 	eor.w	r1, r1, r3
200045a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200045ac:	f04f 0000 	mov.w	r0, #0
200045b0:	bd70      	pop	{r4, r5, r6, pc}
200045b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200045b6:	bf06      	itte	eq
200045b8:	4610      	moveq	r0, r2
200045ba:	4619      	moveq	r1, r3
200045bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200045c0:	d019      	beq.n	200045f6 <__aeabi_dmul+0x24a>
200045c2:	ea94 0f0c 	teq	r4, ip
200045c6:	d102      	bne.n	200045ce <__aeabi_dmul+0x222>
200045c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200045cc:	d113      	bne.n	200045f6 <__aeabi_dmul+0x24a>
200045ce:	ea95 0f0c 	teq	r5, ip
200045d2:	d105      	bne.n	200045e0 <__aeabi_dmul+0x234>
200045d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200045d8:	bf1c      	itt	ne
200045da:	4610      	movne	r0, r2
200045dc:	4619      	movne	r1, r3
200045de:	d10a      	bne.n	200045f6 <__aeabi_dmul+0x24a>
200045e0:	ea81 0103 	eor.w	r1, r1, r3
200045e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200045e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200045ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200045f0:	f04f 0000 	mov.w	r0, #0
200045f4:	bd70      	pop	{r4, r5, r6, pc}
200045f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200045fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200045fe:	bd70      	pop	{r4, r5, r6, pc}

20004600 <__aeabi_ddiv>:
20004600:	b570      	push	{r4, r5, r6, lr}
20004602:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000460a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000460e:	bf1d      	ittte	ne
20004610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004614:	ea94 0f0c 	teqne	r4, ip
20004618:	ea95 0f0c 	teqne	r5, ip
2000461c:	f000 f8a7 	bleq	2000476e <__aeabi_ddiv+0x16e>
20004620:	eba4 0405 	sub.w	r4, r4, r5
20004624:	ea81 0e03 	eor.w	lr, r1, r3
20004628:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000462c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004630:	f000 8088 	beq.w	20004744 <__aeabi_ddiv+0x144>
20004634:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004638:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000463c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004640:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004644:	ea4f 2202 	mov.w	r2, r2, lsl #8
20004648:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000464c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004650:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004654:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20004658:	429d      	cmp	r5, r3
2000465a:	bf08      	it	eq
2000465c:	4296      	cmpeq	r6, r2
2000465e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004662:	f504 7440 	add.w	r4, r4, #768	; 0x300
20004666:	d202      	bcs.n	2000466e <__aeabi_ddiv+0x6e>
20004668:	085b      	lsrs	r3, r3, #1
2000466a:	ea4f 0232 	mov.w	r2, r2, rrx
2000466e:	1ab6      	subs	r6, r6, r2
20004670:	eb65 0503 	sbc.w	r5, r5, r3
20004674:	085b      	lsrs	r3, r3, #1
20004676:	ea4f 0232 	mov.w	r2, r2, rrx
2000467a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000467e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004682:	ebb6 0e02 	subs.w	lr, r6, r2
20004686:	eb75 0e03 	sbcs.w	lr, r5, r3
2000468a:	bf22      	ittt	cs
2000468c:	1ab6      	subcs	r6, r6, r2
2000468e:	4675      	movcs	r5, lr
20004690:	ea40 000c 	orrcs.w	r0, r0, ip
20004694:	085b      	lsrs	r3, r3, #1
20004696:	ea4f 0232 	mov.w	r2, r2, rrx
2000469a:	ebb6 0e02 	subs.w	lr, r6, r2
2000469e:	eb75 0e03 	sbcs.w	lr, r5, r3
200046a2:	bf22      	ittt	cs
200046a4:	1ab6      	subcs	r6, r6, r2
200046a6:	4675      	movcs	r5, lr
200046a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200046ac:	085b      	lsrs	r3, r3, #1
200046ae:	ea4f 0232 	mov.w	r2, r2, rrx
200046b2:	ebb6 0e02 	subs.w	lr, r6, r2
200046b6:	eb75 0e03 	sbcs.w	lr, r5, r3
200046ba:	bf22      	ittt	cs
200046bc:	1ab6      	subcs	r6, r6, r2
200046be:	4675      	movcs	r5, lr
200046c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200046c4:	085b      	lsrs	r3, r3, #1
200046c6:	ea4f 0232 	mov.w	r2, r2, rrx
200046ca:	ebb6 0e02 	subs.w	lr, r6, r2
200046ce:	eb75 0e03 	sbcs.w	lr, r5, r3
200046d2:	bf22      	ittt	cs
200046d4:	1ab6      	subcs	r6, r6, r2
200046d6:	4675      	movcs	r5, lr
200046d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200046dc:	ea55 0e06 	orrs.w	lr, r5, r6
200046e0:	d018      	beq.n	20004714 <__aeabi_ddiv+0x114>
200046e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
200046e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200046ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
200046ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200046f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200046f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200046fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200046fe:	d1c0      	bne.n	20004682 <__aeabi_ddiv+0x82>
20004700:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004704:	d10b      	bne.n	2000471e <__aeabi_ddiv+0x11e>
20004706:	ea41 0100 	orr.w	r1, r1, r0
2000470a:	f04f 0000 	mov.w	r0, #0
2000470e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20004712:	e7b6      	b.n	20004682 <__aeabi_ddiv+0x82>
20004714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004718:	bf04      	itt	eq
2000471a:	4301      	orreq	r1, r0
2000471c:	2000      	moveq	r0, #0
2000471e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004722:	bf88      	it	hi
20004724:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20004728:	f63f aeaf 	bhi.w	2000448a <__aeabi_dmul+0xde>
2000472c:	ebb5 0c03 	subs.w	ip, r5, r3
20004730:	bf04      	itt	eq
20004732:	ebb6 0c02 	subseq.w	ip, r6, r2
20004736:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000473a:	f150 0000 	adcs.w	r0, r0, #0
2000473e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004742:	bd70      	pop	{r4, r5, r6, pc}
20004744:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20004748:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000474c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004750:	bfc2      	ittt	gt
20004752:	ebd4 050c 	rsbsgt	r5, r4, ip
20004756:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000475a:	bd70      	popgt	{r4, r5, r6, pc}
2000475c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004760:	f04f 0e00 	mov.w	lr, #0
20004764:	3c01      	subs	r4, #1
20004766:	e690      	b.n	2000448a <__aeabi_dmul+0xde>
20004768:	ea45 0e06 	orr.w	lr, r5, r6
2000476c:	e68d      	b.n	2000448a <__aeabi_dmul+0xde>
2000476e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004772:	ea94 0f0c 	teq	r4, ip
20004776:	bf08      	it	eq
20004778:	ea95 0f0c 	teqeq	r5, ip
2000477c:	f43f af3b 	beq.w	200045f6 <__aeabi_dmul+0x24a>
20004780:	ea94 0f0c 	teq	r4, ip
20004784:	d10a      	bne.n	2000479c <__aeabi_ddiv+0x19c>
20004786:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000478a:	f47f af34 	bne.w	200045f6 <__aeabi_dmul+0x24a>
2000478e:	ea95 0f0c 	teq	r5, ip
20004792:	f47f af25 	bne.w	200045e0 <__aeabi_dmul+0x234>
20004796:	4610      	mov	r0, r2
20004798:	4619      	mov	r1, r3
2000479a:	e72c      	b.n	200045f6 <__aeabi_dmul+0x24a>
2000479c:	ea95 0f0c 	teq	r5, ip
200047a0:	d106      	bne.n	200047b0 <__aeabi_ddiv+0x1b0>
200047a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200047a6:	f43f aefd 	beq.w	200045a4 <__aeabi_dmul+0x1f8>
200047aa:	4610      	mov	r0, r2
200047ac:	4619      	mov	r1, r3
200047ae:	e722      	b.n	200045f6 <__aeabi_dmul+0x24a>
200047b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200047b4:	bf18      	it	ne
200047b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200047ba:	f47f aec5 	bne.w	20004548 <__aeabi_dmul+0x19c>
200047be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200047c2:	f47f af0d 	bne.w	200045e0 <__aeabi_dmul+0x234>
200047c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200047ca:	f47f aeeb 	bne.w	200045a4 <__aeabi_dmul+0x1f8>
200047ce:	e712      	b.n	200045f6 <__aeabi_dmul+0x24a>

200047d0 <__aeabi_d2iz>:
200047d0:	ea4f 0241 	mov.w	r2, r1, lsl #1
200047d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200047d8:	d215      	bcs.n	20004806 <__aeabi_d2iz+0x36>
200047da:	d511      	bpl.n	20004800 <__aeabi_d2iz+0x30>
200047dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200047e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200047e4:	d912      	bls.n	2000480c <__aeabi_d2iz+0x3c>
200047e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200047ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200047ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200047f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200047f6:	fa23 f002 	lsr.w	r0, r3, r2
200047fa:	bf18      	it	ne
200047fc:	4240      	negne	r0, r0
200047fe:	4770      	bx	lr
20004800:	f04f 0000 	mov.w	r0, #0
20004804:	4770      	bx	lr
20004806:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000480a:	d105      	bne.n	20004818 <__aeabi_d2iz+0x48>
2000480c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20004810:	bf08      	it	eq
20004812:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20004816:	4770      	bx	lr
20004818:	f04f 0000 	mov.w	r0, #0
2000481c:	4770      	bx	lr
2000481e:	bf00      	nop

20004820 <__aeabi_frsub>:
20004820:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
20004824:	e002      	b.n	2000482c <__addsf3>
20004826:	bf00      	nop

20004828 <__aeabi_fsub>:
20004828:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

2000482c <__addsf3>:
2000482c:	0042      	lsls	r2, r0, #1
2000482e:	bf1f      	itttt	ne
20004830:	ea5f 0341 	movsne.w	r3, r1, lsl #1
20004834:	ea92 0f03 	teqne	r2, r3
20004838:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
2000483c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004840:	d06a      	beq.n	20004918 <__addsf3+0xec>
20004842:	ea4f 6212 	mov.w	r2, r2, lsr #24
20004846:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
2000484a:	bfc1      	itttt	gt
2000484c:	18d2      	addgt	r2, r2, r3
2000484e:	4041      	eorgt	r1, r0
20004850:	4048      	eorgt	r0, r1
20004852:	4041      	eorgt	r1, r0
20004854:	bfb8      	it	lt
20004856:	425b      	neglt	r3, r3
20004858:	2b19      	cmp	r3, #25
2000485a:	bf88      	it	hi
2000485c:	4770      	bxhi	lr
2000485e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20004862:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004866:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
2000486a:	bf18      	it	ne
2000486c:	4240      	negne	r0, r0
2000486e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20004872:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
20004876:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
2000487a:	bf18      	it	ne
2000487c:	4249      	negne	r1, r1
2000487e:	ea92 0f03 	teq	r2, r3
20004882:	d03f      	beq.n	20004904 <__addsf3+0xd8>
20004884:	f1a2 0201 	sub.w	r2, r2, #1
20004888:	fa41 fc03 	asr.w	ip, r1, r3
2000488c:	eb10 000c 	adds.w	r0, r0, ip
20004890:	f1c3 0320 	rsb	r3, r3, #32
20004894:	fa01 f103 	lsl.w	r1, r1, r3
20004898:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
2000489c:	d502      	bpl.n	200048a4 <__addsf3+0x78>
2000489e:	4249      	negs	r1, r1
200048a0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
200048a4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
200048a8:	d313      	bcc.n	200048d2 <__addsf3+0xa6>
200048aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200048ae:	d306      	bcc.n	200048be <__addsf3+0x92>
200048b0:	0840      	lsrs	r0, r0, #1
200048b2:	ea4f 0131 	mov.w	r1, r1, rrx
200048b6:	f102 0201 	add.w	r2, r2, #1
200048ba:	2afe      	cmp	r2, #254	; 0xfe
200048bc:	d251      	bcs.n	20004962 <__addsf3+0x136>
200048be:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
200048c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200048c6:	bf08      	it	eq
200048c8:	f020 0001 	biceq.w	r0, r0, #1
200048cc:	ea40 0003 	orr.w	r0, r0, r3
200048d0:	4770      	bx	lr
200048d2:	0049      	lsls	r1, r1, #1
200048d4:	eb40 0000 	adc.w	r0, r0, r0
200048d8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
200048dc:	f1a2 0201 	sub.w	r2, r2, #1
200048e0:	d1ed      	bne.n	200048be <__addsf3+0x92>
200048e2:	fab0 fc80 	clz	ip, r0
200048e6:	f1ac 0c08 	sub.w	ip, ip, #8
200048ea:	ebb2 020c 	subs.w	r2, r2, ip
200048ee:	fa00 f00c 	lsl.w	r0, r0, ip
200048f2:	bfaa      	itet	ge
200048f4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
200048f8:	4252      	neglt	r2, r2
200048fa:	4318      	orrge	r0, r3
200048fc:	bfbc      	itt	lt
200048fe:	40d0      	lsrlt	r0, r2
20004900:	4318      	orrlt	r0, r3
20004902:	4770      	bx	lr
20004904:	f092 0f00 	teq	r2, #0
20004908:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
2000490c:	bf06      	itte	eq
2000490e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
20004912:	3201      	addeq	r2, #1
20004914:	3b01      	subne	r3, #1
20004916:	e7b5      	b.n	20004884 <__addsf3+0x58>
20004918:	ea4f 0341 	mov.w	r3, r1, lsl #1
2000491c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20004920:	bf18      	it	ne
20004922:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004926:	d021      	beq.n	2000496c <__addsf3+0x140>
20004928:	ea92 0f03 	teq	r2, r3
2000492c:	d004      	beq.n	20004938 <__addsf3+0x10c>
2000492e:	f092 0f00 	teq	r2, #0
20004932:	bf08      	it	eq
20004934:	4608      	moveq	r0, r1
20004936:	4770      	bx	lr
20004938:	ea90 0f01 	teq	r0, r1
2000493c:	bf1c      	itt	ne
2000493e:	2000      	movne	r0, #0
20004940:	4770      	bxne	lr
20004942:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
20004946:	d104      	bne.n	20004952 <__addsf3+0x126>
20004948:	0040      	lsls	r0, r0, #1
2000494a:	bf28      	it	cs
2000494c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004950:	4770      	bx	lr
20004952:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
20004956:	bf3c      	itt	cc
20004958:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
2000495c:	4770      	bxcc	lr
2000495e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004962:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
20004966:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000496a:	4770      	bx	lr
2000496c:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004970:	bf16      	itet	ne
20004972:	4608      	movne	r0, r1
20004974:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20004978:	4601      	movne	r1, r0
2000497a:	0242      	lsls	r2, r0, #9
2000497c:	bf06      	itte	eq
2000497e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
20004982:	ea90 0f01 	teqeq	r0, r1
20004986:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
2000498a:	4770      	bx	lr

2000498c <__aeabi_ui2f>:
2000498c:	f04f 0300 	mov.w	r3, #0
20004990:	e004      	b.n	2000499c <__aeabi_i2f+0x8>
20004992:	bf00      	nop

20004994 <__aeabi_i2f>:
20004994:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20004998:	bf48      	it	mi
2000499a:	4240      	negmi	r0, r0
2000499c:	ea5f 0c00 	movs.w	ip, r0
200049a0:	bf08      	it	eq
200049a2:	4770      	bxeq	lr
200049a4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
200049a8:	4601      	mov	r1, r0
200049aa:	f04f 0000 	mov.w	r0, #0
200049ae:	e01c      	b.n	200049ea <__aeabi_l2f+0x2a>

200049b0 <__aeabi_ul2f>:
200049b0:	ea50 0201 	orrs.w	r2, r0, r1
200049b4:	bf08      	it	eq
200049b6:	4770      	bxeq	lr
200049b8:	f04f 0300 	mov.w	r3, #0
200049bc:	e00a      	b.n	200049d4 <__aeabi_l2f+0x14>
200049be:	bf00      	nop

200049c0 <__aeabi_l2f>:
200049c0:	ea50 0201 	orrs.w	r2, r0, r1
200049c4:	bf08      	it	eq
200049c6:	4770      	bxeq	lr
200049c8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
200049cc:	d502      	bpl.n	200049d4 <__aeabi_l2f+0x14>
200049ce:	4240      	negs	r0, r0
200049d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200049d4:	ea5f 0c01 	movs.w	ip, r1
200049d8:	bf02      	ittt	eq
200049da:	4684      	moveq	ip, r0
200049dc:	4601      	moveq	r1, r0
200049de:	2000      	moveq	r0, #0
200049e0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
200049e4:	bf08      	it	eq
200049e6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
200049ea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200049ee:	fabc f28c 	clz	r2, ip
200049f2:	3a08      	subs	r2, #8
200049f4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
200049f8:	db10      	blt.n	20004a1c <__aeabi_l2f+0x5c>
200049fa:	fa01 fc02 	lsl.w	ip, r1, r2
200049fe:	4463      	add	r3, ip
20004a00:	fa00 fc02 	lsl.w	ip, r0, r2
20004a04:	f1c2 0220 	rsb	r2, r2, #32
20004a08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004a0c:	fa20 f202 	lsr.w	r2, r0, r2
20004a10:	eb43 0002 	adc.w	r0, r3, r2
20004a14:	bf08      	it	eq
20004a16:	f020 0001 	biceq.w	r0, r0, #1
20004a1a:	4770      	bx	lr
20004a1c:	f102 0220 	add.w	r2, r2, #32
20004a20:	fa01 fc02 	lsl.w	ip, r1, r2
20004a24:	f1c2 0220 	rsb	r2, r2, #32
20004a28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20004a2c:	fa21 f202 	lsr.w	r2, r1, r2
20004a30:	eb43 0002 	adc.w	r0, r3, r2
20004a34:	bf08      	it	eq
20004a36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004a3a:	4770      	bx	lr

20004a3c <__errno>:
20004a3c:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20004a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a44:	6818      	ldr	r0, [r3, #0]
20004a46:	4770      	bx	lr

20004a48 <__libc_init_array>:
20004a48:	b570      	push	{r4, r5, r6, lr}
20004a4a:	f64a 3640 	movw	r6, #43840	; 0xab40
20004a4e:	f64a 3540 	movw	r5, #43840	; 0xab40
20004a52:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a56:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a5a:	1b76      	subs	r6, r6, r5
20004a5c:	10b6      	asrs	r6, r6, #2
20004a5e:	d006      	beq.n	20004a6e <__libc_init_array+0x26>
20004a60:	2400      	movs	r4, #0
20004a62:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a66:	3401      	adds	r4, #1
20004a68:	4798      	blx	r3
20004a6a:	42a6      	cmp	r6, r4
20004a6c:	d8f9      	bhi.n	20004a62 <__libc_init_array+0x1a>
20004a6e:	f64a 3540 	movw	r5, #43840	; 0xab40
20004a72:	f64a 3644 	movw	r6, #43844	; 0xab44
20004a76:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a7a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a7e:	1b76      	subs	r6, r6, r5
20004a80:	f006 f852 	bl	2000ab28 <_init>
20004a84:	10b6      	asrs	r6, r6, #2
20004a86:	d006      	beq.n	20004a96 <__libc_init_array+0x4e>
20004a88:	2400      	movs	r4, #0
20004a8a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a8e:	3401      	adds	r4, #1
20004a90:	4798      	blx	r3
20004a92:	42a6      	cmp	r6, r4
20004a94:	d8f9      	bhi.n	20004a8a <__libc_init_array+0x42>
20004a96:	bd70      	pop	{r4, r5, r6, pc}

20004a98 <memset>:
20004a98:	2a03      	cmp	r2, #3
20004a9a:	b2c9      	uxtb	r1, r1
20004a9c:	b430      	push	{r4, r5}
20004a9e:	d807      	bhi.n	20004ab0 <memset+0x18>
20004aa0:	b122      	cbz	r2, 20004aac <memset+0x14>
20004aa2:	2300      	movs	r3, #0
20004aa4:	54c1      	strb	r1, [r0, r3]
20004aa6:	3301      	adds	r3, #1
20004aa8:	4293      	cmp	r3, r2
20004aaa:	d1fb      	bne.n	20004aa4 <memset+0xc>
20004aac:	bc30      	pop	{r4, r5}
20004aae:	4770      	bx	lr
20004ab0:	eb00 0c02 	add.w	ip, r0, r2
20004ab4:	4603      	mov	r3, r0
20004ab6:	e001      	b.n	20004abc <memset+0x24>
20004ab8:	f803 1c01 	strb.w	r1, [r3, #-1]
20004abc:	f003 0403 	and.w	r4, r3, #3
20004ac0:	461a      	mov	r2, r3
20004ac2:	3301      	adds	r3, #1
20004ac4:	2c00      	cmp	r4, #0
20004ac6:	d1f7      	bne.n	20004ab8 <memset+0x20>
20004ac8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004acc:	ebc2 040c 	rsb	r4, r2, ip
20004ad0:	fb03 f301 	mul.w	r3, r3, r1
20004ad4:	e01f      	b.n	20004b16 <memset+0x7e>
20004ad6:	f842 3c40 	str.w	r3, [r2, #-64]
20004ada:	f842 3c3c 	str.w	r3, [r2, #-60]
20004ade:	f842 3c38 	str.w	r3, [r2, #-56]
20004ae2:	f842 3c34 	str.w	r3, [r2, #-52]
20004ae6:	f842 3c30 	str.w	r3, [r2, #-48]
20004aea:	f842 3c2c 	str.w	r3, [r2, #-44]
20004aee:	f842 3c28 	str.w	r3, [r2, #-40]
20004af2:	f842 3c24 	str.w	r3, [r2, #-36]
20004af6:	f842 3c20 	str.w	r3, [r2, #-32]
20004afa:	f842 3c1c 	str.w	r3, [r2, #-28]
20004afe:	f842 3c18 	str.w	r3, [r2, #-24]
20004b02:	f842 3c14 	str.w	r3, [r2, #-20]
20004b06:	f842 3c10 	str.w	r3, [r2, #-16]
20004b0a:	f842 3c0c 	str.w	r3, [r2, #-12]
20004b0e:	f842 3c08 	str.w	r3, [r2, #-8]
20004b12:	f842 3c04 	str.w	r3, [r2, #-4]
20004b16:	4615      	mov	r5, r2
20004b18:	3240      	adds	r2, #64	; 0x40
20004b1a:	2c3f      	cmp	r4, #63	; 0x3f
20004b1c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004b20:	dcd9      	bgt.n	20004ad6 <memset+0x3e>
20004b22:	462a      	mov	r2, r5
20004b24:	ebc5 040c 	rsb	r4, r5, ip
20004b28:	e007      	b.n	20004b3a <memset+0xa2>
20004b2a:	f842 3c10 	str.w	r3, [r2, #-16]
20004b2e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004b32:	f842 3c08 	str.w	r3, [r2, #-8]
20004b36:	f842 3c04 	str.w	r3, [r2, #-4]
20004b3a:	4615      	mov	r5, r2
20004b3c:	3210      	adds	r2, #16
20004b3e:	2c0f      	cmp	r4, #15
20004b40:	f1a4 0410 	sub.w	r4, r4, #16
20004b44:	dcf1      	bgt.n	20004b2a <memset+0x92>
20004b46:	462a      	mov	r2, r5
20004b48:	ebc5 050c 	rsb	r5, r5, ip
20004b4c:	e001      	b.n	20004b52 <memset+0xba>
20004b4e:	f842 3c04 	str.w	r3, [r2, #-4]
20004b52:	4614      	mov	r4, r2
20004b54:	3204      	adds	r2, #4
20004b56:	2d03      	cmp	r5, #3
20004b58:	f1a5 0504 	sub.w	r5, r5, #4
20004b5c:	dcf7      	bgt.n	20004b4e <memset+0xb6>
20004b5e:	e001      	b.n	20004b64 <memset+0xcc>
20004b60:	f804 1b01 	strb.w	r1, [r4], #1
20004b64:	4564      	cmp	r4, ip
20004b66:	d3fb      	bcc.n	20004b60 <memset+0xc8>
20004b68:	e7a0      	b.n	20004aac <memset+0x14>
20004b6a:	bf00      	nop

20004b6c <printf>:
20004b6c:	b40f      	push	{r0, r1, r2, r3}
20004b6e:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20004b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b76:	b510      	push	{r4, lr}
20004b78:	681c      	ldr	r4, [r3, #0]
20004b7a:	b082      	sub	sp, #8
20004b7c:	b124      	cbz	r4, 20004b88 <printf+0x1c>
20004b7e:	69a3      	ldr	r3, [r4, #24]
20004b80:	b913      	cbnz	r3, 20004b88 <printf+0x1c>
20004b82:	4620      	mov	r0, r4
20004b84:	f002 fee8 	bl	20007958 <__sinit>
20004b88:	4620      	mov	r0, r4
20004b8a:	ac05      	add	r4, sp, #20
20004b8c:	9a04      	ldr	r2, [sp, #16]
20004b8e:	4623      	mov	r3, r4
20004b90:	6881      	ldr	r1, [r0, #8]
20004b92:	9401      	str	r4, [sp, #4]
20004b94:	f000 f87e 	bl	20004c94 <_vfprintf_r>
20004b98:	b002      	add	sp, #8
20004b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004b9e:	b004      	add	sp, #16
20004ba0:	4770      	bx	lr
20004ba2:	bf00      	nop

20004ba4 <_printf_r>:
20004ba4:	b40e      	push	{r1, r2, r3}
20004ba6:	b510      	push	{r4, lr}
20004ba8:	4604      	mov	r4, r0
20004baa:	b083      	sub	sp, #12
20004bac:	b118      	cbz	r0, 20004bb6 <_printf_r+0x12>
20004bae:	6983      	ldr	r3, [r0, #24]
20004bb0:	b90b      	cbnz	r3, 20004bb6 <_printf_r+0x12>
20004bb2:	f002 fed1 	bl	20007958 <__sinit>
20004bb6:	4620      	mov	r0, r4
20004bb8:	ac06      	add	r4, sp, #24
20004bba:	9a05      	ldr	r2, [sp, #20]
20004bbc:	4623      	mov	r3, r4
20004bbe:	6881      	ldr	r1, [r0, #8]
20004bc0:	9401      	str	r4, [sp, #4]
20004bc2:	f000 f867 	bl	20004c94 <_vfprintf_r>
20004bc6:	b003      	add	sp, #12
20004bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004bcc:	b003      	add	sp, #12
20004bce:	4770      	bx	lr

20004bd0 <strncmp>:
20004bd0:	b430      	push	{r4, r5}
20004bd2:	4613      	mov	r3, r2
20004bd4:	2a00      	cmp	r2, #0
20004bd6:	d043      	beq.n	20004c60 <strncmp+0x90>
20004bd8:	ea41 0200 	orr.w	r2, r1, r0
20004bdc:	f012 0f03 	tst.w	r2, #3
20004be0:	d125      	bne.n	20004c2e <strncmp+0x5e>
20004be2:	2b03      	cmp	r3, #3
20004be4:	4604      	mov	r4, r0
20004be6:	460d      	mov	r5, r1
20004be8:	d93d      	bls.n	20004c66 <strncmp+0x96>
20004bea:	6802      	ldr	r2, [r0, #0]
20004bec:	6809      	ldr	r1, [r1, #0]
20004bee:	428a      	cmp	r2, r1
20004bf0:	d139      	bne.n	20004c66 <strncmp+0x96>
20004bf2:	3b04      	subs	r3, #4
20004bf4:	d034      	beq.n	20004c60 <strncmp+0x90>
20004bf6:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
20004bfa:	ea21 0202 	bic.w	r2, r1, r2
20004bfe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20004c02:	d00d      	beq.n	20004c20 <strncmp+0x50>
20004c04:	e02c      	b.n	20004c60 <strncmp+0x90>
20004c06:	6822      	ldr	r2, [r4, #0]
20004c08:	6829      	ldr	r1, [r5, #0]
20004c0a:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
20004c0e:	428a      	cmp	r2, r1
20004c10:	ea20 0002 	bic.w	r0, r0, r2
20004c14:	d127      	bne.n	20004c66 <strncmp+0x96>
20004c16:	3b04      	subs	r3, #4
20004c18:	d022      	beq.n	20004c60 <strncmp+0x90>
20004c1a:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
20004c1e:	d11f      	bne.n	20004c60 <strncmp+0x90>
20004c20:	3404      	adds	r4, #4
20004c22:	3504      	adds	r5, #4
20004c24:	2b03      	cmp	r3, #3
20004c26:	d8ee      	bhi.n	20004c06 <strncmp+0x36>
20004c28:	4620      	mov	r0, r4
20004c2a:	4629      	mov	r1, r5
20004c2c:	b1f3      	cbz	r3, 20004c6c <strncmp+0x9c>
20004c2e:	7804      	ldrb	r4, [r0, #0]
20004c30:	3b01      	subs	r3, #1
20004c32:	f891 c000 	ldrb.w	ip, [r1]
20004c36:	4564      	cmp	r4, ip
20004c38:	d10f      	bne.n	20004c5a <strncmp+0x8a>
20004c3a:	b18b      	cbz	r3, 20004c60 <strncmp+0x90>
20004c3c:	b184      	cbz	r4, 20004c60 <strncmp+0x90>
20004c3e:	3b01      	subs	r3, #1
20004c40:	2200      	movs	r2, #0
20004c42:	e002      	b.n	20004c4a <strncmp+0x7a>
20004c44:	b163      	cbz	r3, 20004c60 <strncmp+0x90>
20004c46:	b15c      	cbz	r4, 20004c60 <strncmp+0x90>
20004c48:	3b01      	subs	r3, #1
20004c4a:	1884      	adds	r4, r0, r2
20004c4c:	188d      	adds	r5, r1, r2
20004c4e:	3201      	adds	r2, #1
20004c50:	7864      	ldrb	r4, [r4, #1]
20004c52:	f895 c001 	ldrb.w	ip, [r5, #1]
20004c56:	4564      	cmp	r4, ip
20004c58:	d0f4      	beq.n	20004c44 <strncmp+0x74>
20004c5a:	ebcc 0004 	rsb	r0, ip, r4
20004c5e:	e000      	b.n	20004c62 <strncmp+0x92>
20004c60:	2000      	movs	r0, #0
20004c62:	bc30      	pop	{r4, r5}
20004c64:	4770      	bx	lr
20004c66:	4620      	mov	r0, r4
20004c68:	4629      	mov	r1, r5
20004c6a:	e7e0      	b.n	20004c2e <strncmp+0x5e>
20004c6c:	7824      	ldrb	r4, [r4, #0]
20004c6e:	f895 c000 	ldrb.w	ip, [r5]
20004c72:	ebcc 0004 	rsb	r0, ip, r4
20004c76:	e7f4      	b.n	20004c62 <strncmp+0x92>

20004c78 <__sprint_r>:
20004c78:	6893      	ldr	r3, [r2, #8]
20004c7a:	b510      	push	{r4, lr}
20004c7c:	4614      	mov	r4, r2
20004c7e:	b913      	cbnz	r3, 20004c86 <__sprint_r+0xe>
20004c80:	6053      	str	r3, [r2, #4]
20004c82:	4618      	mov	r0, r3
20004c84:	bd10      	pop	{r4, pc}
20004c86:	f002 ffcb 	bl	20007c20 <__sfvwrite_r>
20004c8a:	2300      	movs	r3, #0
20004c8c:	6063      	str	r3, [r4, #4]
20004c8e:	60a3      	str	r3, [r4, #8]
20004c90:	bd10      	pop	{r4, pc}
20004c92:	bf00      	nop

20004c94 <_vfprintf_r>:
20004c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004c98:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004c9c:	b083      	sub	sp, #12
20004c9e:	460e      	mov	r6, r1
20004ca0:	4615      	mov	r5, r2
20004ca2:	469a      	mov	sl, r3
20004ca4:	4681      	mov	r9, r0
20004ca6:	f003 f9ab 	bl	20008000 <_localeconv_r>
20004caa:	6800      	ldr	r0, [r0, #0]
20004cac:	901d      	str	r0, [sp, #116]	; 0x74
20004cae:	f1b9 0f00 	cmp.w	r9, #0
20004cb2:	d004      	beq.n	20004cbe <_vfprintf_r+0x2a>
20004cb4:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004cb8:	2b00      	cmp	r3, #0
20004cba:	f000 815a 	beq.w	20004f72 <_vfprintf_r+0x2de>
20004cbe:	f64a 135c 	movw	r3, #43356	; 0xa95c
20004cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cc6:	429e      	cmp	r6, r3
20004cc8:	bf08      	it	eq
20004cca:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004cce:	d010      	beq.n	20004cf2 <_vfprintf_r+0x5e>
20004cd0:	f64a 137c 	movw	r3, #43388	; 0xa97c
20004cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cd8:	429e      	cmp	r6, r3
20004cda:	bf08      	it	eq
20004cdc:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004ce0:	d007      	beq.n	20004cf2 <_vfprintf_r+0x5e>
20004ce2:	f64a 139c 	movw	r3, #43420	; 0xa99c
20004ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cea:	429e      	cmp	r6, r3
20004cec:	bf08      	it	eq
20004cee:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004cf2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004cf6:	fa1f f38c 	uxth.w	r3, ip
20004cfa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004cfe:	d109      	bne.n	20004d14 <_vfprintf_r+0x80>
20004d00:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004d04:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004d06:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004d0a:	fa1f f38c 	uxth.w	r3, ip
20004d0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004d12:	6672      	str	r2, [r6, #100]	; 0x64
20004d14:	f013 0f08 	tst.w	r3, #8
20004d18:	f001 8301 	beq.w	2000631e <_vfprintf_r+0x168a>
20004d1c:	6932      	ldr	r2, [r6, #16]
20004d1e:	2a00      	cmp	r2, #0
20004d20:	f001 82fd 	beq.w	2000631e <_vfprintf_r+0x168a>
20004d24:	f003 031a 	and.w	r3, r3, #26
20004d28:	2b0a      	cmp	r3, #10
20004d2a:	f000 80e0 	beq.w	20004eee <_vfprintf_r+0x25a>
20004d2e:	2200      	movs	r2, #0
20004d30:	9212      	str	r2, [sp, #72]	; 0x48
20004d32:	921a      	str	r2, [sp, #104]	; 0x68
20004d34:	2300      	movs	r3, #0
20004d36:	921c      	str	r2, [sp, #112]	; 0x70
20004d38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d3c:	9211      	str	r2, [sp, #68]	; 0x44
20004d3e:	3404      	adds	r4, #4
20004d40:	9219      	str	r2, [sp, #100]	; 0x64
20004d42:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004d46:	931b      	str	r3, [sp, #108]	; 0x6c
20004d48:	3204      	adds	r2, #4
20004d4a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004d4e:	3228      	adds	r2, #40	; 0x28
20004d50:	3303      	adds	r3, #3
20004d52:	9218      	str	r2, [sp, #96]	; 0x60
20004d54:	9307      	str	r3, [sp, #28]
20004d56:	2300      	movs	r3, #0
20004d58:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004d5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d60:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004d64:	782b      	ldrb	r3, [r5, #0]
20004d66:	1e1a      	subs	r2, r3, #0
20004d68:	bf18      	it	ne
20004d6a:	2201      	movne	r2, #1
20004d6c:	2b25      	cmp	r3, #37	; 0x25
20004d6e:	bf0c      	ite	eq
20004d70:	2200      	moveq	r2, #0
20004d72:	f002 0201 	andne.w	r2, r2, #1
20004d76:	b332      	cbz	r2, 20004dc6 <_vfprintf_r+0x132>
20004d78:	462f      	mov	r7, r5
20004d7a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004d7e:	1e1a      	subs	r2, r3, #0
20004d80:	bf18      	it	ne
20004d82:	2201      	movne	r2, #1
20004d84:	2b25      	cmp	r3, #37	; 0x25
20004d86:	bf0c      	ite	eq
20004d88:	2200      	moveq	r2, #0
20004d8a:	f002 0201 	andne.w	r2, r2, #1
20004d8e:	2a00      	cmp	r2, #0
20004d90:	d1f3      	bne.n	20004d7a <_vfprintf_r+0xe6>
20004d92:	ebb7 0805 	subs.w	r8, r7, r5
20004d96:	bf08      	it	eq
20004d98:	463d      	moveq	r5, r7
20004d9a:	d014      	beq.n	20004dc6 <_vfprintf_r+0x132>
20004d9c:	f8c4 8004 	str.w	r8, [r4, #4]
20004da0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004da4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004da8:	3301      	adds	r3, #1
20004daa:	6025      	str	r5, [r4, #0]
20004dac:	2b07      	cmp	r3, #7
20004dae:	4442      	add	r2, r8
20004db0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004db4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004db8:	dc78      	bgt.n	20004eac <_vfprintf_r+0x218>
20004dba:	3408      	adds	r4, #8
20004dbc:	9811      	ldr	r0, [sp, #68]	; 0x44
20004dbe:	463d      	mov	r5, r7
20004dc0:	4440      	add	r0, r8
20004dc2:	9011      	str	r0, [sp, #68]	; 0x44
20004dc4:	783b      	ldrb	r3, [r7, #0]
20004dc6:	2b00      	cmp	r3, #0
20004dc8:	d07c      	beq.n	20004ec4 <_vfprintf_r+0x230>
20004dca:	1c6b      	adds	r3, r5, #1
20004dcc:	f04f 37ff 	mov.w	r7, #4294967295
20004dd0:	202b      	movs	r0, #43	; 0x2b
20004dd2:	f04f 0c20 	mov.w	ip, #32
20004dd6:	2100      	movs	r1, #0
20004dd8:	f04f 0200 	mov.w	r2, #0
20004ddc:	910f      	str	r1, [sp, #60]	; 0x3c
20004dde:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004de2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004de6:	786a      	ldrb	r2, [r5, #1]
20004de8:	910a      	str	r1, [sp, #40]	; 0x28
20004dea:	1c5d      	adds	r5, r3, #1
20004dec:	f1a2 0320 	sub.w	r3, r2, #32
20004df0:	2b58      	cmp	r3, #88	; 0x58
20004df2:	f200 8286 	bhi.w	20005302 <_vfprintf_r+0x66e>
20004df6:	e8df f013 	tbh	[pc, r3, lsl #1]
20004dfa:	0298      	.short	0x0298
20004dfc:	02840284 	.word	0x02840284
20004e00:	028402a4 	.word	0x028402a4
20004e04:	02840284 	.word	0x02840284
20004e08:	02840284 	.word	0x02840284
20004e0c:	02ad0284 	.word	0x02ad0284
20004e10:	028402ba 	.word	0x028402ba
20004e14:	02ca02c1 	.word	0x02ca02c1
20004e18:	02e70284 	.word	0x02e70284
20004e1c:	02f002f0 	.word	0x02f002f0
20004e20:	02f002f0 	.word	0x02f002f0
20004e24:	02f002f0 	.word	0x02f002f0
20004e28:	02f002f0 	.word	0x02f002f0
20004e2c:	028402f0 	.word	0x028402f0
20004e30:	02840284 	.word	0x02840284
20004e34:	02840284 	.word	0x02840284
20004e38:	02840284 	.word	0x02840284
20004e3c:	02840284 	.word	0x02840284
20004e40:	03040284 	.word	0x03040284
20004e44:	02840326 	.word	0x02840326
20004e48:	02840326 	.word	0x02840326
20004e4c:	02840284 	.word	0x02840284
20004e50:	036a0284 	.word	0x036a0284
20004e54:	02840284 	.word	0x02840284
20004e58:	02840481 	.word	0x02840481
20004e5c:	02840284 	.word	0x02840284
20004e60:	02840284 	.word	0x02840284
20004e64:	02840414 	.word	0x02840414
20004e68:	042f0284 	.word	0x042f0284
20004e6c:	02840284 	.word	0x02840284
20004e70:	02840284 	.word	0x02840284
20004e74:	02840284 	.word	0x02840284
20004e78:	02840284 	.word	0x02840284
20004e7c:	02840284 	.word	0x02840284
20004e80:	0465044f 	.word	0x0465044f
20004e84:	03260326 	.word	0x03260326
20004e88:	03730326 	.word	0x03730326
20004e8c:	02840465 	.word	0x02840465
20004e90:	03790284 	.word	0x03790284
20004e94:	03850284 	.word	0x03850284
20004e98:	03ad0396 	.word	0x03ad0396
20004e9c:	0284040a 	.word	0x0284040a
20004ea0:	028403cc 	.word	0x028403cc
20004ea4:	028403f4 	.word	0x028403f4
20004ea8:	00c00284 	.word	0x00c00284
20004eac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004eb0:	4648      	mov	r0, r9
20004eb2:	4631      	mov	r1, r6
20004eb4:	320c      	adds	r2, #12
20004eb6:	f7ff fedf 	bl	20004c78 <__sprint_r>
20004eba:	b958      	cbnz	r0, 20004ed4 <_vfprintf_r+0x240>
20004ebc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ec0:	3404      	adds	r4, #4
20004ec2:	e77b      	b.n	20004dbc <_vfprintf_r+0x128>
20004ec4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004ec8:	2b00      	cmp	r3, #0
20004eca:	f041 8192 	bne.w	200061f2 <_vfprintf_r+0x155e>
20004ece:	2300      	movs	r3, #0
20004ed0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ed4:	89b3      	ldrh	r3, [r6, #12]
20004ed6:	f013 0f40 	tst.w	r3, #64	; 0x40
20004eda:	d002      	beq.n	20004ee2 <_vfprintf_r+0x24e>
20004edc:	f04f 30ff 	mov.w	r0, #4294967295
20004ee0:	9011      	str	r0, [sp, #68]	; 0x44
20004ee2:	9811      	ldr	r0, [sp, #68]	; 0x44
20004ee4:	b05f      	add	sp, #380	; 0x17c
20004ee6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004eee:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004ef2:	2b00      	cmp	r3, #0
20004ef4:	f6ff af1b 	blt.w	20004d2e <_vfprintf_r+0x9a>
20004ef8:	6a37      	ldr	r7, [r6, #32]
20004efa:	f02c 0c02 	bic.w	ip, ip, #2
20004efe:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004f02:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004f06:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004f0a:	340c      	adds	r4, #12
20004f0c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004f10:	462a      	mov	r2, r5
20004f12:	4653      	mov	r3, sl
20004f14:	4648      	mov	r0, r9
20004f16:	4621      	mov	r1, r4
20004f18:	ad1f      	add	r5, sp, #124	; 0x7c
20004f1a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004f1e:	2700      	movs	r7, #0
20004f20:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004f24:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004f28:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004f2c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004f30:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004f34:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004f38:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004f3c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004f40:	f7ff fea8 	bl	20004c94 <_vfprintf_r>
20004f44:	2800      	cmp	r0, #0
20004f46:	9011      	str	r0, [sp, #68]	; 0x44
20004f48:	db09      	blt.n	20004f5e <_vfprintf_r+0x2ca>
20004f4a:	4621      	mov	r1, r4
20004f4c:	4648      	mov	r0, r9
20004f4e:	f002 fb93 	bl	20007678 <_fflush_r>
20004f52:	9911      	ldr	r1, [sp, #68]	; 0x44
20004f54:	42b8      	cmp	r0, r7
20004f56:	bf18      	it	ne
20004f58:	f04f 31ff 	movne.w	r1, #4294967295
20004f5c:	9111      	str	r1, [sp, #68]	; 0x44
20004f5e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004f62:	f013 0f40 	tst.w	r3, #64	; 0x40
20004f66:	d0bc      	beq.n	20004ee2 <_vfprintf_r+0x24e>
20004f68:	89b3      	ldrh	r3, [r6, #12]
20004f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f6e:	81b3      	strh	r3, [r6, #12]
20004f70:	e7b7      	b.n	20004ee2 <_vfprintf_r+0x24e>
20004f72:	4648      	mov	r0, r9
20004f74:	f002 fcf0 	bl	20007958 <__sinit>
20004f78:	e6a1      	b.n	20004cbe <_vfprintf_r+0x2a>
20004f7a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f7c:	f64a 1c2c 	movw	ip, #43308	; 0xa92c
20004f80:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004f84:	9216      	str	r2, [sp, #88]	; 0x58
20004f86:	f010 0f20 	tst.w	r0, #32
20004f8a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004f8e:	f000 836e 	beq.w	2000566e <_vfprintf_r+0x9da>
20004f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f94:	1dcb      	adds	r3, r1, #7
20004f96:	f023 0307 	bic.w	r3, r3, #7
20004f9a:	f103 0208 	add.w	r2, r3, #8
20004f9e:	920b      	str	r2, [sp, #44]	; 0x2c
20004fa0:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004fa4:	ea5a 020b 	orrs.w	r2, sl, fp
20004fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004faa:	bf0c      	ite	eq
20004fac:	2200      	moveq	r2, #0
20004fae:	2201      	movne	r2, #1
20004fb0:	4213      	tst	r3, r2
20004fb2:	f040 866b 	bne.w	20005c8c <_vfprintf_r+0xff8>
20004fb6:	2302      	movs	r3, #2
20004fb8:	f04f 0100 	mov.w	r1, #0
20004fbc:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004fc0:	2f00      	cmp	r7, #0
20004fc2:	bfa2      	ittt	ge
20004fc4:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004fc8:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004fcc:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004fd0:	2f00      	cmp	r7, #0
20004fd2:	bf18      	it	ne
20004fd4:	f042 0201 	orrne.w	r2, r2, #1
20004fd8:	2a00      	cmp	r2, #0
20004fda:	f000 841e 	beq.w	2000581a <_vfprintf_r+0xb86>
20004fde:	2b01      	cmp	r3, #1
20004fe0:	f000 85de 	beq.w	20005ba0 <_vfprintf_r+0xf0c>
20004fe4:	2b02      	cmp	r3, #2
20004fe6:	f000 85c1 	beq.w	20005b6c <_vfprintf_r+0xed8>
20004fea:	9918      	ldr	r1, [sp, #96]	; 0x60
20004fec:	9113      	str	r1, [sp, #76]	; 0x4c
20004fee:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004ff2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004ff6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004ffa:	f00a 0007 	and.w	r0, sl, #7
20004ffe:	46e3      	mov	fp, ip
20005000:	46c2      	mov	sl, r8
20005002:	3030      	adds	r0, #48	; 0x30
20005004:	ea5a 020b 	orrs.w	r2, sl, fp
20005008:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000500c:	d1ef      	bne.n	20004fee <_vfprintf_r+0x35a>
2000500e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005012:	9113      	str	r1, [sp, #76]	; 0x4c
20005014:	f01c 0f01 	tst.w	ip, #1
20005018:	f040 868c 	bne.w	20005d34 <_vfprintf_r+0x10a0>
2000501c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000501e:	1a40      	subs	r0, r0, r1
20005020:	9010      	str	r0, [sp, #64]	; 0x40
20005022:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005026:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005028:	9717      	str	r7, [sp, #92]	; 0x5c
2000502a:	42ba      	cmp	r2, r7
2000502c:	bfb8      	it	lt
2000502e:	463a      	movlt	r2, r7
20005030:	920c      	str	r2, [sp, #48]	; 0x30
20005032:	b113      	cbz	r3, 2000503a <_vfprintf_r+0x3a6>
20005034:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005036:	3201      	adds	r2, #1
20005038:	920c      	str	r2, [sp, #48]	; 0x30
2000503a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000503c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000503e:	f013 0302 	ands.w	r3, r3, #2
20005042:	9315      	str	r3, [sp, #84]	; 0x54
20005044:	bf1e      	ittt	ne
20005046:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
2000504a:	f10c 0c02 	addne.w	ip, ip, #2
2000504e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20005052:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20005056:	9014      	str	r0, [sp, #80]	; 0x50
20005058:	d14d      	bne.n	200050f6 <_vfprintf_r+0x462>
2000505a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000505c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000505e:	1a8f      	subs	r7, r1, r2
20005060:	2f00      	cmp	r7, #0
20005062:	dd48      	ble.n	200050f6 <_vfprintf_r+0x462>
20005064:	2f10      	cmp	r7, #16
20005066:	f64a 08e8 	movw	r8, #43240	; 0xa8e8
2000506a:	bfd8      	it	le
2000506c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20005070:	dd30      	ble.n	200050d4 <_vfprintf_r+0x440>
20005072:	f2c2 0800 	movt	r8, #8192	; 0x2000
20005076:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000507a:	4643      	mov	r3, r8
2000507c:	f04f 0a10 	mov.w	sl, #16
20005080:	46a8      	mov	r8, r5
20005082:	f10b 0b0c 	add.w	fp, fp, #12
20005086:	461d      	mov	r5, r3
20005088:	e002      	b.n	20005090 <_vfprintf_r+0x3fc>
2000508a:	3f10      	subs	r7, #16
2000508c:	2f10      	cmp	r7, #16
2000508e:	dd1e      	ble.n	200050ce <_vfprintf_r+0x43a>
20005090:	f8c4 a004 	str.w	sl, [r4, #4]
20005094:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005098:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000509c:	3301      	adds	r3, #1
2000509e:	6025      	str	r5, [r4, #0]
200050a0:	3210      	adds	r2, #16
200050a2:	2b07      	cmp	r3, #7
200050a4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200050a8:	f104 0408 	add.w	r4, r4, #8
200050ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200050b0:	ddeb      	ble.n	2000508a <_vfprintf_r+0x3f6>
200050b2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200050b6:	4648      	mov	r0, r9
200050b8:	4631      	mov	r1, r6
200050ba:	465a      	mov	r2, fp
200050bc:	3404      	adds	r4, #4
200050be:	f7ff fddb 	bl	20004c78 <__sprint_r>
200050c2:	2800      	cmp	r0, #0
200050c4:	f47f af06 	bne.w	20004ed4 <_vfprintf_r+0x240>
200050c8:	3f10      	subs	r7, #16
200050ca:	2f10      	cmp	r7, #16
200050cc:	dce0      	bgt.n	20005090 <_vfprintf_r+0x3fc>
200050ce:	462b      	mov	r3, r5
200050d0:	4645      	mov	r5, r8
200050d2:	4698      	mov	r8, r3
200050d4:	6067      	str	r7, [r4, #4]
200050d6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200050da:	f8c4 8000 	str.w	r8, [r4]
200050de:	1c5a      	adds	r2, r3, #1
200050e0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050e4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050e8:	19db      	adds	r3, r3, r7
200050ea:	2a07      	cmp	r2, #7
200050ec:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050f0:	f300 858a 	bgt.w	20005c08 <_vfprintf_r+0xf74>
200050f4:	3408      	adds	r4, #8
200050f6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050fa:	b19b      	cbz	r3, 20005124 <_vfprintf_r+0x490>
200050fc:	2301      	movs	r3, #1
200050fe:	6063      	str	r3, [r4, #4]
20005100:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005104:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20005108:	3207      	adds	r2, #7
2000510a:	6022      	str	r2, [r4, #0]
2000510c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005110:	3301      	adds	r3, #1
20005112:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005116:	3201      	adds	r2, #1
20005118:	2b07      	cmp	r3, #7
2000511a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000511e:	f300 84b6 	bgt.w	20005a8e <_vfprintf_r+0xdfa>
20005122:	3408      	adds	r4, #8
20005124:	9b15      	ldr	r3, [sp, #84]	; 0x54
20005126:	b19b      	cbz	r3, 20005150 <_vfprintf_r+0x4bc>
20005128:	2302      	movs	r3, #2
2000512a:	6063      	str	r3, [r4, #4]
2000512c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005130:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20005134:	3204      	adds	r2, #4
20005136:	6022      	str	r2, [r4, #0]
20005138:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000513c:	3301      	adds	r3, #1
2000513e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005142:	3202      	adds	r2, #2
20005144:	2b07      	cmp	r3, #7
20005146:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000514a:	f300 84af 	bgt.w	20005aac <_vfprintf_r+0xe18>
2000514e:	3408      	adds	r4, #8
20005150:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20005154:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20005158:	f000 8376 	beq.w	20005848 <_vfprintf_r+0xbb4>
2000515c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000515e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005160:	1a9f      	subs	r7, r3, r2
20005162:	2f00      	cmp	r7, #0
20005164:	dd43      	ble.n	200051ee <_vfprintf_r+0x55a>
20005166:	2f10      	cmp	r7, #16
20005168:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005cf8 <_vfprintf_r+0x1064>
2000516c:	dd2e      	ble.n	200051cc <_vfprintf_r+0x538>
2000516e:	4643      	mov	r3, r8
20005170:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005174:	46a8      	mov	r8, r5
20005176:	f04f 0a10 	mov.w	sl, #16
2000517a:	f10b 0b0c 	add.w	fp, fp, #12
2000517e:	461d      	mov	r5, r3
20005180:	e002      	b.n	20005188 <_vfprintf_r+0x4f4>
20005182:	3f10      	subs	r7, #16
20005184:	2f10      	cmp	r7, #16
20005186:	dd1e      	ble.n	200051c6 <_vfprintf_r+0x532>
20005188:	f8c4 a004 	str.w	sl, [r4, #4]
2000518c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005190:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005194:	3301      	adds	r3, #1
20005196:	6025      	str	r5, [r4, #0]
20005198:	3210      	adds	r2, #16
2000519a:	2b07      	cmp	r3, #7
2000519c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051a0:	f104 0408 	add.w	r4, r4, #8
200051a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051a8:	ddeb      	ble.n	20005182 <_vfprintf_r+0x4ee>
200051aa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200051ae:	4648      	mov	r0, r9
200051b0:	4631      	mov	r1, r6
200051b2:	465a      	mov	r2, fp
200051b4:	3404      	adds	r4, #4
200051b6:	f7ff fd5f 	bl	20004c78 <__sprint_r>
200051ba:	2800      	cmp	r0, #0
200051bc:	f47f ae8a 	bne.w	20004ed4 <_vfprintf_r+0x240>
200051c0:	3f10      	subs	r7, #16
200051c2:	2f10      	cmp	r7, #16
200051c4:	dce0      	bgt.n	20005188 <_vfprintf_r+0x4f4>
200051c6:	462b      	mov	r3, r5
200051c8:	4645      	mov	r5, r8
200051ca:	4698      	mov	r8, r3
200051cc:	6067      	str	r7, [r4, #4]
200051ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200051d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051d6:	3301      	adds	r3, #1
200051d8:	f8c4 8000 	str.w	r8, [r4]
200051dc:	19d2      	adds	r2, r2, r7
200051de:	2b07      	cmp	r3, #7
200051e0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051e8:	f300 8442 	bgt.w	20005a70 <_vfprintf_r+0xddc>
200051ec:	3408      	adds	r4, #8
200051ee:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051f2:	f41c 7f80 	tst.w	ip, #256	; 0x100
200051f6:	f040 829d 	bne.w	20005734 <_vfprintf_r+0xaa0>
200051fa:	9810      	ldr	r0, [sp, #64]	; 0x40
200051fc:	9913      	ldr	r1, [sp, #76]	; 0x4c
200051fe:	6060      	str	r0, [r4, #4]
20005200:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005204:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005208:	3301      	adds	r3, #1
2000520a:	6021      	str	r1, [r4, #0]
2000520c:	1812      	adds	r2, r2, r0
2000520e:	2b07      	cmp	r3, #7
20005210:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005214:	bfd8      	it	le
20005216:	f104 0308 	addle.w	r3, r4, #8
2000521a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000521e:	f300 839b 	bgt.w	20005958 <_vfprintf_r+0xcc4>
20005222:	990a      	ldr	r1, [sp, #40]	; 0x28
20005224:	f011 0f04 	tst.w	r1, #4
20005228:	d055      	beq.n	200052d6 <_vfprintf_r+0x642>
2000522a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000522c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20005230:	ebcc 0702 	rsb	r7, ip, r2
20005234:	2f00      	cmp	r7, #0
20005236:	dd4e      	ble.n	200052d6 <_vfprintf_r+0x642>
20005238:	2f10      	cmp	r7, #16
2000523a:	f64a 08e8 	movw	r8, #43240	; 0xa8e8
2000523e:	bfd8      	it	le
20005240:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20005244:	dd2e      	ble.n	200052a4 <_vfprintf_r+0x610>
20005246:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000524a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000524e:	4642      	mov	r2, r8
20005250:	2410      	movs	r4, #16
20005252:	46a8      	mov	r8, r5
20005254:	f10a 0a0c 	add.w	sl, sl, #12
20005258:	4615      	mov	r5, r2
2000525a:	e002      	b.n	20005262 <_vfprintf_r+0x5ce>
2000525c:	3f10      	subs	r7, #16
2000525e:	2f10      	cmp	r7, #16
20005260:	dd1d      	ble.n	2000529e <_vfprintf_r+0x60a>
20005262:	605c      	str	r4, [r3, #4]
20005264:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005268:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000526c:	3201      	adds	r2, #1
2000526e:	601d      	str	r5, [r3, #0]
20005270:	3110      	adds	r1, #16
20005272:	2a07      	cmp	r2, #7
20005274:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005278:	f103 0308 	add.w	r3, r3, #8
2000527c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005280:	ddec      	ble.n	2000525c <_vfprintf_r+0x5c8>
20005282:	4648      	mov	r0, r9
20005284:	4631      	mov	r1, r6
20005286:	4652      	mov	r2, sl
20005288:	f7ff fcf6 	bl	20004c78 <__sprint_r>
2000528c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005290:	3304      	adds	r3, #4
20005292:	2800      	cmp	r0, #0
20005294:	f47f ae1e 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005298:	3f10      	subs	r7, #16
2000529a:	2f10      	cmp	r7, #16
2000529c:	dce1      	bgt.n	20005262 <_vfprintf_r+0x5ce>
2000529e:	462a      	mov	r2, r5
200052a0:	4645      	mov	r5, r8
200052a2:	4690      	mov	r8, r2
200052a4:	605f      	str	r7, [r3, #4]
200052a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200052aa:	f8c3 8000 	str.w	r8, [r3]
200052ae:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200052b2:	3201      	adds	r2, #1
200052b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200052b8:	18fb      	adds	r3, r7, r3
200052ba:	2a07      	cmp	r2, #7
200052bc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200052c0:	dd0b      	ble.n	200052da <_vfprintf_r+0x646>
200052c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052c6:	4648      	mov	r0, r9
200052c8:	4631      	mov	r1, r6
200052ca:	320c      	adds	r2, #12
200052cc:	f7ff fcd4 	bl	20004c78 <__sprint_r>
200052d0:	2800      	cmp	r0, #0
200052d2:	f47f adff 	bne.w	20004ed4 <_vfprintf_r+0x240>
200052d6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200052da:	9811      	ldr	r0, [sp, #68]	; 0x44
200052dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200052de:	990f      	ldr	r1, [sp, #60]	; 0x3c
200052e0:	428a      	cmp	r2, r1
200052e2:	bfac      	ite	ge
200052e4:	1880      	addge	r0, r0, r2
200052e6:	1840      	addlt	r0, r0, r1
200052e8:	9011      	str	r0, [sp, #68]	; 0x44
200052ea:	2b00      	cmp	r3, #0
200052ec:	f040 8342 	bne.w	20005974 <_vfprintf_r+0xce0>
200052f0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200052f4:	2300      	movs	r3, #0
200052f6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200052fa:	3404      	adds	r4, #4
200052fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005300:	e530      	b.n	20004d64 <_vfprintf_r+0xd0>
20005302:	9216      	str	r2, [sp, #88]	; 0x58
20005304:	2a00      	cmp	r2, #0
20005306:	f43f addd 	beq.w	20004ec4 <_vfprintf_r+0x230>
2000530a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
2000530e:	2301      	movs	r3, #1
20005310:	f04f 0c00 	mov.w	ip, #0
20005314:	3004      	adds	r0, #4
20005316:	930c      	str	r3, [sp, #48]	; 0x30
20005318:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
2000531c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20005320:	9013      	str	r0, [sp, #76]	; 0x4c
20005322:	9310      	str	r3, [sp, #64]	; 0x40
20005324:	2100      	movs	r1, #0
20005326:	9117      	str	r1, [sp, #92]	; 0x5c
20005328:	e687      	b.n	2000503a <_vfprintf_r+0x3a6>
2000532a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000532e:	2b00      	cmp	r3, #0
20005330:	f040 852b 	bne.w	20005d8a <_vfprintf_r+0x10f6>
20005334:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005336:	462b      	mov	r3, r5
20005338:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
2000533c:	782a      	ldrb	r2, [r5, #0]
2000533e:	910b      	str	r1, [sp, #44]	; 0x2c
20005340:	e553      	b.n	20004dea <_vfprintf_r+0x156>
20005342:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005346:	f043 0301 	orr.w	r3, r3, #1
2000534a:	930a      	str	r3, [sp, #40]	; 0x28
2000534c:	462b      	mov	r3, r5
2000534e:	782a      	ldrb	r2, [r5, #0]
20005350:	910b      	str	r1, [sp, #44]	; 0x2c
20005352:	e54a      	b.n	20004dea <_vfprintf_r+0x156>
20005354:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005356:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005358:	6809      	ldr	r1, [r1, #0]
2000535a:	910f      	str	r1, [sp, #60]	; 0x3c
2000535c:	1d11      	adds	r1, r2, #4
2000535e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20005360:	2b00      	cmp	r3, #0
20005362:	f2c0 8780 	blt.w	20006266 <_vfprintf_r+0x15d2>
20005366:	782a      	ldrb	r2, [r5, #0]
20005368:	462b      	mov	r3, r5
2000536a:	910b      	str	r1, [sp, #44]	; 0x2c
2000536c:	e53d      	b.n	20004dea <_vfprintf_r+0x156>
2000536e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005370:	462b      	mov	r3, r5
20005372:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005376:	782a      	ldrb	r2, [r5, #0]
20005378:	910b      	str	r1, [sp, #44]	; 0x2c
2000537a:	e536      	b.n	20004dea <_vfprintf_r+0x156>
2000537c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000537e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005380:	f043 0304 	orr.w	r3, r3, #4
20005384:	930a      	str	r3, [sp, #40]	; 0x28
20005386:	462b      	mov	r3, r5
20005388:	782a      	ldrb	r2, [r5, #0]
2000538a:	910b      	str	r1, [sp, #44]	; 0x2c
2000538c:	e52d      	b.n	20004dea <_vfprintf_r+0x156>
2000538e:	462b      	mov	r3, r5
20005390:	f813 2b01 	ldrb.w	r2, [r3], #1
20005394:	2a2a      	cmp	r2, #42	; 0x2a
20005396:	f001 80cd 	beq.w	20006534 <_vfprintf_r+0x18a0>
2000539a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000539e:	2909      	cmp	r1, #9
200053a0:	f201 8037 	bhi.w	20006412 <_vfprintf_r+0x177e>
200053a4:	3502      	adds	r5, #2
200053a6:	2700      	movs	r7, #0
200053a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200053ac:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200053b0:	462b      	mov	r3, r5
200053b2:	3501      	adds	r5, #1
200053b4:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200053b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200053bc:	2909      	cmp	r1, #9
200053be:	d9f3      	bls.n	200053a8 <_vfprintf_r+0x714>
200053c0:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200053c4:	461d      	mov	r5, r3
200053c6:	e511      	b.n	20004dec <_vfprintf_r+0x158>
200053c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200053ca:	462b      	mov	r3, r5
200053cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200053ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200053d2:	920a      	str	r2, [sp, #40]	; 0x28
200053d4:	782a      	ldrb	r2, [r5, #0]
200053d6:	910b      	str	r1, [sp, #44]	; 0x2c
200053d8:	e507      	b.n	20004dea <_vfprintf_r+0x156>
200053da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200053de:	f04f 0800 	mov.w	r8, #0
200053e2:	462b      	mov	r3, r5
200053e4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200053e8:	f813 2b01 	ldrb.w	r2, [r3], #1
200053ec:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200053f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200053f4:	461d      	mov	r5, r3
200053f6:	2909      	cmp	r1, #9
200053f8:	d9f3      	bls.n	200053e2 <_vfprintf_r+0x74e>
200053fa:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200053fe:	461d      	mov	r5, r3
20005400:	e4f4      	b.n	20004dec <_vfprintf_r+0x158>
20005402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005404:	9216      	str	r2, [sp, #88]	; 0x58
20005406:	f043 0310 	orr.w	r3, r3, #16
2000540a:	930a      	str	r3, [sp, #40]	; 0x28
2000540c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005410:	f01c 0f20 	tst.w	ip, #32
20005414:	f000 815d 	beq.w	200056d2 <_vfprintf_r+0xa3e>
20005418:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000541a:	1dc3      	adds	r3, r0, #7
2000541c:	f023 0307 	bic.w	r3, r3, #7
20005420:	f103 0108 	add.w	r1, r3, #8
20005424:	910b      	str	r1, [sp, #44]	; 0x2c
20005426:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000542a:	f1ba 0f00 	cmp.w	sl, #0
2000542e:	f17b 0200 	sbcs.w	r2, fp, #0
20005432:	f2c0 849b 	blt.w	20005d6c <_vfprintf_r+0x10d8>
20005436:	ea5a 030b 	orrs.w	r3, sl, fp
2000543a:	f04f 0301 	mov.w	r3, #1
2000543e:	bf0c      	ite	eq
20005440:	2200      	moveq	r2, #0
20005442:	2201      	movne	r2, #1
20005444:	e5bc      	b.n	20004fc0 <_vfprintf_r+0x32c>
20005446:	980a      	ldr	r0, [sp, #40]	; 0x28
20005448:	9216      	str	r2, [sp, #88]	; 0x58
2000544a:	f010 0f08 	tst.w	r0, #8
2000544e:	f000 84ed 	beq.w	20005e2c <_vfprintf_r+0x1198>
20005452:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005454:	1dcb      	adds	r3, r1, #7
20005456:	f023 0307 	bic.w	r3, r3, #7
2000545a:	f103 0208 	add.w	r2, r3, #8
2000545e:	920b      	str	r2, [sp, #44]	; 0x2c
20005460:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005464:	f8d3 a000 	ldr.w	sl, [r3]
20005468:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000546c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005470:	4650      	mov	r0, sl
20005472:	4641      	mov	r1, r8
20005474:	f004 f930 	bl	200096d8 <__isinfd>
20005478:	4683      	mov	fp, r0
2000547a:	2800      	cmp	r0, #0
2000547c:	f000 8599 	beq.w	20005fb2 <_vfprintf_r+0x131e>
20005480:	4650      	mov	r0, sl
20005482:	2200      	movs	r2, #0
20005484:	2300      	movs	r3, #0
20005486:	4641      	mov	r1, r8
20005488:	f004 fd5c 	bl	20009f44 <__aeabi_dcmplt>
2000548c:	2800      	cmp	r0, #0
2000548e:	f040 850b 	bne.w	20005ea8 <_vfprintf_r+0x1214>
20005492:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005496:	f64a 1120 	movw	r1, #43296	; 0xa920
2000549a:	f64a 121c 	movw	r2, #43292	; 0xa91c
2000549e:	9816      	ldr	r0, [sp, #88]	; 0x58
200054a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200054a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200054a8:	f04f 0c03 	mov.w	ip, #3
200054ac:	2847      	cmp	r0, #71	; 0x47
200054ae:	bfd8      	it	le
200054b0:	4611      	movle	r1, r2
200054b2:	9113      	str	r1, [sp, #76]	; 0x4c
200054b4:	990a      	ldr	r1, [sp, #40]	; 0x28
200054b6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200054ba:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200054be:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200054c2:	910a      	str	r1, [sp, #40]	; 0x28
200054c4:	f04f 0c00 	mov.w	ip, #0
200054c8:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200054cc:	e5b1      	b.n	20005032 <_vfprintf_r+0x39e>
200054ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200054d2:	f043 0308 	orr.w	r3, r3, #8
200054d6:	930a      	str	r3, [sp, #40]	; 0x28
200054d8:	462b      	mov	r3, r5
200054da:	782a      	ldrb	r2, [r5, #0]
200054dc:	910b      	str	r1, [sp, #44]	; 0x2c
200054de:	e484      	b.n	20004dea <_vfprintf_r+0x156>
200054e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200054e2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200054e6:	910a      	str	r1, [sp, #40]	; 0x28
200054e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054ea:	e73c      	b.n	20005366 <_vfprintf_r+0x6d2>
200054ec:	782a      	ldrb	r2, [r5, #0]
200054ee:	2a6c      	cmp	r2, #108	; 0x6c
200054f0:	f000 8555 	beq.w	20005f9e <_vfprintf_r+0x130a>
200054f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200054f8:	910b      	str	r1, [sp, #44]	; 0x2c
200054fa:	f043 0310 	orr.w	r3, r3, #16
200054fe:	930a      	str	r3, [sp, #40]	; 0x28
20005500:	462b      	mov	r3, r5
20005502:	e472      	b.n	20004dea <_vfprintf_r+0x156>
20005504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005506:	f012 0f20 	tst.w	r2, #32
2000550a:	f000 8482 	beq.w	20005e12 <_vfprintf_r+0x117e>
2000550e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005510:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005512:	6803      	ldr	r3, [r0, #0]
20005514:	4610      	mov	r0, r2
20005516:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000551a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000551c:	e9c3 0100 	strd	r0, r1, [r3]
20005520:	f102 0a04 	add.w	sl, r2, #4
20005524:	e41e      	b.n	20004d64 <_vfprintf_r+0xd0>
20005526:	9216      	str	r2, [sp, #88]	; 0x58
20005528:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000552a:	f012 0320 	ands.w	r3, r2, #32
2000552e:	f000 80ef 	beq.w	20005710 <_vfprintf_r+0xa7c>
20005532:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005534:	1dda      	adds	r2, r3, #7
20005536:	2300      	movs	r3, #0
20005538:	f022 0207 	bic.w	r2, r2, #7
2000553c:	f102 0c08 	add.w	ip, r2, #8
20005540:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005544:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005548:	ea5a 000b 	orrs.w	r0, sl, fp
2000554c:	bf0c      	ite	eq
2000554e:	2200      	moveq	r2, #0
20005550:	2201      	movne	r2, #1
20005552:	e531      	b.n	20004fb8 <_vfprintf_r+0x324>
20005554:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005556:	2178      	movs	r1, #120	; 0x78
20005558:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000555c:	9116      	str	r1, [sp, #88]	; 0x58
2000555e:	6803      	ldr	r3, [r0, #0]
20005560:	f64a 102c 	movw	r0, #43308	; 0xa92c
20005564:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20005568:	2130      	movs	r1, #48	; 0x30
2000556a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000556e:	f04c 0c02 	orr.w	ip, ip, #2
20005572:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005574:	1e1a      	subs	r2, r3, #0
20005576:	bf18      	it	ne
20005578:	2201      	movne	r2, #1
2000557a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000557e:	469a      	mov	sl, r3
20005580:	f04f 0b00 	mov.w	fp, #0
20005584:	3104      	adds	r1, #4
20005586:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000558a:	9019      	str	r0, [sp, #100]	; 0x64
2000558c:	2302      	movs	r3, #2
2000558e:	910b      	str	r1, [sp, #44]	; 0x2c
20005590:	e512      	b.n	20004fb8 <_vfprintf_r+0x324>
20005592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005594:	9216      	str	r2, [sp, #88]	; 0x58
20005596:	f04f 0200 	mov.w	r2, #0
2000559a:	1d18      	adds	r0, r3, #4
2000559c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200055a0:	681b      	ldr	r3, [r3, #0]
200055a2:	900b      	str	r0, [sp, #44]	; 0x2c
200055a4:	9313      	str	r3, [sp, #76]	; 0x4c
200055a6:	2b00      	cmp	r3, #0
200055a8:	f000 86c6 	beq.w	20006338 <_vfprintf_r+0x16a4>
200055ac:	2f00      	cmp	r7, #0
200055ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055b0:	f2c0 868f 	blt.w	200062d2 <_vfprintf_r+0x163e>
200055b4:	2100      	movs	r1, #0
200055b6:	463a      	mov	r2, r7
200055b8:	f003 f8a6 	bl	20008708 <memchr>
200055bc:	4603      	mov	r3, r0
200055be:	2800      	cmp	r0, #0
200055c0:	f000 86f5 	beq.w	200063ae <_vfprintf_r+0x171a>
200055c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055c6:	1a1b      	subs	r3, r3, r0
200055c8:	9310      	str	r3, [sp, #64]	; 0x40
200055ca:	42bb      	cmp	r3, r7
200055cc:	f340 85be 	ble.w	2000614c <_vfprintf_r+0x14b8>
200055d0:	9710      	str	r7, [sp, #64]	; 0x40
200055d2:	2100      	movs	r1, #0
200055d4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200055d8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200055dc:	970c      	str	r7, [sp, #48]	; 0x30
200055de:	9117      	str	r1, [sp, #92]	; 0x5c
200055e0:	e527      	b.n	20005032 <_vfprintf_r+0x39e>
200055e2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200055e6:	9216      	str	r2, [sp, #88]	; 0x58
200055e8:	f01c 0f20 	tst.w	ip, #32
200055ec:	d023      	beq.n	20005636 <_vfprintf_r+0x9a2>
200055ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055f0:	2301      	movs	r3, #1
200055f2:	1dc2      	adds	r2, r0, #7
200055f4:	f022 0207 	bic.w	r2, r2, #7
200055f8:	f102 0108 	add.w	r1, r2, #8
200055fc:	910b      	str	r1, [sp, #44]	; 0x2c
200055fe:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005602:	ea5a 020b 	orrs.w	r2, sl, fp
20005606:	bf0c      	ite	eq
20005608:	2200      	moveq	r2, #0
2000560a:	2201      	movne	r2, #1
2000560c:	e4d4      	b.n	20004fb8 <_vfprintf_r+0x324>
2000560e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005610:	462b      	mov	r3, r5
20005612:	f041 0120 	orr.w	r1, r1, #32
20005616:	910a      	str	r1, [sp, #40]	; 0x28
20005618:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000561a:	782a      	ldrb	r2, [r5, #0]
2000561c:	910b      	str	r1, [sp, #44]	; 0x2c
2000561e:	f7ff bbe4 	b.w	20004dea <_vfprintf_r+0x156>
20005622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005624:	9216      	str	r2, [sp, #88]	; 0x58
20005626:	f043 0310 	orr.w	r3, r3, #16
2000562a:	930a      	str	r3, [sp, #40]	; 0x28
2000562c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005630:	f01c 0f20 	tst.w	ip, #32
20005634:	d1db      	bne.n	200055ee <_vfprintf_r+0x95a>
20005636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005638:	f013 0f10 	tst.w	r3, #16
2000563c:	f000 83d5 	beq.w	20005dea <_vfprintf_r+0x1156>
20005640:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005642:	2301      	movs	r3, #1
20005644:	1d02      	adds	r2, r0, #4
20005646:	920b      	str	r2, [sp, #44]	; 0x2c
20005648:	6801      	ldr	r1, [r0, #0]
2000564a:	1e0a      	subs	r2, r1, #0
2000564c:	bf18      	it	ne
2000564e:	2201      	movne	r2, #1
20005650:	468a      	mov	sl, r1
20005652:	f04f 0b00 	mov.w	fp, #0
20005656:	e4af      	b.n	20004fb8 <_vfprintf_r+0x324>
20005658:	980a      	ldr	r0, [sp, #40]	; 0x28
2000565a:	9216      	str	r2, [sp, #88]	; 0x58
2000565c:	f64a 1208 	movw	r2, #43272	; 0xa908
20005660:	f010 0f20 	tst.w	r0, #32
20005664:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005668:	9219      	str	r2, [sp, #100]	; 0x64
2000566a:	f47f ac92 	bne.w	20004f92 <_vfprintf_r+0x2fe>
2000566e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005670:	f013 0f10 	tst.w	r3, #16
20005674:	f040 831a 	bne.w	20005cac <_vfprintf_r+0x1018>
20005678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000567a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000567e:	f000 8315 	beq.w	20005cac <_vfprintf_r+0x1018>
20005682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005684:	f103 0c04 	add.w	ip, r3, #4
20005688:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000568c:	f8b3 a000 	ldrh.w	sl, [r3]
20005690:	46d2      	mov	sl, sl
20005692:	f04f 0b00 	mov.w	fp, #0
20005696:	e485      	b.n	20004fa4 <_vfprintf_r+0x310>
20005698:	9216      	str	r2, [sp, #88]	; 0x58
2000569a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000569e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200056a0:	f04f 0c01 	mov.w	ip, #1
200056a4:	f04f 0000 	mov.w	r0, #0
200056a8:	3104      	adds	r1, #4
200056aa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200056ae:	6813      	ldr	r3, [r2, #0]
200056b0:	3204      	adds	r2, #4
200056b2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200056b6:	920b      	str	r2, [sp, #44]	; 0x2c
200056b8:	9113      	str	r1, [sp, #76]	; 0x4c
200056ba:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200056be:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200056c2:	e62f      	b.n	20005324 <_vfprintf_r+0x690>
200056c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200056c8:	9216      	str	r2, [sp, #88]	; 0x58
200056ca:	f01c 0f20 	tst.w	ip, #32
200056ce:	f47f aea3 	bne.w	20005418 <_vfprintf_r+0x784>
200056d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056d4:	f012 0f10 	tst.w	r2, #16
200056d8:	f040 82f1 	bne.w	20005cbe <_vfprintf_r+0x102a>
200056dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056de:	f012 0f40 	tst.w	r2, #64	; 0x40
200056e2:	f000 82ec 	beq.w	20005cbe <_vfprintf_r+0x102a>
200056e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200056e8:	f103 0c04 	add.w	ip, r3, #4
200056ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200056f0:	f9b3 a000 	ldrsh.w	sl, [r3]
200056f4:	46d2      	mov	sl, sl
200056f6:	ea4f 7bea 	mov.w	fp, sl, asr #31
200056fa:	e696      	b.n	2000542a <_vfprintf_r+0x796>
200056fc:	990a      	ldr	r1, [sp, #40]	; 0x28
200056fe:	9216      	str	r2, [sp, #88]	; 0x58
20005700:	f041 0110 	orr.w	r1, r1, #16
20005704:	910a      	str	r1, [sp, #40]	; 0x28
20005706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005708:	f012 0320 	ands.w	r3, r2, #32
2000570c:	f47f af11 	bne.w	20005532 <_vfprintf_r+0x89e>
20005710:	990a      	ldr	r1, [sp, #40]	; 0x28
20005712:	f011 0210 	ands.w	r2, r1, #16
20005716:	f000 8354 	beq.w	20005dc2 <_vfprintf_r+0x112e>
2000571a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000571c:	f102 0c04 	add.w	ip, r2, #4
20005720:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005724:	6811      	ldr	r1, [r2, #0]
20005726:	1e0a      	subs	r2, r1, #0
20005728:	bf18      	it	ne
2000572a:	2201      	movne	r2, #1
2000572c:	468a      	mov	sl, r1
2000572e:	f04f 0b00 	mov.w	fp, #0
20005732:	e441      	b.n	20004fb8 <_vfprintf_r+0x324>
20005734:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005736:	2a65      	cmp	r2, #101	; 0x65
20005738:	f340 8128 	ble.w	2000598c <_vfprintf_r+0xcf8>
2000573c:	9812      	ldr	r0, [sp, #72]	; 0x48
2000573e:	2200      	movs	r2, #0
20005740:	2300      	movs	r3, #0
20005742:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005744:	f004 fbf4 	bl	20009f30 <__aeabi_dcmpeq>
20005748:	2800      	cmp	r0, #0
2000574a:	f000 81be 	beq.w	20005aca <_vfprintf_r+0xe36>
2000574e:	2301      	movs	r3, #1
20005750:	6063      	str	r3, [r4, #4]
20005752:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005756:	f64a 1348 	movw	r3, #43336	; 0xa948
2000575a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000575e:	6023      	str	r3, [r4, #0]
20005760:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005764:	3201      	adds	r2, #1
20005766:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000576a:	3301      	adds	r3, #1
2000576c:	2a07      	cmp	r2, #7
2000576e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005772:	bfd8      	it	le
20005774:	f104 0308 	addle.w	r3, r4, #8
20005778:	f300 839b 	bgt.w	20005eb2 <_vfprintf_r+0x121e>
2000577c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005780:	981a      	ldr	r0, [sp, #104]	; 0x68
20005782:	4282      	cmp	r2, r0
20005784:	db04      	blt.n	20005790 <_vfprintf_r+0xafc>
20005786:	990a      	ldr	r1, [sp, #40]	; 0x28
20005788:	f011 0f01 	tst.w	r1, #1
2000578c:	f43f ad49 	beq.w	20005222 <_vfprintf_r+0x58e>
20005790:	2201      	movs	r2, #1
20005792:	605a      	str	r2, [r3, #4]
20005794:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005798:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000579c:	3201      	adds	r2, #1
2000579e:	981d      	ldr	r0, [sp, #116]	; 0x74
200057a0:	3101      	adds	r1, #1
200057a2:	2a07      	cmp	r2, #7
200057a4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200057a8:	6018      	str	r0, [r3, #0]
200057aa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200057ae:	f300 855f 	bgt.w	20006270 <_vfprintf_r+0x15dc>
200057b2:	3308      	adds	r3, #8
200057b4:	991a      	ldr	r1, [sp, #104]	; 0x68
200057b6:	1e4f      	subs	r7, r1, #1
200057b8:	2f00      	cmp	r7, #0
200057ba:	f77f ad32 	ble.w	20005222 <_vfprintf_r+0x58e>
200057be:	2f10      	cmp	r7, #16
200057c0:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005cf8 <_vfprintf_r+0x1064>
200057c4:	f340 82ea 	ble.w	20005d9c <_vfprintf_r+0x1108>
200057c8:	4642      	mov	r2, r8
200057ca:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200057ce:	46a8      	mov	r8, r5
200057d0:	2410      	movs	r4, #16
200057d2:	f10a 0a0c 	add.w	sl, sl, #12
200057d6:	4615      	mov	r5, r2
200057d8:	e003      	b.n	200057e2 <_vfprintf_r+0xb4e>
200057da:	3f10      	subs	r7, #16
200057dc:	2f10      	cmp	r7, #16
200057de:	f340 82da 	ble.w	20005d96 <_vfprintf_r+0x1102>
200057e2:	605c      	str	r4, [r3, #4]
200057e4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057ec:	3201      	adds	r2, #1
200057ee:	601d      	str	r5, [r3, #0]
200057f0:	3110      	adds	r1, #16
200057f2:	2a07      	cmp	r2, #7
200057f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200057f8:	f103 0308 	add.w	r3, r3, #8
200057fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005800:	ddeb      	ble.n	200057da <_vfprintf_r+0xb46>
20005802:	4648      	mov	r0, r9
20005804:	4631      	mov	r1, r6
20005806:	4652      	mov	r2, sl
20005808:	f7ff fa36 	bl	20004c78 <__sprint_r>
2000580c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005810:	3304      	adds	r3, #4
20005812:	2800      	cmp	r0, #0
20005814:	d0e1      	beq.n	200057da <_vfprintf_r+0xb46>
20005816:	f7ff bb5d 	b.w	20004ed4 <_vfprintf_r+0x240>
2000581a:	b97b      	cbnz	r3, 2000583c <_vfprintf_r+0xba8>
2000581c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000581e:	f011 0f01 	tst.w	r1, #1
20005822:	d00b      	beq.n	2000583c <_vfprintf_r+0xba8>
20005824:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20005828:	2330      	movs	r3, #48	; 0x30
2000582a:	3204      	adds	r2, #4
2000582c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20005830:	3227      	adds	r2, #39	; 0x27
20005832:	2301      	movs	r3, #1
20005834:	9213      	str	r2, [sp, #76]	; 0x4c
20005836:	9310      	str	r3, [sp, #64]	; 0x40
20005838:	f7ff bbf3 	b.w	20005022 <_vfprintf_r+0x38e>
2000583c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000583e:	2100      	movs	r1, #0
20005840:	9110      	str	r1, [sp, #64]	; 0x40
20005842:	9013      	str	r0, [sp, #76]	; 0x4c
20005844:	f7ff bbed 	b.w	20005022 <_vfprintf_r+0x38e>
20005848:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000584a:	990c      	ldr	r1, [sp, #48]	; 0x30
2000584c:	1a47      	subs	r7, r0, r1
2000584e:	2f00      	cmp	r7, #0
20005850:	f77f ac84 	ble.w	2000515c <_vfprintf_r+0x4c8>
20005854:	2f10      	cmp	r7, #16
20005856:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005cf8 <_vfprintf_r+0x1064>
2000585a:	dd2e      	ble.n	200058ba <_vfprintf_r+0xc26>
2000585c:	4643      	mov	r3, r8
2000585e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005862:	46a8      	mov	r8, r5
20005864:	f04f 0a10 	mov.w	sl, #16
20005868:	f10b 0b0c 	add.w	fp, fp, #12
2000586c:	461d      	mov	r5, r3
2000586e:	e002      	b.n	20005876 <_vfprintf_r+0xbe2>
20005870:	3f10      	subs	r7, #16
20005872:	2f10      	cmp	r7, #16
20005874:	dd1e      	ble.n	200058b4 <_vfprintf_r+0xc20>
20005876:	f8c4 a004 	str.w	sl, [r4, #4]
2000587a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000587e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005882:	3301      	adds	r3, #1
20005884:	6025      	str	r5, [r4, #0]
20005886:	3210      	adds	r2, #16
20005888:	2b07      	cmp	r3, #7
2000588a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000588e:	f104 0408 	add.w	r4, r4, #8
20005892:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005896:	ddeb      	ble.n	20005870 <_vfprintf_r+0xbdc>
20005898:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000589c:	4648      	mov	r0, r9
2000589e:	4631      	mov	r1, r6
200058a0:	465a      	mov	r2, fp
200058a2:	3404      	adds	r4, #4
200058a4:	f7ff f9e8 	bl	20004c78 <__sprint_r>
200058a8:	2800      	cmp	r0, #0
200058aa:	f47f ab13 	bne.w	20004ed4 <_vfprintf_r+0x240>
200058ae:	3f10      	subs	r7, #16
200058b0:	2f10      	cmp	r7, #16
200058b2:	dce0      	bgt.n	20005876 <_vfprintf_r+0xbe2>
200058b4:	462b      	mov	r3, r5
200058b6:	4645      	mov	r5, r8
200058b8:	4698      	mov	r8, r3
200058ba:	6067      	str	r7, [r4, #4]
200058bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200058c0:	f8c4 8000 	str.w	r8, [r4]
200058c4:	1c5a      	adds	r2, r3, #1
200058c6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200058ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058ce:	19db      	adds	r3, r3, r7
200058d0:	2a07      	cmp	r2, #7
200058d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200058d6:	f300 823a 	bgt.w	20005d4e <_vfprintf_r+0x10ba>
200058da:	3408      	adds	r4, #8
200058dc:	e43e      	b.n	2000515c <_vfprintf_r+0x4c8>
200058de:	9913      	ldr	r1, [sp, #76]	; 0x4c
200058e0:	6063      	str	r3, [r4, #4]
200058e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200058e6:	6021      	str	r1, [r4, #0]
200058e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200058ec:	3201      	adds	r2, #1
200058ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058f2:	18cb      	adds	r3, r1, r3
200058f4:	2a07      	cmp	r2, #7
200058f6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200058fa:	f300 8549 	bgt.w	20006390 <_vfprintf_r+0x16fc>
200058fe:	3408      	adds	r4, #8
20005900:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005902:	2301      	movs	r3, #1
20005904:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005908:	6063      	str	r3, [r4, #4]
2000590a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000590e:	6022      	str	r2, [r4, #0]
20005910:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005914:	3301      	adds	r3, #1
20005916:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000591a:	3201      	adds	r2, #1
2000591c:	2b07      	cmp	r3, #7
2000591e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005922:	bfd8      	it	le
20005924:	f104 0308 	addle.w	r3, r4, #8
20005928:	f300 8523 	bgt.w	20006372 <_vfprintf_r+0x16de>
2000592c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000592e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005932:	19c7      	adds	r7, r0, r7
20005934:	981a      	ldr	r0, [sp, #104]	; 0x68
20005936:	601f      	str	r7, [r3, #0]
20005938:	1a81      	subs	r1, r0, r2
2000593a:	6059      	str	r1, [r3, #4]
2000593c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005940:	1a8a      	subs	r2, r1, r2
20005942:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20005946:	1812      	adds	r2, r2, r0
20005948:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000594c:	3101      	adds	r1, #1
2000594e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20005952:	2907      	cmp	r1, #7
20005954:	f340 8232 	ble.w	20005dbc <_vfprintf_r+0x1128>
20005958:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000595c:	4648      	mov	r0, r9
2000595e:	4631      	mov	r1, r6
20005960:	320c      	adds	r2, #12
20005962:	f7ff f989 	bl	20004c78 <__sprint_r>
20005966:	2800      	cmp	r0, #0
20005968:	f47f aab4 	bne.w	20004ed4 <_vfprintf_r+0x240>
2000596c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005970:	3304      	adds	r3, #4
20005972:	e456      	b.n	20005222 <_vfprintf_r+0x58e>
20005974:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005978:	4648      	mov	r0, r9
2000597a:	4631      	mov	r1, r6
2000597c:	320c      	adds	r2, #12
2000597e:	f7ff f97b 	bl	20004c78 <__sprint_r>
20005982:	2800      	cmp	r0, #0
20005984:	f43f acb4 	beq.w	200052f0 <_vfprintf_r+0x65c>
20005988:	f7ff baa4 	b.w	20004ed4 <_vfprintf_r+0x240>
2000598c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000598e:	2901      	cmp	r1, #1
20005990:	dd4c      	ble.n	20005a2c <_vfprintf_r+0xd98>
20005992:	2301      	movs	r3, #1
20005994:	6063      	str	r3, [r4, #4]
20005996:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000599a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000599e:	3301      	adds	r3, #1
200059a0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200059a2:	3201      	adds	r2, #1
200059a4:	2b07      	cmp	r3, #7
200059a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059aa:	6020      	str	r0, [r4, #0]
200059ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200059b0:	f300 81b2 	bgt.w	20005d18 <_vfprintf_r+0x1084>
200059b4:	3408      	adds	r4, #8
200059b6:	2301      	movs	r3, #1
200059b8:	6063      	str	r3, [r4, #4]
200059ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059be:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200059c2:	3301      	adds	r3, #1
200059c4:	991d      	ldr	r1, [sp, #116]	; 0x74
200059c6:	3201      	adds	r2, #1
200059c8:	2b07      	cmp	r3, #7
200059ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200059ce:	6021      	str	r1, [r4, #0]
200059d0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200059d4:	f300 8192 	bgt.w	20005cfc <_vfprintf_r+0x1068>
200059d8:	3408      	adds	r4, #8
200059da:	9812      	ldr	r0, [sp, #72]	; 0x48
200059dc:	2200      	movs	r2, #0
200059de:	2300      	movs	r3, #0
200059e0:	991b      	ldr	r1, [sp, #108]	; 0x6c
200059e2:	f004 faa5 	bl	20009f30 <__aeabi_dcmpeq>
200059e6:	2800      	cmp	r0, #0
200059e8:	f040 811d 	bne.w	20005c26 <_vfprintf_r+0xf92>
200059ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200059ee:	9813      	ldr	r0, [sp, #76]	; 0x4c
200059f0:	1e5a      	subs	r2, r3, #1
200059f2:	6062      	str	r2, [r4, #4]
200059f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200059f8:	1c41      	adds	r1, r0, #1
200059fa:	6021      	str	r1, [r4, #0]
200059fc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005a00:	3301      	adds	r3, #1
20005a02:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a06:	188a      	adds	r2, r1, r2
20005a08:	2b07      	cmp	r3, #7
20005a0a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a0e:	dc21      	bgt.n	20005a54 <_vfprintf_r+0xdc0>
20005a10:	3408      	adds	r4, #8
20005a12:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005a14:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005a18:	981c      	ldr	r0, [sp, #112]	; 0x70
20005a1a:	6022      	str	r2, [r4, #0]
20005a1c:	6063      	str	r3, [r4, #4]
20005a1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a26:	3301      	adds	r3, #1
20005a28:	f7ff bbf0 	b.w	2000520c <_vfprintf_r+0x578>
20005a2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005a2e:	f012 0f01 	tst.w	r2, #1
20005a32:	d1ae      	bne.n	20005992 <_vfprintf_r+0xcfe>
20005a34:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005a36:	2301      	movs	r3, #1
20005a38:	6063      	str	r3, [r4, #4]
20005a3a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a3e:	6022      	str	r2, [r4, #0]
20005a40:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a44:	3301      	adds	r3, #1
20005a46:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a4a:	3201      	adds	r2, #1
20005a4c:	2b07      	cmp	r3, #7
20005a4e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a52:	dddd      	ble.n	20005a10 <_vfprintf_r+0xd7c>
20005a54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a58:	4648      	mov	r0, r9
20005a5a:	4631      	mov	r1, r6
20005a5c:	320c      	adds	r2, #12
20005a5e:	f7ff f90b 	bl	20004c78 <__sprint_r>
20005a62:	2800      	cmp	r0, #0
20005a64:	f47f aa36 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005a68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a6c:	3404      	adds	r4, #4
20005a6e:	e7d0      	b.n	20005a12 <_vfprintf_r+0xd7e>
20005a70:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a74:	4648      	mov	r0, r9
20005a76:	4631      	mov	r1, r6
20005a78:	320c      	adds	r2, #12
20005a7a:	f7ff f8fd 	bl	20004c78 <__sprint_r>
20005a7e:	2800      	cmp	r0, #0
20005a80:	f47f aa28 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005a84:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a88:	3404      	adds	r4, #4
20005a8a:	f7ff bbb0 	b.w	200051ee <_vfprintf_r+0x55a>
20005a8e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005a92:	4648      	mov	r0, r9
20005a94:	4631      	mov	r1, r6
20005a96:	320c      	adds	r2, #12
20005a98:	f7ff f8ee 	bl	20004c78 <__sprint_r>
20005a9c:	2800      	cmp	r0, #0
20005a9e:	f47f aa19 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005aa2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005aa6:	3404      	adds	r4, #4
20005aa8:	f7ff bb3c 	b.w	20005124 <_vfprintf_r+0x490>
20005aac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ab0:	4648      	mov	r0, r9
20005ab2:	4631      	mov	r1, r6
20005ab4:	320c      	adds	r2, #12
20005ab6:	f7ff f8df 	bl	20004c78 <__sprint_r>
20005aba:	2800      	cmp	r0, #0
20005abc:	f47f aa0a 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005ac0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005ac4:	3404      	adds	r4, #4
20005ac6:	f7ff bb43 	b.w	20005150 <_vfprintf_r+0x4bc>
20005aca:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005ace:	2b00      	cmp	r3, #0
20005ad0:	f340 81fd 	ble.w	20005ece <_vfprintf_r+0x123a>
20005ad4:	991a      	ldr	r1, [sp, #104]	; 0x68
20005ad6:	428b      	cmp	r3, r1
20005ad8:	f6ff af01 	blt.w	200058de <_vfprintf_r+0xc4a>
20005adc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005ade:	6061      	str	r1, [r4, #4]
20005ae0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005ae4:	6022      	str	r2, [r4, #0]
20005ae6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005aea:	3301      	adds	r3, #1
20005aec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005af0:	1852      	adds	r2, r2, r1
20005af2:	2b07      	cmp	r3, #7
20005af4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005af8:	bfd8      	it	le
20005afa:	f104 0308 	addle.w	r3, r4, #8
20005afe:	f300 8429 	bgt.w	20006354 <_vfprintf_r+0x16c0>
20005b02:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005b06:	981a      	ldr	r0, [sp, #104]	; 0x68
20005b08:	1a24      	subs	r4, r4, r0
20005b0a:	2c00      	cmp	r4, #0
20005b0c:	f340 81b3 	ble.w	20005e76 <_vfprintf_r+0x11e2>
20005b10:	2c10      	cmp	r4, #16
20005b12:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005cf8 <_vfprintf_r+0x1064>
20005b16:	f340 819d 	ble.w	20005e54 <_vfprintf_r+0x11c0>
20005b1a:	4642      	mov	r2, r8
20005b1c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005b20:	46a8      	mov	r8, r5
20005b22:	2710      	movs	r7, #16
20005b24:	f10a 0a0c 	add.w	sl, sl, #12
20005b28:	4615      	mov	r5, r2
20005b2a:	e003      	b.n	20005b34 <_vfprintf_r+0xea0>
20005b2c:	3c10      	subs	r4, #16
20005b2e:	2c10      	cmp	r4, #16
20005b30:	f340 818d 	ble.w	20005e4e <_vfprintf_r+0x11ba>
20005b34:	605f      	str	r7, [r3, #4]
20005b36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b3a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b3e:	3201      	adds	r2, #1
20005b40:	601d      	str	r5, [r3, #0]
20005b42:	3110      	adds	r1, #16
20005b44:	2a07      	cmp	r2, #7
20005b46:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b4a:	f103 0308 	add.w	r3, r3, #8
20005b4e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b52:	ddeb      	ble.n	20005b2c <_vfprintf_r+0xe98>
20005b54:	4648      	mov	r0, r9
20005b56:	4631      	mov	r1, r6
20005b58:	4652      	mov	r2, sl
20005b5a:	f7ff f88d 	bl	20004c78 <__sprint_r>
20005b5e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b62:	3304      	adds	r3, #4
20005b64:	2800      	cmp	r0, #0
20005b66:	d0e1      	beq.n	20005b2c <_vfprintf_r+0xe98>
20005b68:	f7ff b9b4 	b.w	20004ed4 <_vfprintf_r+0x240>
20005b6c:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005b6e:	9819      	ldr	r0, [sp, #100]	; 0x64
20005b70:	4613      	mov	r3, r2
20005b72:	9213      	str	r2, [sp, #76]	; 0x4c
20005b74:	f00a 020f 	and.w	r2, sl, #15
20005b78:	ea4f 111a 	mov.w	r1, sl, lsr #4
20005b7c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005b80:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005b84:	5c82      	ldrb	r2, [r0, r2]
20005b86:	468a      	mov	sl, r1
20005b88:	46e3      	mov	fp, ip
20005b8a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005b8e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005b92:	d1ef      	bne.n	20005b74 <_vfprintf_r+0xee0>
20005b94:	9818      	ldr	r0, [sp, #96]	; 0x60
20005b96:	9313      	str	r3, [sp, #76]	; 0x4c
20005b98:	1ac0      	subs	r0, r0, r3
20005b9a:	9010      	str	r0, [sp, #64]	; 0x40
20005b9c:	f7ff ba41 	b.w	20005022 <_vfprintf_r+0x38e>
20005ba0:	2209      	movs	r2, #9
20005ba2:	2300      	movs	r3, #0
20005ba4:	4552      	cmp	r2, sl
20005ba6:	eb73 000b 	sbcs.w	r0, r3, fp
20005baa:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20005bae:	d21f      	bcs.n	20005bf0 <_vfprintf_r+0xf5c>
20005bb0:	4623      	mov	r3, r4
20005bb2:	4644      	mov	r4, r8
20005bb4:	46b8      	mov	r8, r7
20005bb6:	461f      	mov	r7, r3
20005bb8:	4650      	mov	r0, sl
20005bba:	4659      	mov	r1, fp
20005bbc:	220a      	movs	r2, #10
20005bbe:	2300      	movs	r3, #0
20005bc0:	f004 f9e8 	bl	20009f94 <__aeabi_uldivmod>
20005bc4:	2300      	movs	r3, #0
20005bc6:	4650      	mov	r0, sl
20005bc8:	4659      	mov	r1, fp
20005bca:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005bce:	220a      	movs	r2, #10
20005bd0:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005bd4:	f004 f9de 	bl	20009f94 <__aeabi_uldivmod>
20005bd8:	2209      	movs	r2, #9
20005bda:	2300      	movs	r3, #0
20005bdc:	4682      	mov	sl, r0
20005bde:	468b      	mov	fp, r1
20005be0:	4552      	cmp	r2, sl
20005be2:	eb73 030b 	sbcs.w	r3, r3, fp
20005be6:	d3e7      	bcc.n	20005bb8 <_vfprintf_r+0xf24>
20005be8:	463b      	mov	r3, r7
20005bea:	4647      	mov	r7, r8
20005bec:	46a0      	mov	r8, r4
20005bee:	461c      	mov	r4, r3
20005bf0:	f108 30ff 	add.w	r0, r8, #4294967295
20005bf4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005bf8:	9013      	str	r0, [sp, #76]	; 0x4c
20005bfa:	f808 ac01 	strb.w	sl, [r8, #-1]
20005bfe:	9918      	ldr	r1, [sp, #96]	; 0x60
20005c00:	1a09      	subs	r1, r1, r0
20005c02:	9110      	str	r1, [sp, #64]	; 0x40
20005c04:	f7ff ba0d 	b.w	20005022 <_vfprintf_r+0x38e>
20005c08:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005c0c:	4648      	mov	r0, r9
20005c0e:	4631      	mov	r1, r6
20005c10:	320c      	adds	r2, #12
20005c12:	f7ff f831 	bl	20004c78 <__sprint_r>
20005c16:	2800      	cmp	r0, #0
20005c18:	f47f a95c 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005c1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005c20:	3404      	adds	r4, #4
20005c22:	f7ff ba68 	b.w	200050f6 <_vfprintf_r+0x462>
20005c26:	991a      	ldr	r1, [sp, #104]	; 0x68
20005c28:	1e4f      	subs	r7, r1, #1
20005c2a:	2f00      	cmp	r7, #0
20005c2c:	f77f aef1 	ble.w	20005a12 <_vfprintf_r+0xd7e>
20005c30:	2f10      	cmp	r7, #16
20005c32:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005cf8 <_vfprintf_r+0x1064>
20005c36:	dd4e      	ble.n	20005cd6 <_vfprintf_r+0x1042>
20005c38:	4643      	mov	r3, r8
20005c3a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005c3e:	46a8      	mov	r8, r5
20005c40:	f04f 0a10 	mov.w	sl, #16
20005c44:	f10b 0b0c 	add.w	fp, fp, #12
20005c48:	461d      	mov	r5, r3
20005c4a:	e002      	b.n	20005c52 <_vfprintf_r+0xfbe>
20005c4c:	3f10      	subs	r7, #16
20005c4e:	2f10      	cmp	r7, #16
20005c50:	dd3e      	ble.n	20005cd0 <_vfprintf_r+0x103c>
20005c52:	f8c4 a004 	str.w	sl, [r4, #4]
20005c56:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005c5a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005c5e:	3301      	adds	r3, #1
20005c60:	6025      	str	r5, [r4, #0]
20005c62:	3210      	adds	r2, #16
20005c64:	2b07      	cmp	r3, #7
20005c66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005c6a:	f104 0408 	add.w	r4, r4, #8
20005c6e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005c72:	ddeb      	ble.n	20005c4c <_vfprintf_r+0xfb8>
20005c74:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005c78:	4648      	mov	r0, r9
20005c7a:	4631      	mov	r1, r6
20005c7c:	465a      	mov	r2, fp
20005c7e:	3404      	adds	r4, #4
20005c80:	f7fe fffa 	bl	20004c78 <__sprint_r>
20005c84:	2800      	cmp	r0, #0
20005c86:	d0e1      	beq.n	20005c4c <_vfprintf_r+0xfb8>
20005c88:	f7ff b924 	b.w	20004ed4 <_vfprintf_r+0x240>
20005c8c:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c8e:	2130      	movs	r1, #48	; 0x30
20005c90:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005c94:	2201      	movs	r2, #1
20005c96:	2302      	movs	r3, #2
20005c98:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005c9c:	f04c 0c02 	orr.w	ip, ip, #2
20005ca0:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005ca4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005ca8:	f7ff b986 	b.w	20004fb8 <_vfprintf_r+0x324>
20005cac:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005cae:	1d01      	adds	r1, r0, #4
20005cb0:	6803      	ldr	r3, [r0, #0]
20005cb2:	910b      	str	r1, [sp, #44]	; 0x2c
20005cb4:	469a      	mov	sl, r3
20005cb6:	f04f 0b00 	mov.w	fp, #0
20005cba:	f7ff b973 	b.w	20004fa4 <_vfprintf_r+0x310>
20005cbe:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005cc0:	1d01      	adds	r1, r0, #4
20005cc2:	6803      	ldr	r3, [r0, #0]
20005cc4:	910b      	str	r1, [sp, #44]	; 0x2c
20005cc6:	469a      	mov	sl, r3
20005cc8:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005ccc:	f7ff bbad 	b.w	2000542a <_vfprintf_r+0x796>
20005cd0:	462b      	mov	r3, r5
20005cd2:	4645      	mov	r5, r8
20005cd4:	4698      	mov	r8, r3
20005cd6:	6067      	str	r7, [r4, #4]
20005cd8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005cdc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005ce0:	3301      	adds	r3, #1
20005ce2:	f8c4 8000 	str.w	r8, [r4]
20005ce6:	19d2      	adds	r2, r2, r7
20005ce8:	2b07      	cmp	r3, #7
20005cea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005cee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005cf2:	f77f ae8d 	ble.w	20005a10 <_vfprintf_r+0xd7c>
20005cf6:	e6ad      	b.n	20005a54 <_vfprintf_r+0xdc0>
20005cf8:	2000a8f8 	.word	0x2000a8f8
20005cfc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d00:	4648      	mov	r0, r9
20005d02:	4631      	mov	r1, r6
20005d04:	320c      	adds	r2, #12
20005d06:	f7fe ffb7 	bl	20004c78 <__sprint_r>
20005d0a:	2800      	cmp	r0, #0
20005d0c:	f47f a8e2 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005d10:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d14:	3404      	adds	r4, #4
20005d16:	e660      	b.n	200059da <_vfprintf_r+0xd46>
20005d18:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d1c:	4648      	mov	r0, r9
20005d1e:	4631      	mov	r1, r6
20005d20:	320c      	adds	r2, #12
20005d22:	f7fe ffa9 	bl	20004c78 <__sprint_r>
20005d26:	2800      	cmp	r0, #0
20005d28:	f47f a8d4 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005d2c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d30:	3404      	adds	r4, #4
20005d32:	e640      	b.n	200059b6 <_vfprintf_r+0xd22>
20005d34:	2830      	cmp	r0, #48	; 0x30
20005d36:	f000 82ec 	beq.w	20006312 <_vfprintf_r+0x167e>
20005d3a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005d3c:	2330      	movs	r3, #48	; 0x30
20005d3e:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005d42:	9918      	ldr	r1, [sp, #96]	; 0x60
20005d44:	9013      	str	r0, [sp, #76]	; 0x4c
20005d46:	1a09      	subs	r1, r1, r0
20005d48:	9110      	str	r1, [sp, #64]	; 0x40
20005d4a:	f7ff b96a 	b.w	20005022 <_vfprintf_r+0x38e>
20005d4e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d52:	4648      	mov	r0, r9
20005d54:	4631      	mov	r1, r6
20005d56:	320c      	adds	r2, #12
20005d58:	f7fe ff8e 	bl	20004c78 <__sprint_r>
20005d5c:	2800      	cmp	r0, #0
20005d5e:	f47f a8b9 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005d62:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d66:	3404      	adds	r4, #4
20005d68:	f7ff b9f8 	b.w	2000515c <_vfprintf_r+0x4c8>
20005d6c:	f1da 0a00 	rsbs	sl, sl, #0
20005d70:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005d74:	232d      	movs	r3, #45	; 0x2d
20005d76:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005d7a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005d7e:	bf0c      	ite	eq
20005d80:	2200      	moveq	r2, #0
20005d82:	2201      	movne	r2, #1
20005d84:	2301      	movs	r3, #1
20005d86:	f7ff b91b 	b.w	20004fc0 <_vfprintf_r+0x32c>
20005d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d8c:	462b      	mov	r3, r5
20005d8e:	782a      	ldrb	r2, [r5, #0]
20005d90:	910b      	str	r1, [sp, #44]	; 0x2c
20005d92:	f7ff b82a 	b.w	20004dea <_vfprintf_r+0x156>
20005d96:	462a      	mov	r2, r5
20005d98:	4645      	mov	r5, r8
20005d9a:	4690      	mov	r8, r2
20005d9c:	605f      	str	r7, [r3, #4]
20005d9e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005da2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005da6:	3201      	adds	r2, #1
20005da8:	f8c3 8000 	str.w	r8, [r3]
20005dac:	19c9      	adds	r1, r1, r7
20005dae:	2a07      	cmp	r2, #7
20005db0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005db4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005db8:	f73f adce 	bgt.w	20005958 <_vfprintf_r+0xcc4>
20005dbc:	3308      	adds	r3, #8
20005dbe:	f7ff ba30 	b.w	20005222 <_vfprintf_r+0x58e>
20005dc2:	980a      	ldr	r0, [sp, #40]	; 0x28
20005dc4:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005dc8:	f000 81ed 	beq.w	200061a6 <_vfprintf_r+0x1512>
20005dcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005dce:	4613      	mov	r3, r2
20005dd0:	1d0a      	adds	r2, r1, #4
20005dd2:	920b      	str	r2, [sp, #44]	; 0x2c
20005dd4:	f8b1 a000 	ldrh.w	sl, [r1]
20005dd8:	f1ba 0200 	subs.w	r2, sl, #0
20005ddc:	bf18      	it	ne
20005dde:	2201      	movne	r2, #1
20005de0:	46d2      	mov	sl, sl
20005de2:	f04f 0b00 	mov.w	fp, #0
20005de6:	f7ff b8e7 	b.w	20004fb8 <_vfprintf_r+0x324>
20005dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005dec:	f013 0f40 	tst.w	r3, #64	; 0x40
20005df0:	f000 81cc 	beq.w	2000618c <_vfprintf_r+0x14f8>
20005df4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005df6:	2301      	movs	r3, #1
20005df8:	1d01      	adds	r1, r0, #4
20005dfa:	910b      	str	r1, [sp, #44]	; 0x2c
20005dfc:	f8b0 a000 	ldrh.w	sl, [r0]
20005e00:	f1ba 0200 	subs.w	r2, sl, #0
20005e04:	bf18      	it	ne
20005e06:	2201      	movne	r2, #1
20005e08:	46d2      	mov	sl, sl
20005e0a:	f04f 0b00 	mov.w	fp, #0
20005e0e:	f7ff b8d3 	b.w	20004fb8 <_vfprintf_r+0x324>
20005e12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e14:	f013 0f10 	tst.w	r3, #16
20005e18:	f000 81a4 	beq.w	20006164 <_vfprintf_r+0x14d0>
20005e1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005e1e:	9911      	ldr	r1, [sp, #68]	; 0x44
20005e20:	f100 0a04 	add.w	sl, r0, #4
20005e24:	6803      	ldr	r3, [r0, #0]
20005e26:	6019      	str	r1, [r3, #0]
20005e28:	f7fe bf9c 	b.w	20004d64 <_vfprintf_r+0xd0>
20005e2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005e2e:	1dc3      	adds	r3, r0, #7
20005e30:	f023 0307 	bic.w	r3, r3, #7
20005e34:	f103 0108 	add.w	r1, r3, #8
20005e38:	910b      	str	r1, [sp, #44]	; 0x2c
20005e3a:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005e3e:	f8d3 a000 	ldr.w	sl, [r3]
20005e42:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005e46:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005e4a:	f7ff bb11 	b.w	20005470 <_vfprintf_r+0x7dc>
20005e4e:	462a      	mov	r2, r5
20005e50:	4645      	mov	r5, r8
20005e52:	4690      	mov	r8, r2
20005e54:	605c      	str	r4, [r3, #4]
20005e56:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e5a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e5e:	3201      	adds	r2, #1
20005e60:	f8c3 8000 	str.w	r8, [r3]
20005e64:	1909      	adds	r1, r1, r4
20005e66:	2a07      	cmp	r2, #7
20005e68:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e70:	f300 82ea 	bgt.w	20006448 <_vfprintf_r+0x17b4>
20005e74:	3308      	adds	r3, #8
20005e76:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e78:	f011 0f01 	tst.w	r1, #1
20005e7c:	f43f a9d1 	beq.w	20005222 <_vfprintf_r+0x58e>
20005e80:	2201      	movs	r2, #1
20005e82:	605a      	str	r2, [r3, #4]
20005e84:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005e88:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005e8c:	3201      	adds	r2, #1
20005e8e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005e90:	3101      	adds	r1, #1
20005e92:	2a07      	cmp	r2, #7
20005e94:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005e98:	6018      	str	r0, [r3, #0]
20005e9a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e9e:	f73f ad5b 	bgt.w	20005958 <_vfprintf_r+0xcc4>
20005ea2:	3308      	adds	r3, #8
20005ea4:	f7ff b9bd 	b.w	20005222 <_vfprintf_r+0x58e>
20005ea8:	232d      	movs	r3, #45	; 0x2d
20005eaa:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005eae:	f7ff baf2 	b.w	20005496 <_vfprintf_r+0x802>
20005eb2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005eb6:	4648      	mov	r0, r9
20005eb8:	4631      	mov	r1, r6
20005eba:	320c      	adds	r2, #12
20005ebc:	f7fe fedc 	bl	20004c78 <__sprint_r>
20005ec0:	2800      	cmp	r0, #0
20005ec2:	f47f a807 	bne.w	20004ed4 <_vfprintf_r+0x240>
20005ec6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005eca:	3304      	adds	r3, #4
20005ecc:	e456      	b.n	2000577c <_vfprintf_r+0xae8>
20005ece:	2301      	movs	r3, #1
20005ed0:	6063      	str	r3, [r4, #4]
20005ed2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ed6:	f64a 1348 	movw	r3, #43336	; 0xa948
20005eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ede:	6023      	str	r3, [r4, #0]
20005ee0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005ee4:	3201      	adds	r2, #1
20005ee6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005eea:	3301      	adds	r3, #1
20005eec:	2a07      	cmp	r2, #7
20005eee:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005ef2:	bfd8      	it	le
20005ef4:	f104 0308 	addle.w	r3, r4, #8
20005ef8:	f300 8187 	bgt.w	2000620a <_vfprintf_r+0x1576>
20005efc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005f00:	b93a      	cbnz	r2, 20005f12 <_vfprintf_r+0x127e>
20005f02:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005f04:	b92a      	cbnz	r2, 20005f12 <_vfprintf_r+0x127e>
20005f06:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005f0a:	f01c 0f01 	tst.w	ip, #1
20005f0e:	f43f a988 	beq.w	20005222 <_vfprintf_r+0x58e>
20005f12:	2201      	movs	r2, #1
20005f14:	605a      	str	r2, [r3, #4]
20005f16:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f1a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f1e:	3201      	adds	r2, #1
20005f20:	981d      	ldr	r0, [sp, #116]	; 0x74
20005f22:	3101      	adds	r1, #1
20005f24:	2a07      	cmp	r2, #7
20005f26:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f2a:	6018      	str	r0, [r3, #0]
20005f2c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f30:	f300 8179 	bgt.w	20006226 <_vfprintf_r+0x1592>
20005f34:	3308      	adds	r3, #8
20005f36:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005f3a:	427f      	negs	r7, r7
20005f3c:	2f00      	cmp	r7, #0
20005f3e:	f340 81b3 	ble.w	200062a8 <_vfprintf_r+0x1614>
20005f42:	2f10      	cmp	r7, #16
20005f44:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20006598 <_vfprintf_r+0x1904>
20005f48:	f340 81d2 	ble.w	200062f0 <_vfprintf_r+0x165c>
20005f4c:	4642      	mov	r2, r8
20005f4e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005f52:	46a8      	mov	r8, r5
20005f54:	2410      	movs	r4, #16
20005f56:	f10a 0a0c 	add.w	sl, sl, #12
20005f5a:	4615      	mov	r5, r2
20005f5c:	e003      	b.n	20005f66 <_vfprintf_r+0x12d2>
20005f5e:	3f10      	subs	r7, #16
20005f60:	2f10      	cmp	r7, #16
20005f62:	f340 81c2 	ble.w	200062ea <_vfprintf_r+0x1656>
20005f66:	605c      	str	r4, [r3, #4]
20005f68:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f6c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f70:	3201      	adds	r2, #1
20005f72:	601d      	str	r5, [r3, #0]
20005f74:	3110      	adds	r1, #16
20005f76:	2a07      	cmp	r2, #7
20005f78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f7c:	f103 0308 	add.w	r3, r3, #8
20005f80:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f84:	ddeb      	ble.n	20005f5e <_vfprintf_r+0x12ca>
20005f86:	4648      	mov	r0, r9
20005f88:	4631      	mov	r1, r6
20005f8a:	4652      	mov	r2, sl
20005f8c:	f7fe fe74 	bl	20004c78 <__sprint_r>
20005f90:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005f94:	3304      	adds	r3, #4
20005f96:	2800      	cmp	r0, #0
20005f98:	d0e1      	beq.n	20005f5e <_vfprintf_r+0x12ca>
20005f9a:	f7fe bf9b 	b.w	20004ed4 <_vfprintf_r+0x240>
20005f9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005fa0:	1c6b      	adds	r3, r5, #1
20005fa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005fa4:	f042 0220 	orr.w	r2, r2, #32
20005fa8:	920a      	str	r2, [sp, #40]	; 0x28
20005faa:	786a      	ldrb	r2, [r5, #1]
20005fac:	910b      	str	r1, [sp, #44]	; 0x2c
20005fae:	f7fe bf1c 	b.w	20004dea <_vfprintf_r+0x156>
20005fb2:	4650      	mov	r0, sl
20005fb4:	4641      	mov	r1, r8
20005fb6:	f003 fba1 	bl	200096fc <__isnand>
20005fba:	2800      	cmp	r0, #0
20005fbc:	f040 80ff 	bne.w	200061be <_vfprintf_r+0x152a>
20005fc0:	f1b7 3fff 	cmp.w	r7, #4294967295
20005fc4:	f000 8251 	beq.w	2000646a <_vfprintf_r+0x17d6>
20005fc8:	9816      	ldr	r0, [sp, #88]	; 0x58
20005fca:	2867      	cmp	r0, #103	; 0x67
20005fcc:	bf14      	ite	ne
20005fce:	2300      	movne	r3, #0
20005fd0:	2301      	moveq	r3, #1
20005fd2:	2847      	cmp	r0, #71	; 0x47
20005fd4:	bf08      	it	eq
20005fd6:	f043 0301 	orreq.w	r3, r3, #1
20005fda:	b113      	cbz	r3, 20005fe2 <_vfprintf_r+0x134e>
20005fdc:	2f00      	cmp	r7, #0
20005fde:	bf08      	it	eq
20005fe0:	2701      	moveq	r7, #1
20005fe2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005fe6:	4643      	mov	r3, r8
20005fe8:	4652      	mov	r2, sl
20005fea:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fec:	e9c0 2300 	strd	r2, r3, [r0]
20005ff0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005ff4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005ff8:	910a      	str	r1, [sp, #40]	; 0x28
20005ffa:	2b00      	cmp	r3, #0
20005ffc:	f2c0 8264 	blt.w	200064c8 <_vfprintf_r+0x1834>
20006000:	2100      	movs	r1, #0
20006002:	9117      	str	r1, [sp, #92]	; 0x5c
20006004:	9816      	ldr	r0, [sp, #88]	; 0x58
20006006:	2866      	cmp	r0, #102	; 0x66
20006008:	bf14      	ite	ne
2000600a:	2300      	movne	r3, #0
2000600c:	2301      	moveq	r3, #1
2000600e:	2846      	cmp	r0, #70	; 0x46
20006010:	bf08      	it	eq
20006012:	f043 0301 	orreq.w	r3, r3, #1
20006016:	9310      	str	r3, [sp, #64]	; 0x40
20006018:	2b00      	cmp	r3, #0
2000601a:	f000 81d1 	beq.w	200063c0 <_vfprintf_r+0x172c>
2000601e:	46bc      	mov	ip, r7
20006020:	2303      	movs	r3, #3
20006022:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20006026:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000602a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000602e:	4648      	mov	r0, r9
20006030:	9300      	str	r3, [sp, #0]
20006032:	9102      	str	r1, [sp, #8]
20006034:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20006038:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000603c:	310c      	adds	r1, #12
2000603e:	f8cd c004 	str.w	ip, [sp, #4]
20006042:	9103      	str	r1, [sp, #12]
20006044:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20006048:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000604c:	9104      	str	r1, [sp, #16]
2000604e:	f000 fbc7 	bl	200067e0 <_dtoa_r>
20006052:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006054:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20006058:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000605c:	bf18      	it	ne
2000605e:	2301      	movne	r3, #1
20006060:	2a47      	cmp	r2, #71	; 0x47
20006062:	bf0c      	ite	eq
20006064:	2300      	moveq	r3, #0
20006066:	f003 0301 	andne.w	r3, r3, #1
2000606a:	9013      	str	r0, [sp, #76]	; 0x4c
2000606c:	b933      	cbnz	r3, 2000607c <_vfprintf_r+0x13e8>
2000606e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006070:	f013 0f01 	tst.w	r3, #1
20006074:	bf08      	it	eq
20006076:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
2000607a:	d016      	beq.n	200060aa <_vfprintf_r+0x1416>
2000607c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000607e:	9910      	ldr	r1, [sp, #64]	; 0x40
20006080:	eb00 0b0c 	add.w	fp, r0, ip
20006084:	b131      	cbz	r1, 20006094 <_vfprintf_r+0x1400>
20006086:	7803      	ldrb	r3, [r0, #0]
20006088:	2b30      	cmp	r3, #48	; 0x30
2000608a:	f000 80da 	beq.w	20006242 <_vfprintf_r+0x15ae>
2000608e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20006092:	449b      	add	fp, r3
20006094:	4650      	mov	r0, sl
20006096:	2200      	movs	r2, #0
20006098:	2300      	movs	r3, #0
2000609a:	4641      	mov	r1, r8
2000609c:	f003 ff48 	bl	20009f30 <__aeabi_dcmpeq>
200060a0:	2800      	cmp	r0, #0
200060a2:	f000 81c2 	beq.w	2000642a <_vfprintf_r+0x1796>
200060a6:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200060aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
200060ae:	2a67      	cmp	r2, #103	; 0x67
200060b0:	bf14      	ite	ne
200060b2:	2300      	movne	r3, #0
200060b4:	2301      	moveq	r3, #1
200060b6:	2a47      	cmp	r2, #71	; 0x47
200060b8:	bf08      	it	eq
200060ba:	f043 0301 	orreq.w	r3, r3, #1
200060be:	ebc0 000b 	rsb	r0, r0, fp
200060c2:	901a      	str	r0, [sp, #104]	; 0x68
200060c4:	2b00      	cmp	r3, #0
200060c6:	f000 818a 	beq.w	200063de <_vfprintf_r+0x174a>
200060ca:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200060ce:	f111 0f03 	cmn.w	r1, #3
200060d2:	9110      	str	r1, [sp, #64]	; 0x40
200060d4:	db02      	blt.n	200060dc <_vfprintf_r+0x1448>
200060d6:	428f      	cmp	r7, r1
200060d8:	f280 818c 	bge.w	200063f4 <_vfprintf_r+0x1760>
200060dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060de:	3a02      	subs	r2, #2
200060e0:	9216      	str	r2, [sp, #88]	; 0x58
200060e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200060e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060e6:	1e4b      	subs	r3, r1, #1
200060e8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200060ec:	2b00      	cmp	r3, #0
200060ee:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200060f2:	f2c0 8234 	blt.w	2000655e <_vfprintf_r+0x18ca>
200060f6:	222b      	movs	r2, #43	; 0x2b
200060f8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200060fc:	2b09      	cmp	r3, #9
200060fe:	f300 81b6 	bgt.w	2000646e <_vfprintf_r+0x17da>
20006102:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20006106:	3330      	adds	r3, #48	; 0x30
20006108:	3204      	adds	r2, #4
2000610a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
2000610e:	2330      	movs	r3, #48	; 0x30
20006110:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20006114:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20006118:	981a      	ldr	r0, [sp, #104]	; 0x68
2000611a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000611c:	1ad3      	subs	r3, r2, r3
2000611e:	1818      	adds	r0, r3, r0
20006120:	931c      	str	r3, [sp, #112]	; 0x70
20006122:	2901      	cmp	r1, #1
20006124:	9010      	str	r0, [sp, #64]	; 0x40
20006126:	f340 8210 	ble.w	2000654a <_vfprintf_r+0x18b6>
2000612a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000612c:	3001      	adds	r0, #1
2000612e:	9010      	str	r0, [sp, #64]	; 0x40
20006130:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20006134:	910c      	str	r1, [sp, #48]	; 0x30
20006136:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006138:	2800      	cmp	r0, #0
2000613a:	f000 816e 	beq.w	2000641a <_vfprintf_r+0x1786>
2000613e:	232d      	movs	r3, #45	; 0x2d
20006140:	2100      	movs	r1, #0
20006142:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20006146:	9117      	str	r1, [sp, #92]	; 0x5c
20006148:	f7fe bf74 	b.w	20005034 <_vfprintf_r+0x3a0>
2000614c:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000614e:	f04f 0c00 	mov.w	ip, #0
20006152:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006156:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000615a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000615e:	920c      	str	r2, [sp, #48]	; 0x30
20006160:	f7fe bf67 	b.w	20005032 <_vfprintf_r+0x39e>
20006164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006166:	f012 0f40 	tst.w	r2, #64	; 0x40
2000616a:	bf17      	itett	ne
2000616c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
2000616e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20006170:	9911      	ldrne	r1, [sp, #68]	; 0x44
20006172:	f100 0a04 	addne.w	sl, r0, #4
20006176:	bf11      	iteee	ne
20006178:	6803      	ldrne	r3, [r0, #0]
2000617a:	f102 0a04 	addeq.w	sl, r2, #4
2000617e:	6813      	ldreq	r3, [r2, #0]
20006180:	9811      	ldreq	r0, [sp, #68]	; 0x44
20006182:	bf14      	ite	ne
20006184:	8019      	strhne	r1, [r3, #0]
20006186:	6018      	streq	r0, [r3, #0]
20006188:	f7fe bdec 	b.w	20004d64 <_vfprintf_r+0xd0>
2000618c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000618e:	1d13      	adds	r3, r2, #4
20006190:	930b      	str	r3, [sp, #44]	; 0x2c
20006192:	6811      	ldr	r1, [r2, #0]
20006194:	2301      	movs	r3, #1
20006196:	1e0a      	subs	r2, r1, #0
20006198:	bf18      	it	ne
2000619a:	2201      	movne	r2, #1
2000619c:	468a      	mov	sl, r1
2000619e:	f04f 0b00 	mov.w	fp, #0
200061a2:	f7fe bf09 	b.w	20004fb8 <_vfprintf_r+0x324>
200061a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200061a8:	1d02      	adds	r2, r0, #4
200061aa:	920b      	str	r2, [sp, #44]	; 0x2c
200061ac:	6801      	ldr	r1, [r0, #0]
200061ae:	1e0a      	subs	r2, r1, #0
200061b0:	bf18      	it	ne
200061b2:	2201      	movne	r2, #1
200061b4:	468a      	mov	sl, r1
200061b6:	f04f 0b00 	mov.w	fp, #0
200061ba:	f7fe befd 	b.w	20004fb8 <_vfprintf_r+0x324>
200061be:	f64a 1228 	movw	r2, #43304	; 0xa928
200061c2:	f64a 1324 	movw	r3, #43300	; 0xa924
200061c6:	9916      	ldr	r1, [sp, #88]	; 0x58
200061c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200061d0:	2003      	movs	r0, #3
200061d2:	2947      	cmp	r1, #71	; 0x47
200061d4:	bfd8      	it	le
200061d6:	461a      	movle	r2, r3
200061d8:	9213      	str	r2, [sp, #76]	; 0x4c
200061da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200061dc:	900c      	str	r0, [sp, #48]	; 0x30
200061de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200061e2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200061e6:	920a      	str	r2, [sp, #40]	; 0x28
200061e8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200061ec:	9010      	str	r0, [sp, #64]	; 0x40
200061ee:	f7fe bf20 	b.w	20005032 <_vfprintf_r+0x39e>
200061f2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200061f6:	4648      	mov	r0, r9
200061f8:	4631      	mov	r1, r6
200061fa:	320c      	adds	r2, #12
200061fc:	f7fe fd3c 	bl	20004c78 <__sprint_r>
20006200:	2800      	cmp	r0, #0
20006202:	f47e ae67 	bne.w	20004ed4 <_vfprintf_r+0x240>
20006206:	f7fe be62 	b.w	20004ece <_vfprintf_r+0x23a>
2000620a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000620e:	4648      	mov	r0, r9
20006210:	4631      	mov	r1, r6
20006212:	320c      	adds	r2, #12
20006214:	f7fe fd30 	bl	20004c78 <__sprint_r>
20006218:	2800      	cmp	r0, #0
2000621a:	f47e ae5b 	bne.w	20004ed4 <_vfprintf_r+0x240>
2000621e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006222:	3304      	adds	r3, #4
20006224:	e66a      	b.n	20005efc <_vfprintf_r+0x1268>
20006226:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000622a:	4648      	mov	r0, r9
2000622c:	4631      	mov	r1, r6
2000622e:	320c      	adds	r2, #12
20006230:	f7fe fd22 	bl	20004c78 <__sprint_r>
20006234:	2800      	cmp	r0, #0
20006236:	f47e ae4d 	bne.w	20004ed4 <_vfprintf_r+0x240>
2000623a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000623e:	3304      	adds	r3, #4
20006240:	e679      	b.n	20005f36 <_vfprintf_r+0x12a2>
20006242:	4650      	mov	r0, sl
20006244:	2200      	movs	r2, #0
20006246:	2300      	movs	r3, #0
20006248:	4641      	mov	r1, r8
2000624a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000624e:	f003 fe6f 	bl	20009f30 <__aeabi_dcmpeq>
20006252:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20006256:	2800      	cmp	r0, #0
20006258:	f47f af19 	bne.w	2000608e <_vfprintf_r+0x13fa>
2000625c:	f1cc 0301 	rsb	r3, ip, #1
20006260:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20006264:	e715      	b.n	20006092 <_vfprintf_r+0x13fe>
20006266:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006268:	4252      	negs	r2, r2
2000626a:	920f      	str	r2, [sp, #60]	; 0x3c
2000626c:	f7ff b887 	b.w	2000537e <_vfprintf_r+0x6ea>
20006270:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006274:	4648      	mov	r0, r9
20006276:	4631      	mov	r1, r6
20006278:	320c      	adds	r2, #12
2000627a:	f7fe fcfd 	bl	20004c78 <__sprint_r>
2000627e:	2800      	cmp	r0, #0
20006280:	f47e ae28 	bne.w	20004ed4 <_vfprintf_r+0x240>
20006284:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006288:	3304      	adds	r3, #4
2000628a:	f7ff ba93 	b.w	200057b4 <_vfprintf_r+0xb20>
2000628e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006292:	4648      	mov	r0, r9
20006294:	4631      	mov	r1, r6
20006296:	320c      	adds	r2, #12
20006298:	f7fe fcee 	bl	20004c78 <__sprint_r>
2000629c:	2800      	cmp	r0, #0
2000629e:	f47e ae19 	bne.w	20004ed4 <_vfprintf_r+0x240>
200062a2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200062a6:	3304      	adds	r3, #4
200062a8:	991a      	ldr	r1, [sp, #104]	; 0x68
200062aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
200062ac:	6059      	str	r1, [r3, #4]
200062ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200062b2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200062b6:	6018      	str	r0, [r3, #0]
200062b8:	3201      	adds	r2, #1
200062ba:	981a      	ldr	r0, [sp, #104]	; 0x68
200062bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200062c0:	1809      	adds	r1, r1, r0
200062c2:	2a07      	cmp	r2, #7
200062c4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200062c8:	f73f ab46 	bgt.w	20005958 <_vfprintf_r+0xcc4>
200062cc:	3308      	adds	r3, #8
200062ce:	f7fe bfa8 	b.w	20005222 <_vfprintf_r+0x58e>
200062d2:	2100      	movs	r1, #0
200062d4:	9117      	str	r1, [sp, #92]	; 0x5c
200062d6:	f003 fb69 	bl	200099ac <strlen>
200062da:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200062de:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200062e2:	9010      	str	r0, [sp, #64]	; 0x40
200062e4:	920c      	str	r2, [sp, #48]	; 0x30
200062e6:	f7fe bea4 	b.w	20005032 <_vfprintf_r+0x39e>
200062ea:	462a      	mov	r2, r5
200062ec:	4645      	mov	r5, r8
200062ee:	4690      	mov	r8, r2
200062f0:	605f      	str	r7, [r3, #4]
200062f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200062f6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200062fa:	3201      	adds	r2, #1
200062fc:	f8c3 8000 	str.w	r8, [r3]
20006300:	19c9      	adds	r1, r1, r7
20006302:	2a07      	cmp	r2, #7
20006304:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006308:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000630c:	dcbf      	bgt.n	2000628e <_vfprintf_r+0x15fa>
2000630e:	3308      	adds	r3, #8
20006310:	e7ca      	b.n	200062a8 <_vfprintf_r+0x1614>
20006312:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006314:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006316:	1a51      	subs	r1, r2, r1
20006318:	9110      	str	r1, [sp, #64]	; 0x40
2000631a:	f7fe be82 	b.w	20005022 <_vfprintf_r+0x38e>
2000631e:	4648      	mov	r0, r9
20006320:	4631      	mov	r1, r6
20006322:	f000 f949 	bl	200065b8 <__swsetup_r>
20006326:	2800      	cmp	r0, #0
20006328:	f47e add8 	bne.w	20004edc <_vfprintf_r+0x248>
2000632c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20006330:	fa1f f38c 	uxth.w	r3, ip
20006334:	f7fe bcf6 	b.w	20004d24 <_vfprintf_r+0x90>
20006338:	2f06      	cmp	r7, #6
2000633a:	bf28      	it	cs
2000633c:	2706      	movcs	r7, #6
2000633e:	f64a 1140 	movw	r1, #43328	; 0xa940
20006342:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006346:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000634a:	9710      	str	r7, [sp, #64]	; 0x40
2000634c:	9113      	str	r1, [sp, #76]	; 0x4c
2000634e:	920c      	str	r2, [sp, #48]	; 0x30
20006350:	f7fe bfe8 	b.w	20005324 <_vfprintf_r+0x690>
20006354:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006358:	4648      	mov	r0, r9
2000635a:	4631      	mov	r1, r6
2000635c:	320c      	adds	r2, #12
2000635e:	f7fe fc8b 	bl	20004c78 <__sprint_r>
20006362:	2800      	cmp	r0, #0
20006364:	f47e adb6 	bne.w	20004ed4 <_vfprintf_r+0x240>
20006368:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000636c:	3304      	adds	r3, #4
2000636e:	f7ff bbc8 	b.w	20005b02 <_vfprintf_r+0xe6e>
20006372:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006376:	4648      	mov	r0, r9
20006378:	4631      	mov	r1, r6
2000637a:	320c      	adds	r2, #12
2000637c:	f7fe fc7c 	bl	20004c78 <__sprint_r>
20006380:	2800      	cmp	r0, #0
20006382:	f47e ada7 	bne.w	20004ed4 <_vfprintf_r+0x240>
20006386:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000638a:	3304      	adds	r3, #4
2000638c:	f7ff bace 	b.w	2000592c <_vfprintf_r+0xc98>
20006390:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006394:	4648      	mov	r0, r9
20006396:	4631      	mov	r1, r6
20006398:	320c      	adds	r2, #12
2000639a:	f7fe fc6d 	bl	20004c78 <__sprint_r>
2000639e:	2800      	cmp	r0, #0
200063a0:	f47e ad98 	bne.w	20004ed4 <_vfprintf_r+0x240>
200063a4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200063a8:	3404      	adds	r4, #4
200063aa:	f7ff baa9 	b.w	20005900 <_vfprintf_r+0xc6c>
200063ae:	9710      	str	r7, [sp, #64]	; 0x40
200063b0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200063b4:	9017      	str	r0, [sp, #92]	; 0x5c
200063b6:	970c      	str	r7, [sp, #48]	; 0x30
200063b8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200063bc:	f7fe be39 	b.w	20005032 <_vfprintf_r+0x39e>
200063c0:	9916      	ldr	r1, [sp, #88]	; 0x58
200063c2:	2965      	cmp	r1, #101	; 0x65
200063c4:	bf14      	ite	ne
200063c6:	2300      	movne	r3, #0
200063c8:	2301      	moveq	r3, #1
200063ca:	2945      	cmp	r1, #69	; 0x45
200063cc:	bf08      	it	eq
200063ce:	f043 0301 	orreq.w	r3, r3, #1
200063d2:	2b00      	cmp	r3, #0
200063d4:	d046      	beq.n	20006464 <_vfprintf_r+0x17d0>
200063d6:	f107 0c01 	add.w	ip, r7, #1
200063da:	2302      	movs	r3, #2
200063dc:	e621      	b.n	20006022 <_vfprintf_r+0x138e>
200063de:	9b16      	ldr	r3, [sp, #88]	; 0x58
200063e0:	2b65      	cmp	r3, #101	; 0x65
200063e2:	dd76      	ble.n	200064d2 <_vfprintf_r+0x183e>
200063e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200063e6:	2a66      	cmp	r2, #102	; 0x66
200063e8:	bf1c      	itt	ne
200063ea:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200063ee:	9310      	strne	r3, [sp, #64]	; 0x40
200063f0:	f000 8083 	beq.w	200064fa <_vfprintf_r+0x1866>
200063f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200063f6:	9810      	ldr	r0, [sp, #64]	; 0x40
200063f8:	4283      	cmp	r3, r0
200063fa:	dc6e      	bgt.n	200064da <_vfprintf_r+0x1846>
200063fc:	990a      	ldr	r1, [sp, #40]	; 0x28
200063fe:	f011 0f01 	tst.w	r1, #1
20006402:	f040 808e 	bne.w	20006522 <_vfprintf_r+0x188e>
20006406:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000640a:	2367      	movs	r3, #103	; 0x67
2000640c:	920c      	str	r2, [sp, #48]	; 0x30
2000640e:	9316      	str	r3, [sp, #88]	; 0x58
20006410:	e691      	b.n	20006136 <_vfprintf_r+0x14a2>
20006412:	2700      	movs	r7, #0
20006414:	461d      	mov	r5, r3
20006416:	f7fe bce9 	b.w	20004dec <_vfprintf_r+0x158>
2000641a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000641c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006420:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20006424:	910c      	str	r1, [sp, #48]	; 0x30
20006426:	f7fe be04 	b.w	20005032 <_vfprintf_r+0x39e>
2000642a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000642e:	459b      	cmp	fp, r3
20006430:	bf98      	it	ls
20006432:	469b      	movls	fp, r3
20006434:	f67f ae39 	bls.w	200060aa <_vfprintf_r+0x1416>
20006438:	2230      	movs	r2, #48	; 0x30
2000643a:	f803 2b01 	strb.w	r2, [r3], #1
2000643e:	459b      	cmp	fp, r3
20006440:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20006444:	d8f9      	bhi.n	2000643a <_vfprintf_r+0x17a6>
20006446:	e630      	b.n	200060aa <_vfprintf_r+0x1416>
20006448:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000644c:	4648      	mov	r0, r9
2000644e:	4631      	mov	r1, r6
20006450:	320c      	adds	r2, #12
20006452:	f7fe fc11 	bl	20004c78 <__sprint_r>
20006456:	2800      	cmp	r0, #0
20006458:	f47e ad3c 	bne.w	20004ed4 <_vfprintf_r+0x240>
2000645c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006460:	3304      	adds	r3, #4
20006462:	e508      	b.n	20005e76 <_vfprintf_r+0x11e2>
20006464:	46bc      	mov	ip, r7
20006466:	3302      	adds	r3, #2
20006468:	e5db      	b.n	20006022 <_vfprintf_r+0x138e>
2000646a:	3707      	adds	r7, #7
2000646c:	e5b9      	b.n	20005fe2 <_vfprintf_r+0x134e>
2000646e:	f246 6c67 	movw	ip, #26215	; 0x6667
20006472:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20006476:	3103      	adds	r1, #3
20006478:	f2c6 6c66 	movt	ip, #26214	; 0x6666
2000647c:	fb8c 2003 	smull	r2, r0, ip, r3
20006480:	17da      	asrs	r2, r3, #31
20006482:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20006486:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000648a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000648e:	4613      	mov	r3, r2
20006490:	3030      	adds	r0, #48	; 0x30
20006492:	2a09      	cmp	r2, #9
20006494:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006498:	dcf0      	bgt.n	2000647c <_vfprintf_r+0x17e8>
2000649a:	3330      	adds	r3, #48	; 0x30
2000649c:	1e48      	subs	r0, r1, #1
2000649e:	b2da      	uxtb	r2, r3
200064a0:	f801 2c01 	strb.w	r2, [r1, #-1]
200064a4:	9b07      	ldr	r3, [sp, #28]
200064a6:	4283      	cmp	r3, r0
200064a8:	d96a      	bls.n	20006580 <_vfprintf_r+0x18ec>
200064aa:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200064ae:	3303      	adds	r3, #3
200064b0:	e001      	b.n	200064b6 <_vfprintf_r+0x1822>
200064b2:	f811 2b01 	ldrb.w	r2, [r1], #1
200064b6:	f803 2c01 	strb.w	r2, [r3, #-1]
200064ba:	461a      	mov	r2, r3
200064bc:	f8dd c01c 	ldr.w	ip, [sp, #28]
200064c0:	3301      	adds	r3, #1
200064c2:	458c      	cmp	ip, r1
200064c4:	d8f5      	bhi.n	200064b2 <_vfprintf_r+0x181e>
200064c6:	e625      	b.n	20006114 <_vfprintf_r+0x1480>
200064c8:	222d      	movs	r2, #45	; 0x2d
200064ca:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200064ce:	9217      	str	r2, [sp, #92]	; 0x5c
200064d0:	e598      	b.n	20006004 <_vfprintf_r+0x1370>
200064d2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200064d6:	9010      	str	r0, [sp, #64]	; 0x40
200064d8:	e603      	b.n	200060e2 <_vfprintf_r+0x144e>
200064da:	9b10      	ldr	r3, [sp, #64]	; 0x40
200064dc:	991a      	ldr	r1, [sp, #104]	; 0x68
200064de:	2b00      	cmp	r3, #0
200064e0:	bfda      	itte	le
200064e2:	9810      	ldrle	r0, [sp, #64]	; 0x40
200064e4:	f1c0 0302 	rsble	r3, r0, #2
200064e8:	2301      	movgt	r3, #1
200064ea:	185b      	adds	r3, r3, r1
200064ec:	2267      	movs	r2, #103	; 0x67
200064ee:	9310      	str	r3, [sp, #64]	; 0x40
200064f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200064f4:	9216      	str	r2, [sp, #88]	; 0x58
200064f6:	930c      	str	r3, [sp, #48]	; 0x30
200064f8:	e61d      	b.n	20006136 <_vfprintf_r+0x14a2>
200064fa:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200064fe:	2800      	cmp	r0, #0
20006500:	9010      	str	r0, [sp, #64]	; 0x40
20006502:	dd31      	ble.n	20006568 <_vfprintf_r+0x18d4>
20006504:	b91f      	cbnz	r7, 2000650e <_vfprintf_r+0x187a>
20006506:	990a      	ldr	r1, [sp, #40]	; 0x28
20006508:	f011 0f01 	tst.w	r1, #1
2000650c:	d00e      	beq.n	2000652c <_vfprintf_r+0x1898>
2000650e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006510:	2166      	movs	r1, #102	; 0x66
20006512:	9116      	str	r1, [sp, #88]	; 0x58
20006514:	1c43      	adds	r3, r0, #1
20006516:	19db      	adds	r3, r3, r7
20006518:	9310      	str	r3, [sp, #64]	; 0x40
2000651a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000651e:	920c      	str	r2, [sp, #48]	; 0x30
20006520:	e609      	b.n	20006136 <_vfprintf_r+0x14a2>
20006522:	9810      	ldr	r0, [sp, #64]	; 0x40
20006524:	2167      	movs	r1, #103	; 0x67
20006526:	9116      	str	r1, [sp, #88]	; 0x58
20006528:	3001      	adds	r0, #1
2000652a:	9010      	str	r0, [sp, #64]	; 0x40
2000652c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006530:	920c      	str	r2, [sp, #48]	; 0x30
20006532:	e600      	b.n	20006136 <_vfprintf_r+0x14a2>
20006534:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006536:	781a      	ldrb	r2, [r3, #0]
20006538:	680f      	ldr	r7, [r1, #0]
2000653a:	3104      	adds	r1, #4
2000653c:	910b      	str	r1, [sp, #44]	; 0x2c
2000653e:	2f00      	cmp	r7, #0
20006540:	bfb8      	it	lt
20006542:	f04f 37ff 	movlt.w	r7, #4294967295
20006546:	f7fe bc50 	b.w	20004dea <_vfprintf_r+0x156>
2000654a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000654c:	f012 0f01 	tst.w	r2, #1
20006550:	bf04      	itt	eq
20006552:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20006556:	930c      	streq	r3, [sp, #48]	; 0x30
20006558:	f43f aded 	beq.w	20006136 <_vfprintf_r+0x14a2>
2000655c:	e5e5      	b.n	2000612a <_vfprintf_r+0x1496>
2000655e:	222d      	movs	r2, #45	; 0x2d
20006560:	425b      	negs	r3, r3
20006562:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20006566:	e5c9      	b.n	200060fc <_vfprintf_r+0x1468>
20006568:	b977      	cbnz	r7, 20006588 <_vfprintf_r+0x18f4>
2000656a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000656c:	f013 0f01 	tst.w	r3, #1
20006570:	d10a      	bne.n	20006588 <_vfprintf_r+0x18f4>
20006572:	f04f 0c01 	mov.w	ip, #1
20006576:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000657a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000657e:	e5da      	b.n	20006136 <_vfprintf_r+0x14a2>
20006580:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20006584:	3202      	adds	r2, #2
20006586:	e5c5      	b.n	20006114 <_vfprintf_r+0x1480>
20006588:	3702      	adds	r7, #2
2000658a:	2166      	movs	r1, #102	; 0x66
2000658c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006590:	9710      	str	r7, [sp, #64]	; 0x40
20006592:	9116      	str	r1, [sp, #88]	; 0x58
20006594:	920c      	str	r2, [sp, #48]	; 0x30
20006596:	e5ce      	b.n	20006136 <_vfprintf_r+0x14a2>
20006598:	2000a8f8 	.word	0x2000a8f8

2000659c <vfprintf>:
2000659c:	b410      	push	{r4}
2000659e:	f64a 34cc 	movw	r4, #43980	; 0xabcc
200065a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200065a6:	468c      	mov	ip, r1
200065a8:	4613      	mov	r3, r2
200065aa:	4601      	mov	r1, r0
200065ac:	4662      	mov	r2, ip
200065ae:	6820      	ldr	r0, [r4, #0]
200065b0:	bc10      	pop	{r4}
200065b2:	f7fe bb6f 	b.w	20004c94 <_vfprintf_r>
200065b6:	bf00      	nop

200065b8 <__swsetup_r>:
200065b8:	b570      	push	{r4, r5, r6, lr}
200065ba:	f64a 35cc 	movw	r5, #43980	; 0xabcc
200065be:	f2c2 0500 	movt	r5, #8192	; 0x2000
200065c2:	4606      	mov	r6, r0
200065c4:	460c      	mov	r4, r1
200065c6:	6828      	ldr	r0, [r5, #0]
200065c8:	b110      	cbz	r0, 200065d0 <__swsetup_r+0x18>
200065ca:	6983      	ldr	r3, [r0, #24]
200065cc:	2b00      	cmp	r3, #0
200065ce:	d036      	beq.n	2000663e <__swsetup_r+0x86>
200065d0:	f64a 135c 	movw	r3, #43356	; 0xa95c
200065d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065d8:	429c      	cmp	r4, r3
200065da:	d038      	beq.n	2000664e <__swsetup_r+0x96>
200065dc:	f64a 137c 	movw	r3, #43388	; 0xa97c
200065e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065e4:	429c      	cmp	r4, r3
200065e6:	d041      	beq.n	2000666c <__swsetup_r+0xb4>
200065e8:	f64a 139c 	movw	r3, #43420	; 0xa99c
200065ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200065f0:	429c      	cmp	r4, r3
200065f2:	bf04      	itt	eq
200065f4:	682b      	ldreq	r3, [r5, #0]
200065f6:	68dc      	ldreq	r4, [r3, #12]
200065f8:	89a2      	ldrh	r2, [r4, #12]
200065fa:	4611      	mov	r1, r2
200065fc:	b293      	uxth	r3, r2
200065fe:	f013 0f08 	tst.w	r3, #8
20006602:	4618      	mov	r0, r3
20006604:	bf18      	it	ne
20006606:	6922      	ldrne	r2, [r4, #16]
20006608:	d033      	beq.n	20006672 <__swsetup_r+0xba>
2000660a:	b31a      	cbz	r2, 20006654 <__swsetup_r+0x9c>
2000660c:	f013 0101 	ands.w	r1, r3, #1
20006610:	d007      	beq.n	20006622 <__swsetup_r+0x6a>
20006612:	6963      	ldr	r3, [r4, #20]
20006614:	2100      	movs	r1, #0
20006616:	60a1      	str	r1, [r4, #8]
20006618:	425b      	negs	r3, r3
2000661a:	61a3      	str	r3, [r4, #24]
2000661c:	b142      	cbz	r2, 20006630 <__swsetup_r+0x78>
2000661e:	2000      	movs	r0, #0
20006620:	bd70      	pop	{r4, r5, r6, pc}
20006622:	f013 0f02 	tst.w	r3, #2
20006626:	bf08      	it	eq
20006628:	6961      	ldreq	r1, [r4, #20]
2000662a:	60a1      	str	r1, [r4, #8]
2000662c:	2a00      	cmp	r2, #0
2000662e:	d1f6      	bne.n	2000661e <__swsetup_r+0x66>
20006630:	89a3      	ldrh	r3, [r4, #12]
20006632:	f013 0f80 	tst.w	r3, #128	; 0x80
20006636:	d0f2      	beq.n	2000661e <__swsetup_r+0x66>
20006638:	f04f 30ff 	mov.w	r0, #4294967295
2000663c:	bd70      	pop	{r4, r5, r6, pc}
2000663e:	f001 f98b 	bl	20007958 <__sinit>
20006642:	f64a 135c 	movw	r3, #43356	; 0xa95c
20006646:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000664a:	429c      	cmp	r4, r3
2000664c:	d1c6      	bne.n	200065dc <__swsetup_r+0x24>
2000664e:	682b      	ldr	r3, [r5, #0]
20006650:	685c      	ldr	r4, [r3, #4]
20006652:	e7d1      	b.n	200065f8 <__swsetup_r+0x40>
20006654:	f403 7120 	and.w	r1, r3, #640	; 0x280
20006658:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
2000665c:	d0d6      	beq.n	2000660c <__swsetup_r+0x54>
2000665e:	4630      	mov	r0, r6
20006660:	4621      	mov	r1, r4
20006662:	f001 fd01 	bl	20008068 <__smakebuf_r>
20006666:	89a3      	ldrh	r3, [r4, #12]
20006668:	6922      	ldr	r2, [r4, #16]
2000666a:	e7cf      	b.n	2000660c <__swsetup_r+0x54>
2000666c:	682b      	ldr	r3, [r5, #0]
2000666e:	689c      	ldr	r4, [r3, #8]
20006670:	e7c2      	b.n	200065f8 <__swsetup_r+0x40>
20006672:	f013 0f10 	tst.w	r3, #16
20006676:	d0df      	beq.n	20006638 <__swsetup_r+0x80>
20006678:	f013 0f04 	tst.w	r3, #4
2000667c:	bf08      	it	eq
2000667e:	6922      	ldreq	r2, [r4, #16]
20006680:	d017      	beq.n	200066b2 <__swsetup_r+0xfa>
20006682:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006684:	b151      	cbz	r1, 2000669c <__swsetup_r+0xe4>
20006686:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000668a:	4299      	cmp	r1, r3
2000668c:	d003      	beq.n	20006696 <__swsetup_r+0xde>
2000668e:	4630      	mov	r0, r6
20006690:	f001 f9e6 	bl	20007a60 <_free_r>
20006694:	89a2      	ldrh	r2, [r4, #12]
20006696:	b290      	uxth	r0, r2
20006698:	2300      	movs	r3, #0
2000669a:	6363      	str	r3, [r4, #52]	; 0x34
2000669c:	6922      	ldr	r2, [r4, #16]
2000669e:	f64f 71db 	movw	r1, #65499	; 0xffdb
200066a2:	f2c0 0100 	movt	r1, #0
200066a6:	2300      	movs	r3, #0
200066a8:	ea00 0101 	and.w	r1, r0, r1
200066ac:	6063      	str	r3, [r4, #4]
200066ae:	81a1      	strh	r1, [r4, #12]
200066b0:	6022      	str	r2, [r4, #0]
200066b2:	f041 0308 	orr.w	r3, r1, #8
200066b6:	81a3      	strh	r3, [r4, #12]
200066b8:	b29b      	uxth	r3, r3
200066ba:	e7a6      	b.n	2000660a <__swsetup_r+0x52>
200066bc:	0000      	lsls	r0, r0, #0
	...

200066c0 <quorem>:
200066c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200066c4:	6903      	ldr	r3, [r0, #16]
200066c6:	690e      	ldr	r6, [r1, #16]
200066c8:	4682      	mov	sl, r0
200066ca:	4689      	mov	r9, r1
200066cc:	429e      	cmp	r6, r3
200066ce:	f300 8083 	bgt.w	200067d8 <quorem+0x118>
200066d2:	1cf2      	adds	r2, r6, #3
200066d4:	f101 0514 	add.w	r5, r1, #20
200066d8:	f100 0414 	add.w	r4, r0, #20
200066dc:	3e01      	subs	r6, #1
200066de:	0092      	lsls	r2, r2, #2
200066e0:	188b      	adds	r3, r1, r2
200066e2:	1812      	adds	r2, r2, r0
200066e4:	f103 0804 	add.w	r8, r3, #4
200066e8:	6859      	ldr	r1, [r3, #4]
200066ea:	6850      	ldr	r0, [r2, #4]
200066ec:	3101      	adds	r1, #1
200066ee:	f003 fa8b 	bl	20009c08 <__aeabi_uidiv>
200066f2:	4607      	mov	r7, r0
200066f4:	2800      	cmp	r0, #0
200066f6:	d039      	beq.n	2000676c <quorem+0xac>
200066f8:	2300      	movs	r3, #0
200066fa:	469c      	mov	ip, r3
200066fc:	461a      	mov	r2, r3
200066fe:	58e9      	ldr	r1, [r5, r3]
20006700:	58e0      	ldr	r0, [r4, r3]
20006702:	fa1f fe81 	uxth.w	lr, r1
20006706:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000670a:	b281      	uxth	r1, r0
2000670c:	fb0e ce07 	mla	lr, lr, r7, ip
20006710:	1851      	adds	r1, r2, r1
20006712:	fb0b fc07 	mul.w	ip, fp, r7
20006716:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000671a:	fa1f fe8e 	uxth.w	lr, lr
2000671e:	ebce 0101 	rsb	r1, lr, r1
20006722:	fa1f f28c 	uxth.w	r2, ip
20006726:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000672a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000672e:	fa1f fe81 	uxth.w	lr, r1
20006732:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006736:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000673a:	50e1      	str	r1, [r4, r3]
2000673c:	3304      	adds	r3, #4
2000673e:	1412      	asrs	r2, r2, #16
20006740:	1959      	adds	r1, r3, r5
20006742:	4588      	cmp	r8, r1
20006744:	d2db      	bcs.n	200066fe <quorem+0x3e>
20006746:	1d32      	adds	r2, r6, #4
20006748:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000674c:	6859      	ldr	r1, [r3, #4]
2000674e:	b969      	cbnz	r1, 2000676c <quorem+0xac>
20006750:	429c      	cmp	r4, r3
20006752:	d209      	bcs.n	20006768 <quorem+0xa8>
20006754:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006758:	b112      	cbz	r2, 20006760 <quorem+0xa0>
2000675a:	e005      	b.n	20006768 <quorem+0xa8>
2000675c:	681a      	ldr	r2, [r3, #0]
2000675e:	b91a      	cbnz	r2, 20006768 <quorem+0xa8>
20006760:	3b04      	subs	r3, #4
20006762:	3e01      	subs	r6, #1
20006764:	429c      	cmp	r4, r3
20006766:	d3f9      	bcc.n	2000675c <quorem+0x9c>
20006768:	f8ca 6010 	str.w	r6, [sl, #16]
2000676c:	4649      	mov	r1, r9
2000676e:	4650      	mov	r0, sl
20006770:	f002 f97e 	bl	20008a70 <__mcmp>
20006774:	2800      	cmp	r0, #0
20006776:	db2c      	blt.n	200067d2 <quorem+0x112>
20006778:	2300      	movs	r3, #0
2000677a:	3701      	adds	r7, #1
2000677c:	469c      	mov	ip, r3
2000677e:	58ea      	ldr	r2, [r5, r3]
20006780:	58e0      	ldr	r0, [r4, r3]
20006782:	b291      	uxth	r1, r2
20006784:	0c12      	lsrs	r2, r2, #16
20006786:	fa1f f980 	uxth.w	r9, r0
2000678a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000678e:	ebc1 0109 	rsb	r1, r1, r9
20006792:	4461      	add	r1, ip
20006794:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006798:	b289      	uxth	r1, r1
2000679a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000679e:	50e1      	str	r1, [r4, r3]
200067a0:	3304      	adds	r3, #4
200067a2:	ea4f 4c22 	mov.w	ip, r2, asr #16
200067a6:	195a      	adds	r2, r3, r5
200067a8:	4590      	cmp	r8, r2
200067aa:	d2e8      	bcs.n	2000677e <quorem+0xbe>
200067ac:	1d32      	adds	r2, r6, #4
200067ae:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200067b2:	6859      	ldr	r1, [r3, #4]
200067b4:	b969      	cbnz	r1, 200067d2 <quorem+0x112>
200067b6:	429c      	cmp	r4, r3
200067b8:	d209      	bcs.n	200067ce <quorem+0x10e>
200067ba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200067be:	b112      	cbz	r2, 200067c6 <quorem+0x106>
200067c0:	e005      	b.n	200067ce <quorem+0x10e>
200067c2:	681a      	ldr	r2, [r3, #0]
200067c4:	b91a      	cbnz	r2, 200067ce <quorem+0x10e>
200067c6:	3b04      	subs	r3, #4
200067c8:	3e01      	subs	r6, #1
200067ca:	429c      	cmp	r4, r3
200067cc:	d3f9      	bcc.n	200067c2 <quorem+0x102>
200067ce:	f8ca 6010 	str.w	r6, [sl, #16]
200067d2:	4638      	mov	r0, r7
200067d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067d8:	2000      	movs	r0, #0
200067da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200067de:	bf00      	nop

200067e0 <_dtoa_r>:
200067e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200067e4:	6a46      	ldr	r6, [r0, #36]	; 0x24
200067e6:	b0a1      	sub	sp, #132	; 0x84
200067e8:	4604      	mov	r4, r0
200067ea:	4690      	mov	r8, r2
200067ec:	4699      	mov	r9, r3
200067ee:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200067f0:	2e00      	cmp	r6, #0
200067f2:	f000 8423 	beq.w	2000703c <_dtoa_r+0x85c>
200067f6:	6832      	ldr	r2, [r6, #0]
200067f8:	b182      	cbz	r2, 2000681c <_dtoa_r+0x3c>
200067fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
200067fc:	f04f 0c01 	mov.w	ip, #1
20006800:	6876      	ldr	r6, [r6, #4]
20006802:	4620      	mov	r0, r4
20006804:	680b      	ldr	r3, [r1, #0]
20006806:	6056      	str	r6, [r2, #4]
20006808:	684a      	ldr	r2, [r1, #4]
2000680a:	4619      	mov	r1, r3
2000680c:	fa0c f202 	lsl.w	r2, ip, r2
20006810:	609a      	str	r2, [r3, #8]
20006812:	f002 fa67 	bl	20008ce4 <_Bfree>
20006816:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006818:	2200      	movs	r2, #0
2000681a:	601a      	str	r2, [r3, #0]
2000681c:	f1b9 0600 	subs.w	r6, r9, #0
20006820:	db38      	blt.n	20006894 <_dtoa_r+0xb4>
20006822:	2300      	movs	r3, #0
20006824:	602b      	str	r3, [r5, #0]
20006826:	f240 0300 	movw	r3, #0
2000682a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000682e:	461a      	mov	r2, r3
20006830:	ea06 0303 	and.w	r3, r6, r3
20006834:	4293      	cmp	r3, r2
20006836:	d017      	beq.n	20006868 <_dtoa_r+0x88>
20006838:	2200      	movs	r2, #0
2000683a:	2300      	movs	r3, #0
2000683c:	4640      	mov	r0, r8
2000683e:	4649      	mov	r1, r9
20006840:	e9cd 8906 	strd	r8, r9, [sp, #24]
20006844:	f003 fb74 	bl	20009f30 <__aeabi_dcmpeq>
20006848:	2800      	cmp	r0, #0
2000684a:	d029      	beq.n	200068a0 <_dtoa_r+0xc0>
2000684c:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000684e:	2301      	movs	r3, #1
20006850:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006852:	6003      	str	r3, [r0, #0]
20006854:	2900      	cmp	r1, #0
20006856:	f000 80d0 	beq.w	200069fa <_dtoa_r+0x21a>
2000685a:	4b79      	ldr	r3, [pc, #484]	; (20006a40 <_dtoa_r+0x260>)
2000685c:	1e58      	subs	r0, r3, #1
2000685e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006860:	6013      	str	r3, [r2, #0]
20006862:	b021      	add	sp, #132	; 0x84
20006864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006868:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000686a:	f242 730f 	movw	r3, #9999	; 0x270f
2000686e:	6003      	str	r3, [r0, #0]
20006870:	f1b8 0f00 	cmp.w	r8, #0
20006874:	f000 8095 	beq.w	200069a2 <_dtoa_r+0x1c2>
20006878:	f64a 1058 	movw	r0, #43352	; 0xa958
2000687c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006880:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006882:	2900      	cmp	r1, #0
20006884:	d0ed      	beq.n	20006862 <_dtoa_r+0x82>
20006886:	78c2      	ldrb	r2, [r0, #3]
20006888:	1cc3      	adds	r3, r0, #3
2000688a:	2a00      	cmp	r2, #0
2000688c:	d0e7      	beq.n	2000685e <_dtoa_r+0x7e>
2000688e:	f100 0308 	add.w	r3, r0, #8
20006892:	e7e4      	b.n	2000685e <_dtoa_r+0x7e>
20006894:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006898:	2301      	movs	r3, #1
2000689a:	46b1      	mov	r9, r6
2000689c:	602b      	str	r3, [r5, #0]
2000689e:	e7c2      	b.n	20006826 <_dtoa_r+0x46>
200068a0:	4620      	mov	r0, r4
200068a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200068a6:	a91e      	add	r1, sp, #120	; 0x78
200068a8:	9100      	str	r1, [sp, #0]
200068aa:	a91f      	add	r1, sp, #124	; 0x7c
200068ac:	9101      	str	r1, [sp, #4]
200068ae:	f002 fa6b 	bl	20008d88 <__d2b>
200068b2:	f3c6 550a 	ubfx	r5, r6, #20, #11
200068b6:	4683      	mov	fp, r0
200068b8:	2d00      	cmp	r5, #0
200068ba:	d07e      	beq.n	200069ba <_dtoa_r+0x1da>
200068bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200068c0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200068c4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200068c6:	3d07      	subs	r5, #7
200068c8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200068cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200068d0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200068d4:	2300      	movs	r3, #0
200068d6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200068da:	9319      	str	r3, [sp, #100]	; 0x64
200068dc:	f240 0300 	movw	r3, #0
200068e0:	2200      	movs	r2, #0
200068e2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200068e6:	f7fd fbad 	bl	20004044 <__aeabi_dsub>
200068ea:	a34f      	add	r3, pc, #316	; (adr r3, 20006a28 <_dtoa_r+0x248>)
200068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200068f0:	f7fd fd5c 	bl	200043ac <__aeabi_dmul>
200068f4:	a34e      	add	r3, pc, #312	; (adr r3, 20006a30 <_dtoa_r+0x250>)
200068f6:	e9d3 2300 	ldrd	r2, r3, [r3]
200068fa:	f7fd fba5 	bl	20004048 <__adddf3>
200068fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006902:	4628      	mov	r0, r5
20006904:	f7fd fcec 	bl	200042e0 <__aeabi_i2d>
20006908:	a34b      	add	r3, pc, #300	; (adr r3, 20006a38 <_dtoa_r+0x258>)
2000690a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000690e:	f7fd fd4d 	bl	200043ac <__aeabi_dmul>
20006912:	4602      	mov	r2, r0
20006914:	460b      	mov	r3, r1
20006916:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000691a:	f7fd fb95 	bl	20004048 <__adddf3>
2000691e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006922:	f7fd ff55 	bl	200047d0 <__aeabi_d2iz>
20006926:	2200      	movs	r2, #0
20006928:	2300      	movs	r3, #0
2000692a:	4606      	mov	r6, r0
2000692c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006930:	f003 fb08 	bl	20009f44 <__aeabi_dcmplt>
20006934:	b140      	cbz	r0, 20006948 <_dtoa_r+0x168>
20006936:	4630      	mov	r0, r6
20006938:	f7fd fcd2 	bl	200042e0 <__aeabi_i2d>
2000693c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006940:	f003 faf6 	bl	20009f30 <__aeabi_dcmpeq>
20006944:	b900      	cbnz	r0, 20006948 <_dtoa_r+0x168>
20006946:	3e01      	subs	r6, #1
20006948:	2e16      	cmp	r6, #22
2000694a:	d95b      	bls.n	20006a04 <_dtoa_r+0x224>
2000694c:	2301      	movs	r3, #1
2000694e:	9318      	str	r3, [sp, #96]	; 0x60
20006950:	3f01      	subs	r7, #1
20006952:	ebb7 0a05 	subs.w	sl, r7, r5
20006956:	bf42      	ittt	mi
20006958:	f1ca 0a00 	rsbmi	sl, sl, #0
2000695c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20006960:	f04f 0a00 	movmi.w	sl, #0
20006964:	d401      	bmi.n	2000696a <_dtoa_r+0x18a>
20006966:	2200      	movs	r2, #0
20006968:	920f      	str	r2, [sp, #60]	; 0x3c
2000696a:	2e00      	cmp	r6, #0
2000696c:	f2c0 8371 	blt.w	20007052 <_dtoa_r+0x872>
20006970:	44b2      	add	sl, r6
20006972:	2300      	movs	r3, #0
20006974:	9617      	str	r6, [sp, #92]	; 0x5c
20006976:	9315      	str	r3, [sp, #84]	; 0x54
20006978:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000697a:	2b09      	cmp	r3, #9
2000697c:	d862      	bhi.n	20006a44 <_dtoa_r+0x264>
2000697e:	2b05      	cmp	r3, #5
20006980:	f340 8677 	ble.w	20007672 <_dtoa_r+0xe92>
20006984:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006986:	2700      	movs	r7, #0
20006988:	3804      	subs	r0, #4
2000698a:	902a      	str	r0, [sp, #168]	; 0xa8
2000698c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000698e:	1e8b      	subs	r3, r1, #2
20006990:	2b03      	cmp	r3, #3
20006992:	f200 83dd 	bhi.w	20007150 <_dtoa_r+0x970>
20006996:	e8df f013 	tbh	[pc, r3, lsl #1]
2000699a:	03a5      	.short	0x03a5
2000699c:	03d503d8 	.word	0x03d503d8
200069a0:	03c4      	.short	0x03c4
200069a2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200069a6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200069aa:	2e00      	cmp	r6, #0
200069ac:	f47f af64 	bne.w	20006878 <_dtoa_r+0x98>
200069b0:	f64a 104c 	movw	r0, #43340	; 0xa94c
200069b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069b8:	e762      	b.n	20006880 <_dtoa_r+0xa0>
200069ba:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200069bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200069be:	18fb      	adds	r3, r7, r3
200069c0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200069c4:	1c9d      	adds	r5, r3, #2
200069c6:	2d20      	cmp	r5, #32
200069c8:	bfdc      	itt	le
200069ca:	f1c5 0020 	rsble	r0, r5, #32
200069ce:	fa08 f000 	lslle.w	r0, r8, r0
200069d2:	dd08      	ble.n	200069e6 <_dtoa_r+0x206>
200069d4:	3b1e      	subs	r3, #30
200069d6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200069da:	fa16 f202 	lsls.w	r2, r6, r2
200069de:	fa28 f303 	lsr.w	r3, r8, r3
200069e2:	ea42 0003 	orr.w	r0, r2, r3
200069e6:	f7fd fc6b 	bl	200042c0 <__aeabi_ui2d>
200069ea:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200069ee:	2201      	movs	r2, #1
200069f0:	3d03      	subs	r5, #3
200069f2:	9219      	str	r2, [sp, #100]	; 0x64
200069f4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200069f8:	e770      	b.n	200068dc <_dtoa_r+0xfc>
200069fa:	f64a 1048 	movw	r0, #43336	; 0xa948
200069fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a02:	e72e      	b.n	20006862 <_dtoa_r+0x82>
20006a04:	f64a 2300 	movw	r3, #43520	; 0xaa00
20006a08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a10:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006a14:	e9d3 2300 	ldrd	r2, r3, [r3]
20006a18:	f003 fa94 	bl	20009f44 <__aeabi_dcmplt>
20006a1c:	2800      	cmp	r0, #0
20006a1e:	f040 8320 	bne.w	20007062 <_dtoa_r+0x882>
20006a22:	9018      	str	r0, [sp, #96]	; 0x60
20006a24:	e794      	b.n	20006950 <_dtoa_r+0x170>
20006a26:	bf00      	nop
20006a28:	636f4361 	.word	0x636f4361
20006a2c:	3fd287a7 	.word	0x3fd287a7
20006a30:	8b60c8b3 	.word	0x8b60c8b3
20006a34:	3fc68a28 	.word	0x3fc68a28
20006a38:	509f79fb 	.word	0x509f79fb
20006a3c:	3fd34413 	.word	0x3fd34413
20006a40:	2000a949 	.word	0x2000a949
20006a44:	2300      	movs	r3, #0
20006a46:	f04f 30ff 	mov.w	r0, #4294967295
20006a4a:	461f      	mov	r7, r3
20006a4c:	2101      	movs	r1, #1
20006a4e:	932a      	str	r3, [sp, #168]	; 0xa8
20006a50:	9011      	str	r0, [sp, #68]	; 0x44
20006a52:	9116      	str	r1, [sp, #88]	; 0x58
20006a54:	9008      	str	r0, [sp, #32]
20006a56:	932b      	str	r3, [sp, #172]	; 0xac
20006a58:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006a5a:	2300      	movs	r3, #0
20006a5c:	606b      	str	r3, [r5, #4]
20006a5e:	4620      	mov	r0, r4
20006a60:	6869      	ldr	r1, [r5, #4]
20006a62:	f002 f95b 	bl	20008d1c <_Balloc>
20006a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006a68:	6028      	str	r0, [r5, #0]
20006a6a:	681b      	ldr	r3, [r3, #0]
20006a6c:	9310      	str	r3, [sp, #64]	; 0x40
20006a6e:	2f00      	cmp	r7, #0
20006a70:	f000 815b 	beq.w	20006d2a <_dtoa_r+0x54a>
20006a74:	2e00      	cmp	r6, #0
20006a76:	f340 842a 	ble.w	200072ce <_dtoa_r+0xaee>
20006a7a:	f64a 2300 	movw	r3, #43520	; 0xaa00
20006a7e:	f006 020f 	and.w	r2, r6, #15
20006a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a86:	1135      	asrs	r5, r6, #4
20006a88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20006a8c:	f015 0f10 	tst.w	r5, #16
20006a90:	e9d3 0100 	ldrd	r0, r1, [r3]
20006a94:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006a98:	f000 82e7 	beq.w	2000706a <_dtoa_r+0x88a>
20006a9c:	f64a 23d8 	movw	r3, #43736	; 0xaad8
20006aa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aa8:	f005 050f 	and.w	r5, r5, #15
20006aac:	f04f 0803 	mov.w	r8, #3
20006ab0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006ab4:	f7fd fda4 	bl	20004600 <__aeabi_ddiv>
20006ab8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20006abc:	b1bd      	cbz	r5, 20006aee <_dtoa_r+0x30e>
20006abe:	f64a 27d8 	movw	r7, #43736	; 0xaad8
20006ac2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006ac6:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006aca:	f015 0f01 	tst.w	r5, #1
20006ace:	4610      	mov	r0, r2
20006ad0:	4619      	mov	r1, r3
20006ad2:	d007      	beq.n	20006ae4 <_dtoa_r+0x304>
20006ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
20006ad8:	f108 0801 	add.w	r8, r8, #1
20006adc:	f7fd fc66 	bl	200043ac <__aeabi_dmul>
20006ae0:	4602      	mov	r2, r0
20006ae2:	460b      	mov	r3, r1
20006ae4:	3708      	adds	r7, #8
20006ae6:	106d      	asrs	r5, r5, #1
20006ae8:	d1ef      	bne.n	20006aca <_dtoa_r+0x2ea>
20006aea:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006aee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006af2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006af6:	f7fd fd83 	bl	20004600 <__aeabi_ddiv>
20006afa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006afe:	9918      	ldr	r1, [sp, #96]	; 0x60
20006b00:	2900      	cmp	r1, #0
20006b02:	f000 80de 	beq.w	20006cc2 <_dtoa_r+0x4e2>
20006b06:	f240 0300 	movw	r3, #0
20006b0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b0e:	2200      	movs	r2, #0
20006b10:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006b14:	f04f 0500 	mov.w	r5, #0
20006b18:	f003 fa14 	bl	20009f44 <__aeabi_dcmplt>
20006b1c:	b108      	cbz	r0, 20006b22 <_dtoa_r+0x342>
20006b1e:	f04f 0501 	mov.w	r5, #1
20006b22:	9a08      	ldr	r2, [sp, #32]
20006b24:	2a00      	cmp	r2, #0
20006b26:	bfd4      	ite	le
20006b28:	2500      	movle	r5, #0
20006b2a:	f005 0501 	andgt.w	r5, r5, #1
20006b2e:	2d00      	cmp	r5, #0
20006b30:	f000 80c7 	beq.w	20006cc2 <_dtoa_r+0x4e2>
20006b34:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006b36:	2b00      	cmp	r3, #0
20006b38:	f340 80f5 	ble.w	20006d26 <_dtoa_r+0x546>
20006b3c:	f240 0300 	movw	r3, #0
20006b40:	2200      	movs	r2, #0
20006b42:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006b46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b4a:	f7fd fc2f 	bl	200043ac <__aeabi_dmul>
20006b4e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006b52:	f108 0001 	add.w	r0, r8, #1
20006b56:	1e71      	subs	r1, r6, #1
20006b58:	9112      	str	r1, [sp, #72]	; 0x48
20006b5a:	f7fd fbc1 	bl	200042e0 <__aeabi_i2d>
20006b5e:	4602      	mov	r2, r0
20006b60:	460b      	mov	r3, r1
20006b62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b66:	f7fd fc21 	bl	200043ac <__aeabi_dmul>
20006b6a:	f240 0300 	movw	r3, #0
20006b6e:	2200      	movs	r2, #0
20006b70:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006b74:	f7fd fa68 	bl	20004048 <__adddf3>
20006b78:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20006b7c:	4680      	mov	r8, r0
20006b7e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006b82:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006b84:	2b00      	cmp	r3, #0
20006b86:	f000 83ad 	beq.w	200072e4 <_dtoa_r+0xb04>
20006b8a:	f64a 2300 	movw	r3, #43520	; 0xaa00
20006b8e:	f240 0100 	movw	r1, #0
20006b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b96:	2000      	movs	r0, #0
20006b98:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20006b9c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006ba0:	f8cd c00c 	str.w	ip, [sp, #12]
20006ba4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006ba8:	f7fd fd2a 	bl	20004600 <__aeabi_ddiv>
20006bac:	4642      	mov	r2, r8
20006bae:	464b      	mov	r3, r9
20006bb0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006bb2:	f7fd fa47 	bl	20004044 <__aeabi_dsub>
20006bb6:	4680      	mov	r8, r0
20006bb8:	4689      	mov	r9, r1
20006bba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bbe:	f7fd fe07 	bl	200047d0 <__aeabi_d2iz>
20006bc2:	4607      	mov	r7, r0
20006bc4:	f7fd fb8c 	bl	200042e0 <__aeabi_i2d>
20006bc8:	4602      	mov	r2, r0
20006bca:	460b      	mov	r3, r1
20006bcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006bd0:	f7fd fa38 	bl	20004044 <__aeabi_dsub>
20006bd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006bd8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006bdc:	4640      	mov	r0, r8
20006bde:	f805 3b01 	strb.w	r3, [r5], #1
20006be2:	4649      	mov	r1, r9
20006be4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006be8:	f003 f9ca 	bl	20009f80 <__aeabi_dcmpgt>
20006bec:	2800      	cmp	r0, #0
20006bee:	f040 8213 	bne.w	20007018 <_dtoa_r+0x838>
20006bf2:	f240 0100 	movw	r1, #0
20006bf6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006bfa:	2000      	movs	r0, #0
20006bfc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c00:	f7fd fa20 	bl	20004044 <__aeabi_dsub>
20006c04:	4602      	mov	r2, r0
20006c06:	460b      	mov	r3, r1
20006c08:	4640      	mov	r0, r8
20006c0a:	4649      	mov	r1, r9
20006c0c:	f003 f9b8 	bl	20009f80 <__aeabi_dcmpgt>
20006c10:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006c14:	2800      	cmp	r0, #0
20006c16:	f040 83e7 	bne.w	200073e8 <_dtoa_r+0xc08>
20006c1a:	f1bc 0f01 	cmp.w	ip, #1
20006c1e:	f340 8082 	ble.w	20006d26 <_dtoa_r+0x546>
20006c22:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006c26:	2701      	movs	r7, #1
20006c28:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006c2c:	961d      	str	r6, [sp, #116]	; 0x74
20006c2e:	4666      	mov	r6, ip
20006c30:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006c34:	940c      	str	r4, [sp, #48]	; 0x30
20006c36:	e010      	b.n	20006c5a <_dtoa_r+0x47a>
20006c38:	f240 0100 	movw	r1, #0
20006c3c:	2000      	movs	r0, #0
20006c3e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c42:	f7fd f9ff 	bl	20004044 <__aeabi_dsub>
20006c46:	4642      	mov	r2, r8
20006c48:	464b      	mov	r3, r9
20006c4a:	f003 f97b 	bl	20009f44 <__aeabi_dcmplt>
20006c4e:	2800      	cmp	r0, #0
20006c50:	f040 83c7 	bne.w	200073e2 <_dtoa_r+0xc02>
20006c54:	42b7      	cmp	r7, r6
20006c56:	f280 848b 	bge.w	20007570 <_dtoa_r+0xd90>
20006c5a:	f240 0300 	movw	r3, #0
20006c5e:	4640      	mov	r0, r8
20006c60:	4649      	mov	r1, r9
20006c62:	2200      	movs	r2, #0
20006c64:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c68:	3501      	adds	r5, #1
20006c6a:	f7fd fb9f 	bl	200043ac <__aeabi_dmul>
20006c6e:	f240 0300 	movw	r3, #0
20006c72:	2200      	movs	r2, #0
20006c74:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c78:	4680      	mov	r8, r0
20006c7a:	4689      	mov	r9, r1
20006c7c:	4650      	mov	r0, sl
20006c7e:	4659      	mov	r1, fp
20006c80:	f7fd fb94 	bl	200043ac <__aeabi_dmul>
20006c84:	468b      	mov	fp, r1
20006c86:	4682      	mov	sl, r0
20006c88:	f7fd fda2 	bl	200047d0 <__aeabi_d2iz>
20006c8c:	4604      	mov	r4, r0
20006c8e:	f7fd fb27 	bl	200042e0 <__aeabi_i2d>
20006c92:	3430      	adds	r4, #48	; 0x30
20006c94:	4602      	mov	r2, r0
20006c96:	460b      	mov	r3, r1
20006c98:	4650      	mov	r0, sl
20006c9a:	4659      	mov	r1, fp
20006c9c:	f7fd f9d2 	bl	20004044 <__aeabi_dsub>
20006ca0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006ca2:	464b      	mov	r3, r9
20006ca4:	55d4      	strb	r4, [r2, r7]
20006ca6:	4642      	mov	r2, r8
20006ca8:	3701      	adds	r7, #1
20006caa:	4682      	mov	sl, r0
20006cac:	468b      	mov	fp, r1
20006cae:	f003 f949 	bl	20009f44 <__aeabi_dcmplt>
20006cb2:	4652      	mov	r2, sl
20006cb4:	465b      	mov	r3, fp
20006cb6:	2800      	cmp	r0, #0
20006cb8:	d0be      	beq.n	20006c38 <_dtoa_r+0x458>
20006cba:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006cbe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006cc0:	e1aa      	b.n	20007018 <_dtoa_r+0x838>
20006cc2:	4640      	mov	r0, r8
20006cc4:	f7fd fb0c 	bl	200042e0 <__aeabi_i2d>
20006cc8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006ccc:	f7fd fb6e 	bl	200043ac <__aeabi_dmul>
20006cd0:	f240 0300 	movw	r3, #0
20006cd4:	2200      	movs	r2, #0
20006cd6:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006cda:	f7fd f9b5 	bl	20004048 <__adddf3>
20006cde:	9a08      	ldr	r2, [sp, #32]
20006ce0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006ce4:	4680      	mov	r8, r0
20006ce6:	46a9      	mov	r9, r5
20006ce8:	2a00      	cmp	r2, #0
20006cea:	f040 82ec 	bne.w	200072c6 <_dtoa_r+0xae6>
20006cee:	f240 0300 	movw	r3, #0
20006cf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006cf6:	2200      	movs	r2, #0
20006cf8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006cfc:	f7fd f9a2 	bl	20004044 <__aeabi_dsub>
20006d00:	4642      	mov	r2, r8
20006d02:	462b      	mov	r3, r5
20006d04:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006d08:	f003 f93a 	bl	20009f80 <__aeabi_dcmpgt>
20006d0c:	2800      	cmp	r0, #0
20006d0e:	f040 824a 	bne.w	200071a6 <_dtoa_r+0x9c6>
20006d12:	4642      	mov	r2, r8
20006d14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006d18:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006d1c:	f003 f912 	bl	20009f44 <__aeabi_dcmplt>
20006d20:	2800      	cmp	r0, #0
20006d22:	f040 81d5 	bne.w	200070d0 <_dtoa_r+0x8f0>
20006d26:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006d2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006d2c:	ea6f 0703 	mvn.w	r7, r3
20006d30:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006d34:	2e0e      	cmp	r6, #14
20006d36:	bfcc      	ite	gt
20006d38:	2700      	movgt	r7, #0
20006d3a:	f007 0701 	andle.w	r7, r7, #1
20006d3e:	2f00      	cmp	r7, #0
20006d40:	f000 80b7 	beq.w	20006eb2 <_dtoa_r+0x6d2>
20006d44:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d46:	f64a 2300 	movw	r3, #43520	; 0xaa00
20006d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d4e:	9908      	ldr	r1, [sp, #32]
20006d50:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006d54:	0fc2      	lsrs	r2, r0, #31
20006d56:	2900      	cmp	r1, #0
20006d58:	bfcc      	ite	gt
20006d5a:	2200      	movgt	r2, #0
20006d5c:	f002 0201 	andle.w	r2, r2, #1
20006d60:	e9d3 0100 	ldrd	r0, r1, [r3]
20006d64:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006d68:	2a00      	cmp	r2, #0
20006d6a:	f040 81a0 	bne.w	200070ae <_dtoa_r+0x8ce>
20006d6e:	4602      	mov	r2, r0
20006d70:	460b      	mov	r3, r1
20006d72:	4640      	mov	r0, r8
20006d74:	4649      	mov	r1, r9
20006d76:	f7fd fc43 	bl	20004600 <__aeabi_ddiv>
20006d7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d7c:	f7fd fd28 	bl	200047d0 <__aeabi_d2iz>
20006d80:	4682      	mov	sl, r0
20006d82:	f7fd faad 	bl	200042e0 <__aeabi_i2d>
20006d86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006d8a:	f7fd fb0f 	bl	200043ac <__aeabi_dmul>
20006d8e:	4602      	mov	r2, r0
20006d90:	460b      	mov	r3, r1
20006d92:	4640      	mov	r0, r8
20006d94:	4649      	mov	r1, r9
20006d96:	f7fd f955 	bl	20004044 <__aeabi_dsub>
20006d9a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006d9e:	f805 3b01 	strb.w	r3, [r5], #1
20006da2:	9a08      	ldr	r2, [sp, #32]
20006da4:	2a01      	cmp	r2, #1
20006da6:	4680      	mov	r8, r0
20006da8:	4689      	mov	r9, r1
20006daa:	d052      	beq.n	20006e52 <_dtoa_r+0x672>
20006dac:	f240 0300 	movw	r3, #0
20006db0:	2200      	movs	r2, #0
20006db2:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006db6:	f7fd faf9 	bl	200043ac <__aeabi_dmul>
20006dba:	2200      	movs	r2, #0
20006dbc:	2300      	movs	r3, #0
20006dbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006dc2:	f003 f8b5 	bl	20009f30 <__aeabi_dcmpeq>
20006dc6:	2800      	cmp	r0, #0
20006dc8:	f040 81eb 	bne.w	200071a2 <_dtoa_r+0x9c2>
20006dcc:	9810      	ldr	r0, [sp, #64]	; 0x40
20006dce:	f04f 0801 	mov.w	r8, #1
20006dd2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006dd6:	46a3      	mov	fp, r4
20006dd8:	1c87      	adds	r7, r0, #2
20006dda:	960f      	str	r6, [sp, #60]	; 0x3c
20006ddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006de0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006de4:	e00a      	b.n	20006dfc <_dtoa_r+0x61c>
20006de6:	f7fd fae1 	bl	200043ac <__aeabi_dmul>
20006dea:	2200      	movs	r2, #0
20006dec:	2300      	movs	r3, #0
20006dee:	4604      	mov	r4, r0
20006df0:	460d      	mov	r5, r1
20006df2:	f003 f89d 	bl	20009f30 <__aeabi_dcmpeq>
20006df6:	2800      	cmp	r0, #0
20006df8:	f040 81ce 	bne.w	20007198 <_dtoa_r+0x9b8>
20006dfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006e00:	4620      	mov	r0, r4
20006e02:	4629      	mov	r1, r5
20006e04:	f108 0801 	add.w	r8, r8, #1
20006e08:	f7fd fbfa 	bl	20004600 <__aeabi_ddiv>
20006e0c:	463e      	mov	r6, r7
20006e0e:	f7fd fcdf 	bl	200047d0 <__aeabi_d2iz>
20006e12:	4682      	mov	sl, r0
20006e14:	f7fd fa64 	bl	200042e0 <__aeabi_i2d>
20006e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006e1c:	f7fd fac6 	bl	200043ac <__aeabi_dmul>
20006e20:	4602      	mov	r2, r0
20006e22:	460b      	mov	r3, r1
20006e24:	4620      	mov	r0, r4
20006e26:	4629      	mov	r1, r5
20006e28:	f7fd f90c 	bl	20004044 <__aeabi_dsub>
20006e2c:	2200      	movs	r2, #0
20006e2e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006e32:	f807 cc01 	strb.w	ip, [r7, #-1]
20006e36:	3701      	adds	r7, #1
20006e38:	45c1      	cmp	r9, r8
20006e3a:	f240 0300 	movw	r3, #0
20006e3e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006e42:	d1d0      	bne.n	20006de6 <_dtoa_r+0x606>
20006e44:	4635      	mov	r5, r6
20006e46:	465c      	mov	r4, fp
20006e48:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006e4a:	4680      	mov	r8, r0
20006e4c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006e50:	4689      	mov	r9, r1
20006e52:	4642      	mov	r2, r8
20006e54:	464b      	mov	r3, r9
20006e56:	4640      	mov	r0, r8
20006e58:	4649      	mov	r1, r9
20006e5a:	f7fd f8f5 	bl	20004048 <__adddf3>
20006e5e:	4680      	mov	r8, r0
20006e60:	4689      	mov	r9, r1
20006e62:	4642      	mov	r2, r8
20006e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006e68:	464b      	mov	r3, r9
20006e6a:	f003 f86b 	bl	20009f44 <__aeabi_dcmplt>
20006e6e:	b960      	cbnz	r0, 20006e8a <_dtoa_r+0x6aa>
20006e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006e74:	4642      	mov	r2, r8
20006e76:	464b      	mov	r3, r9
20006e78:	f003 f85a 	bl	20009f30 <__aeabi_dcmpeq>
20006e7c:	2800      	cmp	r0, #0
20006e7e:	f000 8190 	beq.w	200071a2 <_dtoa_r+0x9c2>
20006e82:	f01a 0f01 	tst.w	sl, #1
20006e86:	f000 818c 	beq.w	200071a2 <_dtoa_r+0x9c2>
20006e8a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006e8c:	e000      	b.n	20006e90 <_dtoa_r+0x6b0>
20006e8e:	461d      	mov	r5, r3
20006e90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006e94:	1e6b      	subs	r3, r5, #1
20006e96:	2a39      	cmp	r2, #57	; 0x39
20006e98:	f040 8367 	bne.w	2000756a <_dtoa_r+0xd8a>
20006e9c:	428b      	cmp	r3, r1
20006e9e:	d1f6      	bne.n	20006e8e <_dtoa_r+0x6ae>
20006ea0:	9910      	ldr	r1, [sp, #64]	; 0x40
20006ea2:	2330      	movs	r3, #48	; 0x30
20006ea4:	3601      	adds	r6, #1
20006ea6:	2231      	movs	r2, #49	; 0x31
20006ea8:	700b      	strb	r3, [r1, #0]
20006eaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006eac:	701a      	strb	r2, [r3, #0]
20006eae:	9612      	str	r6, [sp, #72]	; 0x48
20006eb0:	e0b2      	b.n	20007018 <_dtoa_r+0x838>
20006eb2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006eb4:	2a00      	cmp	r2, #0
20006eb6:	f040 80df 	bne.w	20007078 <_dtoa_r+0x898>
20006eba:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006ebc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006ebe:	920c      	str	r2, [sp, #48]	; 0x30
20006ec0:	2d00      	cmp	r5, #0
20006ec2:	bfd4      	ite	le
20006ec4:	2300      	movle	r3, #0
20006ec6:	2301      	movgt	r3, #1
20006ec8:	f1ba 0f00 	cmp.w	sl, #0
20006ecc:	bfd4      	ite	le
20006ece:	2300      	movle	r3, #0
20006ed0:	f003 0301 	andgt.w	r3, r3, #1
20006ed4:	b14b      	cbz	r3, 20006eea <_dtoa_r+0x70a>
20006ed6:	45aa      	cmp	sl, r5
20006ed8:	bfb4      	ite	lt
20006eda:	4653      	movlt	r3, sl
20006edc:	462b      	movge	r3, r5
20006ede:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006ee0:	ebc3 0a0a 	rsb	sl, r3, sl
20006ee4:	1aed      	subs	r5, r5, r3
20006ee6:	1ac0      	subs	r0, r0, r3
20006ee8:	900f      	str	r0, [sp, #60]	; 0x3c
20006eea:	9915      	ldr	r1, [sp, #84]	; 0x54
20006eec:	2900      	cmp	r1, #0
20006eee:	dd1c      	ble.n	20006f2a <_dtoa_r+0x74a>
20006ef0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006ef2:	2a00      	cmp	r2, #0
20006ef4:	f000 82e9 	beq.w	200074ca <_dtoa_r+0xcea>
20006ef8:	2f00      	cmp	r7, #0
20006efa:	dd12      	ble.n	20006f22 <_dtoa_r+0x742>
20006efc:	990c      	ldr	r1, [sp, #48]	; 0x30
20006efe:	463a      	mov	r2, r7
20006f00:	4620      	mov	r0, r4
20006f02:	f002 f96b 	bl	200091dc <__pow5mult>
20006f06:	465a      	mov	r2, fp
20006f08:	900c      	str	r0, [sp, #48]	; 0x30
20006f0a:	4620      	mov	r0, r4
20006f0c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006f0e:	f002 f87d 	bl	2000900c <__multiply>
20006f12:	4659      	mov	r1, fp
20006f14:	4603      	mov	r3, r0
20006f16:	4620      	mov	r0, r4
20006f18:	9303      	str	r3, [sp, #12]
20006f1a:	f001 fee3 	bl	20008ce4 <_Bfree>
20006f1e:	9b03      	ldr	r3, [sp, #12]
20006f20:	469b      	mov	fp, r3
20006f22:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006f24:	1bda      	subs	r2, r3, r7
20006f26:	f040 8311 	bne.w	2000754c <_dtoa_r+0xd6c>
20006f2a:	2101      	movs	r1, #1
20006f2c:	4620      	mov	r0, r4
20006f2e:	f002 f907 	bl	20009140 <__i2b>
20006f32:	9006      	str	r0, [sp, #24]
20006f34:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006f36:	2800      	cmp	r0, #0
20006f38:	dd05      	ble.n	20006f46 <_dtoa_r+0x766>
20006f3a:	9906      	ldr	r1, [sp, #24]
20006f3c:	4620      	mov	r0, r4
20006f3e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006f40:	f002 f94c 	bl	200091dc <__pow5mult>
20006f44:	9006      	str	r0, [sp, #24]
20006f46:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006f48:	2901      	cmp	r1, #1
20006f4a:	f340 810a 	ble.w	20007162 <_dtoa_r+0x982>
20006f4e:	2700      	movs	r7, #0
20006f50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006f52:	2b00      	cmp	r3, #0
20006f54:	f040 8261 	bne.w	2000741a <_dtoa_r+0xc3a>
20006f58:	2301      	movs	r3, #1
20006f5a:	4453      	add	r3, sl
20006f5c:	f013 031f 	ands.w	r3, r3, #31
20006f60:	f040 812a 	bne.w	200071b8 <_dtoa_r+0x9d8>
20006f64:	231c      	movs	r3, #28
20006f66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006f68:	449a      	add	sl, r3
20006f6a:	18ed      	adds	r5, r5, r3
20006f6c:	18d2      	adds	r2, r2, r3
20006f6e:	920f      	str	r2, [sp, #60]	; 0x3c
20006f70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006f72:	2b00      	cmp	r3, #0
20006f74:	dd05      	ble.n	20006f82 <_dtoa_r+0x7a2>
20006f76:	4659      	mov	r1, fp
20006f78:	461a      	mov	r2, r3
20006f7a:	4620      	mov	r0, r4
20006f7c:	f001 ffe8 	bl	20008f50 <__lshift>
20006f80:	4683      	mov	fp, r0
20006f82:	f1ba 0f00 	cmp.w	sl, #0
20006f86:	dd05      	ble.n	20006f94 <_dtoa_r+0x7b4>
20006f88:	9906      	ldr	r1, [sp, #24]
20006f8a:	4652      	mov	r2, sl
20006f8c:	4620      	mov	r0, r4
20006f8e:	f001 ffdf 	bl	20008f50 <__lshift>
20006f92:	9006      	str	r0, [sp, #24]
20006f94:	9818      	ldr	r0, [sp, #96]	; 0x60
20006f96:	2800      	cmp	r0, #0
20006f98:	f040 8229 	bne.w	200073ee <_dtoa_r+0xc0e>
20006f9c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006f9e:	9908      	ldr	r1, [sp, #32]
20006fa0:	2802      	cmp	r0, #2
20006fa2:	bfd4      	ite	le
20006fa4:	2300      	movle	r3, #0
20006fa6:	2301      	movgt	r3, #1
20006fa8:	2900      	cmp	r1, #0
20006faa:	bfcc      	ite	gt
20006fac:	2300      	movgt	r3, #0
20006fae:	f003 0301 	andle.w	r3, r3, #1
20006fb2:	2b00      	cmp	r3, #0
20006fb4:	f000 810c 	beq.w	200071d0 <_dtoa_r+0x9f0>
20006fb8:	2900      	cmp	r1, #0
20006fba:	f040 808c 	bne.w	200070d6 <_dtoa_r+0x8f6>
20006fbe:	2205      	movs	r2, #5
20006fc0:	9906      	ldr	r1, [sp, #24]
20006fc2:	9b08      	ldr	r3, [sp, #32]
20006fc4:	4620      	mov	r0, r4
20006fc6:	f002 f8c5 	bl	20009154 <__multadd>
20006fca:	9006      	str	r0, [sp, #24]
20006fcc:	4658      	mov	r0, fp
20006fce:	9906      	ldr	r1, [sp, #24]
20006fd0:	f001 fd4e 	bl	20008a70 <__mcmp>
20006fd4:	2800      	cmp	r0, #0
20006fd6:	dd7e      	ble.n	200070d6 <_dtoa_r+0x8f6>
20006fd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006fda:	3601      	adds	r6, #1
20006fdc:	2700      	movs	r7, #0
20006fde:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006fe2:	2331      	movs	r3, #49	; 0x31
20006fe4:	f805 3b01 	strb.w	r3, [r5], #1
20006fe8:	9906      	ldr	r1, [sp, #24]
20006fea:	4620      	mov	r0, r4
20006fec:	f001 fe7a 	bl	20008ce4 <_Bfree>
20006ff0:	f1ba 0f00 	cmp.w	sl, #0
20006ff4:	f000 80d5 	beq.w	200071a2 <_dtoa_r+0x9c2>
20006ff8:	1e3b      	subs	r3, r7, #0
20006ffa:	bf18      	it	ne
20006ffc:	2301      	movne	r3, #1
20006ffe:	4557      	cmp	r7, sl
20007000:	bf0c      	ite	eq
20007002:	2300      	moveq	r3, #0
20007004:	f003 0301 	andne.w	r3, r3, #1
20007008:	2b00      	cmp	r3, #0
2000700a:	f040 80d0 	bne.w	200071ae <_dtoa_r+0x9ce>
2000700e:	4651      	mov	r1, sl
20007010:	4620      	mov	r0, r4
20007012:	f001 fe67 	bl	20008ce4 <_Bfree>
20007016:	9612      	str	r6, [sp, #72]	; 0x48
20007018:	4620      	mov	r0, r4
2000701a:	4659      	mov	r1, fp
2000701c:	f001 fe62 	bl	20008ce4 <_Bfree>
20007020:	9a12      	ldr	r2, [sp, #72]	; 0x48
20007022:	1c53      	adds	r3, r2, #1
20007024:	2200      	movs	r2, #0
20007026:	702a      	strb	r2, [r5, #0]
20007028:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000702a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000702c:	6003      	str	r3, [r0, #0]
2000702e:	2900      	cmp	r1, #0
20007030:	f000 81d4 	beq.w	200073dc <_dtoa_r+0xbfc>
20007034:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20007036:	9810      	ldr	r0, [sp, #64]	; 0x40
20007038:	6015      	str	r5, [r2, #0]
2000703a:	e412      	b.n	20006862 <_dtoa_r+0x82>
2000703c:	2010      	movs	r0, #16
2000703e:	f001 f889 	bl	20008154 <malloc>
20007042:	60c6      	str	r6, [r0, #12]
20007044:	6046      	str	r6, [r0, #4]
20007046:	6086      	str	r6, [r0, #8]
20007048:	6006      	str	r6, [r0, #0]
2000704a:	4606      	mov	r6, r0
2000704c:	6260      	str	r0, [r4, #36]	; 0x24
2000704e:	f7ff bbd2 	b.w	200067f6 <_dtoa_r+0x16>
20007052:	980f      	ldr	r0, [sp, #60]	; 0x3c
20007054:	4271      	negs	r1, r6
20007056:	2200      	movs	r2, #0
20007058:	9115      	str	r1, [sp, #84]	; 0x54
2000705a:	1b80      	subs	r0, r0, r6
2000705c:	9217      	str	r2, [sp, #92]	; 0x5c
2000705e:	900f      	str	r0, [sp, #60]	; 0x3c
20007060:	e48a      	b.n	20006978 <_dtoa_r+0x198>
20007062:	2100      	movs	r1, #0
20007064:	3e01      	subs	r6, #1
20007066:	9118      	str	r1, [sp, #96]	; 0x60
20007068:	e472      	b.n	20006950 <_dtoa_r+0x170>
2000706a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000706e:	f04f 0802 	mov.w	r8, #2
20007072:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20007076:	e521      	b.n	20006abc <_dtoa_r+0x2dc>
20007078:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000707a:	2801      	cmp	r0, #1
2000707c:	f340 826c 	ble.w	20007558 <_dtoa_r+0xd78>
20007080:	9a08      	ldr	r2, [sp, #32]
20007082:	9815      	ldr	r0, [sp, #84]	; 0x54
20007084:	1e53      	subs	r3, r2, #1
20007086:	4298      	cmp	r0, r3
20007088:	f2c0 8258 	blt.w	2000753c <_dtoa_r+0xd5c>
2000708c:	1ac7      	subs	r7, r0, r3
2000708e:	9b08      	ldr	r3, [sp, #32]
20007090:	2b00      	cmp	r3, #0
20007092:	bfa8      	it	ge
20007094:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20007096:	f2c0 8273 	blt.w	20007580 <_dtoa_r+0xda0>
2000709a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000709c:	4620      	mov	r0, r4
2000709e:	2101      	movs	r1, #1
200070a0:	449a      	add	sl, r3
200070a2:	18d2      	adds	r2, r2, r3
200070a4:	920f      	str	r2, [sp, #60]	; 0x3c
200070a6:	f002 f84b 	bl	20009140 <__i2b>
200070aa:	900c      	str	r0, [sp, #48]	; 0x30
200070ac:	e708      	b.n	20006ec0 <_dtoa_r+0x6e0>
200070ae:	9b08      	ldr	r3, [sp, #32]
200070b0:	b973      	cbnz	r3, 200070d0 <_dtoa_r+0x8f0>
200070b2:	f240 0300 	movw	r3, #0
200070b6:	2200      	movs	r2, #0
200070b8:	f2c4 0314 	movt	r3, #16404	; 0x4014
200070bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200070c0:	f7fd f974 	bl	200043ac <__aeabi_dmul>
200070c4:	4642      	mov	r2, r8
200070c6:	464b      	mov	r3, r9
200070c8:	f002 ff50 	bl	20009f6c <__aeabi_dcmpge>
200070cc:	2800      	cmp	r0, #0
200070ce:	d06a      	beq.n	200071a6 <_dtoa_r+0x9c6>
200070d0:	2200      	movs	r2, #0
200070d2:	9206      	str	r2, [sp, #24]
200070d4:	920c      	str	r2, [sp, #48]	; 0x30
200070d6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200070d8:	2700      	movs	r7, #0
200070da:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200070de:	43de      	mvns	r6, r3
200070e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200070e2:	e781      	b.n	20006fe8 <_dtoa_r+0x808>
200070e4:	2100      	movs	r1, #0
200070e6:	9116      	str	r1, [sp, #88]	; 0x58
200070e8:	982b      	ldr	r0, [sp, #172]	; 0xac
200070ea:	2800      	cmp	r0, #0
200070ec:	f340 819f 	ble.w	2000742e <_dtoa_r+0xc4e>
200070f0:	982b      	ldr	r0, [sp, #172]	; 0xac
200070f2:	4601      	mov	r1, r0
200070f4:	9011      	str	r0, [sp, #68]	; 0x44
200070f6:	9008      	str	r0, [sp, #32]
200070f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200070fa:	2200      	movs	r2, #0
200070fc:	2917      	cmp	r1, #23
200070fe:	606a      	str	r2, [r5, #4]
20007100:	f240 82ab 	bls.w	2000765a <_dtoa_r+0xe7a>
20007104:	2304      	movs	r3, #4
20007106:	005b      	lsls	r3, r3, #1
20007108:	3201      	adds	r2, #1
2000710a:	f103 0014 	add.w	r0, r3, #20
2000710e:	4288      	cmp	r0, r1
20007110:	d9f9      	bls.n	20007106 <_dtoa_r+0x926>
20007112:	9b08      	ldr	r3, [sp, #32]
20007114:	606a      	str	r2, [r5, #4]
20007116:	2b0e      	cmp	r3, #14
20007118:	bf8c      	ite	hi
2000711a:	2700      	movhi	r7, #0
2000711c:	f007 0701 	andls.w	r7, r7, #1
20007120:	e49d      	b.n	20006a5e <_dtoa_r+0x27e>
20007122:	2201      	movs	r2, #1
20007124:	9216      	str	r2, [sp, #88]	; 0x58
20007126:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20007128:	18f3      	adds	r3, r6, r3
2000712a:	9311      	str	r3, [sp, #68]	; 0x44
2000712c:	1c59      	adds	r1, r3, #1
2000712e:	2900      	cmp	r1, #0
20007130:	bfc8      	it	gt
20007132:	9108      	strgt	r1, [sp, #32]
20007134:	dce0      	bgt.n	200070f8 <_dtoa_r+0x918>
20007136:	290e      	cmp	r1, #14
20007138:	bf8c      	ite	hi
2000713a:	2700      	movhi	r7, #0
2000713c:	f007 0701 	andls.w	r7, r7, #1
20007140:	9108      	str	r1, [sp, #32]
20007142:	e489      	b.n	20006a58 <_dtoa_r+0x278>
20007144:	2301      	movs	r3, #1
20007146:	9316      	str	r3, [sp, #88]	; 0x58
20007148:	e7ce      	b.n	200070e8 <_dtoa_r+0x908>
2000714a:	2200      	movs	r2, #0
2000714c:	9216      	str	r2, [sp, #88]	; 0x58
2000714e:	e7ea      	b.n	20007126 <_dtoa_r+0x946>
20007150:	f04f 33ff 	mov.w	r3, #4294967295
20007154:	2700      	movs	r7, #0
20007156:	2001      	movs	r0, #1
20007158:	9311      	str	r3, [sp, #68]	; 0x44
2000715a:	9016      	str	r0, [sp, #88]	; 0x58
2000715c:	9308      	str	r3, [sp, #32]
2000715e:	972b      	str	r7, [sp, #172]	; 0xac
20007160:	e47a      	b.n	20006a58 <_dtoa_r+0x278>
20007162:	f1b8 0f00 	cmp.w	r8, #0
20007166:	f47f aef2 	bne.w	20006f4e <_dtoa_r+0x76e>
2000716a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
2000716e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007172:	2b00      	cmp	r3, #0
20007174:	f47f aeeb 	bne.w	20006f4e <_dtoa_r+0x76e>
20007178:	f240 0300 	movw	r3, #0
2000717c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007180:	ea09 0303 	and.w	r3, r9, r3
20007184:	2b00      	cmp	r3, #0
20007186:	f43f aee2 	beq.w	20006f4e <_dtoa_r+0x76e>
2000718a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000718c:	f10a 0a01 	add.w	sl, sl, #1
20007190:	2701      	movs	r7, #1
20007192:	3201      	adds	r2, #1
20007194:	920f      	str	r2, [sp, #60]	; 0x3c
20007196:	e6db      	b.n	20006f50 <_dtoa_r+0x770>
20007198:	4635      	mov	r5, r6
2000719a:	465c      	mov	r4, fp
2000719c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000719e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200071a2:	9612      	str	r6, [sp, #72]	; 0x48
200071a4:	e738      	b.n	20007018 <_dtoa_r+0x838>
200071a6:	2000      	movs	r0, #0
200071a8:	9006      	str	r0, [sp, #24]
200071aa:	900c      	str	r0, [sp, #48]	; 0x30
200071ac:	e714      	b.n	20006fd8 <_dtoa_r+0x7f8>
200071ae:	4639      	mov	r1, r7
200071b0:	4620      	mov	r0, r4
200071b2:	f001 fd97 	bl	20008ce4 <_Bfree>
200071b6:	e72a      	b.n	2000700e <_dtoa_r+0x82e>
200071b8:	f1c3 0320 	rsb	r3, r3, #32
200071bc:	2b04      	cmp	r3, #4
200071be:	f340 8254 	ble.w	2000766a <_dtoa_r+0xe8a>
200071c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200071c4:	3b04      	subs	r3, #4
200071c6:	449a      	add	sl, r3
200071c8:	18ed      	adds	r5, r5, r3
200071ca:	18c9      	adds	r1, r1, r3
200071cc:	910f      	str	r1, [sp, #60]	; 0x3c
200071ce:	e6cf      	b.n	20006f70 <_dtoa_r+0x790>
200071d0:	9916      	ldr	r1, [sp, #88]	; 0x58
200071d2:	2900      	cmp	r1, #0
200071d4:	f000 8131 	beq.w	2000743a <_dtoa_r+0xc5a>
200071d8:	2d00      	cmp	r5, #0
200071da:	dd05      	ble.n	200071e8 <_dtoa_r+0xa08>
200071dc:	990c      	ldr	r1, [sp, #48]	; 0x30
200071de:	462a      	mov	r2, r5
200071e0:	4620      	mov	r0, r4
200071e2:	f001 feb5 	bl	20008f50 <__lshift>
200071e6:	900c      	str	r0, [sp, #48]	; 0x30
200071e8:	2f00      	cmp	r7, #0
200071ea:	f040 81ea 	bne.w	200075c2 <_dtoa_r+0xde2>
200071ee:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200071f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200071f4:	2301      	movs	r3, #1
200071f6:	f008 0001 	and.w	r0, r8, #1
200071fa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200071fc:	9011      	str	r0, [sp, #68]	; 0x44
200071fe:	950f      	str	r5, [sp, #60]	; 0x3c
20007200:	461d      	mov	r5, r3
20007202:	960c      	str	r6, [sp, #48]	; 0x30
20007204:	9906      	ldr	r1, [sp, #24]
20007206:	4658      	mov	r0, fp
20007208:	f7ff fa5a 	bl	200066c0 <quorem>
2000720c:	4639      	mov	r1, r7
2000720e:	3030      	adds	r0, #48	; 0x30
20007210:	900b      	str	r0, [sp, #44]	; 0x2c
20007212:	4658      	mov	r0, fp
20007214:	f001 fc2c 	bl	20008a70 <__mcmp>
20007218:	9906      	ldr	r1, [sp, #24]
2000721a:	4652      	mov	r2, sl
2000721c:	4606      	mov	r6, r0
2000721e:	4620      	mov	r0, r4
20007220:	f001 fe1a 	bl	20008e58 <__mdiff>
20007224:	68c3      	ldr	r3, [r0, #12]
20007226:	4680      	mov	r8, r0
20007228:	2b00      	cmp	r3, #0
2000722a:	d03d      	beq.n	200072a8 <_dtoa_r+0xac8>
2000722c:	f04f 0901 	mov.w	r9, #1
20007230:	4641      	mov	r1, r8
20007232:	4620      	mov	r0, r4
20007234:	f001 fd56 	bl	20008ce4 <_Bfree>
20007238:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000723a:	ea59 0101 	orrs.w	r1, r9, r1
2000723e:	d103      	bne.n	20007248 <_dtoa_r+0xa68>
20007240:	9a11      	ldr	r2, [sp, #68]	; 0x44
20007242:	2a00      	cmp	r2, #0
20007244:	f000 81eb 	beq.w	2000761e <_dtoa_r+0xe3e>
20007248:	2e00      	cmp	r6, #0
2000724a:	f2c0 819e 	blt.w	2000758a <_dtoa_r+0xdaa>
2000724e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20007250:	4332      	orrs	r2, r6
20007252:	d103      	bne.n	2000725c <_dtoa_r+0xa7c>
20007254:	9b11      	ldr	r3, [sp, #68]	; 0x44
20007256:	2b00      	cmp	r3, #0
20007258:	f000 8197 	beq.w	2000758a <_dtoa_r+0xdaa>
2000725c:	f1b9 0f00 	cmp.w	r9, #0
20007260:	f300 81ce 	bgt.w	20007600 <_dtoa_r+0xe20>
20007264:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007266:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007268:	f801 2b01 	strb.w	r2, [r1], #1
2000726c:	9b08      	ldr	r3, [sp, #32]
2000726e:	910f      	str	r1, [sp, #60]	; 0x3c
20007270:	429d      	cmp	r5, r3
20007272:	f000 81c2 	beq.w	200075fa <_dtoa_r+0xe1a>
20007276:	4659      	mov	r1, fp
20007278:	220a      	movs	r2, #10
2000727a:	2300      	movs	r3, #0
2000727c:	4620      	mov	r0, r4
2000727e:	f001 ff69 	bl	20009154 <__multadd>
20007282:	4557      	cmp	r7, sl
20007284:	4639      	mov	r1, r7
20007286:	4683      	mov	fp, r0
20007288:	d014      	beq.n	200072b4 <_dtoa_r+0xad4>
2000728a:	220a      	movs	r2, #10
2000728c:	2300      	movs	r3, #0
2000728e:	4620      	mov	r0, r4
20007290:	3501      	adds	r5, #1
20007292:	f001 ff5f 	bl	20009154 <__multadd>
20007296:	4651      	mov	r1, sl
20007298:	220a      	movs	r2, #10
2000729a:	2300      	movs	r3, #0
2000729c:	4607      	mov	r7, r0
2000729e:	4620      	mov	r0, r4
200072a0:	f001 ff58 	bl	20009154 <__multadd>
200072a4:	4682      	mov	sl, r0
200072a6:	e7ad      	b.n	20007204 <_dtoa_r+0xa24>
200072a8:	4658      	mov	r0, fp
200072aa:	4641      	mov	r1, r8
200072ac:	f001 fbe0 	bl	20008a70 <__mcmp>
200072b0:	4681      	mov	r9, r0
200072b2:	e7bd      	b.n	20007230 <_dtoa_r+0xa50>
200072b4:	4620      	mov	r0, r4
200072b6:	220a      	movs	r2, #10
200072b8:	2300      	movs	r3, #0
200072ba:	3501      	adds	r5, #1
200072bc:	f001 ff4a 	bl	20009154 <__multadd>
200072c0:	4607      	mov	r7, r0
200072c2:	4682      	mov	sl, r0
200072c4:	e79e      	b.n	20007204 <_dtoa_r+0xa24>
200072c6:	9612      	str	r6, [sp, #72]	; 0x48
200072c8:	f8dd c020 	ldr.w	ip, [sp, #32]
200072cc:	e459      	b.n	20006b82 <_dtoa_r+0x3a2>
200072ce:	4275      	negs	r5, r6
200072d0:	2d00      	cmp	r5, #0
200072d2:	f040 8101 	bne.w	200074d8 <_dtoa_r+0xcf8>
200072d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200072da:	f04f 0802 	mov.w	r8, #2
200072de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200072e2:	e40c      	b.n	20006afe <_dtoa_r+0x31e>
200072e4:	f64a 2100 	movw	r1, #43520	; 0xaa00
200072e8:	4642      	mov	r2, r8
200072ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072ee:	464b      	mov	r3, r9
200072f0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200072f4:	f8cd c00c 	str.w	ip, [sp, #12]
200072f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200072fa:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200072fe:	f7fd f855 	bl	200043ac <__aeabi_dmul>
20007302:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20007306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000730a:	f7fd fa61 	bl	200047d0 <__aeabi_d2iz>
2000730e:	4607      	mov	r7, r0
20007310:	f7fc ffe6 	bl	200042e0 <__aeabi_i2d>
20007314:	460b      	mov	r3, r1
20007316:	4602      	mov	r2, r0
20007318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000731c:	f7fc fe92 	bl	20004044 <__aeabi_dsub>
20007320:	f107 0330 	add.w	r3, r7, #48	; 0x30
20007324:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007328:	f805 3b01 	strb.w	r3, [r5], #1
2000732c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20007330:	f1bc 0f01 	cmp.w	ip, #1
20007334:	d029      	beq.n	2000738a <_dtoa_r+0xbaa>
20007336:	46d1      	mov	r9, sl
20007338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000733c:	46b2      	mov	sl, r6
2000733e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20007340:	951c      	str	r5, [sp, #112]	; 0x70
20007342:	2701      	movs	r7, #1
20007344:	4665      	mov	r5, ip
20007346:	46a0      	mov	r8, r4
20007348:	f240 0300 	movw	r3, #0
2000734c:	2200      	movs	r2, #0
2000734e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007352:	f7fd f82b 	bl	200043ac <__aeabi_dmul>
20007356:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000735a:	f7fd fa39 	bl	200047d0 <__aeabi_d2iz>
2000735e:	4604      	mov	r4, r0
20007360:	f7fc ffbe 	bl	200042e0 <__aeabi_i2d>
20007364:	3430      	adds	r4, #48	; 0x30
20007366:	4602      	mov	r2, r0
20007368:	460b      	mov	r3, r1
2000736a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000736e:	f7fc fe69 	bl	20004044 <__aeabi_dsub>
20007372:	55f4      	strb	r4, [r6, r7]
20007374:	3701      	adds	r7, #1
20007376:	42af      	cmp	r7, r5
20007378:	d1e6      	bne.n	20007348 <_dtoa_r+0xb68>
2000737a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000737c:	3f01      	subs	r7, #1
2000737e:	4656      	mov	r6, sl
20007380:	4644      	mov	r4, r8
20007382:	46ca      	mov	sl, r9
20007384:	19ed      	adds	r5, r5, r7
20007386:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000738a:	f240 0300 	movw	r3, #0
2000738e:	2200      	movs	r2, #0
20007390:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20007394:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20007398:	f7fc fe56 	bl	20004048 <__adddf3>
2000739c:	4602      	mov	r2, r0
2000739e:	460b      	mov	r3, r1
200073a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200073a4:	f002 fdec 	bl	20009f80 <__aeabi_dcmpgt>
200073a8:	b9f0      	cbnz	r0, 200073e8 <_dtoa_r+0xc08>
200073aa:	f240 0100 	movw	r1, #0
200073ae:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200073b2:	2000      	movs	r0, #0
200073b4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200073b8:	f7fc fe44 	bl	20004044 <__aeabi_dsub>
200073bc:	4602      	mov	r2, r0
200073be:	460b      	mov	r3, r1
200073c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200073c4:	f002 fdbe 	bl	20009f44 <__aeabi_dcmplt>
200073c8:	2800      	cmp	r0, #0
200073ca:	f43f acac 	beq.w	20006d26 <_dtoa_r+0x546>
200073ce:	462b      	mov	r3, r5
200073d0:	461d      	mov	r5, r3
200073d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200073d6:	2a30      	cmp	r2, #48	; 0x30
200073d8:	d0fa      	beq.n	200073d0 <_dtoa_r+0xbf0>
200073da:	e61d      	b.n	20007018 <_dtoa_r+0x838>
200073dc:	9810      	ldr	r0, [sp, #64]	; 0x40
200073de:	f7ff ba40 	b.w	20006862 <_dtoa_r+0x82>
200073e2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200073e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200073e8:	9e12      	ldr	r6, [sp, #72]	; 0x48
200073ea:	9910      	ldr	r1, [sp, #64]	; 0x40
200073ec:	e550      	b.n	20006e90 <_dtoa_r+0x6b0>
200073ee:	4658      	mov	r0, fp
200073f0:	9906      	ldr	r1, [sp, #24]
200073f2:	f001 fb3d 	bl	20008a70 <__mcmp>
200073f6:	2800      	cmp	r0, #0
200073f8:	f6bf add0 	bge.w	20006f9c <_dtoa_r+0x7bc>
200073fc:	4659      	mov	r1, fp
200073fe:	4620      	mov	r0, r4
20007400:	220a      	movs	r2, #10
20007402:	2300      	movs	r3, #0
20007404:	f001 fea6 	bl	20009154 <__multadd>
20007408:	9916      	ldr	r1, [sp, #88]	; 0x58
2000740a:	3e01      	subs	r6, #1
2000740c:	4683      	mov	fp, r0
2000740e:	2900      	cmp	r1, #0
20007410:	f040 8119 	bne.w	20007646 <_dtoa_r+0xe66>
20007414:	9a11      	ldr	r2, [sp, #68]	; 0x44
20007416:	9208      	str	r2, [sp, #32]
20007418:	e5c0      	b.n	20006f9c <_dtoa_r+0x7bc>
2000741a:	9806      	ldr	r0, [sp, #24]
2000741c:	6903      	ldr	r3, [r0, #16]
2000741e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007422:	6918      	ldr	r0, [r3, #16]
20007424:	f001 fad2 	bl	200089cc <__hi0bits>
20007428:	f1c0 0320 	rsb	r3, r0, #32
2000742c:	e595      	b.n	20006f5a <_dtoa_r+0x77a>
2000742e:	2101      	movs	r1, #1
20007430:	9111      	str	r1, [sp, #68]	; 0x44
20007432:	9108      	str	r1, [sp, #32]
20007434:	912b      	str	r1, [sp, #172]	; 0xac
20007436:	f7ff bb0f 	b.w	20006a58 <_dtoa_r+0x278>
2000743a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000743c:	46b1      	mov	r9, r6
2000743e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20007440:	46aa      	mov	sl, r5
20007442:	f8dd 8018 	ldr.w	r8, [sp, #24]
20007446:	9e08      	ldr	r6, [sp, #32]
20007448:	e002      	b.n	20007450 <_dtoa_r+0xc70>
2000744a:	f001 fe83 	bl	20009154 <__multadd>
2000744e:	4683      	mov	fp, r0
20007450:	4641      	mov	r1, r8
20007452:	4658      	mov	r0, fp
20007454:	f7ff f934 	bl	200066c0 <quorem>
20007458:	3501      	adds	r5, #1
2000745a:	220a      	movs	r2, #10
2000745c:	2300      	movs	r3, #0
2000745e:	4659      	mov	r1, fp
20007460:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20007464:	f80a c007 	strb.w	ip, [sl, r7]
20007468:	3701      	adds	r7, #1
2000746a:	4620      	mov	r0, r4
2000746c:	42be      	cmp	r6, r7
2000746e:	dcec      	bgt.n	2000744a <_dtoa_r+0xc6a>
20007470:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20007474:	464e      	mov	r6, r9
20007476:	2700      	movs	r7, #0
20007478:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000747c:	4659      	mov	r1, fp
2000747e:	2201      	movs	r2, #1
20007480:	4620      	mov	r0, r4
20007482:	f001 fd65 	bl	20008f50 <__lshift>
20007486:	9906      	ldr	r1, [sp, #24]
20007488:	4683      	mov	fp, r0
2000748a:	f001 faf1 	bl	20008a70 <__mcmp>
2000748e:	2800      	cmp	r0, #0
20007490:	dd0f      	ble.n	200074b2 <_dtoa_r+0xcd2>
20007492:	9910      	ldr	r1, [sp, #64]	; 0x40
20007494:	e000      	b.n	20007498 <_dtoa_r+0xcb8>
20007496:	461d      	mov	r5, r3
20007498:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000749c:	1e6b      	subs	r3, r5, #1
2000749e:	2a39      	cmp	r2, #57	; 0x39
200074a0:	f040 808c 	bne.w	200075bc <_dtoa_r+0xddc>
200074a4:	428b      	cmp	r3, r1
200074a6:	d1f6      	bne.n	20007496 <_dtoa_r+0xcb6>
200074a8:	9910      	ldr	r1, [sp, #64]	; 0x40
200074aa:	2331      	movs	r3, #49	; 0x31
200074ac:	3601      	adds	r6, #1
200074ae:	700b      	strb	r3, [r1, #0]
200074b0:	e59a      	b.n	20006fe8 <_dtoa_r+0x808>
200074b2:	d103      	bne.n	200074bc <_dtoa_r+0xcdc>
200074b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200074b6:	f010 0f01 	tst.w	r0, #1
200074ba:	d1ea      	bne.n	20007492 <_dtoa_r+0xcb2>
200074bc:	462b      	mov	r3, r5
200074be:	461d      	mov	r5, r3
200074c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200074c4:	2a30      	cmp	r2, #48	; 0x30
200074c6:	d0fa      	beq.n	200074be <_dtoa_r+0xcde>
200074c8:	e58e      	b.n	20006fe8 <_dtoa_r+0x808>
200074ca:	4659      	mov	r1, fp
200074cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
200074ce:	4620      	mov	r0, r4
200074d0:	f001 fe84 	bl	200091dc <__pow5mult>
200074d4:	4683      	mov	fp, r0
200074d6:	e528      	b.n	20006f2a <_dtoa_r+0x74a>
200074d8:	f005 030f 	and.w	r3, r5, #15
200074dc:	f64a 2200 	movw	r2, #43520	; 0xaa00
200074e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200074e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200074e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200074ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200074f0:	f7fc ff5c 	bl	200043ac <__aeabi_dmul>
200074f4:	112d      	asrs	r5, r5, #4
200074f6:	bf08      	it	eq
200074f8:	f04f 0802 	moveq.w	r8, #2
200074fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007500:	f43f aafd 	beq.w	20006afe <_dtoa_r+0x31e>
20007504:	f64a 27d8 	movw	r7, #43736	; 0xaad8
20007508:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000750c:	f04f 0802 	mov.w	r8, #2
20007510:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007514:	f015 0f01 	tst.w	r5, #1
20007518:	4610      	mov	r0, r2
2000751a:	4619      	mov	r1, r3
2000751c:	d007      	beq.n	2000752e <_dtoa_r+0xd4e>
2000751e:	e9d7 2300 	ldrd	r2, r3, [r7]
20007522:	f108 0801 	add.w	r8, r8, #1
20007526:	f7fc ff41 	bl	200043ac <__aeabi_dmul>
2000752a:	4602      	mov	r2, r0
2000752c:	460b      	mov	r3, r1
2000752e:	3708      	adds	r7, #8
20007530:	106d      	asrs	r5, r5, #1
20007532:	d1ef      	bne.n	20007514 <_dtoa_r+0xd34>
20007534:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007538:	f7ff bae1 	b.w	20006afe <_dtoa_r+0x31e>
2000753c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000753e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007540:	1a5b      	subs	r3, r3, r1
20007542:	18c9      	adds	r1, r1, r3
20007544:	18d2      	adds	r2, r2, r3
20007546:	9115      	str	r1, [sp, #84]	; 0x54
20007548:	9217      	str	r2, [sp, #92]	; 0x5c
2000754a:	e5a0      	b.n	2000708e <_dtoa_r+0x8ae>
2000754c:	4659      	mov	r1, fp
2000754e:	4620      	mov	r0, r4
20007550:	f001 fe44 	bl	200091dc <__pow5mult>
20007554:	4683      	mov	fp, r0
20007556:	e4e8      	b.n	20006f2a <_dtoa_r+0x74a>
20007558:	9919      	ldr	r1, [sp, #100]	; 0x64
2000755a:	2900      	cmp	r1, #0
2000755c:	d047      	beq.n	200075ee <_dtoa_r+0xe0e>
2000755e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20007562:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007564:	3303      	adds	r3, #3
20007566:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007568:	e597      	b.n	2000709a <_dtoa_r+0x8ba>
2000756a:	3201      	adds	r2, #1
2000756c:	b2d2      	uxtb	r2, r2
2000756e:	e49d      	b.n	20006eac <_dtoa_r+0x6cc>
20007570:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007574:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007578:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000757a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000757c:	f7ff bbd3 	b.w	20006d26 <_dtoa_r+0x546>
20007580:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007582:	2300      	movs	r3, #0
20007584:	9808      	ldr	r0, [sp, #32]
20007586:	1a0d      	subs	r5, r1, r0
20007588:	e587      	b.n	2000709a <_dtoa_r+0x8ba>
2000758a:	f1b9 0f00 	cmp.w	r9, #0
2000758e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007590:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007592:	dd0f      	ble.n	200075b4 <_dtoa_r+0xdd4>
20007594:	4659      	mov	r1, fp
20007596:	2201      	movs	r2, #1
20007598:	4620      	mov	r0, r4
2000759a:	f001 fcd9 	bl	20008f50 <__lshift>
2000759e:	9906      	ldr	r1, [sp, #24]
200075a0:	4683      	mov	fp, r0
200075a2:	f001 fa65 	bl	20008a70 <__mcmp>
200075a6:	2800      	cmp	r0, #0
200075a8:	dd47      	ble.n	2000763a <_dtoa_r+0xe5a>
200075aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200075ac:	2939      	cmp	r1, #57	; 0x39
200075ae:	d031      	beq.n	20007614 <_dtoa_r+0xe34>
200075b0:	3101      	adds	r1, #1
200075b2:	910b      	str	r1, [sp, #44]	; 0x2c
200075b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200075b6:	f805 2b01 	strb.w	r2, [r5], #1
200075ba:	e515      	b.n	20006fe8 <_dtoa_r+0x808>
200075bc:	3201      	adds	r2, #1
200075be:	701a      	strb	r2, [r3, #0]
200075c0:	e512      	b.n	20006fe8 <_dtoa_r+0x808>
200075c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200075c4:	4620      	mov	r0, r4
200075c6:	6851      	ldr	r1, [r2, #4]
200075c8:	f001 fba8 	bl	20008d1c <_Balloc>
200075cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200075ce:	f103 010c 	add.w	r1, r3, #12
200075d2:	691a      	ldr	r2, [r3, #16]
200075d4:	3202      	adds	r2, #2
200075d6:	0092      	lsls	r2, r2, #2
200075d8:	4605      	mov	r5, r0
200075da:	300c      	adds	r0, #12
200075dc:	f001 f8ce 	bl	2000877c <memcpy>
200075e0:	4620      	mov	r0, r4
200075e2:	4629      	mov	r1, r5
200075e4:	2201      	movs	r2, #1
200075e6:	f001 fcb3 	bl	20008f50 <__lshift>
200075ea:	4682      	mov	sl, r0
200075ec:	e601      	b.n	200071f2 <_dtoa_r+0xa12>
200075ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200075f0:	9f15      	ldr	r7, [sp, #84]	; 0x54
200075f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075f4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200075f8:	e54f      	b.n	2000709a <_dtoa_r+0x8ba>
200075fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200075fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200075fe:	e73d      	b.n	2000747c <_dtoa_r+0xc9c>
20007600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007602:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007604:	2b39      	cmp	r3, #57	; 0x39
20007606:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007608:	d004      	beq.n	20007614 <_dtoa_r+0xe34>
2000760a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000760c:	1c43      	adds	r3, r0, #1
2000760e:	f805 3b01 	strb.w	r3, [r5], #1
20007612:	e4e9      	b.n	20006fe8 <_dtoa_r+0x808>
20007614:	2339      	movs	r3, #57	; 0x39
20007616:	f805 3b01 	strb.w	r3, [r5], #1
2000761a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000761c:	e73c      	b.n	20007498 <_dtoa_r+0xcb8>
2000761e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007620:	4633      	mov	r3, r6
20007622:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007624:	2839      	cmp	r0, #57	; 0x39
20007626:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007628:	d0f4      	beq.n	20007614 <_dtoa_r+0xe34>
2000762a:	2b00      	cmp	r3, #0
2000762c:	dd01      	ble.n	20007632 <_dtoa_r+0xe52>
2000762e:	3001      	adds	r0, #1
20007630:	900b      	str	r0, [sp, #44]	; 0x2c
20007632:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007634:	f805 1b01 	strb.w	r1, [r5], #1
20007638:	e4d6      	b.n	20006fe8 <_dtoa_r+0x808>
2000763a:	d1bb      	bne.n	200075b4 <_dtoa_r+0xdd4>
2000763c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000763e:	f010 0f01 	tst.w	r0, #1
20007642:	d0b7      	beq.n	200075b4 <_dtoa_r+0xdd4>
20007644:	e7b1      	b.n	200075aa <_dtoa_r+0xdca>
20007646:	2300      	movs	r3, #0
20007648:	990c      	ldr	r1, [sp, #48]	; 0x30
2000764a:	4620      	mov	r0, r4
2000764c:	220a      	movs	r2, #10
2000764e:	f001 fd81 	bl	20009154 <__multadd>
20007652:	9b11      	ldr	r3, [sp, #68]	; 0x44
20007654:	9308      	str	r3, [sp, #32]
20007656:	900c      	str	r0, [sp, #48]	; 0x30
20007658:	e4a0      	b.n	20006f9c <_dtoa_r+0x7bc>
2000765a:	9908      	ldr	r1, [sp, #32]
2000765c:	290e      	cmp	r1, #14
2000765e:	bf8c      	ite	hi
20007660:	2700      	movhi	r7, #0
20007662:	f007 0701 	andls.w	r7, r7, #1
20007666:	f7ff b9fa 	b.w	20006a5e <_dtoa_r+0x27e>
2000766a:	f43f ac81 	beq.w	20006f70 <_dtoa_r+0x790>
2000766e:	331c      	adds	r3, #28
20007670:	e479      	b.n	20006f66 <_dtoa_r+0x786>
20007672:	2701      	movs	r7, #1
20007674:	f7ff b98a 	b.w	2000698c <_dtoa_r+0x1ac>

20007678 <_fflush_r>:
20007678:	690b      	ldr	r3, [r1, #16]
2000767a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000767e:	460c      	mov	r4, r1
20007680:	4680      	mov	r8, r0
20007682:	2b00      	cmp	r3, #0
20007684:	d071      	beq.n	2000776a <_fflush_r+0xf2>
20007686:	b110      	cbz	r0, 2000768e <_fflush_r+0x16>
20007688:	6983      	ldr	r3, [r0, #24]
2000768a:	2b00      	cmp	r3, #0
2000768c:	d078      	beq.n	20007780 <_fflush_r+0x108>
2000768e:	f64a 135c 	movw	r3, #43356	; 0xa95c
20007692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007696:	429c      	cmp	r4, r3
20007698:	bf08      	it	eq
2000769a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000769e:	d010      	beq.n	200076c2 <_fflush_r+0x4a>
200076a0:	f64a 137c 	movw	r3, #43388	; 0xa97c
200076a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076a8:	429c      	cmp	r4, r3
200076aa:	bf08      	it	eq
200076ac:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200076b0:	d007      	beq.n	200076c2 <_fflush_r+0x4a>
200076b2:	f64a 139c 	movw	r3, #43420	; 0xa99c
200076b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076ba:	429c      	cmp	r4, r3
200076bc:	bf08      	it	eq
200076be:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200076c2:	89a3      	ldrh	r3, [r4, #12]
200076c4:	b21a      	sxth	r2, r3
200076c6:	f012 0f08 	tst.w	r2, #8
200076ca:	d135      	bne.n	20007738 <_fflush_r+0xc0>
200076cc:	6862      	ldr	r2, [r4, #4]
200076ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200076d2:	81a3      	strh	r3, [r4, #12]
200076d4:	2a00      	cmp	r2, #0
200076d6:	dd5e      	ble.n	20007796 <_fflush_r+0x11e>
200076d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200076da:	2e00      	cmp	r6, #0
200076dc:	d045      	beq.n	2000776a <_fflush_r+0xf2>
200076de:	b29b      	uxth	r3, r3
200076e0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200076e4:	bf18      	it	ne
200076e6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200076e8:	d059      	beq.n	2000779e <_fflush_r+0x126>
200076ea:	f013 0f04 	tst.w	r3, #4
200076ee:	d14a      	bne.n	20007786 <_fflush_r+0x10e>
200076f0:	2300      	movs	r3, #0
200076f2:	4640      	mov	r0, r8
200076f4:	6a21      	ldr	r1, [r4, #32]
200076f6:	462a      	mov	r2, r5
200076f8:	47b0      	blx	r6
200076fa:	4285      	cmp	r5, r0
200076fc:	d138      	bne.n	20007770 <_fflush_r+0xf8>
200076fe:	89a1      	ldrh	r1, [r4, #12]
20007700:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007704:	6922      	ldr	r2, [r4, #16]
20007706:	f2c0 0300 	movt	r3, #0
2000770a:	ea01 0303 	and.w	r3, r1, r3
2000770e:	2100      	movs	r1, #0
20007710:	6061      	str	r1, [r4, #4]
20007712:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20007716:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007718:	81a3      	strh	r3, [r4, #12]
2000771a:	6022      	str	r2, [r4, #0]
2000771c:	bf18      	it	ne
2000771e:	6565      	strne	r5, [r4, #84]	; 0x54
20007720:	b319      	cbz	r1, 2000776a <_fflush_r+0xf2>
20007722:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007726:	4299      	cmp	r1, r3
20007728:	d002      	beq.n	20007730 <_fflush_r+0xb8>
2000772a:	4640      	mov	r0, r8
2000772c:	f000 f998 	bl	20007a60 <_free_r>
20007730:	2000      	movs	r0, #0
20007732:	6360      	str	r0, [r4, #52]	; 0x34
20007734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007738:	6926      	ldr	r6, [r4, #16]
2000773a:	b1b6      	cbz	r6, 2000776a <_fflush_r+0xf2>
2000773c:	6825      	ldr	r5, [r4, #0]
2000773e:	6026      	str	r6, [r4, #0]
20007740:	1bad      	subs	r5, r5, r6
20007742:	f012 0f03 	tst.w	r2, #3
20007746:	bf0c      	ite	eq
20007748:	6963      	ldreq	r3, [r4, #20]
2000774a:	2300      	movne	r3, #0
2000774c:	60a3      	str	r3, [r4, #8]
2000774e:	e00a      	b.n	20007766 <_fflush_r+0xee>
20007750:	4632      	mov	r2, r6
20007752:	462b      	mov	r3, r5
20007754:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007756:	4640      	mov	r0, r8
20007758:	6a21      	ldr	r1, [r4, #32]
2000775a:	47b8      	blx	r7
2000775c:	2800      	cmp	r0, #0
2000775e:	ebc0 0505 	rsb	r5, r0, r5
20007762:	4406      	add	r6, r0
20007764:	dd04      	ble.n	20007770 <_fflush_r+0xf8>
20007766:	2d00      	cmp	r5, #0
20007768:	dcf2      	bgt.n	20007750 <_fflush_r+0xd8>
2000776a:	2000      	movs	r0, #0
2000776c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007770:	89a3      	ldrh	r3, [r4, #12]
20007772:	f04f 30ff 	mov.w	r0, #4294967295
20007776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000777a:	81a3      	strh	r3, [r4, #12]
2000777c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007780:	f000 f8ea 	bl	20007958 <__sinit>
20007784:	e783      	b.n	2000768e <_fflush_r+0x16>
20007786:	6862      	ldr	r2, [r4, #4]
20007788:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000778a:	1aad      	subs	r5, r5, r2
2000778c:	2b00      	cmp	r3, #0
2000778e:	d0af      	beq.n	200076f0 <_fflush_r+0x78>
20007790:	6c23      	ldr	r3, [r4, #64]	; 0x40
20007792:	1aed      	subs	r5, r5, r3
20007794:	e7ac      	b.n	200076f0 <_fflush_r+0x78>
20007796:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007798:	2a00      	cmp	r2, #0
2000779a:	dc9d      	bgt.n	200076d8 <_fflush_r+0x60>
2000779c:	e7e5      	b.n	2000776a <_fflush_r+0xf2>
2000779e:	2301      	movs	r3, #1
200077a0:	4640      	mov	r0, r8
200077a2:	6a21      	ldr	r1, [r4, #32]
200077a4:	47b0      	blx	r6
200077a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200077aa:	4605      	mov	r5, r0
200077ac:	d002      	beq.n	200077b4 <_fflush_r+0x13c>
200077ae:	89a3      	ldrh	r3, [r4, #12]
200077b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200077b2:	e79a      	b.n	200076ea <_fflush_r+0x72>
200077b4:	f8d8 3000 	ldr.w	r3, [r8]
200077b8:	2b1d      	cmp	r3, #29
200077ba:	d0d6      	beq.n	2000776a <_fflush_r+0xf2>
200077bc:	89a3      	ldrh	r3, [r4, #12]
200077be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200077c2:	81a3      	strh	r3, [r4, #12]
200077c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200077c8 <fflush>:
200077c8:	4601      	mov	r1, r0
200077ca:	b128      	cbz	r0, 200077d8 <fflush+0x10>
200077cc:	f64a 33cc 	movw	r3, #43980	; 0xabcc
200077d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077d4:	6818      	ldr	r0, [r3, #0]
200077d6:	e74f      	b.n	20007678 <_fflush_r>
200077d8:	f64a 03e0 	movw	r3, #43232	; 0xa8e0
200077dc:	f247 6179 	movw	r1, #30329	; 0x7679
200077e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200077e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200077e8:	6818      	ldr	r0, [r3, #0]
200077ea:	f000 bbb3 	b.w	20007f54 <_fwalk_reent>
200077ee:	bf00      	nop

200077f0 <__sfp_lock_acquire>:
200077f0:	4770      	bx	lr
200077f2:	bf00      	nop

200077f4 <__sfp_lock_release>:
200077f4:	4770      	bx	lr
200077f6:	bf00      	nop

200077f8 <__sinit_lock_acquire>:
200077f8:	4770      	bx	lr
200077fa:	bf00      	nop

200077fc <__sinit_lock_release>:
200077fc:	4770      	bx	lr
200077fe:	bf00      	nop

20007800 <__fp_lock>:
20007800:	2000      	movs	r0, #0
20007802:	4770      	bx	lr

20007804 <__fp_unlock>:
20007804:	2000      	movs	r0, #0
20007806:	4770      	bx	lr

20007808 <__fp_unlock_all>:
20007808:	f64a 33cc 	movw	r3, #43980	; 0xabcc
2000780c:	f647 0105 	movw	r1, #30725	; 0x7805
20007810:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007814:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007818:	6818      	ldr	r0, [r3, #0]
2000781a:	f000 bbc5 	b.w	20007fa8 <_fwalk>
2000781e:	bf00      	nop

20007820 <__fp_lock_all>:
20007820:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20007824:	f647 0101 	movw	r1, #30721	; 0x7801
20007828:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000782c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007830:	6818      	ldr	r0, [r3, #0]
20007832:	f000 bbb9 	b.w	20007fa8 <_fwalk>
20007836:	bf00      	nop

20007838 <_cleanup_r>:
20007838:	f649 314d 	movw	r1, #39757	; 0x9b4d
2000783c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007840:	f000 bbb2 	b.w	20007fa8 <_fwalk>

20007844 <_cleanup>:
20007844:	f64a 03e0 	movw	r3, #43232	; 0xa8e0
20007848:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000784c:	6818      	ldr	r0, [r3, #0]
2000784e:	e7f3      	b.n	20007838 <_cleanup_r>

20007850 <std>:
20007850:	b510      	push	{r4, lr}
20007852:	4604      	mov	r4, r0
20007854:	2300      	movs	r3, #0
20007856:	305c      	adds	r0, #92	; 0x5c
20007858:	81a1      	strh	r1, [r4, #12]
2000785a:	4619      	mov	r1, r3
2000785c:	81e2      	strh	r2, [r4, #14]
2000785e:	2208      	movs	r2, #8
20007860:	6023      	str	r3, [r4, #0]
20007862:	6063      	str	r3, [r4, #4]
20007864:	60a3      	str	r3, [r4, #8]
20007866:	6663      	str	r3, [r4, #100]	; 0x64
20007868:	6123      	str	r3, [r4, #16]
2000786a:	6163      	str	r3, [r4, #20]
2000786c:	61a3      	str	r3, [r4, #24]
2000786e:	f7fd f913 	bl	20004a98 <memset>
20007872:	f249 70ad 	movw	r0, #38829	; 0x97ad
20007876:	f249 7171 	movw	r1, #38769	; 0x9771
2000787a:	f249 7249 	movw	r2, #38729	; 0x9749
2000787e:	f249 7341 	movw	r3, #38721	; 0x9741
20007882:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007886:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000788a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000788e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007892:	6260      	str	r0, [r4, #36]	; 0x24
20007894:	62a1      	str	r1, [r4, #40]	; 0x28
20007896:	62e2      	str	r2, [r4, #44]	; 0x2c
20007898:	6323      	str	r3, [r4, #48]	; 0x30
2000789a:	6224      	str	r4, [r4, #32]
2000789c:	bd10      	pop	{r4, pc}
2000789e:	bf00      	nop

200078a0 <__sfmoreglue>:
200078a0:	b570      	push	{r4, r5, r6, lr}
200078a2:	2568      	movs	r5, #104	; 0x68
200078a4:	460e      	mov	r6, r1
200078a6:	fb05 f501 	mul.w	r5, r5, r1
200078aa:	f105 010c 	add.w	r1, r5, #12
200078ae:	f000 fc59 	bl	20008164 <_malloc_r>
200078b2:	4604      	mov	r4, r0
200078b4:	b148      	cbz	r0, 200078ca <__sfmoreglue+0x2a>
200078b6:	f100 030c 	add.w	r3, r0, #12
200078ba:	2100      	movs	r1, #0
200078bc:	6046      	str	r6, [r0, #4]
200078be:	462a      	mov	r2, r5
200078c0:	4618      	mov	r0, r3
200078c2:	6021      	str	r1, [r4, #0]
200078c4:	60a3      	str	r3, [r4, #8]
200078c6:	f7fd f8e7 	bl	20004a98 <memset>
200078ca:	4620      	mov	r0, r4
200078cc:	bd70      	pop	{r4, r5, r6, pc}
200078ce:	bf00      	nop

200078d0 <__sfp>:
200078d0:	f64a 03e0 	movw	r3, #43232	; 0xa8e0
200078d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200078d8:	b570      	push	{r4, r5, r6, lr}
200078da:	681d      	ldr	r5, [r3, #0]
200078dc:	4606      	mov	r6, r0
200078de:	69ab      	ldr	r3, [r5, #24]
200078e0:	2b00      	cmp	r3, #0
200078e2:	d02a      	beq.n	2000793a <__sfp+0x6a>
200078e4:	35d8      	adds	r5, #216	; 0xd8
200078e6:	686b      	ldr	r3, [r5, #4]
200078e8:	68ac      	ldr	r4, [r5, #8]
200078ea:	3b01      	subs	r3, #1
200078ec:	d503      	bpl.n	200078f6 <__sfp+0x26>
200078ee:	e020      	b.n	20007932 <__sfp+0x62>
200078f0:	3468      	adds	r4, #104	; 0x68
200078f2:	3b01      	subs	r3, #1
200078f4:	d41d      	bmi.n	20007932 <__sfp+0x62>
200078f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200078fa:	2a00      	cmp	r2, #0
200078fc:	d1f8      	bne.n	200078f0 <__sfp+0x20>
200078fe:	2500      	movs	r5, #0
20007900:	f04f 33ff 	mov.w	r3, #4294967295
20007904:	6665      	str	r5, [r4, #100]	; 0x64
20007906:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000790a:	81e3      	strh	r3, [r4, #14]
2000790c:	4629      	mov	r1, r5
2000790e:	f04f 0301 	mov.w	r3, #1
20007912:	6025      	str	r5, [r4, #0]
20007914:	81a3      	strh	r3, [r4, #12]
20007916:	2208      	movs	r2, #8
20007918:	60a5      	str	r5, [r4, #8]
2000791a:	6065      	str	r5, [r4, #4]
2000791c:	6125      	str	r5, [r4, #16]
2000791e:	6165      	str	r5, [r4, #20]
20007920:	61a5      	str	r5, [r4, #24]
20007922:	f7fd f8b9 	bl	20004a98 <memset>
20007926:	64e5      	str	r5, [r4, #76]	; 0x4c
20007928:	6365      	str	r5, [r4, #52]	; 0x34
2000792a:	63a5      	str	r5, [r4, #56]	; 0x38
2000792c:	64a5      	str	r5, [r4, #72]	; 0x48
2000792e:	4620      	mov	r0, r4
20007930:	bd70      	pop	{r4, r5, r6, pc}
20007932:	6828      	ldr	r0, [r5, #0]
20007934:	b128      	cbz	r0, 20007942 <__sfp+0x72>
20007936:	4605      	mov	r5, r0
20007938:	e7d5      	b.n	200078e6 <__sfp+0x16>
2000793a:	4628      	mov	r0, r5
2000793c:	f000 f80c 	bl	20007958 <__sinit>
20007940:	e7d0      	b.n	200078e4 <__sfp+0x14>
20007942:	4630      	mov	r0, r6
20007944:	2104      	movs	r1, #4
20007946:	f7ff ffab 	bl	200078a0 <__sfmoreglue>
2000794a:	6028      	str	r0, [r5, #0]
2000794c:	2800      	cmp	r0, #0
2000794e:	d1f2      	bne.n	20007936 <__sfp+0x66>
20007950:	230c      	movs	r3, #12
20007952:	4604      	mov	r4, r0
20007954:	6033      	str	r3, [r6, #0]
20007956:	e7ea      	b.n	2000792e <__sfp+0x5e>

20007958 <__sinit>:
20007958:	b570      	push	{r4, r5, r6, lr}
2000795a:	6986      	ldr	r6, [r0, #24]
2000795c:	4604      	mov	r4, r0
2000795e:	b106      	cbz	r6, 20007962 <__sinit+0xa>
20007960:	bd70      	pop	{r4, r5, r6, pc}
20007962:	f647 0339 	movw	r3, #30777	; 0x7839
20007966:	2501      	movs	r5, #1
20007968:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000796c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007970:	6283      	str	r3, [r0, #40]	; 0x28
20007972:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20007976:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000797a:	6185      	str	r5, [r0, #24]
2000797c:	f7ff ffa8 	bl	200078d0 <__sfp>
20007980:	6060      	str	r0, [r4, #4]
20007982:	4620      	mov	r0, r4
20007984:	f7ff ffa4 	bl	200078d0 <__sfp>
20007988:	60a0      	str	r0, [r4, #8]
2000798a:	4620      	mov	r0, r4
2000798c:	f7ff ffa0 	bl	200078d0 <__sfp>
20007990:	4632      	mov	r2, r6
20007992:	2104      	movs	r1, #4
20007994:	4623      	mov	r3, r4
20007996:	60e0      	str	r0, [r4, #12]
20007998:	6860      	ldr	r0, [r4, #4]
2000799a:	f7ff ff59 	bl	20007850 <std>
2000799e:	462a      	mov	r2, r5
200079a0:	68a0      	ldr	r0, [r4, #8]
200079a2:	2109      	movs	r1, #9
200079a4:	4623      	mov	r3, r4
200079a6:	f7ff ff53 	bl	20007850 <std>
200079aa:	4623      	mov	r3, r4
200079ac:	68e0      	ldr	r0, [r4, #12]
200079ae:	2112      	movs	r1, #18
200079b0:	2202      	movs	r2, #2
200079b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200079b6:	e74b      	b.n	20007850 <std>

200079b8 <_malloc_trim_r>:
200079b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200079ba:	f64a 44c0 	movw	r4, #44224	; 0xacc0
200079be:	f2c2 0400 	movt	r4, #8192	; 0x2000
200079c2:	460f      	mov	r7, r1
200079c4:	4605      	mov	r5, r0
200079c6:	f000 fffd 	bl	200089c4 <__malloc_lock>
200079ca:	68a3      	ldr	r3, [r4, #8]
200079cc:	685e      	ldr	r6, [r3, #4]
200079ce:	f026 0603 	bic.w	r6, r6, #3
200079d2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200079d6:	330f      	adds	r3, #15
200079d8:	1bdf      	subs	r7, r3, r7
200079da:	0b3f      	lsrs	r7, r7, #12
200079dc:	3f01      	subs	r7, #1
200079de:	033f      	lsls	r7, r7, #12
200079e0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200079e4:	db07      	blt.n	200079f6 <_malloc_trim_r+0x3e>
200079e6:	2100      	movs	r1, #0
200079e8:	4628      	mov	r0, r5
200079ea:	f001 fe95 	bl	20009718 <_sbrk_r>
200079ee:	68a3      	ldr	r3, [r4, #8]
200079f0:	18f3      	adds	r3, r6, r3
200079f2:	4283      	cmp	r3, r0
200079f4:	d004      	beq.n	20007a00 <_malloc_trim_r+0x48>
200079f6:	4628      	mov	r0, r5
200079f8:	f000 ffe6 	bl	200089c8 <__malloc_unlock>
200079fc:	2000      	movs	r0, #0
200079fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007a00:	4279      	negs	r1, r7
20007a02:	4628      	mov	r0, r5
20007a04:	f001 fe88 	bl	20009718 <_sbrk_r>
20007a08:	f1b0 3fff 	cmp.w	r0, #4294967295
20007a0c:	d010      	beq.n	20007a30 <_malloc_trim_r+0x78>
20007a0e:	68a2      	ldr	r2, [r4, #8]
20007a10:	f24b 130c 	movw	r3, #45324	; 0xb10c
20007a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a18:	1bf6      	subs	r6, r6, r7
20007a1a:	f046 0601 	orr.w	r6, r6, #1
20007a1e:	4628      	mov	r0, r5
20007a20:	6056      	str	r6, [r2, #4]
20007a22:	681a      	ldr	r2, [r3, #0]
20007a24:	1bd7      	subs	r7, r2, r7
20007a26:	601f      	str	r7, [r3, #0]
20007a28:	f000 ffce 	bl	200089c8 <__malloc_unlock>
20007a2c:	2001      	movs	r0, #1
20007a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007a30:	2100      	movs	r1, #0
20007a32:	4628      	mov	r0, r5
20007a34:	f001 fe70 	bl	20009718 <_sbrk_r>
20007a38:	68a3      	ldr	r3, [r4, #8]
20007a3a:	1ac2      	subs	r2, r0, r3
20007a3c:	2a0f      	cmp	r2, #15
20007a3e:	ddda      	ble.n	200079f6 <_malloc_trim_r+0x3e>
20007a40:	f24b 04c8 	movw	r4, #45256	; 0xb0c8
20007a44:	f24b 110c 	movw	r1, #45324	; 0xb10c
20007a48:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007a50:	f042 0201 	orr.w	r2, r2, #1
20007a54:	6824      	ldr	r4, [r4, #0]
20007a56:	1b00      	subs	r0, r0, r4
20007a58:	6008      	str	r0, [r1, #0]
20007a5a:	605a      	str	r2, [r3, #4]
20007a5c:	e7cb      	b.n	200079f6 <_malloc_trim_r+0x3e>
20007a5e:	bf00      	nop

20007a60 <_free_r>:
20007a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007a64:	4605      	mov	r5, r0
20007a66:	460c      	mov	r4, r1
20007a68:	2900      	cmp	r1, #0
20007a6a:	f000 8088 	beq.w	20007b7e <_free_r+0x11e>
20007a6e:	f000 ffa9 	bl	200089c4 <__malloc_lock>
20007a72:	f1a4 0208 	sub.w	r2, r4, #8
20007a76:	f64a 40c0 	movw	r0, #44224	; 0xacc0
20007a7a:	6856      	ldr	r6, [r2, #4]
20007a7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007a80:	f026 0301 	bic.w	r3, r6, #1
20007a84:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007a88:	18d1      	adds	r1, r2, r3
20007a8a:	458c      	cmp	ip, r1
20007a8c:	684f      	ldr	r7, [r1, #4]
20007a8e:	f027 0703 	bic.w	r7, r7, #3
20007a92:	f000 8095 	beq.w	20007bc0 <_free_r+0x160>
20007a96:	f016 0601 	ands.w	r6, r6, #1
20007a9a:	604f      	str	r7, [r1, #4]
20007a9c:	d05f      	beq.n	20007b5e <_free_r+0xfe>
20007a9e:	2600      	movs	r6, #0
20007aa0:	19cc      	adds	r4, r1, r7
20007aa2:	6864      	ldr	r4, [r4, #4]
20007aa4:	f014 0f01 	tst.w	r4, #1
20007aa8:	d106      	bne.n	20007ab8 <_free_r+0x58>
20007aaa:	19db      	adds	r3, r3, r7
20007aac:	2e00      	cmp	r6, #0
20007aae:	d07a      	beq.n	20007ba6 <_free_r+0x146>
20007ab0:	688c      	ldr	r4, [r1, #8]
20007ab2:	68c9      	ldr	r1, [r1, #12]
20007ab4:	608c      	str	r4, [r1, #8]
20007ab6:	60e1      	str	r1, [r4, #12]
20007ab8:	f043 0101 	orr.w	r1, r3, #1
20007abc:	50d3      	str	r3, [r2, r3]
20007abe:	6051      	str	r1, [r2, #4]
20007ac0:	2e00      	cmp	r6, #0
20007ac2:	d147      	bne.n	20007b54 <_free_r+0xf4>
20007ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007ac8:	d35b      	bcc.n	20007b82 <_free_r+0x122>
20007aca:	0a59      	lsrs	r1, r3, #9
20007acc:	2904      	cmp	r1, #4
20007ace:	bf9e      	ittt	ls
20007ad0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007ad4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007ad8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007adc:	d928      	bls.n	20007b30 <_free_r+0xd0>
20007ade:	2914      	cmp	r1, #20
20007ae0:	bf9c      	itt	ls
20007ae2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007ae6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007aea:	d921      	bls.n	20007b30 <_free_r+0xd0>
20007aec:	2954      	cmp	r1, #84	; 0x54
20007aee:	bf9e      	ittt	ls
20007af0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007af4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007af8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007afc:	d918      	bls.n	20007b30 <_free_r+0xd0>
20007afe:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007b02:	bf9e      	ittt	ls
20007b04:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007b08:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20007b0c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007b10:	d90e      	bls.n	20007b30 <_free_r+0xd0>
20007b12:	f240 5c54 	movw	ip, #1364	; 0x554
20007b16:	4561      	cmp	r1, ip
20007b18:	bf95      	itete	ls
20007b1a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007b1e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007b22:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007b26:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007b2a:	bf98      	it	ls
20007b2c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007b30:	1904      	adds	r4, r0, r4
20007b32:	68a1      	ldr	r1, [r4, #8]
20007b34:	42a1      	cmp	r1, r4
20007b36:	d103      	bne.n	20007b40 <_free_r+0xe0>
20007b38:	e064      	b.n	20007c04 <_free_r+0x1a4>
20007b3a:	6889      	ldr	r1, [r1, #8]
20007b3c:	428c      	cmp	r4, r1
20007b3e:	d004      	beq.n	20007b4a <_free_r+0xea>
20007b40:	6848      	ldr	r0, [r1, #4]
20007b42:	f020 0003 	bic.w	r0, r0, #3
20007b46:	4283      	cmp	r3, r0
20007b48:	d3f7      	bcc.n	20007b3a <_free_r+0xda>
20007b4a:	68cb      	ldr	r3, [r1, #12]
20007b4c:	60d3      	str	r3, [r2, #12]
20007b4e:	6091      	str	r1, [r2, #8]
20007b50:	60ca      	str	r2, [r1, #12]
20007b52:	609a      	str	r2, [r3, #8]
20007b54:	4628      	mov	r0, r5
20007b56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007b5a:	f000 bf35 	b.w	200089c8 <__malloc_unlock>
20007b5e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20007b62:	f100 0c08 	add.w	ip, r0, #8
20007b66:	1b12      	subs	r2, r2, r4
20007b68:	191b      	adds	r3, r3, r4
20007b6a:	6894      	ldr	r4, [r2, #8]
20007b6c:	4564      	cmp	r4, ip
20007b6e:	d047      	beq.n	20007c00 <_free_r+0x1a0>
20007b70:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007b74:	f8cc 4008 	str.w	r4, [ip, #8]
20007b78:	f8c4 c00c 	str.w	ip, [r4, #12]
20007b7c:	e790      	b.n	20007aa0 <_free_r+0x40>
20007b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007b82:	08db      	lsrs	r3, r3, #3
20007b84:	f04f 0c01 	mov.w	ip, #1
20007b88:	6846      	ldr	r6, [r0, #4]
20007b8a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20007b8e:	109b      	asrs	r3, r3, #2
20007b90:	fa0c f303 	lsl.w	r3, ip, r3
20007b94:	60d1      	str	r1, [r2, #12]
20007b96:	688c      	ldr	r4, [r1, #8]
20007b98:	ea46 0303 	orr.w	r3, r6, r3
20007b9c:	6043      	str	r3, [r0, #4]
20007b9e:	6094      	str	r4, [r2, #8]
20007ba0:	60e2      	str	r2, [r4, #12]
20007ba2:	608a      	str	r2, [r1, #8]
20007ba4:	e7d6      	b.n	20007b54 <_free_r+0xf4>
20007ba6:	688c      	ldr	r4, [r1, #8]
20007ba8:	4f1c      	ldr	r7, [pc, #112]	; (20007c1c <_free_r+0x1bc>)
20007baa:	42bc      	cmp	r4, r7
20007bac:	d181      	bne.n	20007ab2 <_free_r+0x52>
20007bae:	50d3      	str	r3, [r2, r3]
20007bb0:	f043 0301 	orr.w	r3, r3, #1
20007bb4:	60e2      	str	r2, [r4, #12]
20007bb6:	60a2      	str	r2, [r4, #8]
20007bb8:	6053      	str	r3, [r2, #4]
20007bba:	6094      	str	r4, [r2, #8]
20007bbc:	60d4      	str	r4, [r2, #12]
20007bbe:	e7c9      	b.n	20007b54 <_free_r+0xf4>
20007bc0:	18fb      	adds	r3, r7, r3
20007bc2:	f016 0f01 	tst.w	r6, #1
20007bc6:	d107      	bne.n	20007bd8 <_free_r+0x178>
20007bc8:	f854 1c08 	ldr.w	r1, [r4, #-8]
20007bcc:	1a52      	subs	r2, r2, r1
20007bce:	185b      	adds	r3, r3, r1
20007bd0:	68d4      	ldr	r4, [r2, #12]
20007bd2:	6891      	ldr	r1, [r2, #8]
20007bd4:	60a1      	str	r1, [r4, #8]
20007bd6:	60cc      	str	r4, [r1, #12]
20007bd8:	f24b 01cc 	movw	r1, #45260	; 0xb0cc
20007bdc:	6082      	str	r2, [r0, #8]
20007bde:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007be2:	f043 0001 	orr.w	r0, r3, #1
20007be6:	6050      	str	r0, [r2, #4]
20007be8:	680a      	ldr	r2, [r1, #0]
20007bea:	4293      	cmp	r3, r2
20007bec:	d3b2      	bcc.n	20007b54 <_free_r+0xf4>
20007bee:	f24b 1308 	movw	r3, #45320	; 0xb108
20007bf2:	4628      	mov	r0, r5
20007bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007bf8:	6819      	ldr	r1, [r3, #0]
20007bfa:	f7ff fedd 	bl	200079b8 <_malloc_trim_r>
20007bfe:	e7a9      	b.n	20007b54 <_free_r+0xf4>
20007c00:	2601      	movs	r6, #1
20007c02:	e74d      	b.n	20007aa0 <_free_r+0x40>
20007c04:	2601      	movs	r6, #1
20007c06:	6844      	ldr	r4, [r0, #4]
20007c08:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007c0c:	460b      	mov	r3, r1
20007c0e:	fa06 fc0c 	lsl.w	ip, r6, ip
20007c12:	ea44 040c 	orr.w	r4, r4, ip
20007c16:	6044      	str	r4, [r0, #4]
20007c18:	e798      	b.n	20007b4c <_free_r+0xec>
20007c1a:	bf00      	nop
20007c1c:	2000acc8 	.word	0x2000acc8

20007c20 <__sfvwrite_r>:
20007c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c24:	6893      	ldr	r3, [r2, #8]
20007c26:	b085      	sub	sp, #20
20007c28:	4690      	mov	r8, r2
20007c2a:	460c      	mov	r4, r1
20007c2c:	9003      	str	r0, [sp, #12]
20007c2e:	2b00      	cmp	r3, #0
20007c30:	d064      	beq.n	20007cfc <__sfvwrite_r+0xdc>
20007c32:	8988      	ldrh	r0, [r1, #12]
20007c34:	fa1f fa80 	uxth.w	sl, r0
20007c38:	f01a 0f08 	tst.w	sl, #8
20007c3c:	f000 80a0 	beq.w	20007d80 <__sfvwrite_r+0x160>
20007c40:	690b      	ldr	r3, [r1, #16]
20007c42:	2b00      	cmp	r3, #0
20007c44:	f000 809c 	beq.w	20007d80 <__sfvwrite_r+0x160>
20007c48:	f01a 0b02 	ands.w	fp, sl, #2
20007c4c:	f8d8 5000 	ldr.w	r5, [r8]
20007c50:	bf1c      	itt	ne
20007c52:	f04f 0a00 	movne.w	sl, #0
20007c56:	4657      	movne	r7, sl
20007c58:	d136      	bne.n	20007cc8 <__sfvwrite_r+0xa8>
20007c5a:	f01a 0a01 	ands.w	sl, sl, #1
20007c5e:	bf1d      	ittte	ne
20007c60:	46dc      	movne	ip, fp
20007c62:	46d9      	movne	r9, fp
20007c64:	465f      	movne	r7, fp
20007c66:	4656      	moveq	r6, sl
20007c68:	d152      	bne.n	20007d10 <__sfvwrite_r+0xf0>
20007c6a:	b326      	cbz	r6, 20007cb6 <__sfvwrite_r+0x96>
20007c6c:	b280      	uxth	r0, r0
20007c6e:	68a7      	ldr	r7, [r4, #8]
20007c70:	f410 7f00 	tst.w	r0, #512	; 0x200
20007c74:	f000 808f 	beq.w	20007d96 <__sfvwrite_r+0x176>
20007c78:	42be      	cmp	r6, r7
20007c7a:	46bb      	mov	fp, r7
20007c7c:	f080 80a7 	bcs.w	20007dce <__sfvwrite_r+0x1ae>
20007c80:	6820      	ldr	r0, [r4, #0]
20007c82:	4637      	mov	r7, r6
20007c84:	46b3      	mov	fp, r6
20007c86:	465a      	mov	r2, fp
20007c88:	4651      	mov	r1, sl
20007c8a:	f000 fe3f 	bl	2000890c <memmove>
20007c8e:	68a2      	ldr	r2, [r4, #8]
20007c90:	6823      	ldr	r3, [r4, #0]
20007c92:	46b1      	mov	r9, r6
20007c94:	1bd7      	subs	r7, r2, r7
20007c96:	60a7      	str	r7, [r4, #8]
20007c98:	4637      	mov	r7, r6
20007c9a:	445b      	add	r3, fp
20007c9c:	6023      	str	r3, [r4, #0]
20007c9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007ca2:	ebc9 0606 	rsb	r6, r9, r6
20007ca6:	44ca      	add	sl, r9
20007ca8:	1bdf      	subs	r7, r3, r7
20007caa:	f8c8 7008 	str.w	r7, [r8, #8]
20007cae:	b32f      	cbz	r7, 20007cfc <__sfvwrite_r+0xdc>
20007cb0:	89a0      	ldrh	r0, [r4, #12]
20007cb2:	2e00      	cmp	r6, #0
20007cb4:	d1da      	bne.n	20007c6c <__sfvwrite_r+0x4c>
20007cb6:	f8d5 a000 	ldr.w	sl, [r5]
20007cba:	686e      	ldr	r6, [r5, #4]
20007cbc:	3508      	adds	r5, #8
20007cbe:	e7d4      	b.n	20007c6a <__sfvwrite_r+0x4a>
20007cc0:	f8d5 a000 	ldr.w	sl, [r5]
20007cc4:	686f      	ldr	r7, [r5, #4]
20007cc6:	3508      	adds	r5, #8
20007cc8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007ccc:	bf34      	ite	cc
20007cce:	463b      	movcc	r3, r7
20007cd0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007cd4:	4652      	mov	r2, sl
20007cd6:	9803      	ldr	r0, [sp, #12]
20007cd8:	2f00      	cmp	r7, #0
20007cda:	d0f1      	beq.n	20007cc0 <__sfvwrite_r+0xa0>
20007cdc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007cde:	6a21      	ldr	r1, [r4, #32]
20007ce0:	47b0      	blx	r6
20007ce2:	2800      	cmp	r0, #0
20007ce4:	4482      	add	sl, r0
20007ce6:	ebc0 0707 	rsb	r7, r0, r7
20007cea:	f340 80ec 	ble.w	20007ec6 <__sfvwrite_r+0x2a6>
20007cee:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007cf2:	1a18      	subs	r0, r3, r0
20007cf4:	f8c8 0008 	str.w	r0, [r8, #8]
20007cf8:	2800      	cmp	r0, #0
20007cfa:	d1e5      	bne.n	20007cc8 <__sfvwrite_r+0xa8>
20007cfc:	2000      	movs	r0, #0
20007cfe:	b005      	add	sp, #20
20007d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007d04:	f8d5 9000 	ldr.w	r9, [r5]
20007d08:	f04f 0c00 	mov.w	ip, #0
20007d0c:	686f      	ldr	r7, [r5, #4]
20007d0e:	3508      	adds	r5, #8
20007d10:	2f00      	cmp	r7, #0
20007d12:	d0f7      	beq.n	20007d04 <__sfvwrite_r+0xe4>
20007d14:	f1bc 0f00 	cmp.w	ip, #0
20007d18:	f000 80b5 	beq.w	20007e86 <__sfvwrite_r+0x266>
20007d1c:	6963      	ldr	r3, [r4, #20]
20007d1e:	45bb      	cmp	fp, r7
20007d20:	bf34      	ite	cc
20007d22:	46da      	movcc	sl, fp
20007d24:	46ba      	movcs	sl, r7
20007d26:	68a6      	ldr	r6, [r4, #8]
20007d28:	6820      	ldr	r0, [r4, #0]
20007d2a:	6922      	ldr	r2, [r4, #16]
20007d2c:	199e      	adds	r6, r3, r6
20007d2e:	4290      	cmp	r0, r2
20007d30:	bf94      	ite	ls
20007d32:	2200      	movls	r2, #0
20007d34:	2201      	movhi	r2, #1
20007d36:	45b2      	cmp	sl, r6
20007d38:	bfd4      	ite	le
20007d3a:	2200      	movle	r2, #0
20007d3c:	f002 0201 	andgt.w	r2, r2, #1
20007d40:	2a00      	cmp	r2, #0
20007d42:	f040 80ae 	bne.w	20007ea2 <__sfvwrite_r+0x282>
20007d46:	459a      	cmp	sl, r3
20007d48:	f2c0 8082 	blt.w	20007e50 <__sfvwrite_r+0x230>
20007d4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007d4e:	464a      	mov	r2, r9
20007d50:	f8cd c004 	str.w	ip, [sp, #4]
20007d54:	9803      	ldr	r0, [sp, #12]
20007d56:	6a21      	ldr	r1, [r4, #32]
20007d58:	47b0      	blx	r6
20007d5a:	f8dd c004 	ldr.w	ip, [sp, #4]
20007d5e:	1e06      	subs	r6, r0, #0
20007d60:	f340 80b1 	ble.w	20007ec6 <__sfvwrite_r+0x2a6>
20007d64:	ebbb 0b06 	subs.w	fp, fp, r6
20007d68:	f000 8086 	beq.w	20007e78 <__sfvwrite_r+0x258>
20007d6c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007d70:	44b1      	add	r9, r6
20007d72:	1bbf      	subs	r7, r7, r6
20007d74:	1b9e      	subs	r6, r3, r6
20007d76:	f8c8 6008 	str.w	r6, [r8, #8]
20007d7a:	2e00      	cmp	r6, #0
20007d7c:	d1c8      	bne.n	20007d10 <__sfvwrite_r+0xf0>
20007d7e:	e7bd      	b.n	20007cfc <__sfvwrite_r+0xdc>
20007d80:	9803      	ldr	r0, [sp, #12]
20007d82:	4621      	mov	r1, r4
20007d84:	f7fe fc18 	bl	200065b8 <__swsetup_r>
20007d88:	2800      	cmp	r0, #0
20007d8a:	f040 80d4 	bne.w	20007f36 <__sfvwrite_r+0x316>
20007d8e:	89a0      	ldrh	r0, [r4, #12]
20007d90:	fa1f fa80 	uxth.w	sl, r0
20007d94:	e758      	b.n	20007c48 <__sfvwrite_r+0x28>
20007d96:	6820      	ldr	r0, [r4, #0]
20007d98:	46b9      	mov	r9, r7
20007d9a:	6923      	ldr	r3, [r4, #16]
20007d9c:	4298      	cmp	r0, r3
20007d9e:	bf94      	ite	ls
20007da0:	2300      	movls	r3, #0
20007da2:	2301      	movhi	r3, #1
20007da4:	42b7      	cmp	r7, r6
20007da6:	bf2c      	ite	cs
20007da8:	2300      	movcs	r3, #0
20007daa:	f003 0301 	andcc.w	r3, r3, #1
20007dae:	2b00      	cmp	r3, #0
20007db0:	f040 809d 	bne.w	20007eee <__sfvwrite_r+0x2ce>
20007db4:	6963      	ldr	r3, [r4, #20]
20007db6:	429e      	cmp	r6, r3
20007db8:	f0c0 808c 	bcc.w	20007ed4 <__sfvwrite_r+0x2b4>
20007dbc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007dbe:	4652      	mov	r2, sl
20007dc0:	9803      	ldr	r0, [sp, #12]
20007dc2:	6a21      	ldr	r1, [r4, #32]
20007dc4:	47b8      	blx	r7
20007dc6:	1e07      	subs	r7, r0, #0
20007dc8:	dd7d      	ble.n	20007ec6 <__sfvwrite_r+0x2a6>
20007dca:	46b9      	mov	r9, r7
20007dcc:	e767      	b.n	20007c9e <__sfvwrite_r+0x7e>
20007dce:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007dd2:	bf08      	it	eq
20007dd4:	6820      	ldreq	r0, [r4, #0]
20007dd6:	f43f af56 	beq.w	20007c86 <__sfvwrite_r+0x66>
20007dda:	6962      	ldr	r2, [r4, #20]
20007ddc:	6921      	ldr	r1, [r4, #16]
20007dde:	6823      	ldr	r3, [r4, #0]
20007de0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007de4:	1a5b      	subs	r3, r3, r1
20007de6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007dea:	f103 0c01 	add.w	ip, r3, #1
20007dee:	44b4      	add	ip, r6
20007df0:	ea4f 0969 	mov.w	r9, r9, asr #1
20007df4:	45e1      	cmp	r9, ip
20007df6:	464a      	mov	r2, r9
20007df8:	bf3c      	itt	cc
20007dfa:	46e1      	movcc	r9, ip
20007dfc:	464a      	movcc	r2, r9
20007dfe:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007e02:	f000 8083 	beq.w	20007f0c <__sfvwrite_r+0x2ec>
20007e06:	4611      	mov	r1, r2
20007e08:	9803      	ldr	r0, [sp, #12]
20007e0a:	9302      	str	r3, [sp, #8]
20007e0c:	f000 f9aa 	bl	20008164 <_malloc_r>
20007e10:	9b02      	ldr	r3, [sp, #8]
20007e12:	2800      	cmp	r0, #0
20007e14:	f000 8099 	beq.w	20007f4a <__sfvwrite_r+0x32a>
20007e18:	461a      	mov	r2, r3
20007e1a:	6921      	ldr	r1, [r4, #16]
20007e1c:	9302      	str	r3, [sp, #8]
20007e1e:	9001      	str	r0, [sp, #4]
20007e20:	f000 fcac 	bl	2000877c <memcpy>
20007e24:	89a2      	ldrh	r2, [r4, #12]
20007e26:	9b02      	ldr	r3, [sp, #8]
20007e28:	f8dd c004 	ldr.w	ip, [sp, #4]
20007e2c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007e30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007e34:	81a2      	strh	r2, [r4, #12]
20007e36:	ebc3 0209 	rsb	r2, r3, r9
20007e3a:	eb0c 0003 	add.w	r0, ip, r3
20007e3e:	4637      	mov	r7, r6
20007e40:	46b3      	mov	fp, r6
20007e42:	60a2      	str	r2, [r4, #8]
20007e44:	f8c4 c010 	str.w	ip, [r4, #16]
20007e48:	6020      	str	r0, [r4, #0]
20007e4a:	f8c4 9014 	str.w	r9, [r4, #20]
20007e4e:	e71a      	b.n	20007c86 <__sfvwrite_r+0x66>
20007e50:	4652      	mov	r2, sl
20007e52:	4649      	mov	r1, r9
20007e54:	4656      	mov	r6, sl
20007e56:	f8cd c004 	str.w	ip, [sp, #4]
20007e5a:	f000 fd57 	bl	2000890c <memmove>
20007e5e:	68a2      	ldr	r2, [r4, #8]
20007e60:	6823      	ldr	r3, [r4, #0]
20007e62:	ebbb 0b06 	subs.w	fp, fp, r6
20007e66:	ebca 0202 	rsb	r2, sl, r2
20007e6a:	f8dd c004 	ldr.w	ip, [sp, #4]
20007e6e:	4453      	add	r3, sl
20007e70:	60a2      	str	r2, [r4, #8]
20007e72:	6023      	str	r3, [r4, #0]
20007e74:	f47f af7a 	bne.w	20007d6c <__sfvwrite_r+0x14c>
20007e78:	9803      	ldr	r0, [sp, #12]
20007e7a:	4621      	mov	r1, r4
20007e7c:	f7ff fbfc 	bl	20007678 <_fflush_r>
20007e80:	bb08      	cbnz	r0, 20007ec6 <__sfvwrite_r+0x2a6>
20007e82:	46dc      	mov	ip, fp
20007e84:	e772      	b.n	20007d6c <__sfvwrite_r+0x14c>
20007e86:	4648      	mov	r0, r9
20007e88:	210a      	movs	r1, #10
20007e8a:	463a      	mov	r2, r7
20007e8c:	f000 fc3c 	bl	20008708 <memchr>
20007e90:	2800      	cmp	r0, #0
20007e92:	d04b      	beq.n	20007f2c <__sfvwrite_r+0x30c>
20007e94:	f100 0b01 	add.w	fp, r0, #1
20007e98:	f04f 0c01 	mov.w	ip, #1
20007e9c:	ebc9 0b0b 	rsb	fp, r9, fp
20007ea0:	e73c      	b.n	20007d1c <__sfvwrite_r+0xfc>
20007ea2:	4649      	mov	r1, r9
20007ea4:	4632      	mov	r2, r6
20007ea6:	f8cd c004 	str.w	ip, [sp, #4]
20007eaa:	f000 fd2f 	bl	2000890c <memmove>
20007eae:	6823      	ldr	r3, [r4, #0]
20007eb0:	4621      	mov	r1, r4
20007eb2:	9803      	ldr	r0, [sp, #12]
20007eb4:	199b      	adds	r3, r3, r6
20007eb6:	6023      	str	r3, [r4, #0]
20007eb8:	f7ff fbde 	bl	20007678 <_fflush_r>
20007ebc:	f8dd c004 	ldr.w	ip, [sp, #4]
20007ec0:	2800      	cmp	r0, #0
20007ec2:	f43f af4f 	beq.w	20007d64 <__sfvwrite_r+0x144>
20007ec6:	89a3      	ldrh	r3, [r4, #12]
20007ec8:	f04f 30ff 	mov.w	r0, #4294967295
20007ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007ed0:	81a3      	strh	r3, [r4, #12]
20007ed2:	e714      	b.n	20007cfe <__sfvwrite_r+0xde>
20007ed4:	4632      	mov	r2, r6
20007ed6:	4651      	mov	r1, sl
20007ed8:	f000 fd18 	bl	2000890c <memmove>
20007edc:	68a2      	ldr	r2, [r4, #8]
20007ede:	6823      	ldr	r3, [r4, #0]
20007ee0:	4637      	mov	r7, r6
20007ee2:	1b92      	subs	r2, r2, r6
20007ee4:	46b1      	mov	r9, r6
20007ee6:	199b      	adds	r3, r3, r6
20007ee8:	60a2      	str	r2, [r4, #8]
20007eea:	6023      	str	r3, [r4, #0]
20007eec:	e6d7      	b.n	20007c9e <__sfvwrite_r+0x7e>
20007eee:	4651      	mov	r1, sl
20007ef0:	463a      	mov	r2, r7
20007ef2:	f000 fd0b 	bl	2000890c <memmove>
20007ef6:	6823      	ldr	r3, [r4, #0]
20007ef8:	9803      	ldr	r0, [sp, #12]
20007efa:	4621      	mov	r1, r4
20007efc:	19db      	adds	r3, r3, r7
20007efe:	6023      	str	r3, [r4, #0]
20007f00:	f7ff fbba 	bl	20007678 <_fflush_r>
20007f04:	2800      	cmp	r0, #0
20007f06:	f43f aeca 	beq.w	20007c9e <__sfvwrite_r+0x7e>
20007f0a:	e7dc      	b.n	20007ec6 <__sfvwrite_r+0x2a6>
20007f0c:	9803      	ldr	r0, [sp, #12]
20007f0e:	9302      	str	r3, [sp, #8]
20007f10:	f001 fa08 	bl	20009324 <_realloc_r>
20007f14:	9b02      	ldr	r3, [sp, #8]
20007f16:	4684      	mov	ip, r0
20007f18:	2800      	cmp	r0, #0
20007f1a:	d18c      	bne.n	20007e36 <__sfvwrite_r+0x216>
20007f1c:	6921      	ldr	r1, [r4, #16]
20007f1e:	9803      	ldr	r0, [sp, #12]
20007f20:	f7ff fd9e 	bl	20007a60 <_free_r>
20007f24:	9903      	ldr	r1, [sp, #12]
20007f26:	230c      	movs	r3, #12
20007f28:	600b      	str	r3, [r1, #0]
20007f2a:	e7cc      	b.n	20007ec6 <__sfvwrite_r+0x2a6>
20007f2c:	f107 0b01 	add.w	fp, r7, #1
20007f30:	f04f 0c01 	mov.w	ip, #1
20007f34:	e6f2      	b.n	20007d1c <__sfvwrite_r+0xfc>
20007f36:	9903      	ldr	r1, [sp, #12]
20007f38:	2209      	movs	r2, #9
20007f3a:	89a3      	ldrh	r3, [r4, #12]
20007f3c:	f04f 30ff 	mov.w	r0, #4294967295
20007f40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007f44:	600a      	str	r2, [r1, #0]
20007f46:	81a3      	strh	r3, [r4, #12]
20007f48:	e6d9      	b.n	20007cfe <__sfvwrite_r+0xde>
20007f4a:	9a03      	ldr	r2, [sp, #12]
20007f4c:	230c      	movs	r3, #12
20007f4e:	6013      	str	r3, [r2, #0]
20007f50:	e7b9      	b.n	20007ec6 <__sfvwrite_r+0x2a6>
20007f52:	bf00      	nop

20007f54 <_fwalk_reent>:
20007f54:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007f58:	4607      	mov	r7, r0
20007f5a:	468a      	mov	sl, r1
20007f5c:	f7ff fc48 	bl	200077f0 <__sfp_lock_acquire>
20007f60:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007f64:	bf08      	it	eq
20007f66:	46b0      	moveq	r8, r6
20007f68:	d018      	beq.n	20007f9c <_fwalk_reent+0x48>
20007f6a:	f04f 0800 	mov.w	r8, #0
20007f6e:	6875      	ldr	r5, [r6, #4]
20007f70:	68b4      	ldr	r4, [r6, #8]
20007f72:	3d01      	subs	r5, #1
20007f74:	d40f      	bmi.n	20007f96 <_fwalk_reent+0x42>
20007f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007f7a:	b14b      	cbz	r3, 20007f90 <_fwalk_reent+0x3c>
20007f7c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007f80:	4621      	mov	r1, r4
20007f82:	4638      	mov	r0, r7
20007f84:	f1b3 3fff 	cmp.w	r3, #4294967295
20007f88:	d002      	beq.n	20007f90 <_fwalk_reent+0x3c>
20007f8a:	47d0      	blx	sl
20007f8c:	ea48 0800 	orr.w	r8, r8, r0
20007f90:	3468      	adds	r4, #104	; 0x68
20007f92:	3d01      	subs	r5, #1
20007f94:	d5ef      	bpl.n	20007f76 <_fwalk_reent+0x22>
20007f96:	6836      	ldr	r6, [r6, #0]
20007f98:	2e00      	cmp	r6, #0
20007f9a:	d1e8      	bne.n	20007f6e <_fwalk_reent+0x1a>
20007f9c:	f7ff fc2a 	bl	200077f4 <__sfp_lock_release>
20007fa0:	4640      	mov	r0, r8
20007fa2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007fa6:	bf00      	nop

20007fa8 <_fwalk>:
20007fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007fac:	4606      	mov	r6, r0
20007fae:	4688      	mov	r8, r1
20007fb0:	f7ff fc1e 	bl	200077f0 <__sfp_lock_acquire>
20007fb4:	36d8      	adds	r6, #216	; 0xd8
20007fb6:	bf08      	it	eq
20007fb8:	4637      	moveq	r7, r6
20007fba:	d015      	beq.n	20007fe8 <_fwalk+0x40>
20007fbc:	2700      	movs	r7, #0
20007fbe:	6875      	ldr	r5, [r6, #4]
20007fc0:	68b4      	ldr	r4, [r6, #8]
20007fc2:	3d01      	subs	r5, #1
20007fc4:	d40d      	bmi.n	20007fe2 <_fwalk+0x3a>
20007fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007fca:	b13b      	cbz	r3, 20007fdc <_fwalk+0x34>
20007fcc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007fd0:	4620      	mov	r0, r4
20007fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
20007fd6:	d001      	beq.n	20007fdc <_fwalk+0x34>
20007fd8:	47c0      	blx	r8
20007fda:	4307      	orrs	r7, r0
20007fdc:	3468      	adds	r4, #104	; 0x68
20007fde:	3d01      	subs	r5, #1
20007fe0:	d5f1      	bpl.n	20007fc6 <_fwalk+0x1e>
20007fe2:	6836      	ldr	r6, [r6, #0]
20007fe4:	2e00      	cmp	r6, #0
20007fe6:	d1ea      	bne.n	20007fbe <_fwalk+0x16>
20007fe8:	f7ff fc04 	bl	200077f4 <__sfp_lock_release>
20007fec:	4638      	mov	r0, r7
20007fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007ff2:	bf00      	nop

20007ff4 <__locale_charset>:
20007ff4:	f64a 13bc 	movw	r3, #43452	; 0xa9bc
20007ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ffc:	6818      	ldr	r0, [r3, #0]
20007ffe:	4770      	bx	lr

20008000 <_localeconv_r>:
20008000:	4800      	ldr	r0, [pc, #0]	; (20008004 <_localeconv_r+0x4>)
20008002:	4770      	bx	lr
20008004:	2000a9c0 	.word	0x2000a9c0

20008008 <localeconv>:
20008008:	4800      	ldr	r0, [pc, #0]	; (2000800c <localeconv+0x4>)
2000800a:	4770      	bx	lr
2000800c:	2000a9c0 	.word	0x2000a9c0

20008010 <_setlocale_r>:
20008010:	b570      	push	{r4, r5, r6, lr}
20008012:	4605      	mov	r5, r0
20008014:	460e      	mov	r6, r1
20008016:	4614      	mov	r4, r2
20008018:	b172      	cbz	r2, 20008038 <_setlocale_r+0x28>
2000801a:	f64a 01e4 	movw	r1, #43236	; 0xa8e4
2000801e:	4610      	mov	r0, r2
20008020:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008024:	f001 fbd4 	bl	200097d0 <strcmp>
20008028:	b958      	cbnz	r0, 20008042 <_setlocale_r+0x32>
2000802a:	f64a 00e4 	movw	r0, #43236	; 0xa8e4
2000802e:	622c      	str	r4, [r5, #32]
20008030:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008034:	61ee      	str	r6, [r5, #28]
20008036:	bd70      	pop	{r4, r5, r6, pc}
20008038:	f64a 00e4 	movw	r0, #43236	; 0xa8e4
2000803c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008040:	bd70      	pop	{r4, r5, r6, pc}
20008042:	f64a 1118 	movw	r1, #43288	; 0xa918
20008046:	4620      	mov	r0, r4
20008048:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000804c:	f001 fbc0 	bl	200097d0 <strcmp>
20008050:	2800      	cmp	r0, #0
20008052:	d0ea      	beq.n	2000802a <_setlocale_r+0x1a>
20008054:	2000      	movs	r0, #0
20008056:	bd70      	pop	{r4, r5, r6, pc}

20008058 <setlocale>:
20008058:	f64a 33cc 	movw	r3, #43980	; 0xabcc
2000805c:	460a      	mov	r2, r1
2000805e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008062:	4601      	mov	r1, r0
20008064:	6818      	ldr	r0, [r3, #0]
20008066:	e7d3      	b.n	20008010 <_setlocale_r>

20008068 <__smakebuf_r>:
20008068:	898b      	ldrh	r3, [r1, #12]
2000806a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000806c:	460c      	mov	r4, r1
2000806e:	b29a      	uxth	r2, r3
20008070:	b091      	sub	sp, #68	; 0x44
20008072:	f012 0f02 	tst.w	r2, #2
20008076:	4605      	mov	r5, r0
20008078:	d141      	bne.n	200080fe <__smakebuf_r+0x96>
2000807a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000807e:	2900      	cmp	r1, #0
20008080:	db18      	blt.n	200080b4 <__smakebuf_r+0x4c>
20008082:	aa01      	add	r2, sp, #4
20008084:	f001 fd6a 	bl	20009b5c <_fstat_r>
20008088:	2800      	cmp	r0, #0
2000808a:	db11      	blt.n	200080b0 <__smakebuf_r+0x48>
2000808c:	9b02      	ldr	r3, [sp, #8]
2000808e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20008092:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20008096:	bf14      	ite	ne
20008098:	2700      	movne	r7, #0
2000809a:	2701      	moveq	r7, #1
2000809c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200080a0:	d040      	beq.n	20008124 <__smakebuf_r+0xbc>
200080a2:	89a3      	ldrh	r3, [r4, #12]
200080a4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200080a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200080ac:	81a3      	strh	r3, [r4, #12]
200080ae:	e00b      	b.n	200080c8 <__smakebuf_r+0x60>
200080b0:	89a3      	ldrh	r3, [r4, #12]
200080b2:	b29a      	uxth	r2, r3
200080b4:	f012 0f80 	tst.w	r2, #128	; 0x80
200080b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200080bc:	bf0c      	ite	eq
200080be:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200080c2:	2640      	movne	r6, #64	; 0x40
200080c4:	2700      	movs	r7, #0
200080c6:	81a3      	strh	r3, [r4, #12]
200080c8:	4628      	mov	r0, r5
200080ca:	4631      	mov	r1, r6
200080cc:	f000 f84a 	bl	20008164 <_malloc_r>
200080d0:	b170      	cbz	r0, 200080f0 <__smakebuf_r+0x88>
200080d2:	89a1      	ldrh	r1, [r4, #12]
200080d4:	f647 0239 	movw	r2, #30777	; 0x7839
200080d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200080dc:	6120      	str	r0, [r4, #16]
200080de:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200080e2:	6166      	str	r6, [r4, #20]
200080e4:	62aa      	str	r2, [r5, #40]	; 0x28
200080e6:	81a1      	strh	r1, [r4, #12]
200080e8:	6020      	str	r0, [r4, #0]
200080ea:	b97f      	cbnz	r7, 2000810c <__smakebuf_r+0xa4>
200080ec:	b011      	add	sp, #68	; 0x44
200080ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
200080f0:	89a3      	ldrh	r3, [r4, #12]
200080f2:	f413 7f00 	tst.w	r3, #512	; 0x200
200080f6:	d1f9      	bne.n	200080ec <__smakebuf_r+0x84>
200080f8:	f043 0302 	orr.w	r3, r3, #2
200080fc:	81a3      	strh	r3, [r4, #12]
200080fe:	f104 0347 	add.w	r3, r4, #71	; 0x47
20008102:	6123      	str	r3, [r4, #16]
20008104:	6023      	str	r3, [r4, #0]
20008106:	2301      	movs	r3, #1
20008108:	6163      	str	r3, [r4, #20]
2000810a:	e7ef      	b.n	200080ec <__smakebuf_r+0x84>
2000810c:	4628      	mov	r0, r5
2000810e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008112:	f001 fd39 	bl	20009b88 <_isatty_r>
20008116:	2800      	cmp	r0, #0
20008118:	d0e8      	beq.n	200080ec <__smakebuf_r+0x84>
2000811a:	89a3      	ldrh	r3, [r4, #12]
2000811c:	f043 0301 	orr.w	r3, r3, #1
20008120:	81a3      	strh	r3, [r4, #12]
20008122:	e7e3      	b.n	200080ec <__smakebuf_r+0x84>
20008124:	f249 7349 	movw	r3, #38729	; 0x9749
20008128:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000812a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000812e:	429a      	cmp	r2, r3
20008130:	d1b7      	bne.n	200080a2 <__smakebuf_r+0x3a>
20008132:	89a2      	ldrh	r2, [r4, #12]
20008134:	f44f 6380 	mov.w	r3, #1024	; 0x400
20008138:	461e      	mov	r6, r3
2000813a:	6523      	str	r3, [r4, #80]	; 0x50
2000813c:	ea42 0303 	orr.w	r3, r2, r3
20008140:	81a3      	strh	r3, [r4, #12]
20008142:	e7c1      	b.n	200080c8 <__smakebuf_r+0x60>

20008144 <free>:
20008144:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20008148:	4601      	mov	r1, r0
2000814a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000814e:	6818      	ldr	r0, [r3, #0]
20008150:	f7ff bc86 	b.w	20007a60 <_free_r>

20008154 <malloc>:
20008154:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20008158:	4601      	mov	r1, r0
2000815a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000815e:	6818      	ldr	r0, [r3, #0]
20008160:	f000 b800 	b.w	20008164 <_malloc_r>

20008164 <_malloc_r>:
20008164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008168:	f101 040b 	add.w	r4, r1, #11
2000816c:	2c16      	cmp	r4, #22
2000816e:	b083      	sub	sp, #12
20008170:	4606      	mov	r6, r0
20008172:	d82f      	bhi.n	200081d4 <_malloc_r+0x70>
20008174:	2300      	movs	r3, #0
20008176:	2410      	movs	r4, #16
20008178:	428c      	cmp	r4, r1
2000817a:	bf2c      	ite	cs
2000817c:	4619      	movcs	r1, r3
2000817e:	f043 0101 	orrcc.w	r1, r3, #1
20008182:	2900      	cmp	r1, #0
20008184:	d130      	bne.n	200081e8 <_malloc_r+0x84>
20008186:	4630      	mov	r0, r6
20008188:	f000 fc1c 	bl	200089c4 <__malloc_lock>
2000818c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20008190:	d22e      	bcs.n	200081f0 <_malloc_r+0x8c>
20008192:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20008196:	f64a 45c0 	movw	r5, #44224	; 0xacc0
2000819a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000819e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200081a2:	68d3      	ldr	r3, [r2, #12]
200081a4:	4293      	cmp	r3, r2
200081a6:	f000 8206 	beq.w	200085b6 <_malloc_r+0x452>
200081aa:	685a      	ldr	r2, [r3, #4]
200081ac:	f103 0508 	add.w	r5, r3, #8
200081b0:	68d9      	ldr	r1, [r3, #12]
200081b2:	4630      	mov	r0, r6
200081b4:	f022 0c03 	bic.w	ip, r2, #3
200081b8:	689a      	ldr	r2, [r3, #8]
200081ba:	4463      	add	r3, ip
200081bc:	685c      	ldr	r4, [r3, #4]
200081be:	608a      	str	r2, [r1, #8]
200081c0:	f044 0401 	orr.w	r4, r4, #1
200081c4:	60d1      	str	r1, [r2, #12]
200081c6:	605c      	str	r4, [r3, #4]
200081c8:	f000 fbfe 	bl	200089c8 <__malloc_unlock>
200081cc:	4628      	mov	r0, r5
200081ce:	b003      	add	sp, #12
200081d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200081d4:	f024 0407 	bic.w	r4, r4, #7
200081d8:	0fe3      	lsrs	r3, r4, #31
200081da:	428c      	cmp	r4, r1
200081dc:	bf2c      	ite	cs
200081de:	4619      	movcs	r1, r3
200081e0:	f043 0101 	orrcc.w	r1, r3, #1
200081e4:	2900      	cmp	r1, #0
200081e6:	d0ce      	beq.n	20008186 <_malloc_r+0x22>
200081e8:	230c      	movs	r3, #12
200081ea:	2500      	movs	r5, #0
200081ec:	6033      	str	r3, [r6, #0]
200081ee:	e7ed      	b.n	200081cc <_malloc_r+0x68>
200081f0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200081f4:	bf04      	itt	eq
200081f6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200081fa:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200081fe:	f040 8090 	bne.w	20008322 <_malloc_r+0x1be>
20008202:	f64a 45c0 	movw	r5, #44224	; 0xacc0
20008206:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000820a:	1828      	adds	r0, r5, r0
2000820c:	68c3      	ldr	r3, [r0, #12]
2000820e:	4298      	cmp	r0, r3
20008210:	d106      	bne.n	20008220 <_malloc_r+0xbc>
20008212:	e00d      	b.n	20008230 <_malloc_r+0xcc>
20008214:	2a00      	cmp	r2, #0
20008216:	f280 816f 	bge.w	200084f8 <_malloc_r+0x394>
2000821a:	68db      	ldr	r3, [r3, #12]
2000821c:	4298      	cmp	r0, r3
2000821e:	d007      	beq.n	20008230 <_malloc_r+0xcc>
20008220:	6859      	ldr	r1, [r3, #4]
20008222:	f021 0103 	bic.w	r1, r1, #3
20008226:	1b0a      	subs	r2, r1, r4
20008228:	2a0f      	cmp	r2, #15
2000822a:	ddf3      	ble.n	20008214 <_malloc_r+0xb0>
2000822c:	f10e 3eff 	add.w	lr, lr, #4294967295
20008230:	f10e 0e01 	add.w	lr, lr, #1
20008234:	f64a 47c0 	movw	r7, #44224	; 0xacc0
20008238:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000823c:	f107 0108 	add.w	r1, r7, #8
20008240:	688b      	ldr	r3, [r1, #8]
20008242:	4299      	cmp	r1, r3
20008244:	bf08      	it	eq
20008246:	687a      	ldreq	r2, [r7, #4]
20008248:	d026      	beq.n	20008298 <_malloc_r+0x134>
2000824a:	685a      	ldr	r2, [r3, #4]
2000824c:	f022 0c03 	bic.w	ip, r2, #3
20008250:	ebc4 020c 	rsb	r2, r4, ip
20008254:	2a0f      	cmp	r2, #15
20008256:	f300 8194 	bgt.w	20008582 <_malloc_r+0x41e>
2000825a:	2a00      	cmp	r2, #0
2000825c:	60c9      	str	r1, [r1, #12]
2000825e:	6089      	str	r1, [r1, #8]
20008260:	f280 8099 	bge.w	20008396 <_malloc_r+0x232>
20008264:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20008268:	f080 8165 	bcs.w	20008536 <_malloc_r+0x3d2>
2000826c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20008270:	f04f 0a01 	mov.w	sl, #1
20008274:	687a      	ldr	r2, [r7, #4]
20008276:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000827a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000827e:	fa0a fc0c 	lsl.w	ip, sl, ip
20008282:	60d8      	str	r0, [r3, #12]
20008284:	f8d0 8008 	ldr.w	r8, [r0, #8]
20008288:	ea4c 0202 	orr.w	r2, ip, r2
2000828c:	607a      	str	r2, [r7, #4]
2000828e:	f8c3 8008 	str.w	r8, [r3, #8]
20008292:	f8c8 300c 	str.w	r3, [r8, #12]
20008296:	6083      	str	r3, [r0, #8]
20008298:	f04f 0c01 	mov.w	ip, #1
2000829c:	ea4f 03ae 	mov.w	r3, lr, asr #2
200082a0:	fa0c fc03 	lsl.w	ip, ip, r3
200082a4:	4594      	cmp	ip, r2
200082a6:	f200 8082 	bhi.w	200083ae <_malloc_r+0x24a>
200082aa:	ea12 0f0c 	tst.w	r2, ip
200082ae:	d108      	bne.n	200082c2 <_malloc_r+0x15e>
200082b0:	f02e 0e03 	bic.w	lr, lr, #3
200082b4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200082b8:	f10e 0e04 	add.w	lr, lr, #4
200082bc:	ea12 0f0c 	tst.w	r2, ip
200082c0:	d0f8      	beq.n	200082b4 <_malloc_r+0x150>
200082c2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200082c6:	46f2      	mov	sl, lr
200082c8:	46c8      	mov	r8, r9
200082ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
200082ce:	4598      	cmp	r8, r3
200082d0:	d107      	bne.n	200082e2 <_malloc_r+0x17e>
200082d2:	e168      	b.n	200085a6 <_malloc_r+0x442>
200082d4:	2a00      	cmp	r2, #0
200082d6:	f280 8178 	bge.w	200085ca <_malloc_r+0x466>
200082da:	68db      	ldr	r3, [r3, #12]
200082dc:	4598      	cmp	r8, r3
200082de:	f000 8162 	beq.w	200085a6 <_malloc_r+0x442>
200082e2:	6858      	ldr	r0, [r3, #4]
200082e4:	f020 0003 	bic.w	r0, r0, #3
200082e8:	1b02      	subs	r2, r0, r4
200082ea:	2a0f      	cmp	r2, #15
200082ec:	ddf2      	ble.n	200082d4 <_malloc_r+0x170>
200082ee:	461d      	mov	r5, r3
200082f0:	191f      	adds	r7, r3, r4
200082f2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200082f6:	f044 0e01 	orr.w	lr, r4, #1
200082fa:	f855 4f08 	ldr.w	r4, [r5, #8]!
200082fe:	4630      	mov	r0, r6
20008300:	50ba      	str	r2, [r7, r2]
20008302:	f042 0201 	orr.w	r2, r2, #1
20008306:	f8c3 e004 	str.w	lr, [r3, #4]
2000830a:	f8cc 4008 	str.w	r4, [ip, #8]
2000830e:	f8c4 c00c 	str.w	ip, [r4, #12]
20008312:	608f      	str	r7, [r1, #8]
20008314:	60cf      	str	r7, [r1, #12]
20008316:	607a      	str	r2, [r7, #4]
20008318:	60b9      	str	r1, [r7, #8]
2000831a:	60f9      	str	r1, [r7, #12]
2000831c:	f000 fb54 	bl	200089c8 <__malloc_unlock>
20008320:	e754      	b.n	200081cc <_malloc_r+0x68>
20008322:	f1be 0f04 	cmp.w	lr, #4
20008326:	bf9e      	ittt	ls
20008328:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000832c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20008330:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008334:	f67f af65 	bls.w	20008202 <_malloc_r+0x9e>
20008338:	f1be 0f14 	cmp.w	lr, #20
2000833c:	bf9c      	itt	ls
2000833e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20008342:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008346:	f67f af5c 	bls.w	20008202 <_malloc_r+0x9e>
2000834a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000834e:	bf9e      	ittt	ls
20008350:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20008354:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20008358:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000835c:	f67f af51 	bls.w	20008202 <_malloc_r+0x9e>
20008360:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20008364:	bf9e      	ittt	ls
20008366:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000836a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000836e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008372:	f67f af46 	bls.w	20008202 <_malloc_r+0x9e>
20008376:	f240 5354 	movw	r3, #1364	; 0x554
2000837a:	459e      	cmp	lr, r3
2000837c:	bf95      	itete	ls
2000837e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20008382:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20008386:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000838a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000838e:	bf98      	it	ls
20008390:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008394:	e735      	b.n	20008202 <_malloc_r+0x9e>
20008396:	eb03 020c 	add.w	r2, r3, ip
2000839a:	f103 0508 	add.w	r5, r3, #8
2000839e:	4630      	mov	r0, r6
200083a0:	6853      	ldr	r3, [r2, #4]
200083a2:	f043 0301 	orr.w	r3, r3, #1
200083a6:	6053      	str	r3, [r2, #4]
200083a8:	f000 fb0e 	bl	200089c8 <__malloc_unlock>
200083ac:	e70e      	b.n	200081cc <_malloc_r+0x68>
200083ae:	f8d7 8008 	ldr.w	r8, [r7, #8]
200083b2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200083b6:	f023 0903 	bic.w	r9, r3, #3
200083ba:	ebc4 0209 	rsb	r2, r4, r9
200083be:	454c      	cmp	r4, r9
200083c0:	bf94      	ite	ls
200083c2:	2300      	movls	r3, #0
200083c4:	2301      	movhi	r3, #1
200083c6:	2a0f      	cmp	r2, #15
200083c8:	bfd8      	it	le
200083ca:	f043 0301 	orrle.w	r3, r3, #1
200083ce:	2b00      	cmp	r3, #0
200083d0:	f000 80a1 	beq.w	20008516 <_malloc_r+0x3b2>
200083d4:	f24b 1b08 	movw	fp, #45320	; 0xb108
200083d8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200083dc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200083e0:	f8db 3000 	ldr.w	r3, [fp]
200083e4:	3310      	adds	r3, #16
200083e6:	191b      	adds	r3, r3, r4
200083e8:	f1b2 3fff 	cmp.w	r2, #4294967295
200083ec:	d006      	beq.n	200083fc <_malloc_r+0x298>
200083ee:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200083f2:	331f      	adds	r3, #31
200083f4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200083f8:	f023 031f 	bic.w	r3, r3, #31
200083fc:	4619      	mov	r1, r3
200083fe:	4630      	mov	r0, r6
20008400:	9301      	str	r3, [sp, #4]
20008402:	f001 f989 	bl	20009718 <_sbrk_r>
20008406:	9b01      	ldr	r3, [sp, #4]
20008408:	f1b0 3fff 	cmp.w	r0, #4294967295
2000840c:	4682      	mov	sl, r0
2000840e:	f000 80f4 	beq.w	200085fa <_malloc_r+0x496>
20008412:	eb08 0109 	add.w	r1, r8, r9
20008416:	4281      	cmp	r1, r0
20008418:	f200 80ec 	bhi.w	200085f4 <_malloc_r+0x490>
2000841c:	f8db 2004 	ldr.w	r2, [fp, #4]
20008420:	189a      	adds	r2, r3, r2
20008422:	4551      	cmp	r1, sl
20008424:	f8cb 2004 	str.w	r2, [fp, #4]
20008428:	f000 8145 	beq.w	200086b6 <_malloc_r+0x552>
2000842c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20008430:	f64a 40c0 	movw	r0, #44224	; 0xacc0
20008434:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008438:	f1b5 3fff 	cmp.w	r5, #4294967295
2000843c:	bf08      	it	eq
2000843e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20008442:	d003      	beq.n	2000844c <_malloc_r+0x2e8>
20008444:	4452      	add	r2, sl
20008446:	1a51      	subs	r1, r2, r1
20008448:	f8cb 1004 	str.w	r1, [fp, #4]
2000844c:	f01a 0507 	ands.w	r5, sl, #7
20008450:	4630      	mov	r0, r6
20008452:	bf17      	itett	ne
20008454:	f1c5 0508 	rsbne	r5, r5, #8
20008458:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000845c:	44aa      	addne	sl, r5
2000845e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20008462:	4453      	add	r3, sl
20008464:	051b      	lsls	r3, r3, #20
20008466:	0d1b      	lsrs	r3, r3, #20
20008468:	1aed      	subs	r5, r5, r3
2000846a:	4629      	mov	r1, r5
2000846c:	f001 f954 	bl	20009718 <_sbrk_r>
20008470:	f1b0 3fff 	cmp.w	r0, #4294967295
20008474:	f000 812c 	beq.w	200086d0 <_malloc_r+0x56c>
20008478:	ebca 0100 	rsb	r1, sl, r0
2000847c:	1949      	adds	r1, r1, r5
2000847e:	f041 0101 	orr.w	r1, r1, #1
20008482:	f8db 2004 	ldr.w	r2, [fp, #4]
20008486:	f24b 1308 	movw	r3, #45320	; 0xb108
2000848a:	f8c7 a008 	str.w	sl, [r7, #8]
2000848e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008492:	18aa      	adds	r2, r5, r2
20008494:	45b8      	cmp	r8, r7
20008496:	f8cb 2004 	str.w	r2, [fp, #4]
2000849a:	f8ca 1004 	str.w	r1, [sl, #4]
2000849e:	d017      	beq.n	200084d0 <_malloc_r+0x36c>
200084a0:	f1b9 0f0f 	cmp.w	r9, #15
200084a4:	f240 80df 	bls.w	20008666 <_malloc_r+0x502>
200084a8:	f1a9 010c 	sub.w	r1, r9, #12
200084ac:	2505      	movs	r5, #5
200084ae:	f021 0107 	bic.w	r1, r1, #7
200084b2:	eb08 0001 	add.w	r0, r8, r1
200084b6:	290f      	cmp	r1, #15
200084b8:	6085      	str	r5, [r0, #8]
200084ba:	6045      	str	r5, [r0, #4]
200084bc:	f8d8 0004 	ldr.w	r0, [r8, #4]
200084c0:	f000 0001 	and.w	r0, r0, #1
200084c4:	ea41 0000 	orr.w	r0, r1, r0
200084c8:	f8c8 0004 	str.w	r0, [r8, #4]
200084cc:	f200 80ac 	bhi.w	20008628 <_malloc_r+0x4c4>
200084d0:	46d0      	mov	r8, sl
200084d2:	f24b 1308 	movw	r3, #45320	; 0xb108
200084d6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200084da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084de:	428a      	cmp	r2, r1
200084e0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200084e4:	bf88      	it	hi
200084e6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200084e8:	f24b 1308 	movw	r3, #45320	; 0xb108
200084ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084f0:	428a      	cmp	r2, r1
200084f2:	bf88      	it	hi
200084f4:	631a      	strhi	r2, [r3, #48]	; 0x30
200084f6:	e082      	b.n	200085fe <_malloc_r+0x49a>
200084f8:	185c      	adds	r4, r3, r1
200084fa:	689a      	ldr	r2, [r3, #8]
200084fc:	68d9      	ldr	r1, [r3, #12]
200084fe:	4630      	mov	r0, r6
20008500:	6866      	ldr	r6, [r4, #4]
20008502:	f103 0508 	add.w	r5, r3, #8
20008506:	608a      	str	r2, [r1, #8]
20008508:	f046 0301 	orr.w	r3, r6, #1
2000850c:	60d1      	str	r1, [r2, #12]
2000850e:	6063      	str	r3, [r4, #4]
20008510:	f000 fa5a 	bl	200089c8 <__malloc_unlock>
20008514:	e65a      	b.n	200081cc <_malloc_r+0x68>
20008516:	eb08 0304 	add.w	r3, r8, r4
2000851a:	f042 0201 	orr.w	r2, r2, #1
2000851e:	f044 0401 	orr.w	r4, r4, #1
20008522:	4630      	mov	r0, r6
20008524:	f8c8 4004 	str.w	r4, [r8, #4]
20008528:	f108 0508 	add.w	r5, r8, #8
2000852c:	605a      	str	r2, [r3, #4]
2000852e:	60bb      	str	r3, [r7, #8]
20008530:	f000 fa4a 	bl	200089c8 <__malloc_unlock>
20008534:	e64a      	b.n	200081cc <_malloc_r+0x68>
20008536:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000853a:	2a04      	cmp	r2, #4
2000853c:	d954      	bls.n	200085e8 <_malloc_r+0x484>
2000853e:	2a14      	cmp	r2, #20
20008540:	f200 8089 	bhi.w	20008656 <_malloc_r+0x4f2>
20008544:	325b      	adds	r2, #91	; 0x5b
20008546:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000854a:	44a8      	add	r8, r5
2000854c:	f64a 47c0 	movw	r7, #44224	; 0xacc0
20008550:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008554:	f8d8 0008 	ldr.w	r0, [r8, #8]
20008558:	4540      	cmp	r0, r8
2000855a:	d103      	bne.n	20008564 <_malloc_r+0x400>
2000855c:	e06f      	b.n	2000863e <_malloc_r+0x4da>
2000855e:	6880      	ldr	r0, [r0, #8]
20008560:	4580      	cmp	r8, r0
20008562:	d004      	beq.n	2000856e <_malloc_r+0x40a>
20008564:	6842      	ldr	r2, [r0, #4]
20008566:	f022 0203 	bic.w	r2, r2, #3
2000856a:	4594      	cmp	ip, r2
2000856c:	d3f7      	bcc.n	2000855e <_malloc_r+0x3fa>
2000856e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20008572:	f8c3 c00c 	str.w	ip, [r3, #12]
20008576:	6098      	str	r0, [r3, #8]
20008578:	687a      	ldr	r2, [r7, #4]
2000857a:	60c3      	str	r3, [r0, #12]
2000857c:	f8cc 3008 	str.w	r3, [ip, #8]
20008580:	e68a      	b.n	20008298 <_malloc_r+0x134>
20008582:	191f      	adds	r7, r3, r4
20008584:	4630      	mov	r0, r6
20008586:	f044 0401 	orr.w	r4, r4, #1
2000858a:	60cf      	str	r7, [r1, #12]
2000858c:	605c      	str	r4, [r3, #4]
2000858e:	f103 0508 	add.w	r5, r3, #8
20008592:	50ba      	str	r2, [r7, r2]
20008594:	f042 0201 	orr.w	r2, r2, #1
20008598:	608f      	str	r7, [r1, #8]
2000859a:	607a      	str	r2, [r7, #4]
2000859c:	60b9      	str	r1, [r7, #8]
2000859e:	60f9      	str	r1, [r7, #12]
200085a0:	f000 fa12 	bl	200089c8 <__malloc_unlock>
200085a4:	e612      	b.n	200081cc <_malloc_r+0x68>
200085a6:	f10a 0a01 	add.w	sl, sl, #1
200085aa:	f01a 0f03 	tst.w	sl, #3
200085ae:	d05f      	beq.n	20008670 <_malloc_r+0x50c>
200085b0:	f103 0808 	add.w	r8, r3, #8
200085b4:	e689      	b.n	200082ca <_malloc_r+0x166>
200085b6:	f103 0208 	add.w	r2, r3, #8
200085ba:	68d3      	ldr	r3, [r2, #12]
200085bc:	429a      	cmp	r2, r3
200085be:	bf08      	it	eq
200085c0:	f10e 0e02 	addeq.w	lr, lr, #2
200085c4:	f43f ae36 	beq.w	20008234 <_malloc_r+0xd0>
200085c8:	e5ef      	b.n	200081aa <_malloc_r+0x46>
200085ca:	461d      	mov	r5, r3
200085cc:	1819      	adds	r1, r3, r0
200085ce:	68da      	ldr	r2, [r3, #12]
200085d0:	4630      	mov	r0, r6
200085d2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200085d6:	684c      	ldr	r4, [r1, #4]
200085d8:	6093      	str	r3, [r2, #8]
200085da:	f044 0401 	orr.w	r4, r4, #1
200085de:	60da      	str	r2, [r3, #12]
200085e0:	604c      	str	r4, [r1, #4]
200085e2:	f000 f9f1 	bl	200089c8 <__malloc_unlock>
200085e6:	e5f1      	b.n	200081cc <_malloc_r+0x68>
200085e8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200085ec:	3238      	adds	r2, #56	; 0x38
200085ee:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200085f2:	e7aa      	b.n	2000854a <_malloc_r+0x3e6>
200085f4:	45b8      	cmp	r8, r7
200085f6:	f43f af11 	beq.w	2000841c <_malloc_r+0x2b8>
200085fa:	f8d7 8008 	ldr.w	r8, [r7, #8]
200085fe:	f8d8 2004 	ldr.w	r2, [r8, #4]
20008602:	f022 0203 	bic.w	r2, r2, #3
20008606:	4294      	cmp	r4, r2
20008608:	bf94      	ite	ls
2000860a:	2300      	movls	r3, #0
2000860c:	2301      	movhi	r3, #1
2000860e:	1b12      	subs	r2, r2, r4
20008610:	2a0f      	cmp	r2, #15
20008612:	bfd8      	it	le
20008614:	f043 0301 	orrle.w	r3, r3, #1
20008618:	2b00      	cmp	r3, #0
2000861a:	f43f af7c 	beq.w	20008516 <_malloc_r+0x3b2>
2000861e:	4630      	mov	r0, r6
20008620:	2500      	movs	r5, #0
20008622:	f000 f9d1 	bl	200089c8 <__malloc_unlock>
20008626:	e5d1      	b.n	200081cc <_malloc_r+0x68>
20008628:	f108 0108 	add.w	r1, r8, #8
2000862c:	4630      	mov	r0, r6
2000862e:	9301      	str	r3, [sp, #4]
20008630:	f7ff fa16 	bl	20007a60 <_free_r>
20008634:	9b01      	ldr	r3, [sp, #4]
20008636:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000863a:	685a      	ldr	r2, [r3, #4]
2000863c:	e749      	b.n	200084d2 <_malloc_r+0x36e>
2000863e:	f04f 0a01 	mov.w	sl, #1
20008642:	f8d7 8004 	ldr.w	r8, [r7, #4]
20008646:	1092      	asrs	r2, r2, #2
20008648:	4684      	mov	ip, r0
2000864a:	fa0a f202 	lsl.w	r2, sl, r2
2000864e:	ea48 0202 	orr.w	r2, r8, r2
20008652:	607a      	str	r2, [r7, #4]
20008654:	e78d      	b.n	20008572 <_malloc_r+0x40e>
20008656:	2a54      	cmp	r2, #84	; 0x54
20008658:	d824      	bhi.n	200086a4 <_malloc_r+0x540>
2000865a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000865e:	326e      	adds	r2, #110	; 0x6e
20008660:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008664:	e771      	b.n	2000854a <_malloc_r+0x3e6>
20008666:	2301      	movs	r3, #1
20008668:	46d0      	mov	r8, sl
2000866a:	f8ca 3004 	str.w	r3, [sl, #4]
2000866e:	e7c6      	b.n	200085fe <_malloc_r+0x49a>
20008670:	464a      	mov	r2, r9
20008672:	f01e 0f03 	tst.w	lr, #3
20008676:	4613      	mov	r3, r2
20008678:	f10e 3eff 	add.w	lr, lr, #4294967295
2000867c:	d033      	beq.n	200086e6 <_malloc_r+0x582>
2000867e:	f853 2908 	ldr.w	r2, [r3], #-8
20008682:	429a      	cmp	r2, r3
20008684:	d0f5      	beq.n	20008672 <_malloc_r+0x50e>
20008686:	687b      	ldr	r3, [r7, #4]
20008688:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000868c:	459c      	cmp	ip, r3
2000868e:	f63f ae8e 	bhi.w	200083ae <_malloc_r+0x24a>
20008692:	f1bc 0f00 	cmp.w	ip, #0
20008696:	f43f ae8a 	beq.w	200083ae <_malloc_r+0x24a>
2000869a:	ea1c 0f03 	tst.w	ip, r3
2000869e:	d027      	beq.n	200086f0 <_malloc_r+0x58c>
200086a0:	46d6      	mov	lr, sl
200086a2:	e60e      	b.n	200082c2 <_malloc_r+0x15e>
200086a4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200086a8:	d815      	bhi.n	200086d6 <_malloc_r+0x572>
200086aa:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200086ae:	3277      	adds	r2, #119	; 0x77
200086b0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200086b4:	e749      	b.n	2000854a <_malloc_r+0x3e6>
200086b6:	0508      	lsls	r0, r1, #20
200086b8:	0d00      	lsrs	r0, r0, #20
200086ba:	2800      	cmp	r0, #0
200086bc:	f47f aeb6 	bne.w	2000842c <_malloc_r+0x2c8>
200086c0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200086c4:	444b      	add	r3, r9
200086c6:	f043 0301 	orr.w	r3, r3, #1
200086ca:	f8c8 3004 	str.w	r3, [r8, #4]
200086ce:	e700      	b.n	200084d2 <_malloc_r+0x36e>
200086d0:	2101      	movs	r1, #1
200086d2:	2500      	movs	r5, #0
200086d4:	e6d5      	b.n	20008482 <_malloc_r+0x31e>
200086d6:	f240 5054 	movw	r0, #1364	; 0x554
200086da:	4282      	cmp	r2, r0
200086dc:	d90d      	bls.n	200086fa <_malloc_r+0x596>
200086de:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200086e2:	227e      	movs	r2, #126	; 0x7e
200086e4:	e731      	b.n	2000854a <_malloc_r+0x3e6>
200086e6:	687b      	ldr	r3, [r7, #4]
200086e8:	ea23 030c 	bic.w	r3, r3, ip
200086ec:	607b      	str	r3, [r7, #4]
200086ee:	e7cb      	b.n	20008688 <_malloc_r+0x524>
200086f0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200086f4:	f10a 0a04 	add.w	sl, sl, #4
200086f8:	e7cf      	b.n	2000869a <_malloc_r+0x536>
200086fa:	ea4f 429c 	mov.w	r2, ip, lsr #18
200086fe:	327c      	adds	r2, #124	; 0x7c
20008700:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008704:	e721      	b.n	2000854a <_malloc_r+0x3e6>
20008706:	bf00      	nop

20008708 <memchr>:
20008708:	f010 0f03 	tst.w	r0, #3
2000870c:	b2c9      	uxtb	r1, r1
2000870e:	b410      	push	{r4}
20008710:	d010      	beq.n	20008734 <memchr+0x2c>
20008712:	2a00      	cmp	r2, #0
20008714:	d02f      	beq.n	20008776 <memchr+0x6e>
20008716:	7803      	ldrb	r3, [r0, #0]
20008718:	428b      	cmp	r3, r1
2000871a:	d02a      	beq.n	20008772 <memchr+0x6a>
2000871c:	3a01      	subs	r2, #1
2000871e:	e005      	b.n	2000872c <memchr+0x24>
20008720:	2a00      	cmp	r2, #0
20008722:	d028      	beq.n	20008776 <memchr+0x6e>
20008724:	7803      	ldrb	r3, [r0, #0]
20008726:	3a01      	subs	r2, #1
20008728:	428b      	cmp	r3, r1
2000872a:	d022      	beq.n	20008772 <memchr+0x6a>
2000872c:	3001      	adds	r0, #1
2000872e:	f010 0f03 	tst.w	r0, #3
20008732:	d1f5      	bne.n	20008720 <memchr+0x18>
20008734:	2a03      	cmp	r2, #3
20008736:	d911      	bls.n	2000875c <memchr+0x54>
20008738:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000873c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20008740:	6803      	ldr	r3, [r0, #0]
20008742:	ea84 0303 	eor.w	r3, r4, r3
20008746:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000874a:	ea2c 0303 	bic.w	r3, ip, r3
2000874e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20008752:	d103      	bne.n	2000875c <memchr+0x54>
20008754:	3a04      	subs	r2, #4
20008756:	3004      	adds	r0, #4
20008758:	2a03      	cmp	r2, #3
2000875a:	d8f1      	bhi.n	20008740 <memchr+0x38>
2000875c:	b15a      	cbz	r2, 20008776 <memchr+0x6e>
2000875e:	7803      	ldrb	r3, [r0, #0]
20008760:	428b      	cmp	r3, r1
20008762:	d006      	beq.n	20008772 <memchr+0x6a>
20008764:	3a01      	subs	r2, #1
20008766:	b132      	cbz	r2, 20008776 <memchr+0x6e>
20008768:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000876c:	3a01      	subs	r2, #1
2000876e:	428b      	cmp	r3, r1
20008770:	d1f9      	bne.n	20008766 <memchr+0x5e>
20008772:	bc10      	pop	{r4}
20008774:	4770      	bx	lr
20008776:	2000      	movs	r0, #0
20008778:	e7fb      	b.n	20008772 <memchr+0x6a>
2000877a:	bf00      	nop

2000877c <memcpy>:
2000877c:	2a03      	cmp	r2, #3
2000877e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20008782:	d80b      	bhi.n	2000879c <memcpy+0x20>
20008784:	b13a      	cbz	r2, 20008796 <memcpy+0x1a>
20008786:	2300      	movs	r3, #0
20008788:	f811 c003 	ldrb.w	ip, [r1, r3]
2000878c:	f800 c003 	strb.w	ip, [r0, r3]
20008790:	3301      	adds	r3, #1
20008792:	4293      	cmp	r3, r2
20008794:	d1f8      	bne.n	20008788 <memcpy+0xc>
20008796:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000879a:	4770      	bx	lr
2000879c:	1882      	adds	r2, r0, r2
2000879e:	460c      	mov	r4, r1
200087a0:	4603      	mov	r3, r0
200087a2:	e003      	b.n	200087ac <memcpy+0x30>
200087a4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200087a8:	f803 1c01 	strb.w	r1, [r3, #-1]
200087ac:	f003 0603 	and.w	r6, r3, #3
200087b0:	4619      	mov	r1, r3
200087b2:	46a4      	mov	ip, r4
200087b4:	3301      	adds	r3, #1
200087b6:	3401      	adds	r4, #1
200087b8:	2e00      	cmp	r6, #0
200087ba:	d1f3      	bne.n	200087a4 <memcpy+0x28>
200087bc:	f01c 0403 	ands.w	r4, ip, #3
200087c0:	4663      	mov	r3, ip
200087c2:	bf08      	it	eq
200087c4:	ebc1 0c02 	rsbeq	ip, r1, r2
200087c8:	d068      	beq.n	2000889c <memcpy+0x120>
200087ca:	4265      	negs	r5, r4
200087cc:	f1c4 0a04 	rsb	sl, r4, #4
200087d0:	eb0c 0705 	add.w	r7, ip, r5
200087d4:	4633      	mov	r3, r6
200087d6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200087da:	f85c 6005 	ldr.w	r6, [ip, r5]
200087de:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200087e2:	1a55      	subs	r5, r2, r1
200087e4:	e008      	b.n	200087f8 <memcpy+0x7c>
200087e6:	f857 4f04 	ldr.w	r4, [r7, #4]!
200087ea:	4626      	mov	r6, r4
200087ec:	fa04 f40a 	lsl.w	r4, r4, sl
200087f0:	ea49 0404 	orr.w	r4, r9, r4
200087f4:	50cc      	str	r4, [r1, r3]
200087f6:	3304      	adds	r3, #4
200087f8:	185c      	adds	r4, r3, r1
200087fa:	2d03      	cmp	r5, #3
200087fc:	fa26 f908 	lsr.w	r9, r6, r8
20008800:	f1a5 0504 	sub.w	r5, r5, #4
20008804:	eb0c 0603 	add.w	r6, ip, r3
20008808:	dced      	bgt.n	200087e6 <memcpy+0x6a>
2000880a:	2300      	movs	r3, #0
2000880c:	e002      	b.n	20008814 <memcpy+0x98>
2000880e:	5cf1      	ldrb	r1, [r6, r3]
20008810:	54e1      	strb	r1, [r4, r3]
20008812:	3301      	adds	r3, #1
20008814:	1919      	adds	r1, r3, r4
20008816:	4291      	cmp	r1, r2
20008818:	d3f9      	bcc.n	2000880e <memcpy+0x92>
2000881a:	e7bc      	b.n	20008796 <memcpy+0x1a>
2000881c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20008820:	f841 4c40 	str.w	r4, [r1, #-64]
20008824:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20008828:	f841 4c3c 	str.w	r4, [r1, #-60]
2000882c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20008830:	f841 4c38 	str.w	r4, [r1, #-56]
20008834:	f853 4c34 	ldr.w	r4, [r3, #-52]
20008838:	f841 4c34 	str.w	r4, [r1, #-52]
2000883c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20008840:	f841 4c30 	str.w	r4, [r1, #-48]
20008844:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20008848:	f841 4c2c 	str.w	r4, [r1, #-44]
2000884c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20008850:	f841 4c28 	str.w	r4, [r1, #-40]
20008854:	f853 4c24 	ldr.w	r4, [r3, #-36]
20008858:	f841 4c24 	str.w	r4, [r1, #-36]
2000885c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20008860:	f841 4c20 	str.w	r4, [r1, #-32]
20008864:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20008868:	f841 4c1c 	str.w	r4, [r1, #-28]
2000886c:	f853 4c18 	ldr.w	r4, [r3, #-24]
20008870:	f841 4c18 	str.w	r4, [r1, #-24]
20008874:	f853 4c14 	ldr.w	r4, [r3, #-20]
20008878:	f841 4c14 	str.w	r4, [r1, #-20]
2000887c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20008880:	f841 4c10 	str.w	r4, [r1, #-16]
20008884:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20008888:	f841 4c0c 	str.w	r4, [r1, #-12]
2000888c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20008890:	f841 4c08 	str.w	r4, [r1, #-8]
20008894:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008898:	f841 4c04 	str.w	r4, [r1, #-4]
2000889c:	461c      	mov	r4, r3
2000889e:	460d      	mov	r5, r1
200088a0:	3340      	adds	r3, #64	; 0x40
200088a2:	3140      	adds	r1, #64	; 0x40
200088a4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200088a8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200088ac:	dcb6      	bgt.n	2000881c <memcpy+0xa0>
200088ae:	4621      	mov	r1, r4
200088b0:	462b      	mov	r3, r5
200088b2:	1b54      	subs	r4, r2, r5
200088b4:	e00f      	b.n	200088d6 <memcpy+0x15a>
200088b6:	f851 5c10 	ldr.w	r5, [r1, #-16]
200088ba:	f843 5c10 	str.w	r5, [r3, #-16]
200088be:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200088c2:	f843 5c0c 	str.w	r5, [r3, #-12]
200088c6:	f851 5c08 	ldr.w	r5, [r1, #-8]
200088ca:	f843 5c08 	str.w	r5, [r3, #-8]
200088ce:	f851 5c04 	ldr.w	r5, [r1, #-4]
200088d2:	f843 5c04 	str.w	r5, [r3, #-4]
200088d6:	2c0f      	cmp	r4, #15
200088d8:	460d      	mov	r5, r1
200088da:	469c      	mov	ip, r3
200088dc:	f101 0110 	add.w	r1, r1, #16
200088e0:	f103 0310 	add.w	r3, r3, #16
200088e4:	f1a4 0410 	sub.w	r4, r4, #16
200088e8:	dce5      	bgt.n	200088b6 <memcpy+0x13a>
200088ea:	ebcc 0102 	rsb	r1, ip, r2
200088ee:	2300      	movs	r3, #0
200088f0:	e003      	b.n	200088fa <memcpy+0x17e>
200088f2:	58ec      	ldr	r4, [r5, r3]
200088f4:	f84c 4003 	str.w	r4, [ip, r3]
200088f8:	3304      	adds	r3, #4
200088fa:	195e      	adds	r6, r3, r5
200088fc:	2903      	cmp	r1, #3
200088fe:	eb03 040c 	add.w	r4, r3, ip
20008902:	f1a1 0104 	sub.w	r1, r1, #4
20008906:	dcf4      	bgt.n	200088f2 <memcpy+0x176>
20008908:	e77f      	b.n	2000880a <memcpy+0x8e>
2000890a:	bf00      	nop

2000890c <memmove>:
2000890c:	4288      	cmp	r0, r1
2000890e:	468c      	mov	ip, r1
20008910:	b470      	push	{r4, r5, r6}
20008912:	4605      	mov	r5, r0
20008914:	4614      	mov	r4, r2
20008916:	d90e      	bls.n	20008936 <memmove+0x2a>
20008918:	188b      	adds	r3, r1, r2
2000891a:	4298      	cmp	r0, r3
2000891c:	d20b      	bcs.n	20008936 <memmove+0x2a>
2000891e:	b142      	cbz	r2, 20008932 <memmove+0x26>
20008920:	ebc2 0c03 	rsb	ip, r2, r3
20008924:	4601      	mov	r1, r0
20008926:	1e53      	subs	r3, r2, #1
20008928:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000892c:	54ca      	strb	r2, [r1, r3]
2000892e:	3b01      	subs	r3, #1
20008930:	d2fa      	bcs.n	20008928 <memmove+0x1c>
20008932:	bc70      	pop	{r4, r5, r6}
20008934:	4770      	bx	lr
20008936:	2a0f      	cmp	r2, #15
20008938:	d809      	bhi.n	2000894e <memmove+0x42>
2000893a:	2c00      	cmp	r4, #0
2000893c:	d0f9      	beq.n	20008932 <memmove+0x26>
2000893e:	2300      	movs	r3, #0
20008940:	f81c 2003 	ldrb.w	r2, [ip, r3]
20008944:	54ea      	strb	r2, [r5, r3]
20008946:	3301      	adds	r3, #1
20008948:	42a3      	cmp	r3, r4
2000894a:	d1f9      	bne.n	20008940 <memmove+0x34>
2000894c:	e7f1      	b.n	20008932 <memmove+0x26>
2000894e:	ea41 0300 	orr.w	r3, r1, r0
20008952:	f013 0f03 	tst.w	r3, #3
20008956:	d1f0      	bne.n	2000893a <memmove+0x2e>
20008958:	4694      	mov	ip, r2
2000895a:	460c      	mov	r4, r1
2000895c:	4603      	mov	r3, r0
2000895e:	6825      	ldr	r5, [r4, #0]
20008960:	f1ac 0c10 	sub.w	ip, ip, #16
20008964:	601d      	str	r5, [r3, #0]
20008966:	6865      	ldr	r5, [r4, #4]
20008968:	605d      	str	r5, [r3, #4]
2000896a:	68a5      	ldr	r5, [r4, #8]
2000896c:	609d      	str	r5, [r3, #8]
2000896e:	68e5      	ldr	r5, [r4, #12]
20008970:	3410      	adds	r4, #16
20008972:	60dd      	str	r5, [r3, #12]
20008974:	3310      	adds	r3, #16
20008976:	f1bc 0f0f 	cmp.w	ip, #15
2000897a:	d8f0      	bhi.n	2000895e <memmove+0x52>
2000897c:	3a10      	subs	r2, #16
2000897e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20008982:	f10c 0501 	add.w	r5, ip, #1
20008986:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000898a:	012d      	lsls	r5, r5, #4
2000898c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20008990:	eb01 0c05 	add.w	ip, r1, r5
20008994:	1945      	adds	r5, r0, r5
20008996:	2e03      	cmp	r6, #3
20008998:	4634      	mov	r4, r6
2000899a:	d9ce      	bls.n	2000893a <memmove+0x2e>
2000899c:	2300      	movs	r3, #0
2000899e:	f85c 2003 	ldr.w	r2, [ip, r3]
200089a2:	50ea      	str	r2, [r5, r3]
200089a4:	3304      	adds	r3, #4
200089a6:	1af2      	subs	r2, r6, r3
200089a8:	2a03      	cmp	r2, #3
200089aa:	d8f8      	bhi.n	2000899e <memmove+0x92>
200089ac:	3e04      	subs	r6, #4
200089ae:	08b3      	lsrs	r3, r6, #2
200089b0:	1c5a      	adds	r2, r3, #1
200089b2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200089b6:	0092      	lsls	r2, r2, #2
200089b8:	4494      	add	ip, r2
200089ba:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200089be:	18ad      	adds	r5, r5, r2
200089c0:	e7bb      	b.n	2000893a <memmove+0x2e>
200089c2:	bf00      	nop

200089c4 <__malloc_lock>:
200089c4:	4770      	bx	lr
200089c6:	bf00      	nop

200089c8 <__malloc_unlock>:
200089c8:	4770      	bx	lr
200089ca:	bf00      	nop

200089cc <__hi0bits>:
200089cc:	0c02      	lsrs	r2, r0, #16
200089ce:	4603      	mov	r3, r0
200089d0:	0412      	lsls	r2, r2, #16
200089d2:	b1b2      	cbz	r2, 20008a02 <__hi0bits+0x36>
200089d4:	2000      	movs	r0, #0
200089d6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200089da:	d101      	bne.n	200089e0 <__hi0bits+0x14>
200089dc:	3008      	adds	r0, #8
200089de:	021b      	lsls	r3, r3, #8
200089e0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200089e4:	d101      	bne.n	200089ea <__hi0bits+0x1e>
200089e6:	3004      	adds	r0, #4
200089e8:	011b      	lsls	r3, r3, #4
200089ea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200089ee:	d101      	bne.n	200089f4 <__hi0bits+0x28>
200089f0:	3002      	adds	r0, #2
200089f2:	009b      	lsls	r3, r3, #2
200089f4:	2b00      	cmp	r3, #0
200089f6:	db03      	blt.n	20008a00 <__hi0bits+0x34>
200089f8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200089fc:	d004      	beq.n	20008a08 <__hi0bits+0x3c>
200089fe:	3001      	adds	r0, #1
20008a00:	4770      	bx	lr
20008a02:	0403      	lsls	r3, r0, #16
20008a04:	2010      	movs	r0, #16
20008a06:	e7e6      	b.n	200089d6 <__hi0bits+0xa>
20008a08:	2020      	movs	r0, #32
20008a0a:	4770      	bx	lr

20008a0c <__lo0bits>:
20008a0c:	6803      	ldr	r3, [r0, #0]
20008a0e:	4602      	mov	r2, r0
20008a10:	f013 0007 	ands.w	r0, r3, #7
20008a14:	d009      	beq.n	20008a2a <__lo0bits+0x1e>
20008a16:	f013 0f01 	tst.w	r3, #1
20008a1a:	d121      	bne.n	20008a60 <__lo0bits+0x54>
20008a1c:	f013 0f02 	tst.w	r3, #2
20008a20:	d122      	bne.n	20008a68 <__lo0bits+0x5c>
20008a22:	089b      	lsrs	r3, r3, #2
20008a24:	2002      	movs	r0, #2
20008a26:	6013      	str	r3, [r2, #0]
20008a28:	4770      	bx	lr
20008a2a:	b299      	uxth	r1, r3
20008a2c:	b909      	cbnz	r1, 20008a32 <__lo0bits+0x26>
20008a2e:	0c1b      	lsrs	r3, r3, #16
20008a30:	2010      	movs	r0, #16
20008a32:	f013 0fff 	tst.w	r3, #255	; 0xff
20008a36:	d101      	bne.n	20008a3c <__lo0bits+0x30>
20008a38:	3008      	adds	r0, #8
20008a3a:	0a1b      	lsrs	r3, r3, #8
20008a3c:	f013 0f0f 	tst.w	r3, #15
20008a40:	d101      	bne.n	20008a46 <__lo0bits+0x3a>
20008a42:	3004      	adds	r0, #4
20008a44:	091b      	lsrs	r3, r3, #4
20008a46:	f013 0f03 	tst.w	r3, #3
20008a4a:	d101      	bne.n	20008a50 <__lo0bits+0x44>
20008a4c:	3002      	adds	r0, #2
20008a4e:	089b      	lsrs	r3, r3, #2
20008a50:	f013 0f01 	tst.w	r3, #1
20008a54:	d102      	bne.n	20008a5c <__lo0bits+0x50>
20008a56:	085b      	lsrs	r3, r3, #1
20008a58:	d004      	beq.n	20008a64 <__lo0bits+0x58>
20008a5a:	3001      	adds	r0, #1
20008a5c:	6013      	str	r3, [r2, #0]
20008a5e:	4770      	bx	lr
20008a60:	2000      	movs	r0, #0
20008a62:	4770      	bx	lr
20008a64:	2020      	movs	r0, #32
20008a66:	4770      	bx	lr
20008a68:	085b      	lsrs	r3, r3, #1
20008a6a:	2001      	movs	r0, #1
20008a6c:	6013      	str	r3, [r2, #0]
20008a6e:	4770      	bx	lr

20008a70 <__mcmp>:
20008a70:	4603      	mov	r3, r0
20008a72:	690a      	ldr	r2, [r1, #16]
20008a74:	6900      	ldr	r0, [r0, #16]
20008a76:	b410      	push	{r4}
20008a78:	1a80      	subs	r0, r0, r2
20008a7a:	d111      	bne.n	20008aa0 <__mcmp+0x30>
20008a7c:	3204      	adds	r2, #4
20008a7e:	f103 0c14 	add.w	ip, r3, #20
20008a82:	0092      	lsls	r2, r2, #2
20008a84:	189b      	adds	r3, r3, r2
20008a86:	1889      	adds	r1, r1, r2
20008a88:	3104      	adds	r1, #4
20008a8a:	3304      	adds	r3, #4
20008a8c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008a90:	3b04      	subs	r3, #4
20008a92:	f851 2c04 	ldr.w	r2, [r1, #-4]
20008a96:	3904      	subs	r1, #4
20008a98:	4294      	cmp	r4, r2
20008a9a:	d103      	bne.n	20008aa4 <__mcmp+0x34>
20008a9c:	459c      	cmp	ip, r3
20008a9e:	d3f5      	bcc.n	20008a8c <__mcmp+0x1c>
20008aa0:	bc10      	pop	{r4}
20008aa2:	4770      	bx	lr
20008aa4:	bf38      	it	cc
20008aa6:	f04f 30ff 	movcc.w	r0, #4294967295
20008aaa:	d3f9      	bcc.n	20008aa0 <__mcmp+0x30>
20008aac:	2001      	movs	r0, #1
20008aae:	e7f7      	b.n	20008aa0 <__mcmp+0x30>

20008ab0 <__ulp>:
20008ab0:	f240 0300 	movw	r3, #0
20008ab4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008ab8:	ea01 0303 	and.w	r3, r1, r3
20008abc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008ac0:	2b00      	cmp	r3, #0
20008ac2:	dd02      	ble.n	20008aca <__ulp+0x1a>
20008ac4:	4619      	mov	r1, r3
20008ac6:	2000      	movs	r0, #0
20008ac8:	4770      	bx	lr
20008aca:	425b      	negs	r3, r3
20008acc:	151b      	asrs	r3, r3, #20
20008ace:	2b13      	cmp	r3, #19
20008ad0:	dd0e      	ble.n	20008af0 <__ulp+0x40>
20008ad2:	3b14      	subs	r3, #20
20008ad4:	2b1e      	cmp	r3, #30
20008ad6:	dd03      	ble.n	20008ae0 <__ulp+0x30>
20008ad8:	2301      	movs	r3, #1
20008ada:	2100      	movs	r1, #0
20008adc:	4618      	mov	r0, r3
20008ade:	4770      	bx	lr
20008ae0:	2201      	movs	r2, #1
20008ae2:	f1c3 031f 	rsb	r3, r3, #31
20008ae6:	2100      	movs	r1, #0
20008ae8:	fa12 f303 	lsls.w	r3, r2, r3
20008aec:	4618      	mov	r0, r3
20008aee:	4770      	bx	lr
20008af0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20008af4:	2000      	movs	r0, #0
20008af6:	fa52 f103 	asrs.w	r1, r2, r3
20008afa:	4770      	bx	lr

20008afc <__b2d>:
20008afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008b00:	6904      	ldr	r4, [r0, #16]
20008b02:	f100 0614 	add.w	r6, r0, #20
20008b06:	460f      	mov	r7, r1
20008b08:	3404      	adds	r4, #4
20008b0a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20008b0e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008b12:	46a0      	mov	r8, r4
20008b14:	4628      	mov	r0, r5
20008b16:	f7ff ff59 	bl	200089cc <__hi0bits>
20008b1a:	280a      	cmp	r0, #10
20008b1c:	f1c0 0320 	rsb	r3, r0, #32
20008b20:	603b      	str	r3, [r7, #0]
20008b22:	dc14      	bgt.n	20008b4e <__b2d+0x52>
20008b24:	42a6      	cmp	r6, r4
20008b26:	f1c0 030b 	rsb	r3, r0, #11
20008b2a:	d237      	bcs.n	20008b9c <__b2d+0xa0>
20008b2c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008b30:	40d9      	lsrs	r1, r3
20008b32:	fa25 fc03 	lsr.w	ip, r5, r3
20008b36:	3015      	adds	r0, #21
20008b38:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008b3c:	4085      	lsls	r5, r0
20008b3e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008b42:	ea41 0205 	orr.w	r2, r1, r5
20008b46:	4610      	mov	r0, r2
20008b48:	4619      	mov	r1, r3
20008b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008b4e:	42a6      	cmp	r6, r4
20008b50:	d320      	bcc.n	20008b94 <__b2d+0x98>
20008b52:	2100      	movs	r1, #0
20008b54:	380b      	subs	r0, #11
20008b56:	bf02      	ittt	eq
20008b58:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008b5c:	460a      	moveq	r2, r1
20008b5e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008b62:	d0f0      	beq.n	20008b46 <__b2d+0x4a>
20008b64:	42b4      	cmp	r4, r6
20008b66:	f1c0 0320 	rsb	r3, r0, #32
20008b6a:	d919      	bls.n	20008ba0 <__b2d+0xa4>
20008b6c:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008b70:	40dc      	lsrs	r4, r3
20008b72:	4085      	lsls	r5, r0
20008b74:	fa21 fc03 	lsr.w	ip, r1, r3
20008b78:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008b7c:	fa11 f000 	lsls.w	r0, r1, r0
20008b80:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008b84:	ea44 0200 	orr.w	r2, r4, r0
20008b88:	ea45 030c 	orr.w	r3, r5, ip
20008b8c:	4610      	mov	r0, r2
20008b8e:	4619      	mov	r1, r3
20008b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008b94:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008b98:	3c04      	subs	r4, #4
20008b9a:	e7db      	b.n	20008b54 <__b2d+0x58>
20008b9c:	2100      	movs	r1, #0
20008b9e:	e7c8      	b.n	20008b32 <__b2d+0x36>
20008ba0:	2400      	movs	r4, #0
20008ba2:	e7e6      	b.n	20008b72 <__b2d+0x76>

20008ba4 <__ratio>:
20008ba4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008ba8:	b083      	sub	sp, #12
20008baa:	460e      	mov	r6, r1
20008bac:	a901      	add	r1, sp, #4
20008bae:	4607      	mov	r7, r0
20008bb0:	f7ff ffa4 	bl	20008afc <__b2d>
20008bb4:	460d      	mov	r5, r1
20008bb6:	4604      	mov	r4, r0
20008bb8:	4669      	mov	r1, sp
20008bba:	4630      	mov	r0, r6
20008bbc:	f7ff ff9e 	bl	20008afc <__b2d>
20008bc0:	f8dd c004 	ldr.w	ip, [sp, #4]
20008bc4:	46a9      	mov	r9, r5
20008bc6:	46a0      	mov	r8, r4
20008bc8:	460b      	mov	r3, r1
20008bca:	4602      	mov	r2, r0
20008bcc:	6931      	ldr	r1, [r6, #16]
20008bce:	4616      	mov	r6, r2
20008bd0:	6938      	ldr	r0, [r7, #16]
20008bd2:	461f      	mov	r7, r3
20008bd4:	1a40      	subs	r0, r0, r1
20008bd6:	9900      	ldr	r1, [sp, #0]
20008bd8:	ebc1 010c 	rsb	r1, r1, ip
20008bdc:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20008be0:	2900      	cmp	r1, #0
20008be2:	bfc9      	itett	gt
20008be4:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20008be8:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008bec:	4624      	movgt	r4, r4
20008bee:	464d      	movgt	r5, r9
20008bf0:	bfdc      	itt	le
20008bf2:	4612      	movle	r2, r2
20008bf4:	463b      	movle	r3, r7
20008bf6:	4620      	mov	r0, r4
20008bf8:	4629      	mov	r1, r5
20008bfa:	f7fb fd01 	bl	20004600 <__aeabi_ddiv>
20008bfe:	b003      	add	sp, #12
20008c00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20008c04 <_mprec_log10>:
20008c04:	2817      	cmp	r0, #23
20008c06:	b510      	push	{r4, lr}
20008c08:	4604      	mov	r4, r0
20008c0a:	dd0e      	ble.n	20008c2a <_mprec_log10+0x26>
20008c0c:	f240 0100 	movw	r1, #0
20008c10:	2000      	movs	r0, #0
20008c12:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008c16:	f240 0300 	movw	r3, #0
20008c1a:	2200      	movs	r2, #0
20008c1c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008c20:	f7fb fbc4 	bl	200043ac <__aeabi_dmul>
20008c24:	3c01      	subs	r4, #1
20008c26:	d1f6      	bne.n	20008c16 <_mprec_log10+0x12>
20008c28:	bd10      	pop	{r4, pc}
20008c2a:	f64a 2300 	movw	r3, #43520	; 0xaa00
20008c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c32:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20008c36:	e9d3 0100 	ldrd	r0, r1, [r3]
20008c3a:	bd10      	pop	{r4, pc}

20008c3c <__copybits>:
20008c3c:	6913      	ldr	r3, [r2, #16]
20008c3e:	3901      	subs	r1, #1
20008c40:	f102 0c14 	add.w	ip, r2, #20
20008c44:	b410      	push	{r4}
20008c46:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20008c4a:	114c      	asrs	r4, r1, #5
20008c4c:	3214      	adds	r2, #20
20008c4e:	3401      	adds	r4, #1
20008c50:	4594      	cmp	ip, r2
20008c52:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008c56:	d20f      	bcs.n	20008c78 <__copybits+0x3c>
20008c58:	2300      	movs	r3, #0
20008c5a:	f85c 1003 	ldr.w	r1, [ip, r3]
20008c5e:	50c1      	str	r1, [r0, r3]
20008c60:	3304      	adds	r3, #4
20008c62:	eb03 010c 	add.w	r1, r3, ip
20008c66:	428a      	cmp	r2, r1
20008c68:	d8f7      	bhi.n	20008c5a <__copybits+0x1e>
20008c6a:	ea6f 0c0c 	mvn.w	ip, ip
20008c6e:	4462      	add	r2, ip
20008c70:	f022 0203 	bic.w	r2, r2, #3
20008c74:	3204      	adds	r2, #4
20008c76:	1880      	adds	r0, r0, r2
20008c78:	4284      	cmp	r4, r0
20008c7a:	d904      	bls.n	20008c86 <__copybits+0x4a>
20008c7c:	2300      	movs	r3, #0
20008c7e:	f840 3b04 	str.w	r3, [r0], #4
20008c82:	4284      	cmp	r4, r0
20008c84:	d8fb      	bhi.n	20008c7e <__copybits+0x42>
20008c86:	bc10      	pop	{r4}
20008c88:	4770      	bx	lr
20008c8a:	bf00      	nop

20008c8c <__any_on>:
20008c8c:	6902      	ldr	r2, [r0, #16]
20008c8e:	114b      	asrs	r3, r1, #5
20008c90:	429a      	cmp	r2, r3
20008c92:	db10      	blt.n	20008cb6 <__any_on+0x2a>
20008c94:	dd0e      	ble.n	20008cb4 <__any_on+0x28>
20008c96:	f011 011f 	ands.w	r1, r1, #31
20008c9a:	d00b      	beq.n	20008cb4 <__any_on+0x28>
20008c9c:	461a      	mov	r2, r3
20008c9e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008ca2:	695b      	ldr	r3, [r3, #20]
20008ca4:	fa23 fc01 	lsr.w	ip, r3, r1
20008ca8:	fa0c f101 	lsl.w	r1, ip, r1
20008cac:	4299      	cmp	r1, r3
20008cae:	d002      	beq.n	20008cb6 <__any_on+0x2a>
20008cb0:	2001      	movs	r0, #1
20008cb2:	4770      	bx	lr
20008cb4:	461a      	mov	r2, r3
20008cb6:	3204      	adds	r2, #4
20008cb8:	f100 0114 	add.w	r1, r0, #20
20008cbc:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008cc0:	f103 0c04 	add.w	ip, r3, #4
20008cc4:	4561      	cmp	r1, ip
20008cc6:	d20b      	bcs.n	20008ce0 <__any_on+0x54>
20008cc8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008ccc:	2a00      	cmp	r2, #0
20008cce:	d1ef      	bne.n	20008cb0 <__any_on+0x24>
20008cd0:	4299      	cmp	r1, r3
20008cd2:	d205      	bcs.n	20008ce0 <__any_on+0x54>
20008cd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20008cd8:	2a00      	cmp	r2, #0
20008cda:	d1e9      	bne.n	20008cb0 <__any_on+0x24>
20008cdc:	4299      	cmp	r1, r3
20008cde:	d3f9      	bcc.n	20008cd4 <__any_on+0x48>
20008ce0:	2000      	movs	r0, #0
20008ce2:	4770      	bx	lr

20008ce4 <_Bfree>:
20008ce4:	b530      	push	{r4, r5, lr}
20008ce6:	6a45      	ldr	r5, [r0, #36]	; 0x24
20008ce8:	b083      	sub	sp, #12
20008cea:	4604      	mov	r4, r0
20008cec:	b155      	cbz	r5, 20008d04 <_Bfree+0x20>
20008cee:	b139      	cbz	r1, 20008d00 <_Bfree+0x1c>
20008cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008cf2:	684a      	ldr	r2, [r1, #4]
20008cf4:	68db      	ldr	r3, [r3, #12]
20008cf6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20008cfa:	6008      	str	r0, [r1, #0]
20008cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20008d00:	b003      	add	sp, #12
20008d02:	bd30      	pop	{r4, r5, pc}
20008d04:	2010      	movs	r0, #16
20008d06:	9101      	str	r1, [sp, #4]
20008d08:	f7ff fa24 	bl	20008154 <malloc>
20008d0c:	9901      	ldr	r1, [sp, #4]
20008d0e:	6260      	str	r0, [r4, #36]	; 0x24
20008d10:	60c5      	str	r5, [r0, #12]
20008d12:	6045      	str	r5, [r0, #4]
20008d14:	6085      	str	r5, [r0, #8]
20008d16:	6005      	str	r5, [r0, #0]
20008d18:	e7e9      	b.n	20008cee <_Bfree+0xa>
20008d1a:	bf00      	nop

20008d1c <_Balloc>:
20008d1c:	b570      	push	{r4, r5, r6, lr}
20008d1e:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008d20:	4606      	mov	r6, r0
20008d22:	460d      	mov	r5, r1
20008d24:	b164      	cbz	r4, 20008d40 <_Balloc+0x24>
20008d26:	68e2      	ldr	r2, [r4, #12]
20008d28:	b1a2      	cbz	r2, 20008d54 <_Balloc+0x38>
20008d2a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20008d2e:	b1eb      	cbz	r3, 20008d6c <_Balloc+0x50>
20008d30:	6819      	ldr	r1, [r3, #0]
20008d32:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20008d36:	2200      	movs	r2, #0
20008d38:	60da      	str	r2, [r3, #12]
20008d3a:	611a      	str	r2, [r3, #16]
20008d3c:	4618      	mov	r0, r3
20008d3e:	bd70      	pop	{r4, r5, r6, pc}
20008d40:	2010      	movs	r0, #16
20008d42:	f7ff fa07 	bl	20008154 <malloc>
20008d46:	2300      	movs	r3, #0
20008d48:	4604      	mov	r4, r0
20008d4a:	6270      	str	r0, [r6, #36]	; 0x24
20008d4c:	60c3      	str	r3, [r0, #12]
20008d4e:	6043      	str	r3, [r0, #4]
20008d50:	6083      	str	r3, [r0, #8]
20008d52:	6003      	str	r3, [r0, #0]
20008d54:	2210      	movs	r2, #16
20008d56:	4630      	mov	r0, r6
20008d58:	2104      	movs	r1, #4
20008d5a:	f000 fe57 	bl	20009a0c <_calloc_r>
20008d5e:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008d60:	60e0      	str	r0, [r4, #12]
20008d62:	68da      	ldr	r2, [r3, #12]
20008d64:	2a00      	cmp	r2, #0
20008d66:	d1e0      	bne.n	20008d2a <_Balloc+0xe>
20008d68:	4613      	mov	r3, r2
20008d6a:	e7e7      	b.n	20008d3c <_Balloc+0x20>
20008d6c:	2401      	movs	r4, #1
20008d6e:	4630      	mov	r0, r6
20008d70:	4621      	mov	r1, r4
20008d72:	40ac      	lsls	r4, r5
20008d74:	1d62      	adds	r2, r4, #5
20008d76:	0092      	lsls	r2, r2, #2
20008d78:	f000 fe48 	bl	20009a0c <_calloc_r>
20008d7c:	4603      	mov	r3, r0
20008d7e:	2800      	cmp	r0, #0
20008d80:	d0dc      	beq.n	20008d3c <_Balloc+0x20>
20008d82:	6045      	str	r5, [r0, #4]
20008d84:	6084      	str	r4, [r0, #8]
20008d86:	e7d6      	b.n	20008d36 <_Balloc+0x1a>

20008d88 <__d2b>:
20008d88:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008d8c:	b083      	sub	sp, #12
20008d8e:	2101      	movs	r1, #1
20008d90:	461d      	mov	r5, r3
20008d92:	4614      	mov	r4, r2
20008d94:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008d96:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008d98:	f7ff ffc0 	bl	20008d1c <_Balloc>
20008d9c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008da0:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008da4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008da8:	4615      	mov	r5, r2
20008daa:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20008dae:	9300      	str	r3, [sp, #0]
20008db0:	bf1c      	itt	ne
20008db2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20008db6:	9300      	strne	r3, [sp, #0]
20008db8:	4680      	mov	r8, r0
20008dba:	2c00      	cmp	r4, #0
20008dbc:	d023      	beq.n	20008e06 <__d2b+0x7e>
20008dbe:	a802      	add	r0, sp, #8
20008dc0:	f840 4d04 	str.w	r4, [r0, #-4]!
20008dc4:	f7ff fe22 	bl	20008a0c <__lo0bits>
20008dc8:	4603      	mov	r3, r0
20008dca:	2800      	cmp	r0, #0
20008dcc:	d137      	bne.n	20008e3e <__d2b+0xb6>
20008dce:	9901      	ldr	r1, [sp, #4]
20008dd0:	9a00      	ldr	r2, [sp, #0]
20008dd2:	f8c8 1014 	str.w	r1, [r8, #20]
20008dd6:	2a00      	cmp	r2, #0
20008dd8:	bf14      	ite	ne
20008dda:	2402      	movne	r4, #2
20008ddc:	2401      	moveq	r4, #1
20008dde:	f8c8 2018 	str.w	r2, [r8, #24]
20008de2:	f8c8 4010 	str.w	r4, [r8, #16]
20008de6:	f1ba 0f00 	cmp.w	sl, #0
20008dea:	d01b      	beq.n	20008e24 <__d2b+0x9c>
20008dec:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008df0:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008df4:	f1aa 0a03 	sub.w	sl, sl, #3
20008df8:	4453      	add	r3, sl
20008dfa:	603b      	str	r3, [r7, #0]
20008dfc:	6032      	str	r2, [r6, #0]
20008dfe:	4640      	mov	r0, r8
20008e00:	b003      	add	sp, #12
20008e02:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008e06:	4668      	mov	r0, sp
20008e08:	f7ff fe00 	bl	20008a0c <__lo0bits>
20008e0c:	2301      	movs	r3, #1
20008e0e:	461c      	mov	r4, r3
20008e10:	f8c8 3010 	str.w	r3, [r8, #16]
20008e14:	9b00      	ldr	r3, [sp, #0]
20008e16:	f8c8 3014 	str.w	r3, [r8, #20]
20008e1a:	f100 0320 	add.w	r3, r0, #32
20008e1e:	f1ba 0f00 	cmp.w	sl, #0
20008e22:	d1e3      	bne.n	20008dec <__d2b+0x64>
20008e24:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008e28:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008e2c:	3b02      	subs	r3, #2
20008e2e:	603b      	str	r3, [r7, #0]
20008e30:	6910      	ldr	r0, [r2, #16]
20008e32:	f7ff fdcb 	bl	200089cc <__hi0bits>
20008e36:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008e3a:	6030      	str	r0, [r6, #0]
20008e3c:	e7df      	b.n	20008dfe <__d2b+0x76>
20008e3e:	9a00      	ldr	r2, [sp, #0]
20008e40:	f1c0 0120 	rsb	r1, r0, #32
20008e44:	fa12 f101 	lsls.w	r1, r2, r1
20008e48:	40c2      	lsrs	r2, r0
20008e4a:	9801      	ldr	r0, [sp, #4]
20008e4c:	4301      	orrs	r1, r0
20008e4e:	f8c8 1014 	str.w	r1, [r8, #20]
20008e52:	9200      	str	r2, [sp, #0]
20008e54:	e7bf      	b.n	20008dd6 <__d2b+0x4e>
20008e56:	bf00      	nop

20008e58 <__mdiff>:
20008e58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008e5c:	6913      	ldr	r3, [r2, #16]
20008e5e:	690f      	ldr	r7, [r1, #16]
20008e60:	460c      	mov	r4, r1
20008e62:	4615      	mov	r5, r2
20008e64:	1aff      	subs	r7, r7, r3
20008e66:	2f00      	cmp	r7, #0
20008e68:	d04f      	beq.n	20008f0a <__mdiff+0xb2>
20008e6a:	db6a      	blt.n	20008f42 <__mdiff+0xea>
20008e6c:	2700      	movs	r7, #0
20008e6e:	f101 0614 	add.w	r6, r1, #20
20008e72:	6861      	ldr	r1, [r4, #4]
20008e74:	f7ff ff52 	bl	20008d1c <_Balloc>
20008e78:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008e7c:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008e80:	f105 0114 	add.w	r1, r5, #20
20008e84:	2200      	movs	r2, #0
20008e86:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008e8a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008e8e:	f105 0814 	add.w	r8, r5, #20
20008e92:	3414      	adds	r4, #20
20008e94:	f100 0314 	add.w	r3, r0, #20
20008e98:	60c7      	str	r7, [r0, #12]
20008e9a:	f851 7b04 	ldr.w	r7, [r1], #4
20008e9e:	f856 5b04 	ldr.w	r5, [r6], #4
20008ea2:	46bb      	mov	fp, r7
20008ea4:	fa1f fa87 	uxth.w	sl, r7
20008ea8:	0c3f      	lsrs	r7, r7, #16
20008eaa:	fa1f f985 	uxth.w	r9, r5
20008eae:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20008eb2:	ebca 0a09 	rsb	sl, sl, r9
20008eb6:	4452      	add	r2, sl
20008eb8:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008ebc:	b292      	uxth	r2, r2
20008ebe:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20008ec2:	f843 2b04 	str.w	r2, [r3], #4
20008ec6:	143a      	asrs	r2, r7, #16
20008ec8:	4588      	cmp	r8, r1
20008eca:	d8e6      	bhi.n	20008e9a <__mdiff+0x42>
20008ecc:	42a6      	cmp	r6, r4
20008ece:	d20e      	bcs.n	20008eee <__mdiff+0x96>
20008ed0:	f856 1b04 	ldr.w	r1, [r6], #4
20008ed4:	b28d      	uxth	r5, r1
20008ed6:	0c09      	lsrs	r1, r1, #16
20008ed8:	1952      	adds	r2, r2, r5
20008eda:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008ede:	b292      	uxth	r2, r2
20008ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008ee4:	f843 2b04 	str.w	r2, [r3], #4
20008ee8:	140a      	asrs	r2, r1, #16
20008eea:	42b4      	cmp	r4, r6
20008eec:	d8f0      	bhi.n	20008ed0 <__mdiff+0x78>
20008eee:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008ef2:	b932      	cbnz	r2, 20008f02 <__mdiff+0xaa>
20008ef4:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008ef8:	f10c 3cff 	add.w	ip, ip, #4294967295
20008efc:	3b04      	subs	r3, #4
20008efe:	2a00      	cmp	r2, #0
20008f00:	d0f8      	beq.n	20008ef4 <__mdiff+0x9c>
20008f02:	f8c0 c010 	str.w	ip, [r0, #16]
20008f06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008f0a:	3304      	adds	r3, #4
20008f0c:	f101 0614 	add.w	r6, r1, #20
20008f10:	009b      	lsls	r3, r3, #2
20008f12:	18d2      	adds	r2, r2, r3
20008f14:	18cb      	adds	r3, r1, r3
20008f16:	3304      	adds	r3, #4
20008f18:	3204      	adds	r2, #4
20008f1a:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008f1e:	3b04      	subs	r3, #4
20008f20:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008f24:	3a04      	subs	r2, #4
20008f26:	458c      	cmp	ip, r1
20008f28:	d10a      	bne.n	20008f40 <__mdiff+0xe8>
20008f2a:	429e      	cmp	r6, r3
20008f2c:	d3f5      	bcc.n	20008f1a <__mdiff+0xc2>
20008f2e:	2100      	movs	r1, #0
20008f30:	f7ff fef4 	bl	20008d1c <_Balloc>
20008f34:	2301      	movs	r3, #1
20008f36:	6103      	str	r3, [r0, #16]
20008f38:	2300      	movs	r3, #0
20008f3a:	6143      	str	r3, [r0, #20]
20008f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008f40:	d297      	bcs.n	20008e72 <__mdiff+0x1a>
20008f42:	4623      	mov	r3, r4
20008f44:	462c      	mov	r4, r5
20008f46:	2701      	movs	r7, #1
20008f48:	461d      	mov	r5, r3
20008f4a:	f104 0614 	add.w	r6, r4, #20
20008f4e:	e790      	b.n	20008e72 <__mdiff+0x1a>

20008f50 <__lshift>:
20008f50:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008f54:	690d      	ldr	r5, [r1, #16]
20008f56:	688b      	ldr	r3, [r1, #8]
20008f58:	1156      	asrs	r6, r2, #5
20008f5a:	3501      	adds	r5, #1
20008f5c:	460c      	mov	r4, r1
20008f5e:	19ad      	adds	r5, r5, r6
20008f60:	4690      	mov	r8, r2
20008f62:	429d      	cmp	r5, r3
20008f64:	4682      	mov	sl, r0
20008f66:	6849      	ldr	r1, [r1, #4]
20008f68:	dd03      	ble.n	20008f72 <__lshift+0x22>
20008f6a:	005b      	lsls	r3, r3, #1
20008f6c:	3101      	adds	r1, #1
20008f6e:	429d      	cmp	r5, r3
20008f70:	dcfb      	bgt.n	20008f6a <__lshift+0x1a>
20008f72:	4650      	mov	r0, sl
20008f74:	f7ff fed2 	bl	20008d1c <_Balloc>
20008f78:	2e00      	cmp	r6, #0
20008f7a:	4607      	mov	r7, r0
20008f7c:	f100 0214 	add.w	r2, r0, #20
20008f80:	dd0a      	ble.n	20008f98 <__lshift+0x48>
20008f82:	2300      	movs	r3, #0
20008f84:	4619      	mov	r1, r3
20008f86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008f8a:	3301      	adds	r3, #1
20008f8c:	42b3      	cmp	r3, r6
20008f8e:	d1fa      	bne.n	20008f86 <__lshift+0x36>
20008f90:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008f94:	f103 0214 	add.w	r2, r3, #20
20008f98:	6920      	ldr	r0, [r4, #16]
20008f9a:	f104 0314 	add.w	r3, r4, #20
20008f9e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008fa2:	3014      	adds	r0, #20
20008fa4:	f018 081f 	ands.w	r8, r8, #31
20008fa8:	d01b      	beq.n	20008fe2 <__lshift+0x92>
20008faa:	f1c8 0e20 	rsb	lr, r8, #32
20008fae:	2100      	movs	r1, #0
20008fb0:	681e      	ldr	r6, [r3, #0]
20008fb2:	fa06 fc08 	lsl.w	ip, r6, r8
20008fb6:	ea41 010c 	orr.w	r1, r1, ip
20008fba:	f842 1b04 	str.w	r1, [r2], #4
20008fbe:	f853 1b04 	ldr.w	r1, [r3], #4
20008fc2:	4298      	cmp	r0, r3
20008fc4:	fa21 f10e 	lsr.w	r1, r1, lr
20008fc8:	d8f2      	bhi.n	20008fb0 <__lshift+0x60>
20008fca:	6011      	str	r1, [r2, #0]
20008fcc:	b101      	cbz	r1, 20008fd0 <__lshift+0x80>
20008fce:	3501      	adds	r5, #1
20008fd0:	4650      	mov	r0, sl
20008fd2:	3d01      	subs	r5, #1
20008fd4:	4621      	mov	r1, r4
20008fd6:	613d      	str	r5, [r7, #16]
20008fd8:	f7ff fe84 	bl	20008ce4 <_Bfree>
20008fdc:	4638      	mov	r0, r7
20008fde:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008fe2:	f853 1008 	ldr.w	r1, [r3, r8]
20008fe6:	f842 1008 	str.w	r1, [r2, r8]
20008fea:	f108 0804 	add.w	r8, r8, #4
20008fee:	eb08 0103 	add.w	r1, r8, r3
20008ff2:	4288      	cmp	r0, r1
20008ff4:	d9ec      	bls.n	20008fd0 <__lshift+0x80>
20008ff6:	f853 1008 	ldr.w	r1, [r3, r8]
20008ffa:	f842 1008 	str.w	r1, [r2, r8]
20008ffe:	f108 0804 	add.w	r8, r8, #4
20009002:	eb08 0103 	add.w	r1, r8, r3
20009006:	4288      	cmp	r0, r1
20009008:	d8eb      	bhi.n	20008fe2 <__lshift+0x92>
2000900a:	e7e1      	b.n	20008fd0 <__lshift+0x80>

2000900c <__multiply>:
2000900c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009010:	f8d1 8010 	ldr.w	r8, [r1, #16]
20009014:	6917      	ldr	r7, [r2, #16]
20009016:	460d      	mov	r5, r1
20009018:	4616      	mov	r6, r2
2000901a:	b087      	sub	sp, #28
2000901c:	45b8      	cmp	r8, r7
2000901e:	bfb5      	itete	lt
20009020:	4615      	movlt	r5, r2
20009022:	463b      	movge	r3, r7
20009024:	460b      	movlt	r3, r1
20009026:	4647      	movge	r7, r8
20009028:	bfb4      	ite	lt
2000902a:	461e      	movlt	r6, r3
2000902c:	4698      	movge	r8, r3
2000902e:	68ab      	ldr	r3, [r5, #8]
20009030:	eb08 0407 	add.w	r4, r8, r7
20009034:	6869      	ldr	r1, [r5, #4]
20009036:	429c      	cmp	r4, r3
20009038:	bfc8      	it	gt
2000903a:	3101      	addgt	r1, #1
2000903c:	f7ff fe6e 	bl	20008d1c <_Balloc>
20009040:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20009044:	f100 0b14 	add.w	fp, r0, #20
20009048:	3314      	adds	r3, #20
2000904a:	9003      	str	r0, [sp, #12]
2000904c:	459b      	cmp	fp, r3
2000904e:	9304      	str	r3, [sp, #16]
20009050:	d206      	bcs.n	20009060 <__multiply+0x54>
20009052:	9904      	ldr	r1, [sp, #16]
20009054:	465b      	mov	r3, fp
20009056:	2200      	movs	r2, #0
20009058:	f843 2b04 	str.w	r2, [r3], #4
2000905c:	4299      	cmp	r1, r3
2000905e:	d8fb      	bhi.n	20009058 <__multiply+0x4c>
20009060:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20009064:	f106 0914 	add.w	r9, r6, #20
20009068:	f108 0814 	add.w	r8, r8, #20
2000906c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20009070:	3514      	adds	r5, #20
20009072:	45c1      	cmp	r9, r8
20009074:	f8cd 8004 	str.w	r8, [sp, #4]
20009078:	f10c 0c14 	add.w	ip, ip, #20
2000907c:	9502      	str	r5, [sp, #8]
2000907e:	d24b      	bcs.n	20009118 <__multiply+0x10c>
20009080:	f04f 0a00 	mov.w	sl, #0
20009084:	9405      	str	r4, [sp, #20]
20009086:	f859 400a 	ldr.w	r4, [r9, sl]
2000908a:	eb0a 080b 	add.w	r8, sl, fp
2000908e:	b2a0      	uxth	r0, r4
20009090:	b1d8      	cbz	r0, 200090ca <__multiply+0xbe>
20009092:	9a02      	ldr	r2, [sp, #8]
20009094:	4643      	mov	r3, r8
20009096:	2400      	movs	r4, #0
20009098:	f852 5b04 	ldr.w	r5, [r2], #4
2000909c:	6819      	ldr	r1, [r3, #0]
2000909e:	b2af      	uxth	r7, r5
200090a0:	0c2d      	lsrs	r5, r5, #16
200090a2:	b28e      	uxth	r6, r1
200090a4:	0c09      	lsrs	r1, r1, #16
200090a6:	fb00 6607 	mla	r6, r0, r7, r6
200090aa:	fb00 1105 	mla	r1, r0, r5, r1
200090ae:	1936      	adds	r6, r6, r4
200090b0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200090b4:	b2b6      	uxth	r6, r6
200090b6:	0c0c      	lsrs	r4, r1, #16
200090b8:	4594      	cmp	ip, r2
200090ba:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200090be:	f843 6b04 	str.w	r6, [r3], #4
200090c2:	d8e9      	bhi.n	20009098 <__multiply+0x8c>
200090c4:	601c      	str	r4, [r3, #0]
200090c6:	f859 400a 	ldr.w	r4, [r9, sl]
200090ca:	0c24      	lsrs	r4, r4, #16
200090cc:	d01c      	beq.n	20009108 <__multiply+0xfc>
200090ce:	f85b 200a 	ldr.w	r2, [fp, sl]
200090d2:	4641      	mov	r1, r8
200090d4:	9b02      	ldr	r3, [sp, #8]
200090d6:	2500      	movs	r5, #0
200090d8:	4610      	mov	r0, r2
200090da:	881e      	ldrh	r6, [r3, #0]
200090dc:	b297      	uxth	r7, r2
200090de:	fb06 5504 	mla	r5, r6, r4, r5
200090e2:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200090e6:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200090ea:	600f      	str	r7, [r1, #0]
200090ec:	f851 0f04 	ldr.w	r0, [r1, #4]!
200090f0:	f853 2b04 	ldr.w	r2, [r3], #4
200090f4:	b286      	uxth	r6, r0
200090f6:	0c12      	lsrs	r2, r2, #16
200090f8:	fb02 6204 	mla	r2, r2, r4, r6
200090fc:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20009100:	0c15      	lsrs	r5, r2, #16
20009102:	459c      	cmp	ip, r3
20009104:	d8e9      	bhi.n	200090da <__multiply+0xce>
20009106:	600a      	str	r2, [r1, #0]
20009108:	f10a 0a04 	add.w	sl, sl, #4
2000910c:	9a01      	ldr	r2, [sp, #4]
2000910e:	eb0a 0309 	add.w	r3, sl, r9
20009112:	429a      	cmp	r2, r3
20009114:	d8b7      	bhi.n	20009086 <__multiply+0x7a>
20009116:	9c05      	ldr	r4, [sp, #20]
20009118:	2c00      	cmp	r4, #0
2000911a:	dd0b      	ble.n	20009134 <__multiply+0x128>
2000911c:	9a04      	ldr	r2, [sp, #16]
2000911e:	f852 3c04 	ldr.w	r3, [r2, #-4]
20009122:	b93b      	cbnz	r3, 20009134 <__multiply+0x128>
20009124:	4613      	mov	r3, r2
20009126:	e003      	b.n	20009130 <__multiply+0x124>
20009128:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000912c:	3b04      	subs	r3, #4
2000912e:	b90a      	cbnz	r2, 20009134 <__multiply+0x128>
20009130:	3c01      	subs	r4, #1
20009132:	d1f9      	bne.n	20009128 <__multiply+0x11c>
20009134:	9b03      	ldr	r3, [sp, #12]
20009136:	4618      	mov	r0, r3
20009138:	611c      	str	r4, [r3, #16]
2000913a:	b007      	add	sp, #28
2000913c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20009140 <__i2b>:
20009140:	b510      	push	{r4, lr}
20009142:	460c      	mov	r4, r1
20009144:	2101      	movs	r1, #1
20009146:	f7ff fde9 	bl	20008d1c <_Balloc>
2000914a:	2201      	movs	r2, #1
2000914c:	6144      	str	r4, [r0, #20]
2000914e:	6102      	str	r2, [r0, #16]
20009150:	bd10      	pop	{r4, pc}
20009152:	bf00      	nop

20009154 <__multadd>:
20009154:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009158:	460d      	mov	r5, r1
2000915a:	2100      	movs	r1, #0
2000915c:	4606      	mov	r6, r0
2000915e:	692c      	ldr	r4, [r5, #16]
20009160:	b083      	sub	sp, #12
20009162:	f105 0814 	add.w	r8, r5, #20
20009166:	4608      	mov	r0, r1
20009168:	f858 7001 	ldr.w	r7, [r8, r1]
2000916c:	3001      	adds	r0, #1
2000916e:	fa1f fa87 	uxth.w	sl, r7
20009172:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20009176:	fb0a 3302 	mla	r3, sl, r2, r3
2000917a:	fb0c fc02 	mul.w	ip, ip, r2
2000917e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20009182:	b29b      	uxth	r3, r3
20009184:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20009188:	f848 3001 	str.w	r3, [r8, r1]
2000918c:	3104      	adds	r1, #4
2000918e:	4284      	cmp	r4, r0
20009190:	ea4f 431c 	mov.w	r3, ip, lsr #16
20009194:	dce8      	bgt.n	20009168 <__multadd+0x14>
20009196:	b13b      	cbz	r3, 200091a8 <__multadd+0x54>
20009198:	68aa      	ldr	r2, [r5, #8]
2000919a:	4294      	cmp	r4, r2
2000919c:	da08      	bge.n	200091b0 <__multadd+0x5c>
2000919e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200091a2:	3401      	adds	r4, #1
200091a4:	612c      	str	r4, [r5, #16]
200091a6:	6153      	str	r3, [r2, #20]
200091a8:	4628      	mov	r0, r5
200091aa:	b003      	add	sp, #12
200091ac:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200091b0:	6869      	ldr	r1, [r5, #4]
200091b2:	4630      	mov	r0, r6
200091b4:	9301      	str	r3, [sp, #4]
200091b6:	3101      	adds	r1, #1
200091b8:	f7ff fdb0 	bl	20008d1c <_Balloc>
200091bc:	692a      	ldr	r2, [r5, #16]
200091be:	f105 010c 	add.w	r1, r5, #12
200091c2:	3202      	adds	r2, #2
200091c4:	0092      	lsls	r2, r2, #2
200091c6:	4607      	mov	r7, r0
200091c8:	300c      	adds	r0, #12
200091ca:	f7ff fad7 	bl	2000877c <memcpy>
200091ce:	4629      	mov	r1, r5
200091d0:	4630      	mov	r0, r6
200091d2:	463d      	mov	r5, r7
200091d4:	f7ff fd86 	bl	20008ce4 <_Bfree>
200091d8:	9b01      	ldr	r3, [sp, #4]
200091da:	e7e0      	b.n	2000919e <__multadd+0x4a>

200091dc <__pow5mult>:
200091dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200091e0:	4615      	mov	r5, r2
200091e2:	f012 0203 	ands.w	r2, r2, #3
200091e6:	4604      	mov	r4, r0
200091e8:	4688      	mov	r8, r1
200091ea:	d12c      	bne.n	20009246 <__pow5mult+0x6a>
200091ec:	10ad      	asrs	r5, r5, #2
200091ee:	d01e      	beq.n	2000922e <__pow5mult+0x52>
200091f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
200091f2:	2e00      	cmp	r6, #0
200091f4:	d034      	beq.n	20009260 <__pow5mult+0x84>
200091f6:	68b7      	ldr	r7, [r6, #8]
200091f8:	2f00      	cmp	r7, #0
200091fa:	d03b      	beq.n	20009274 <__pow5mult+0x98>
200091fc:	f015 0f01 	tst.w	r5, #1
20009200:	d108      	bne.n	20009214 <__pow5mult+0x38>
20009202:	106d      	asrs	r5, r5, #1
20009204:	d013      	beq.n	2000922e <__pow5mult+0x52>
20009206:	683e      	ldr	r6, [r7, #0]
20009208:	b1a6      	cbz	r6, 20009234 <__pow5mult+0x58>
2000920a:	4630      	mov	r0, r6
2000920c:	4607      	mov	r7, r0
2000920e:	f015 0f01 	tst.w	r5, #1
20009212:	d0f6      	beq.n	20009202 <__pow5mult+0x26>
20009214:	4641      	mov	r1, r8
20009216:	463a      	mov	r2, r7
20009218:	4620      	mov	r0, r4
2000921a:	f7ff fef7 	bl	2000900c <__multiply>
2000921e:	4641      	mov	r1, r8
20009220:	4606      	mov	r6, r0
20009222:	4620      	mov	r0, r4
20009224:	f7ff fd5e 	bl	20008ce4 <_Bfree>
20009228:	106d      	asrs	r5, r5, #1
2000922a:	46b0      	mov	r8, r6
2000922c:	d1eb      	bne.n	20009206 <__pow5mult+0x2a>
2000922e:	4640      	mov	r0, r8
20009230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009234:	4639      	mov	r1, r7
20009236:	463a      	mov	r2, r7
20009238:	4620      	mov	r0, r4
2000923a:	f7ff fee7 	bl	2000900c <__multiply>
2000923e:	6038      	str	r0, [r7, #0]
20009240:	4607      	mov	r7, r0
20009242:	6006      	str	r6, [r0, #0]
20009244:	e7e3      	b.n	2000920e <__pow5mult+0x32>
20009246:	f64a 2c00 	movw	ip, #43520	; 0xaa00
2000924a:	2300      	movs	r3, #0
2000924c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20009250:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20009254:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20009258:	f7ff ff7c 	bl	20009154 <__multadd>
2000925c:	4680      	mov	r8, r0
2000925e:	e7c5      	b.n	200091ec <__pow5mult+0x10>
20009260:	2010      	movs	r0, #16
20009262:	f7fe ff77 	bl	20008154 <malloc>
20009266:	2300      	movs	r3, #0
20009268:	4606      	mov	r6, r0
2000926a:	6260      	str	r0, [r4, #36]	; 0x24
2000926c:	60c3      	str	r3, [r0, #12]
2000926e:	6043      	str	r3, [r0, #4]
20009270:	6083      	str	r3, [r0, #8]
20009272:	6003      	str	r3, [r0, #0]
20009274:	4620      	mov	r0, r4
20009276:	f240 2171 	movw	r1, #625	; 0x271
2000927a:	f7ff ff61 	bl	20009140 <__i2b>
2000927e:	2300      	movs	r3, #0
20009280:	60b0      	str	r0, [r6, #8]
20009282:	4607      	mov	r7, r0
20009284:	6003      	str	r3, [r0, #0]
20009286:	e7b9      	b.n	200091fc <__pow5mult+0x20>

20009288 <__s2b>:
20009288:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000928c:	461e      	mov	r6, r3
2000928e:	f648 6339 	movw	r3, #36409	; 0x8e39
20009292:	f106 0c08 	add.w	ip, r6, #8
20009296:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000929a:	4688      	mov	r8, r1
2000929c:	4605      	mov	r5, r0
2000929e:	4617      	mov	r7, r2
200092a0:	fb83 130c 	smull	r1, r3, r3, ip
200092a4:	ea4f 7cec 	mov.w	ip, ip, asr #31
200092a8:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200092ac:	f1bc 0f01 	cmp.w	ip, #1
200092b0:	dd35      	ble.n	2000931e <__s2b+0x96>
200092b2:	2100      	movs	r1, #0
200092b4:	2201      	movs	r2, #1
200092b6:	0052      	lsls	r2, r2, #1
200092b8:	3101      	adds	r1, #1
200092ba:	4594      	cmp	ip, r2
200092bc:	dcfb      	bgt.n	200092b6 <__s2b+0x2e>
200092be:	4628      	mov	r0, r5
200092c0:	f7ff fd2c 	bl	20008d1c <_Balloc>
200092c4:	9b08      	ldr	r3, [sp, #32]
200092c6:	6143      	str	r3, [r0, #20]
200092c8:	2301      	movs	r3, #1
200092ca:	2f09      	cmp	r7, #9
200092cc:	6103      	str	r3, [r0, #16]
200092ce:	dd22      	ble.n	20009316 <__s2b+0x8e>
200092d0:	f108 0a09 	add.w	sl, r8, #9
200092d4:	2409      	movs	r4, #9
200092d6:	f818 3004 	ldrb.w	r3, [r8, r4]
200092da:	4601      	mov	r1, r0
200092dc:	220a      	movs	r2, #10
200092de:	3401      	adds	r4, #1
200092e0:	3b30      	subs	r3, #48	; 0x30
200092e2:	4628      	mov	r0, r5
200092e4:	f7ff ff36 	bl	20009154 <__multadd>
200092e8:	42a7      	cmp	r7, r4
200092ea:	dcf4      	bgt.n	200092d6 <__s2b+0x4e>
200092ec:	eb0a 0807 	add.w	r8, sl, r7
200092f0:	f1a8 0808 	sub.w	r8, r8, #8
200092f4:	42be      	cmp	r6, r7
200092f6:	dd0c      	ble.n	20009312 <__s2b+0x8a>
200092f8:	2400      	movs	r4, #0
200092fa:	f818 3004 	ldrb.w	r3, [r8, r4]
200092fe:	4601      	mov	r1, r0
20009300:	3401      	adds	r4, #1
20009302:	220a      	movs	r2, #10
20009304:	3b30      	subs	r3, #48	; 0x30
20009306:	4628      	mov	r0, r5
20009308:	f7ff ff24 	bl	20009154 <__multadd>
2000930c:	19e3      	adds	r3, r4, r7
2000930e:	429e      	cmp	r6, r3
20009310:	dcf3      	bgt.n	200092fa <__s2b+0x72>
20009312:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20009316:	f108 080a 	add.w	r8, r8, #10
2000931a:	2709      	movs	r7, #9
2000931c:	e7ea      	b.n	200092f4 <__s2b+0x6c>
2000931e:	2100      	movs	r1, #0
20009320:	e7cd      	b.n	200092be <__s2b+0x36>
20009322:	bf00      	nop

20009324 <_realloc_r>:
20009324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009328:	4691      	mov	r9, r2
2000932a:	b083      	sub	sp, #12
2000932c:	4607      	mov	r7, r0
2000932e:	460e      	mov	r6, r1
20009330:	2900      	cmp	r1, #0
20009332:	f000 813a 	beq.w	200095aa <_realloc_r+0x286>
20009336:	f1a1 0808 	sub.w	r8, r1, #8
2000933a:	f109 040b 	add.w	r4, r9, #11
2000933e:	f7ff fb41 	bl	200089c4 <__malloc_lock>
20009342:	2c16      	cmp	r4, #22
20009344:	f8d8 1004 	ldr.w	r1, [r8, #4]
20009348:	460b      	mov	r3, r1
2000934a:	f200 80a0 	bhi.w	2000948e <_realloc_r+0x16a>
2000934e:	2210      	movs	r2, #16
20009350:	2500      	movs	r5, #0
20009352:	4614      	mov	r4, r2
20009354:	454c      	cmp	r4, r9
20009356:	bf38      	it	cc
20009358:	f045 0501 	orrcc.w	r5, r5, #1
2000935c:	2d00      	cmp	r5, #0
2000935e:	f040 812a 	bne.w	200095b6 <_realloc_r+0x292>
20009362:	f021 0a03 	bic.w	sl, r1, #3
20009366:	4592      	cmp	sl, r2
20009368:	bfa2      	ittt	ge
2000936a:	4640      	movge	r0, r8
2000936c:	4655      	movge	r5, sl
2000936e:	f108 0808 	addge.w	r8, r8, #8
20009372:	da75      	bge.n	20009460 <_realloc_r+0x13c>
20009374:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20009378:	eb08 000a 	add.w	r0, r8, sl
2000937c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009380:	f8d3 e008 	ldr.w	lr, [r3, #8]
20009384:	4586      	cmp	lr, r0
20009386:	f000 811a 	beq.w	200095be <_realloc_r+0x29a>
2000938a:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000938e:	f02c 0b01 	bic.w	fp, ip, #1
20009392:	4483      	add	fp, r0
20009394:	f8db b004 	ldr.w	fp, [fp, #4]
20009398:	f01b 0f01 	tst.w	fp, #1
2000939c:	d07c      	beq.n	20009498 <_realloc_r+0x174>
2000939e:	46ac      	mov	ip, r5
200093a0:	4628      	mov	r0, r5
200093a2:	f011 0f01 	tst.w	r1, #1
200093a6:	f040 809b 	bne.w	200094e0 <_realloc_r+0x1bc>
200093aa:	f856 1c08 	ldr.w	r1, [r6, #-8]
200093ae:	ebc1 0b08 	rsb	fp, r1, r8
200093b2:	f8db 5004 	ldr.w	r5, [fp, #4]
200093b6:	f025 0503 	bic.w	r5, r5, #3
200093ba:	2800      	cmp	r0, #0
200093bc:	f000 80dd 	beq.w	2000957a <_realloc_r+0x256>
200093c0:	4570      	cmp	r0, lr
200093c2:	f000 811f 	beq.w	20009604 <_realloc_r+0x2e0>
200093c6:	eb05 030a 	add.w	r3, r5, sl
200093ca:	eb0c 0503 	add.w	r5, ip, r3
200093ce:	4295      	cmp	r5, r2
200093d0:	bfb8      	it	lt
200093d2:	461d      	movlt	r5, r3
200093d4:	f2c0 80d2 	blt.w	2000957c <_realloc_r+0x258>
200093d8:	6881      	ldr	r1, [r0, #8]
200093da:	465b      	mov	r3, fp
200093dc:	68c0      	ldr	r0, [r0, #12]
200093de:	f1aa 0204 	sub.w	r2, sl, #4
200093e2:	2a24      	cmp	r2, #36	; 0x24
200093e4:	6081      	str	r1, [r0, #8]
200093e6:	60c8      	str	r0, [r1, #12]
200093e8:	f853 1f08 	ldr.w	r1, [r3, #8]!
200093ec:	f8db 000c 	ldr.w	r0, [fp, #12]
200093f0:	6081      	str	r1, [r0, #8]
200093f2:	60c8      	str	r0, [r1, #12]
200093f4:	f200 80d0 	bhi.w	20009598 <_realloc_r+0x274>
200093f8:	2a13      	cmp	r2, #19
200093fa:	469c      	mov	ip, r3
200093fc:	d921      	bls.n	20009442 <_realloc_r+0x11e>
200093fe:	4631      	mov	r1, r6
20009400:	f10b 0c10 	add.w	ip, fp, #16
20009404:	f851 0b04 	ldr.w	r0, [r1], #4
20009408:	f8cb 0008 	str.w	r0, [fp, #8]
2000940c:	6870      	ldr	r0, [r6, #4]
2000940e:	1d0e      	adds	r6, r1, #4
20009410:	2a1b      	cmp	r2, #27
20009412:	f8cb 000c 	str.w	r0, [fp, #12]
20009416:	d914      	bls.n	20009442 <_realloc_r+0x11e>
20009418:	6848      	ldr	r0, [r1, #4]
2000941a:	1d31      	adds	r1, r6, #4
2000941c:	f10b 0c18 	add.w	ip, fp, #24
20009420:	f8cb 0010 	str.w	r0, [fp, #16]
20009424:	6870      	ldr	r0, [r6, #4]
20009426:	1d0e      	adds	r6, r1, #4
20009428:	2a24      	cmp	r2, #36	; 0x24
2000942a:	f8cb 0014 	str.w	r0, [fp, #20]
2000942e:	d108      	bne.n	20009442 <_realloc_r+0x11e>
20009430:	684a      	ldr	r2, [r1, #4]
20009432:	f10b 0c20 	add.w	ip, fp, #32
20009436:	f8cb 2018 	str.w	r2, [fp, #24]
2000943a:	6872      	ldr	r2, [r6, #4]
2000943c:	3608      	adds	r6, #8
2000943e:	f8cb 201c 	str.w	r2, [fp, #28]
20009442:	4631      	mov	r1, r6
20009444:	4698      	mov	r8, r3
20009446:	4662      	mov	r2, ip
20009448:	4658      	mov	r0, fp
2000944a:	f851 3b04 	ldr.w	r3, [r1], #4
2000944e:	f842 3b04 	str.w	r3, [r2], #4
20009452:	6873      	ldr	r3, [r6, #4]
20009454:	f8cc 3004 	str.w	r3, [ip, #4]
20009458:	684b      	ldr	r3, [r1, #4]
2000945a:	6053      	str	r3, [r2, #4]
2000945c:	f8db 3004 	ldr.w	r3, [fp, #4]
20009460:	ebc4 0c05 	rsb	ip, r4, r5
20009464:	f1bc 0f0f 	cmp.w	ip, #15
20009468:	d826      	bhi.n	200094b8 <_realloc_r+0x194>
2000946a:	1942      	adds	r2, r0, r5
2000946c:	f003 0301 	and.w	r3, r3, #1
20009470:	ea43 0505 	orr.w	r5, r3, r5
20009474:	6045      	str	r5, [r0, #4]
20009476:	6853      	ldr	r3, [r2, #4]
20009478:	f043 0301 	orr.w	r3, r3, #1
2000947c:	6053      	str	r3, [r2, #4]
2000947e:	4638      	mov	r0, r7
20009480:	4645      	mov	r5, r8
20009482:	f7ff faa1 	bl	200089c8 <__malloc_unlock>
20009486:	4628      	mov	r0, r5
20009488:	b003      	add	sp, #12
2000948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000948e:	f024 0407 	bic.w	r4, r4, #7
20009492:	4622      	mov	r2, r4
20009494:	0fe5      	lsrs	r5, r4, #31
20009496:	e75d      	b.n	20009354 <_realloc_r+0x30>
20009498:	f02c 0c03 	bic.w	ip, ip, #3
2000949c:	eb0c 050a 	add.w	r5, ip, sl
200094a0:	4295      	cmp	r5, r2
200094a2:	f6ff af7e 	blt.w	200093a2 <_realloc_r+0x7e>
200094a6:	6882      	ldr	r2, [r0, #8]
200094a8:	460b      	mov	r3, r1
200094aa:	68c1      	ldr	r1, [r0, #12]
200094ac:	4640      	mov	r0, r8
200094ae:	f108 0808 	add.w	r8, r8, #8
200094b2:	608a      	str	r2, [r1, #8]
200094b4:	60d1      	str	r1, [r2, #12]
200094b6:	e7d3      	b.n	20009460 <_realloc_r+0x13c>
200094b8:	1901      	adds	r1, r0, r4
200094ba:	f003 0301 	and.w	r3, r3, #1
200094be:	eb01 020c 	add.w	r2, r1, ip
200094c2:	ea43 0404 	orr.w	r4, r3, r4
200094c6:	f04c 0301 	orr.w	r3, ip, #1
200094ca:	6044      	str	r4, [r0, #4]
200094cc:	604b      	str	r3, [r1, #4]
200094ce:	4638      	mov	r0, r7
200094d0:	6853      	ldr	r3, [r2, #4]
200094d2:	3108      	adds	r1, #8
200094d4:	f043 0301 	orr.w	r3, r3, #1
200094d8:	6053      	str	r3, [r2, #4]
200094da:	f7fe fac1 	bl	20007a60 <_free_r>
200094de:	e7ce      	b.n	2000947e <_realloc_r+0x15a>
200094e0:	4649      	mov	r1, r9
200094e2:	4638      	mov	r0, r7
200094e4:	f7fe fe3e 	bl	20008164 <_malloc_r>
200094e8:	4605      	mov	r5, r0
200094ea:	2800      	cmp	r0, #0
200094ec:	d041      	beq.n	20009572 <_realloc_r+0x24e>
200094ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
200094f2:	f1a0 0208 	sub.w	r2, r0, #8
200094f6:	f023 0101 	bic.w	r1, r3, #1
200094fa:	4441      	add	r1, r8
200094fc:	428a      	cmp	r2, r1
200094fe:	f000 80d7 	beq.w	200096b0 <_realloc_r+0x38c>
20009502:	f1aa 0204 	sub.w	r2, sl, #4
20009506:	4631      	mov	r1, r6
20009508:	2a24      	cmp	r2, #36	; 0x24
2000950a:	d878      	bhi.n	200095fe <_realloc_r+0x2da>
2000950c:	2a13      	cmp	r2, #19
2000950e:	4603      	mov	r3, r0
20009510:	d921      	bls.n	20009556 <_realloc_r+0x232>
20009512:	4634      	mov	r4, r6
20009514:	f854 3b04 	ldr.w	r3, [r4], #4
20009518:	1d21      	adds	r1, r4, #4
2000951a:	f840 3b04 	str.w	r3, [r0], #4
2000951e:	1d03      	adds	r3, r0, #4
20009520:	f8d6 c004 	ldr.w	ip, [r6, #4]
20009524:	2a1b      	cmp	r2, #27
20009526:	f8c5 c004 	str.w	ip, [r5, #4]
2000952a:	d914      	bls.n	20009556 <_realloc_r+0x232>
2000952c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20009530:	1d1c      	adds	r4, r3, #4
20009532:	f101 0c04 	add.w	ip, r1, #4
20009536:	f8c0 e004 	str.w	lr, [r0, #4]
2000953a:	6848      	ldr	r0, [r1, #4]
2000953c:	f10c 0104 	add.w	r1, ip, #4
20009540:	6058      	str	r0, [r3, #4]
20009542:	1d23      	adds	r3, r4, #4
20009544:	2a24      	cmp	r2, #36	; 0x24
20009546:	d106      	bne.n	20009556 <_realloc_r+0x232>
20009548:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000954c:	6062      	str	r2, [r4, #4]
2000954e:	684a      	ldr	r2, [r1, #4]
20009550:	3108      	adds	r1, #8
20009552:	605a      	str	r2, [r3, #4]
20009554:	3308      	adds	r3, #8
20009556:	4608      	mov	r0, r1
20009558:	461a      	mov	r2, r3
2000955a:	f850 4b04 	ldr.w	r4, [r0], #4
2000955e:	f842 4b04 	str.w	r4, [r2], #4
20009562:	6849      	ldr	r1, [r1, #4]
20009564:	6059      	str	r1, [r3, #4]
20009566:	6843      	ldr	r3, [r0, #4]
20009568:	6053      	str	r3, [r2, #4]
2000956a:	4631      	mov	r1, r6
2000956c:	4638      	mov	r0, r7
2000956e:	f7fe fa77 	bl	20007a60 <_free_r>
20009572:	4638      	mov	r0, r7
20009574:	f7ff fa28 	bl	200089c8 <__malloc_unlock>
20009578:	e785      	b.n	20009486 <_realloc_r+0x162>
2000957a:	4455      	add	r5, sl
2000957c:	4295      	cmp	r5, r2
2000957e:	dbaf      	blt.n	200094e0 <_realloc_r+0x1bc>
20009580:	465b      	mov	r3, fp
20009582:	f8db 000c 	ldr.w	r0, [fp, #12]
20009586:	f1aa 0204 	sub.w	r2, sl, #4
2000958a:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000958e:	2a24      	cmp	r2, #36	; 0x24
20009590:	6081      	str	r1, [r0, #8]
20009592:	60c8      	str	r0, [r1, #12]
20009594:	f67f af30 	bls.w	200093f8 <_realloc_r+0xd4>
20009598:	4618      	mov	r0, r3
2000959a:	4631      	mov	r1, r6
2000959c:	4698      	mov	r8, r3
2000959e:	f7ff f9b5 	bl	2000890c <memmove>
200095a2:	4658      	mov	r0, fp
200095a4:	f8db 3004 	ldr.w	r3, [fp, #4]
200095a8:	e75a      	b.n	20009460 <_realloc_r+0x13c>
200095aa:	4611      	mov	r1, r2
200095ac:	b003      	add	sp, #12
200095ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200095b2:	f7fe bdd7 	b.w	20008164 <_malloc_r>
200095b6:	230c      	movs	r3, #12
200095b8:	2500      	movs	r5, #0
200095ba:	603b      	str	r3, [r7, #0]
200095bc:	e763      	b.n	20009486 <_realloc_r+0x162>
200095be:	f8de 5004 	ldr.w	r5, [lr, #4]
200095c2:	f104 0b10 	add.w	fp, r4, #16
200095c6:	f025 0c03 	bic.w	ip, r5, #3
200095ca:	eb0c 000a 	add.w	r0, ip, sl
200095ce:	4558      	cmp	r0, fp
200095d0:	bfb8      	it	lt
200095d2:	4670      	movlt	r0, lr
200095d4:	f6ff aee5 	blt.w	200093a2 <_realloc_r+0x7e>
200095d8:	eb08 0204 	add.w	r2, r8, r4
200095dc:	1b01      	subs	r1, r0, r4
200095de:	f041 0101 	orr.w	r1, r1, #1
200095e2:	609a      	str	r2, [r3, #8]
200095e4:	6051      	str	r1, [r2, #4]
200095e6:	4638      	mov	r0, r7
200095e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
200095ec:	4635      	mov	r5, r6
200095ee:	f001 0301 	and.w	r3, r1, #1
200095f2:	431c      	orrs	r4, r3
200095f4:	f8c8 4004 	str.w	r4, [r8, #4]
200095f8:	f7ff f9e6 	bl	200089c8 <__malloc_unlock>
200095fc:	e743      	b.n	20009486 <_realloc_r+0x162>
200095fe:	f7ff f985 	bl	2000890c <memmove>
20009602:	e7b2      	b.n	2000956a <_realloc_r+0x246>
20009604:	4455      	add	r5, sl
20009606:	f104 0110 	add.w	r1, r4, #16
2000960a:	44ac      	add	ip, r5
2000960c:	458c      	cmp	ip, r1
2000960e:	dbb5      	blt.n	2000957c <_realloc_r+0x258>
20009610:	465d      	mov	r5, fp
20009612:	f8db 000c 	ldr.w	r0, [fp, #12]
20009616:	f1aa 0204 	sub.w	r2, sl, #4
2000961a:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000961e:	2a24      	cmp	r2, #36	; 0x24
20009620:	6081      	str	r1, [r0, #8]
20009622:	60c8      	str	r0, [r1, #12]
20009624:	d84c      	bhi.n	200096c0 <_realloc_r+0x39c>
20009626:	2a13      	cmp	r2, #19
20009628:	4628      	mov	r0, r5
2000962a:	d924      	bls.n	20009676 <_realloc_r+0x352>
2000962c:	4631      	mov	r1, r6
2000962e:	f10b 0010 	add.w	r0, fp, #16
20009632:	f851 eb04 	ldr.w	lr, [r1], #4
20009636:	f8cb e008 	str.w	lr, [fp, #8]
2000963a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000963e:	1d0e      	adds	r6, r1, #4
20009640:	2a1b      	cmp	r2, #27
20009642:	f8cb e00c 	str.w	lr, [fp, #12]
20009646:	d916      	bls.n	20009676 <_realloc_r+0x352>
20009648:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000964c:	1d31      	adds	r1, r6, #4
2000964e:	f10b 0018 	add.w	r0, fp, #24
20009652:	f8cb e010 	str.w	lr, [fp, #16]
20009656:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000965a:	1d0e      	adds	r6, r1, #4
2000965c:	2a24      	cmp	r2, #36	; 0x24
2000965e:	f8cb e014 	str.w	lr, [fp, #20]
20009662:	d108      	bne.n	20009676 <_realloc_r+0x352>
20009664:	684a      	ldr	r2, [r1, #4]
20009666:	f10b 0020 	add.w	r0, fp, #32
2000966a:	f8cb 2018 	str.w	r2, [fp, #24]
2000966e:	6872      	ldr	r2, [r6, #4]
20009670:	3608      	adds	r6, #8
20009672:	f8cb 201c 	str.w	r2, [fp, #28]
20009676:	4631      	mov	r1, r6
20009678:	4602      	mov	r2, r0
2000967a:	f851 eb04 	ldr.w	lr, [r1], #4
2000967e:	f842 eb04 	str.w	lr, [r2], #4
20009682:	6876      	ldr	r6, [r6, #4]
20009684:	6046      	str	r6, [r0, #4]
20009686:	6849      	ldr	r1, [r1, #4]
20009688:	6051      	str	r1, [r2, #4]
2000968a:	eb0b 0204 	add.w	r2, fp, r4
2000968e:	ebc4 010c 	rsb	r1, r4, ip
20009692:	f041 0101 	orr.w	r1, r1, #1
20009696:	609a      	str	r2, [r3, #8]
20009698:	6051      	str	r1, [r2, #4]
2000969a:	4638      	mov	r0, r7
2000969c:	f8db 1004 	ldr.w	r1, [fp, #4]
200096a0:	f001 0301 	and.w	r3, r1, #1
200096a4:	431c      	orrs	r4, r3
200096a6:	f8cb 4004 	str.w	r4, [fp, #4]
200096aa:	f7ff f98d 	bl	200089c8 <__malloc_unlock>
200096ae:	e6ea      	b.n	20009486 <_realloc_r+0x162>
200096b0:	6855      	ldr	r5, [r2, #4]
200096b2:	4640      	mov	r0, r8
200096b4:	f108 0808 	add.w	r8, r8, #8
200096b8:	f025 0503 	bic.w	r5, r5, #3
200096bc:	4455      	add	r5, sl
200096be:	e6cf      	b.n	20009460 <_realloc_r+0x13c>
200096c0:	4631      	mov	r1, r6
200096c2:	4628      	mov	r0, r5
200096c4:	9300      	str	r3, [sp, #0]
200096c6:	f8cd c004 	str.w	ip, [sp, #4]
200096ca:	f7ff f91f 	bl	2000890c <memmove>
200096ce:	f8dd c004 	ldr.w	ip, [sp, #4]
200096d2:	9b00      	ldr	r3, [sp, #0]
200096d4:	e7d9      	b.n	2000968a <_realloc_r+0x366>
200096d6:	bf00      	nop

200096d8 <__isinfd>:
200096d8:	4602      	mov	r2, r0
200096da:	4240      	negs	r0, r0
200096dc:	ea40 0302 	orr.w	r3, r0, r2
200096e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200096e4:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200096e8:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200096ec:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200096f0:	4258      	negs	r0, r3
200096f2:	ea40 0303 	orr.w	r3, r0, r3
200096f6:	17d8      	asrs	r0, r3, #31
200096f8:	3001      	adds	r0, #1
200096fa:	4770      	bx	lr

200096fc <__isnand>:
200096fc:	4602      	mov	r2, r0
200096fe:	4240      	negs	r0, r0
20009700:	4310      	orrs	r0, r2
20009702:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009706:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000970a:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000970e:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20009712:	0fc0      	lsrs	r0, r0, #31
20009714:	4770      	bx	lr
20009716:	bf00      	nop

20009718 <_sbrk_r>:
20009718:	b538      	push	{r3, r4, r5, lr}
2000971a:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
2000971e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009722:	4605      	mov	r5, r0
20009724:	4608      	mov	r0, r1
20009726:	2300      	movs	r3, #0
20009728:	6023      	str	r3, [r4, #0]
2000972a:	f7f7 ffbb 	bl	200016a4 <_sbrk>
2000972e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009732:	d000      	beq.n	20009736 <_sbrk_r+0x1e>
20009734:	bd38      	pop	{r3, r4, r5, pc}
20009736:	6823      	ldr	r3, [r4, #0]
20009738:	2b00      	cmp	r3, #0
2000973a:	d0fb      	beq.n	20009734 <_sbrk_r+0x1c>
2000973c:	602b      	str	r3, [r5, #0]
2000973e:	bd38      	pop	{r3, r4, r5, pc}

20009740 <__sclose>:
20009740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009744:	f000 b990 	b.w	20009a68 <_close_r>

20009748 <__sseek>:
20009748:	b510      	push	{r4, lr}
2000974a:	460c      	mov	r4, r1
2000974c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009750:	f000 fa2e 	bl	20009bb0 <_lseek_r>
20009754:	89a3      	ldrh	r3, [r4, #12]
20009756:	f1b0 3fff 	cmp.w	r0, #4294967295
2000975a:	bf15      	itete	ne
2000975c:	6560      	strne	r0, [r4, #84]	; 0x54
2000975e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20009762:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20009766:	81a3      	strheq	r3, [r4, #12]
20009768:	bf18      	it	ne
2000976a:	81a3      	strhne	r3, [r4, #12]
2000976c:	bd10      	pop	{r4, pc}
2000976e:	bf00      	nop

20009770 <__swrite>:
20009770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009774:	461d      	mov	r5, r3
20009776:	898b      	ldrh	r3, [r1, #12]
20009778:	460c      	mov	r4, r1
2000977a:	4616      	mov	r6, r2
2000977c:	4607      	mov	r7, r0
2000977e:	f413 7f80 	tst.w	r3, #256	; 0x100
20009782:	d006      	beq.n	20009792 <__swrite+0x22>
20009784:	2302      	movs	r3, #2
20009786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000978a:	2200      	movs	r2, #0
2000978c:	f000 fa10 	bl	20009bb0 <_lseek_r>
20009790:	89a3      	ldrh	r3, [r4, #12]
20009792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20009796:	4638      	mov	r0, r7
20009798:	81a3      	strh	r3, [r4, #12]
2000979a:	4632      	mov	r2, r6
2000979c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200097a0:	462b      	mov	r3, r5
200097a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200097a6:	f7f7 bf59 	b.w	2000165c <_write_r>
200097aa:	bf00      	nop

200097ac <__sread>:
200097ac:	b510      	push	{r4, lr}
200097ae:	460c      	mov	r4, r1
200097b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200097b4:	f000 fa12 	bl	20009bdc <_read_r>
200097b8:	2800      	cmp	r0, #0
200097ba:	db03      	blt.n	200097c4 <__sread+0x18>
200097bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
200097be:	181b      	adds	r3, r3, r0
200097c0:	6563      	str	r3, [r4, #84]	; 0x54
200097c2:	bd10      	pop	{r4, pc}
200097c4:	89a3      	ldrh	r3, [r4, #12]
200097c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200097ca:	81a3      	strh	r3, [r4, #12]
200097cc:	bd10      	pop	{r4, pc}
200097ce:	bf00      	nop

200097d0 <strcmp>:
200097d0:	ea80 0201 	eor.w	r2, r0, r1
200097d4:	f012 0f03 	tst.w	r2, #3
200097d8:	d13a      	bne.n	20009850 <strcmp_unaligned>
200097da:	f010 0203 	ands.w	r2, r0, #3
200097de:	f020 0003 	bic.w	r0, r0, #3
200097e2:	f021 0103 	bic.w	r1, r1, #3
200097e6:	f850 cb04 	ldr.w	ip, [r0], #4
200097ea:	bf08      	it	eq
200097ec:	f851 3b04 	ldreq.w	r3, [r1], #4
200097f0:	d00d      	beq.n	2000980e <strcmp+0x3e>
200097f2:	f082 0203 	eor.w	r2, r2, #3
200097f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200097fa:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200097fe:	fa23 f202 	lsr.w	r2, r3, r2
20009802:	f851 3b04 	ldr.w	r3, [r1], #4
20009806:	ea4c 0c02 	orr.w	ip, ip, r2
2000980a:	ea43 0302 	orr.w	r3, r3, r2
2000980e:	bf00      	nop
20009810:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20009814:	459c      	cmp	ip, r3
20009816:	bf01      	itttt	eq
20009818:	ea22 020c 	biceq.w	r2, r2, ip
2000981c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20009820:	f850 cb04 	ldreq.w	ip, [r0], #4
20009824:	f851 3b04 	ldreq.w	r3, [r1], #4
20009828:	d0f2      	beq.n	20009810 <strcmp+0x40>
2000982a:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000982e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20009832:	2801      	cmp	r0, #1
20009834:	bf28      	it	cs
20009836:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000983a:	bf08      	it	eq
2000983c:	0a1b      	lsreq	r3, r3, #8
2000983e:	d0f4      	beq.n	2000982a <strcmp+0x5a>
20009840:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20009844:	ea4f 6010 	mov.w	r0, r0, lsr #24
20009848:	eba0 0003 	sub.w	r0, r0, r3
2000984c:	4770      	bx	lr
2000984e:	bf00      	nop

20009850 <strcmp_unaligned>:
20009850:	f010 0f03 	tst.w	r0, #3
20009854:	d00a      	beq.n	2000986c <strcmp_unaligned+0x1c>
20009856:	f810 2b01 	ldrb.w	r2, [r0], #1
2000985a:	f811 3b01 	ldrb.w	r3, [r1], #1
2000985e:	2a01      	cmp	r2, #1
20009860:	bf28      	it	cs
20009862:	429a      	cmpcs	r2, r3
20009864:	d0f4      	beq.n	20009850 <strcmp_unaligned>
20009866:	eba2 0003 	sub.w	r0, r2, r3
2000986a:	4770      	bx	lr
2000986c:	f84d 5d04 	str.w	r5, [sp, #-4]!
20009870:	f84d 4d04 	str.w	r4, [sp, #-4]!
20009874:	f04f 0201 	mov.w	r2, #1
20009878:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000987c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20009880:	f001 0c03 	and.w	ip, r1, #3
20009884:	f021 0103 	bic.w	r1, r1, #3
20009888:	f850 4b04 	ldr.w	r4, [r0], #4
2000988c:	f851 5b04 	ldr.w	r5, [r1], #4
20009890:	f1bc 0f02 	cmp.w	ip, #2
20009894:	d026      	beq.n	200098e4 <strcmp_unaligned+0x94>
20009896:	d84b      	bhi.n	20009930 <strcmp_unaligned+0xe0>
20009898:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000989c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200098a0:	eba4 0302 	sub.w	r3, r4, r2
200098a4:	ea23 0304 	bic.w	r3, r3, r4
200098a8:	d10d      	bne.n	200098c6 <strcmp_unaligned+0x76>
200098aa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200098ae:	bf08      	it	eq
200098b0:	f851 5b04 	ldreq.w	r5, [r1], #4
200098b4:	d10a      	bne.n	200098cc <strcmp_unaligned+0x7c>
200098b6:	ea8c 0c04 	eor.w	ip, ip, r4
200098ba:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200098be:	d10c      	bne.n	200098da <strcmp_unaligned+0x8a>
200098c0:	f850 4b04 	ldr.w	r4, [r0], #4
200098c4:	e7e8      	b.n	20009898 <strcmp_unaligned+0x48>
200098c6:	ea4f 2515 	mov.w	r5, r5, lsr #8
200098ca:	e05c      	b.n	20009986 <strcmp_unaligned+0x136>
200098cc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200098d0:	d152      	bne.n	20009978 <strcmp_unaligned+0x128>
200098d2:	780d      	ldrb	r5, [r1, #0]
200098d4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200098d8:	e055      	b.n	20009986 <strcmp_unaligned+0x136>
200098da:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200098de:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200098e2:	e050      	b.n	20009986 <strcmp_unaligned+0x136>
200098e4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200098e8:	eba4 0302 	sub.w	r3, r4, r2
200098ec:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200098f0:	ea23 0304 	bic.w	r3, r3, r4
200098f4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200098f8:	d117      	bne.n	2000992a <strcmp_unaligned+0xda>
200098fa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200098fe:	bf08      	it	eq
20009900:	f851 5b04 	ldreq.w	r5, [r1], #4
20009904:	d107      	bne.n	20009916 <strcmp_unaligned+0xc6>
20009906:	ea8c 0c04 	eor.w	ip, ip, r4
2000990a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000990e:	d108      	bne.n	20009922 <strcmp_unaligned+0xd2>
20009910:	f850 4b04 	ldr.w	r4, [r0], #4
20009914:	e7e6      	b.n	200098e4 <strcmp_unaligned+0x94>
20009916:	041b      	lsls	r3, r3, #16
20009918:	d12e      	bne.n	20009978 <strcmp_unaligned+0x128>
2000991a:	880d      	ldrh	r5, [r1, #0]
2000991c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20009920:	e031      	b.n	20009986 <strcmp_unaligned+0x136>
20009922:	ea4f 4505 	mov.w	r5, r5, lsl #16
20009926:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000992a:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000992e:	e02a      	b.n	20009986 <strcmp_unaligned+0x136>
20009930:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20009934:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20009938:	eba4 0302 	sub.w	r3, r4, r2
2000993c:	ea23 0304 	bic.w	r3, r3, r4
20009940:	d10d      	bne.n	2000995e <strcmp_unaligned+0x10e>
20009942:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009946:	bf08      	it	eq
20009948:	f851 5b04 	ldreq.w	r5, [r1], #4
2000994c:	d10a      	bne.n	20009964 <strcmp_unaligned+0x114>
2000994e:	ea8c 0c04 	eor.w	ip, ip, r4
20009952:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20009956:	d10a      	bne.n	2000996e <strcmp_unaligned+0x11e>
20009958:	f850 4b04 	ldr.w	r4, [r0], #4
2000995c:	e7e8      	b.n	20009930 <strcmp_unaligned+0xe0>
2000995e:	ea4f 6515 	mov.w	r5, r5, lsr #24
20009962:	e010      	b.n	20009986 <strcmp_unaligned+0x136>
20009964:	f014 0fff 	tst.w	r4, #255	; 0xff
20009968:	d006      	beq.n	20009978 <strcmp_unaligned+0x128>
2000996a:	f851 5b04 	ldr.w	r5, [r1], #4
2000996e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20009972:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20009976:	e006      	b.n	20009986 <strcmp_unaligned+0x136>
20009978:	f04f 0000 	mov.w	r0, #0
2000997c:	f85d 4b04 	ldr.w	r4, [sp], #4
20009980:	f85d 5b04 	ldr.w	r5, [sp], #4
20009984:	4770      	bx	lr
20009986:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000998a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000998e:	2801      	cmp	r0, #1
20009990:	bf28      	it	cs
20009992:	4290      	cmpcs	r0, r2
20009994:	bf04      	itt	eq
20009996:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000999a:	0a2d      	lsreq	r5, r5, #8
2000999c:	d0f3      	beq.n	20009986 <strcmp_unaligned+0x136>
2000999e:	eba2 0000 	sub.w	r0, r2, r0
200099a2:	f85d 4b04 	ldr.w	r4, [sp], #4
200099a6:	f85d 5b04 	ldr.w	r5, [sp], #4
200099aa:	4770      	bx	lr

200099ac <strlen>:
200099ac:	f020 0103 	bic.w	r1, r0, #3
200099b0:	f010 0003 	ands.w	r0, r0, #3
200099b4:	f1c0 0000 	rsb	r0, r0, #0
200099b8:	f851 3b04 	ldr.w	r3, [r1], #4
200099bc:	f100 0c04 	add.w	ip, r0, #4
200099c0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200099c4:	f06f 0200 	mvn.w	r2, #0
200099c8:	bf1c      	itt	ne
200099ca:	fa22 f20c 	lsrne.w	r2, r2, ip
200099ce:	4313      	orrne	r3, r2
200099d0:	f04f 0c01 	mov.w	ip, #1
200099d4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200099d8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200099dc:	eba3 020c 	sub.w	r2, r3, ip
200099e0:	ea22 0203 	bic.w	r2, r2, r3
200099e4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200099e8:	bf04      	itt	eq
200099ea:	f851 3b04 	ldreq.w	r3, [r1], #4
200099ee:	3004      	addeq	r0, #4
200099f0:	d0f4      	beq.n	200099dc <strlen+0x30>
200099f2:	f013 0fff 	tst.w	r3, #255	; 0xff
200099f6:	bf1f      	itttt	ne
200099f8:	3001      	addne	r0, #1
200099fa:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200099fe:	3001      	addne	r0, #1
20009a00:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20009a04:	bf18      	it	ne
20009a06:	3001      	addne	r0, #1
20009a08:	4770      	bx	lr
20009a0a:	bf00      	nop

20009a0c <_calloc_r>:
20009a0c:	b538      	push	{r3, r4, r5, lr}
20009a0e:	fb01 f102 	mul.w	r1, r1, r2
20009a12:	f7fe fba7 	bl	20008164 <_malloc_r>
20009a16:	4604      	mov	r4, r0
20009a18:	b1f8      	cbz	r0, 20009a5a <_calloc_r+0x4e>
20009a1a:	f850 2c04 	ldr.w	r2, [r0, #-4]
20009a1e:	f022 0203 	bic.w	r2, r2, #3
20009a22:	3a04      	subs	r2, #4
20009a24:	2a24      	cmp	r2, #36	; 0x24
20009a26:	d81a      	bhi.n	20009a5e <_calloc_r+0x52>
20009a28:	2a13      	cmp	r2, #19
20009a2a:	4603      	mov	r3, r0
20009a2c:	d90f      	bls.n	20009a4e <_calloc_r+0x42>
20009a2e:	2100      	movs	r1, #0
20009a30:	f840 1b04 	str.w	r1, [r0], #4
20009a34:	1d03      	adds	r3, r0, #4
20009a36:	2a1b      	cmp	r2, #27
20009a38:	6061      	str	r1, [r4, #4]
20009a3a:	d908      	bls.n	20009a4e <_calloc_r+0x42>
20009a3c:	1d1d      	adds	r5, r3, #4
20009a3e:	6041      	str	r1, [r0, #4]
20009a40:	6059      	str	r1, [r3, #4]
20009a42:	1d2b      	adds	r3, r5, #4
20009a44:	2a24      	cmp	r2, #36	; 0x24
20009a46:	bf02      	ittt	eq
20009a48:	6069      	streq	r1, [r5, #4]
20009a4a:	6059      	streq	r1, [r3, #4]
20009a4c:	3308      	addeq	r3, #8
20009a4e:	461a      	mov	r2, r3
20009a50:	2100      	movs	r1, #0
20009a52:	f842 1b04 	str.w	r1, [r2], #4
20009a56:	6059      	str	r1, [r3, #4]
20009a58:	6051      	str	r1, [r2, #4]
20009a5a:	4620      	mov	r0, r4
20009a5c:	bd38      	pop	{r3, r4, r5, pc}
20009a5e:	2100      	movs	r1, #0
20009a60:	f7fb f81a 	bl	20004a98 <memset>
20009a64:	4620      	mov	r0, r4
20009a66:	bd38      	pop	{r3, r4, r5, pc}

20009a68 <_close_r>:
20009a68:	b538      	push	{r3, r4, r5, lr}
20009a6a:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
20009a6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009a72:	4605      	mov	r5, r0
20009a74:	4608      	mov	r0, r1
20009a76:	2300      	movs	r3, #0
20009a78:	6023      	str	r3, [r4, #0]
20009a7a:	f7f7 fd89 	bl	20001590 <_close>
20009a7e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009a82:	d000      	beq.n	20009a86 <_close_r+0x1e>
20009a84:	bd38      	pop	{r3, r4, r5, pc}
20009a86:	6823      	ldr	r3, [r4, #0]
20009a88:	2b00      	cmp	r3, #0
20009a8a:	d0fb      	beq.n	20009a84 <_close_r+0x1c>
20009a8c:	602b      	str	r3, [r5, #0]
20009a8e:	bd38      	pop	{r3, r4, r5, pc}

20009a90 <_fclose_r>:
20009a90:	b570      	push	{r4, r5, r6, lr}
20009a92:	4605      	mov	r5, r0
20009a94:	460c      	mov	r4, r1
20009a96:	2900      	cmp	r1, #0
20009a98:	d04b      	beq.n	20009b32 <_fclose_r+0xa2>
20009a9a:	f7fd fea9 	bl	200077f0 <__sfp_lock_acquire>
20009a9e:	b115      	cbz	r5, 20009aa6 <_fclose_r+0x16>
20009aa0:	69ab      	ldr	r3, [r5, #24]
20009aa2:	2b00      	cmp	r3, #0
20009aa4:	d048      	beq.n	20009b38 <_fclose_r+0xa8>
20009aa6:	f64a 135c 	movw	r3, #43356	; 0xa95c
20009aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009aae:	429c      	cmp	r4, r3
20009ab0:	bf08      	it	eq
20009ab2:	686c      	ldreq	r4, [r5, #4]
20009ab4:	d00e      	beq.n	20009ad4 <_fclose_r+0x44>
20009ab6:	f64a 137c 	movw	r3, #43388	; 0xa97c
20009aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009abe:	429c      	cmp	r4, r3
20009ac0:	bf08      	it	eq
20009ac2:	68ac      	ldreq	r4, [r5, #8]
20009ac4:	d006      	beq.n	20009ad4 <_fclose_r+0x44>
20009ac6:	f64a 139c 	movw	r3, #43420	; 0xa99c
20009aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009ace:	429c      	cmp	r4, r3
20009ad0:	bf08      	it	eq
20009ad2:	68ec      	ldreq	r4, [r5, #12]
20009ad4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20009ad8:	b33e      	cbz	r6, 20009b2a <_fclose_r+0x9a>
20009ada:	4628      	mov	r0, r5
20009adc:	4621      	mov	r1, r4
20009ade:	f7fd fdcb 	bl	20007678 <_fflush_r>
20009ae2:	6b23      	ldr	r3, [r4, #48]	; 0x30
20009ae4:	4606      	mov	r6, r0
20009ae6:	b13b      	cbz	r3, 20009af8 <_fclose_r+0x68>
20009ae8:	4628      	mov	r0, r5
20009aea:	6a21      	ldr	r1, [r4, #32]
20009aec:	4798      	blx	r3
20009aee:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20009af2:	bf28      	it	cs
20009af4:	f04f 36ff 	movcs.w	r6, #4294967295
20009af8:	89a3      	ldrh	r3, [r4, #12]
20009afa:	f013 0f80 	tst.w	r3, #128	; 0x80
20009afe:	d11f      	bne.n	20009b40 <_fclose_r+0xb0>
20009b00:	6b61      	ldr	r1, [r4, #52]	; 0x34
20009b02:	b141      	cbz	r1, 20009b16 <_fclose_r+0x86>
20009b04:	f104 0344 	add.w	r3, r4, #68	; 0x44
20009b08:	4299      	cmp	r1, r3
20009b0a:	d002      	beq.n	20009b12 <_fclose_r+0x82>
20009b0c:	4628      	mov	r0, r5
20009b0e:	f7fd ffa7 	bl	20007a60 <_free_r>
20009b12:	2300      	movs	r3, #0
20009b14:	6363      	str	r3, [r4, #52]	; 0x34
20009b16:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009b18:	b121      	cbz	r1, 20009b24 <_fclose_r+0x94>
20009b1a:	4628      	mov	r0, r5
20009b1c:	f7fd ffa0 	bl	20007a60 <_free_r>
20009b20:	2300      	movs	r3, #0
20009b22:	64a3      	str	r3, [r4, #72]	; 0x48
20009b24:	f04f 0300 	mov.w	r3, #0
20009b28:	81a3      	strh	r3, [r4, #12]
20009b2a:	f7fd fe63 	bl	200077f4 <__sfp_lock_release>
20009b2e:	4630      	mov	r0, r6
20009b30:	bd70      	pop	{r4, r5, r6, pc}
20009b32:	460e      	mov	r6, r1
20009b34:	4630      	mov	r0, r6
20009b36:	bd70      	pop	{r4, r5, r6, pc}
20009b38:	4628      	mov	r0, r5
20009b3a:	f7fd ff0d 	bl	20007958 <__sinit>
20009b3e:	e7b2      	b.n	20009aa6 <_fclose_r+0x16>
20009b40:	4628      	mov	r0, r5
20009b42:	6921      	ldr	r1, [r4, #16]
20009b44:	f7fd ff8c 	bl	20007a60 <_free_r>
20009b48:	e7da      	b.n	20009b00 <_fclose_r+0x70>
20009b4a:	bf00      	nop

20009b4c <fclose>:
20009b4c:	f64a 33cc 	movw	r3, #43980	; 0xabcc
20009b50:	4601      	mov	r1, r0
20009b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009b56:	6818      	ldr	r0, [r3, #0]
20009b58:	e79a      	b.n	20009a90 <_fclose_r>
20009b5a:	bf00      	nop

20009b5c <_fstat_r>:
20009b5c:	b538      	push	{r3, r4, r5, lr}
20009b5e:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
20009b62:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b66:	4605      	mov	r5, r0
20009b68:	4608      	mov	r0, r1
20009b6a:	4611      	mov	r1, r2
20009b6c:	2300      	movs	r3, #0
20009b6e:	6023      	str	r3, [r4, #0]
20009b70:	f7f7 fd14 	bl	2000159c <_fstat>
20009b74:	f1b0 3fff 	cmp.w	r0, #4294967295
20009b78:	d000      	beq.n	20009b7c <_fstat_r+0x20>
20009b7a:	bd38      	pop	{r3, r4, r5, pc}
20009b7c:	6823      	ldr	r3, [r4, #0]
20009b7e:	2b00      	cmp	r3, #0
20009b80:	d0fb      	beq.n	20009b7a <_fstat_r+0x1e>
20009b82:	602b      	str	r3, [r5, #0]
20009b84:	bd38      	pop	{r3, r4, r5, pc}
20009b86:	bf00      	nop

20009b88 <_isatty_r>:
20009b88:	b538      	push	{r3, r4, r5, lr}
20009b8a:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
20009b8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b92:	4605      	mov	r5, r0
20009b94:	4608      	mov	r0, r1
20009b96:	2300      	movs	r3, #0
20009b98:	6023      	str	r3, [r4, #0]
20009b9a:	f7f7 fd09 	bl	200015b0 <_isatty>
20009b9e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009ba2:	d000      	beq.n	20009ba6 <_isatty_r+0x1e>
20009ba4:	bd38      	pop	{r3, r4, r5, pc}
20009ba6:	6823      	ldr	r3, [r4, #0]
20009ba8:	2b00      	cmp	r3, #0
20009baa:	d0fb      	beq.n	20009ba4 <_isatty_r+0x1c>
20009bac:	602b      	str	r3, [r5, #0]
20009bae:	bd38      	pop	{r3, r4, r5, pc}

20009bb0 <_lseek_r>:
20009bb0:	b538      	push	{r3, r4, r5, lr}
20009bb2:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
20009bb6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009bba:	4605      	mov	r5, r0
20009bbc:	4608      	mov	r0, r1
20009bbe:	4611      	mov	r1, r2
20009bc0:	461a      	mov	r2, r3
20009bc2:	2300      	movs	r3, #0
20009bc4:	6023      	str	r3, [r4, #0]
20009bc6:	f7f7 fcf7 	bl	200015b8 <_lseek>
20009bca:	f1b0 3fff 	cmp.w	r0, #4294967295
20009bce:	d000      	beq.n	20009bd2 <_lseek_r+0x22>
20009bd0:	bd38      	pop	{r3, r4, r5, pc}
20009bd2:	6823      	ldr	r3, [r4, #0]
20009bd4:	2b00      	cmp	r3, #0
20009bd6:	d0fb      	beq.n	20009bd0 <_lseek_r+0x20>
20009bd8:	602b      	str	r3, [r5, #0]
20009bda:	bd38      	pop	{r3, r4, r5, pc}

20009bdc <_read_r>:
20009bdc:	b538      	push	{r3, r4, r5, lr}
20009bde:	f24b 34b8 	movw	r4, #46008	; 0xb3b8
20009be2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009be6:	4605      	mov	r5, r0
20009be8:	4608      	mov	r0, r1
20009bea:	4611      	mov	r1, r2
20009bec:	461a      	mov	r2, r3
20009bee:	2300      	movs	r3, #0
20009bf0:	6023      	str	r3, [r4, #0]
20009bf2:	f7f7 fce9 	bl	200015c8 <_read>
20009bf6:	f1b0 3fff 	cmp.w	r0, #4294967295
20009bfa:	d000      	beq.n	20009bfe <_read_r+0x22>
20009bfc:	bd38      	pop	{r3, r4, r5, pc}
20009bfe:	6823      	ldr	r3, [r4, #0]
20009c00:	2b00      	cmp	r3, #0
20009c02:	d0fb      	beq.n	20009bfc <_read_r+0x20>
20009c04:	602b      	str	r3, [r5, #0]
20009c06:	bd38      	pop	{r3, r4, r5, pc}

20009c08 <__aeabi_uidiv>:
20009c08:	1e4a      	subs	r2, r1, #1
20009c0a:	bf08      	it	eq
20009c0c:	4770      	bxeq	lr
20009c0e:	f0c0 8124 	bcc.w	20009e5a <__aeabi_uidiv+0x252>
20009c12:	4288      	cmp	r0, r1
20009c14:	f240 8116 	bls.w	20009e44 <__aeabi_uidiv+0x23c>
20009c18:	4211      	tst	r1, r2
20009c1a:	f000 8117 	beq.w	20009e4c <__aeabi_uidiv+0x244>
20009c1e:	fab0 f380 	clz	r3, r0
20009c22:	fab1 f281 	clz	r2, r1
20009c26:	eba2 0303 	sub.w	r3, r2, r3
20009c2a:	f1c3 031f 	rsb	r3, r3, #31
20009c2e:	a204      	add	r2, pc, #16	; (adr r2, 20009c40 <__aeabi_uidiv+0x38>)
20009c30:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20009c34:	f04f 0200 	mov.w	r2, #0
20009c38:	469f      	mov	pc, r3
20009c3a:	bf00      	nop
20009c3c:	f3af 8000 	nop.w
20009c40:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20009c44:	bf00      	nop
20009c46:	eb42 0202 	adc.w	r2, r2, r2
20009c4a:	bf28      	it	cs
20009c4c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009c50:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20009c54:	bf00      	nop
20009c56:	eb42 0202 	adc.w	r2, r2, r2
20009c5a:	bf28      	it	cs
20009c5c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009c60:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20009c64:	bf00      	nop
20009c66:	eb42 0202 	adc.w	r2, r2, r2
20009c6a:	bf28      	it	cs
20009c6c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009c70:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20009c74:	bf00      	nop
20009c76:	eb42 0202 	adc.w	r2, r2, r2
20009c7a:	bf28      	it	cs
20009c7c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009c80:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20009c84:	bf00      	nop
20009c86:	eb42 0202 	adc.w	r2, r2, r2
20009c8a:	bf28      	it	cs
20009c8c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009c90:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009c94:	bf00      	nop
20009c96:	eb42 0202 	adc.w	r2, r2, r2
20009c9a:	bf28      	it	cs
20009c9c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009ca0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009ca4:	bf00      	nop
20009ca6:	eb42 0202 	adc.w	r2, r2, r2
20009caa:	bf28      	it	cs
20009cac:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009cb0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009cb4:	bf00      	nop
20009cb6:	eb42 0202 	adc.w	r2, r2, r2
20009cba:	bf28      	it	cs
20009cbc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009cc0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009cc4:	bf00      	nop
20009cc6:	eb42 0202 	adc.w	r2, r2, r2
20009cca:	bf28      	it	cs
20009ccc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009cd0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009cd4:	bf00      	nop
20009cd6:	eb42 0202 	adc.w	r2, r2, r2
20009cda:	bf28      	it	cs
20009cdc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009ce0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009ce4:	bf00      	nop
20009ce6:	eb42 0202 	adc.w	r2, r2, r2
20009cea:	bf28      	it	cs
20009cec:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009cf0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009cf4:	bf00      	nop
20009cf6:	eb42 0202 	adc.w	r2, r2, r2
20009cfa:	bf28      	it	cs
20009cfc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009d00:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20009d04:	bf00      	nop
20009d06:	eb42 0202 	adc.w	r2, r2, r2
20009d0a:	bf28      	it	cs
20009d0c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009d10:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009d14:	bf00      	nop
20009d16:	eb42 0202 	adc.w	r2, r2, r2
20009d1a:	bf28      	it	cs
20009d1c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009d20:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009d24:	bf00      	nop
20009d26:	eb42 0202 	adc.w	r2, r2, r2
20009d2a:	bf28      	it	cs
20009d2c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009d30:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20009d34:	bf00      	nop
20009d36:	eb42 0202 	adc.w	r2, r2, r2
20009d3a:	bf28      	it	cs
20009d3c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009d40:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20009d44:	bf00      	nop
20009d46:	eb42 0202 	adc.w	r2, r2, r2
20009d4a:	bf28      	it	cs
20009d4c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009d50:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20009d54:	bf00      	nop
20009d56:	eb42 0202 	adc.w	r2, r2, r2
20009d5a:	bf28      	it	cs
20009d5c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009d60:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20009d64:	bf00      	nop
20009d66:	eb42 0202 	adc.w	r2, r2, r2
20009d6a:	bf28      	it	cs
20009d6c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009d70:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20009d74:	bf00      	nop
20009d76:	eb42 0202 	adc.w	r2, r2, r2
20009d7a:	bf28      	it	cs
20009d7c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009d80:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20009d84:	bf00      	nop
20009d86:	eb42 0202 	adc.w	r2, r2, r2
20009d8a:	bf28      	it	cs
20009d8c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009d90:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009d94:	bf00      	nop
20009d96:	eb42 0202 	adc.w	r2, r2, r2
20009d9a:	bf28      	it	cs
20009d9c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009da0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009da4:	bf00      	nop
20009da6:	eb42 0202 	adc.w	r2, r2, r2
20009daa:	bf28      	it	cs
20009dac:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009db0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009db4:	bf00      	nop
20009db6:	eb42 0202 	adc.w	r2, r2, r2
20009dba:	bf28      	it	cs
20009dbc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009dc0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009dc4:	bf00      	nop
20009dc6:	eb42 0202 	adc.w	r2, r2, r2
20009dca:	bf28      	it	cs
20009dcc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009dd0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009dd4:	bf00      	nop
20009dd6:	eb42 0202 	adc.w	r2, r2, r2
20009dda:	bf28      	it	cs
20009ddc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009de0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009de4:	bf00      	nop
20009de6:	eb42 0202 	adc.w	r2, r2, r2
20009dea:	bf28      	it	cs
20009dec:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009df0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009df4:	bf00      	nop
20009df6:	eb42 0202 	adc.w	r2, r2, r2
20009dfa:	bf28      	it	cs
20009dfc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009e00:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20009e04:	bf00      	nop
20009e06:	eb42 0202 	adc.w	r2, r2, r2
20009e0a:	bf28      	it	cs
20009e0c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009e10:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009e14:	bf00      	nop
20009e16:	eb42 0202 	adc.w	r2, r2, r2
20009e1a:	bf28      	it	cs
20009e1c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009e20:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009e24:	bf00      	nop
20009e26:	eb42 0202 	adc.w	r2, r2, r2
20009e2a:	bf28      	it	cs
20009e2c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009e30:	ebb0 0f01 	cmp.w	r0, r1
20009e34:	bf00      	nop
20009e36:	eb42 0202 	adc.w	r2, r2, r2
20009e3a:	bf28      	it	cs
20009e3c:	eba0 0001 	subcs.w	r0, r0, r1
20009e40:	4610      	mov	r0, r2
20009e42:	4770      	bx	lr
20009e44:	bf0c      	ite	eq
20009e46:	2001      	moveq	r0, #1
20009e48:	2000      	movne	r0, #0
20009e4a:	4770      	bx	lr
20009e4c:	fab1 f281 	clz	r2, r1
20009e50:	f1c2 021f 	rsb	r2, r2, #31
20009e54:	fa20 f002 	lsr.w	r0, r0, r2
20009e58:	4770      	bx	lr
20009e5a:	b108      	cbz	r0, 20009e60 <__aeabi_uidiv+0x258>
20009e5c:	f04f 30ff 	mov.w	r0, #4294967295
20009e60:	f000 b80e 	b.w	20009e80 <__aeabi_idiv0>

20009e64 <__aeabi_uidivmod>:
20009e64:	2900      	cmp	r1, #0
20009e66:	d0f8      	beq.n	20009e5a <__aeabi_uidiv+0x252>
20009e68:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009e6c:	f7ff fecc 	bl	20009c08 <__aeabi_uidiv>
20009e70:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009e74:	fb02 f300 	mul.w	r3, r2, r0
20009e78:	eba1 0103 	sub.w	r1, r1, r3
20009e7c:	4770      	bx	lr
20009e7e:	bf00      	nop

20009e80 <__aeabi_idiv0>:
20009e80:	4770      	bx	lr
20009e82:	bf00      	nop

20009e84 <__gedf2>:
20009e84:	f04f 3cff 	mov.w	ip, #4294967295
20009e88:	e006      	b.n	20009e98 <__cmpdf2+0x4>
20009e8a:	bf00      	nop

20009e8c <__ledf2>:
20009e8c:	f04f 0c01 	mov.w	ip, #1
20009e90:	e002      	b.n	20009e98 <__cmpdf2+0x4>
20009e92:	bf00      	nop

20009e94 <__cmpdf2>:
20009e94:	f04f 0c01 	mov.w	ip, #1
20009e98:	f84d cd04 	str.w	ip, [sp, #-4]!
20009e9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009ea0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009ea4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009ea8:	bf18      	it	ne
20009eaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009eae:	d01b      	beq.n	20009ee8 <__cmpdf2+0x54>
20009eb0:	b001      	add	sp, #4
20009eb2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009eb6:	bf0c      	ite	eq
20009eb8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009ebc:	ea91 0f03 	teqne	r1, r3
20009ec0:	bf02      	ittt	eq
20009ec2:	ea90 0f02 	teqeq	r0, r2
20009ec6:	2000      	moveq	r0, #0
20009ec8:	4770      	bxeq	lr
20009eca:	f110 0f00 	cmn.w	r0, #0
20009ece:	ea91 0f03 	teq	r1, r3
20009ed2:	bf58      	it	pl
20009ed4:	4299      	cmppl	r1, r3
20009ed6:	bf08      	it	eq
20009ed8:	4290      	cmpeq	r0, r2
20009eda:	bf2c      	ite	cs
20009edc:	17d8      	asrcs	r0, r3, #31
20009ede:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009ee2:	f040 0001 	orr.w	r0, r0, #1
20009ee6:	4770      	bx	lr
20009ee8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009eec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009ef0:	d102      	bne.n	20009ef8 <__cmpdf2+0x64>
20009ef2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009ef6:	d107      	bne.n	20009f08 <__cmpdf2+0x74>
20009ef8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009efc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009f00:	d1d6      	bne.n	20009eb0 <__cmpdf2+0x1c>
20009f02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009f06:	d0d3      	beq.n	20009eb0 <__cmpdf2+0x1c>
20009f08:	f85d 0b04 	ldr.w	r0, [sp], #4
20009f0c:	4770      	bx	lr
20009f0e:	bf00      	nop

20009f10 <__aeabi_cdrcmple>:
20009f10:	4684      	mov	ip, r0
20009f12:	4610      	mov	r0, r2
20009f14:	4662      	mov	r2, ip
20009f16:	468c      	mov	ip, r1
20009f18:	4619      	mov	r1, r3
20009f1a:	4663      	mov	r3, ip
20009f1c:	e000      	b.n	20009f20 <__aeabi_cdcmpeq>
20009f1e:	bf00      	nop

20009f20 <__aeabi_cdcmpeq>:
20009f20:	b501      	push	{r0, lr}
20009f22:	f7ff ffb7 	bl	20009e94 <__cmpdf2>
20009f26:	2800      	cmp	r0, #0
20009f28:	bf48      	it	mi
20009f2a:	f110 0f00 	cmnmi.w	r0, #0
20009f2e:	bd01      	pop	{r0, pc}

20009f30 <__aeabi_dcmpeq>:
20009f30:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f34:	f7ff fff4 	bl	20009f20 <__aeabi_cdcmpeq>
20009f38:	bf0c      	ite	eq
20009f3a:	2001      	moveq	r0, #1
20009f3c:	2000      	movne	r0, #0
20009f3e:	f85d fb08 	ldr.w	pc, [sp], #8
20009f42:	bf00      	nop

20009f44 <__aeabi_dcmplt>:
20009f44:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f48:	f7ff ffea 	bl	20009f20 <__aeabi_cdcmpeq>
20009f4c:	bf34      	ite	cc
20009f4e:	2001      	movcc	r0, #1
20009f50:	2000      	movcs	r0, #0
20009f52:	f85d fb08 	ldr.w	pc, [sp], #8
20009f56:	bf00      	nop

20009f58 <__aeabi_dcmple>:
20009f58:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f5c:	f7ff ffe0 	bl	20009f20 <__aeabi_cdcmpeq>
20009f60:	bf94      	ite	ls
20009f62:	2001      	movls	r0, #1
20009f64:	2000      	movhi	r0, #0
20009f66:	f85d fb08 	ldr.w	pc, [sp], #8
20009f6a:	bf00      	nop

20009f6c <__aeabi_dcmpge>:
20009f6c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f70:	f7ff ffce 	bl	20009f10 <__aeabi_cdrcmple>
20009f74:	bf94      	ite	ls
20009f76:	2001      	movls	r0, #1
20009f78:	2000      	movhi	r0, #0
20009f7a:	f85d fb08 	ldr.w	pc, [sp], #8
20009f7e:	bf00      	nop

20009f80 <__aeabi_dcmpgt>:
20009f80:	f84d ed08 	str.w	lr, [sp, #-8]!
20009f84:	f7ff ffc4 	bl	20009f10 <__aeabi_cdrcmple>
20009f88:	bf34      	ite	cc
20009f8a:	2001      	movcc	r0, #1
20009f8c:	2000      	movcs	r0, #0
20009f8e:	f85d fb08 	ldr.w	pc, [sp], #8
20009f92:	bf00      	nop

20009f94 <__aeabi_uldivmod>:
20009f94:	b94b      	cbnz	r3, 20009faa <__aeabi_uldivmod+0x16>
20009f96:	b942      	cbnz	r2, 20009faa <__aeabi_uldivmod+0x16>
20009f98:	2900      	cmp	r1, #0
20009f9a:	bf08      	it	eq
20009f9c:	2800      	cmpeq	r0, #0
20009f9e:	d002      	beq.n	20009fa6 <__aeabi_uldivmod+0x12>
20009fa0:	f04f 31ff 	mov.w	r1, #4294967295
20009fa4:	4608      	mov	r0, r1
20009fa6:	f7ff bf6b 	b.w	20009e80 <__aeabi_idiv0>
20009faa:	b082      	sub	sp, #8
20009fac:	46ec      	mov	ip, sp
20009fae:	e92d 5000 	stmdb	sp!, {ip, lr}
20009fb2:	f000 f805 	bl	20009fc0 <__gnu_uldivmod_helper>
20009fb6:	f8dd e004 	ldr.w	lr, [sp, #4]
20009fba:	b002      	add	sp, #8
20009fbc:	bc0c      	pop	{r2, r3}
20009fbe:	4770      	bx	lr

20009fc0 <__gnu_uldivmod_helper>:
20009fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009fc2:	4614      	mov	r4, r2
20009fc4:	461d      	mov	r5, r3
20009fc6:	4606      	mov	r6, r0
20009fc8:	460f      	mov	r7, r1
20009fca:	f000 f9d7 	bl	2000a37c <__udivdi3>
20009fce:	fb00 f505 	mul.w	r5, r0, r5
20009fd2:	fba0 2304 	umull	r2, r3, r0, r4
20009fd6:	fb04 5401 	mla	r4, r4, r1, r5
20009fda:	18e3      	adds	r3, r4, r3
20009fdc:	1ab6      	subs	r6, r6, r2
20009fde:	eb67 0703 	sbc.w	r7, r7, r3
20009fe2:	9b06      	ldr	r3, [sp, #24]
20009fe4:	e9c3 6700 	strd	r6, r7, [r3]
20009fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009fea:	bf00      	nop

20009fec <__gnu_ldivmod_helper>:
20009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009fee:	4614      	mov	r4, r2
20009ff0:	461d      	mov	r5, r3
20009ff2:	4606      	mov	r6, r0
20009ff4:	460f      	mov	r7, r1
20009ff6:	f000 f80f 	bl	2000a018 <__divdi3>
20009ffa:	fb00 f505 	mul.w	r5, r0, r5
20009ffe:	fba0 2304 	umull	r2, r3, r0, r4
2000a002:	fb04 5401 	mla	r4, r4, r1, r5
2000a006:	18e3      	adds	r3, r4, r3
2000a008:	1ab6      	subs	r6, r6, r2
2000a00a:	eb67 0703 	sbc.w	r7, r7, r3
2000a00e:	9b06      	ldr	r3, [sp, #24]
2000a010:	e9c3 6700 	strd	r6, r7, [r3]
2000a014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000a016:	bf00      	nop

2000a018 <__divdi3>:
2000a018:	2900      	cmp	r1, #0
2000a01a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a01e:	b085      	sub	sp, #20
2000a020:	f2c0 80c8 	blt.w	2000a1b4 <__divdi3+0x19c>
2000a024:	2600      	movs	r6, #0
2000a026:	2b00      	cmp	r3, #0
2000a028:	f2c0 80bf 	blt.w	2000a1aa <__divdi3+0x192>
2000a02c:	4689      	mov	r9, r1
2000a02e:	4614      	mov	r4, r2
2000a030:	4605      	mov	r5, r0
2000a032:	469b      	mov	fp, r3
2000a034:	2b00      	cmp	r3, #0
2000a036:	d14a      	bne.n	2000a0ce <__divdi3+0xb6>
2000a038:	428a      	cmp	r2, r1
2000a03a:	d957      	bls.n	2000a0ec <__divdi3+0xd4>
2000a03c:	fab2 f382 	clz	r3, r2
2000a040:	b153      	cbz	r3, 2000a058 <__divdi3+0x40>
2000a042:	f1c3 0020 	rsb	r0, r3, #32
2000a046:	fa01 f903 	lsl.w	r9, r1, r3
2000a04a:	fa25 f800 	lsr.w	r8, r5, r0
2000a04e:	fa12 f403 	lsls.w	r4, r2, r3
2000a052:	409d      	lsls	r5, r3
2000a054:	ea48 0909 	orr.w	r9, r8, r9
2000a058:	0c27      	lsrs	r7, r4, #16
2000a05a:	4648      	mov	r0, r9
2000a05c:	4639      	mov	r1, r7
2000a05e:	fa1f fb84 	uxth.w	fp, r4
2000a062:	f7ff fdd1 	bl	20009c08 <__aeabi_uidiv>
2000a066:	4639      	mov	r1, r7
2000a068:	4682      	mov	sl, r0
2000a06a:	4648      	mov	r0, r9
2000a06c:	f7ff fefa 	bl	20009e64 <__aeabi_uidivmod>
2000a070:	0c2a      	lsrs	r2, r5, #16
2000a072:	fb0b f30a 	mul.w	r3, fp, sl
2000a076:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000a07a:	454b      	cmp	r3, r9
2000a07c:	d909      	bls.n	2000a092 <__divdi3+0x7a>
2000a07e:	eb19 0904 	adds.w	r9, r9, r4
2000a082:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a086:	d204      	bcs.n	2000a092 <__divdi3+0x7a>
2000a088:	454b      	cmp	r3, r9
2000a08a:	bf84      	itt	hi
2000a08c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a090:	44a1      	addhi	r9, r4
2000a092:	ebc3 0909 	rsb	r9, r3, r9
2000a096:	4639      	mov	r1, r7
2000a098:	4648      	mov	r0, r9
2000a09a:	b2ad      	uxth	r5, r5
2000a09c:	f7ff fdb4 	bl	20009c08 <__aeabi_uidiv>
2000a0a0:	4639      	mov	r1, r7
2000a0a2:	4680      	mov	r8, r0
2000a0a4:	4648      	mov	r0, r9
2000a0a6:	f7ff fedd 	bl	20009e64 <__aeabi_uidivmod>
2000a0aa:	fb0b fb08 	mul.w	fp, fp, r8
2000a0ae:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a0b2:	45ab      	cmp	fp, r5
2000a0b4:	d907      	bls.n	2000a0c6 <__divdi3+0xae>
2000a0b6:	192d      	adds	r5, r5, r4
2000a0b8:	f108 38ff 	add.w	r8, r8, #4294967295
2000a0bc:	d203      	bcs.n	2000a0c6 <__divdi3+0xae>
2000a0be:	45ab      	cmp	fp, r5
2000a0c0:	bf88      	it	hi
2000a0c2:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a0c6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a0ca:	2700      	movs	r7, #0
2000a0cc:	e003      	b.n	2000a0d6 <__divdi3+0xbe>
2000a0ce:	428b      	cmp	r3, r1
2000a0d0:	d957      	bls.n	2000a182 <__divdi3+0x16a>
2000a0d2:	2700      	movs	r7, #0
2000a0d4:	46b8      	mov	r8, r7
2000a0d6:	4642      	mov	r2, r8
2000a0d8:	463b      	mov	r3, r7
2000a0da:	b116      	cbz	r6, 2000a0e2 <__divdi3+0xca>
2000a0dc:	4252      	negs	r2, r2
2000a0de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a0e2:	4619      	mov	r1, r3
2000a0e4:	4610      	mov	r0, r2
2000a0e6:	b005      	add	sp, #20
2000a0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a0ec:	b922      	cbnz	r2, 2000a0f8 <__divdi3+0xe0>
2000a0ee:	4611      	mov	r1, r2
2000a0f0:	2001      	movs	r0, #1
2000a0f2:	f7ff fd89 	bl	20009c08 <__aeabi_uidiv>
2000a0f6:	4604      	mov	r4, r0
2000a0f8:	fab4 f884 	clz	r8, r4
2000a0fc:	f1b8 0f00 	cmp.w	r8, #0
2000a100:	d15e      	bne.n	2000a1c0 <__divdi3+0x1a8>
2000a102:	ebc4 0809 	rsb	r8, r4, r9
2000a106:	0c27      	lsrs	r7, r4, #16
2000a108:	fa1f f984 	uxth.w	r9, r4
2000a10c:	2101      	movs	r1, #1
2000a10e:	9102      	str	r1, [sp, #8]
2000a110:	4639      	mov	r1, r7
2000a112:	4640      	mov	r0, r8
2000a114:	f7ff fd78 	bl	20009c08 <__aeabi_uidiv>
2000a118:	4639      	mov	r1, r7
2000a11a:	4682      	mov	sl, r0
2000a11c:	4640      	mov	r0, r8
2000a11e:	f7ff fea1 	bl	20009e64 <__aeabi_uidivmod>
2000a122:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000a126:	fb09 f30a 	mul.w	r3, r9, sl
2000a12a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000a12e:	455b      	cmp	r3, fp
2000a130:	d909      	bls.n	2000a146 <__divdi3+0x12e>
2000a132:	eb1b 0b04 	adds.w	fp, fp, r4
2000a136:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a13a:	d204      	bcs.n	2000a146 <__divdi3+0x12e>
2000a13c:	455b      	cmp	r3, fp
2000a13e:	bf84      	itt	hi
2000a140:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a144:	44a3      	addhi	fp, r4
2000a146:	ebc3 0b0b 	rsb	fp, r3, fp
2000a14a:	4639      	mov	r1, r7
2000a14c:	4658      	mov	r0, fp
2000a14e:	b2ad      	uxth	r5, r5
2000a150:	f7ff fd5a 	bl	20009c08 <__aeabi_uidiv>
2000a154:	4639      	mov	r1, r7
2000a156:	4680      	mov	r8, r0
2000a158:	4658      	mov	r0, fp
2000a15a:	f7ff fe83 	bl	20009e64 <__aeabi_uidivmod>
2000a15e:	fb09 f908 	mul.w	r9, r9, r8
2000a162:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000a166:	45a9      	cmp	r9, r5
2000a168:	d907      	bls.n	2000a17a <__divdi3+0x162>
2000a16a:	192d      	adds	r5, r5, r4
2000a16c:	f108 38ff 	add.w	r8, r8, #4294967295
2000a170:	d203      	bcs.n	2000a17a <__divdi3+0x162>
2000a172:	45a9      	cmp	r9, r5
2000a174:	bf88      	it	hi
2000a176:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a17a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000a17e:	9f02      	ldr	r7, [sp, #8]
2000a180:	e7a9      	b.n	2000a0d6 <__divdi3+0xbe>
2000a182:	fab3 f783 	clz	r7, r3
2000a186:	2f00      	cmp	r7, #0
2000a188:	d168      	bne.n	2000a25c <__divdi3+0x244>
2000a18a:	428b      	cmp	r3, r1
2000a18c:	bf2c      	ite	cs
2000a18e:	f04f 0900 	movcs.w	r9, #0
2000a192:	f04f 0901 	movcc.w	r9, #1
2000a196:	4282      	cmp	r2, r0
2000a198:	bf8c      	ite	hi
2000a19a:	464c      	movhi	r4, r9
2000a19c:	f049 0401 	orrls.w	r4, r9, #1
2000a1a0:	2c00      	cmp	r4, #0
2000a1a2:	d096      	beq.n	2000a0d2 <__divdi3+0xba>
2000a1a4:	f04f 0801 	mov.w	r8, #1
2000a1a8:	e795      	b.n	2000a0d6 <__divdi3+0xbe>
2000a1aa:	4252      	negs	r2, r2
2000a1ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a1b0:	43f6      	mvns	r6, r6
2000a1b2:	e73b      	b.n	2000a02c <__divdi3+0x14>
2000a1b4:	4240      	negs	r0, r0
2000a1b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a1ba:	f04f 36ff 	mov.w	r6, #4294967295
2000a1be:	e732      	b.n	2000a026 <__divdi3+0xe>
2000a1c0:	fa04 f408 	lsl.w	r4, r4, r8
2000a1c4:	f1c8 0720 	rsb	r7, r8, #32
2000a1c8:	fa35 f307 	lsrs.w	r3, r5, r7
2000a1cc:	fa29 fa07 	lsr.w	sl, r9, r7
2000a1d0:	0c27      	lsrs	r7, r4, #16
2000a1d2:	fa09 fb08 	lsl.w	fp, r9, r8
2000a1d6:	4639      	mov	r1, r7
2000a1d8:	4650      	mov	r0, sl
2000a1da:	ea43 020b 	orr.w	r2, r3, fp
2000a1de:	9202      	str	r2, [sp, #8]
2000a1e0:	f7ff fd12 	bl	20009c08 <__aeabi_uidiv>
2000a1e4:	4639      	mov	r1, r7
2000a1e6:	fa1f f984 	uxth.w	r9, r4
2000a1ea:	4683      	mov	fp, r0
2000a1ec:	4650      	mov	r0, sl
2000a1ee:	f7ff fe39 	bl	20009e64 <__aeabi_uidivmod>
2000a1f2:	9802      	ldr	r0, [sp, #8]
2000a1f4:	fb09 f20b 	mul.w	r2, r9, fp
2000a1f8:	0c03      	lsrs	r3, r0, #16
2000a1fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000a1fe:	429a      	cmp	r2, r3
2000a200:	d904      	bls.n	2000a20c <__divdi3+0x1f4>
2000a202:	191b      	adds	r3, r3, r4
2000a204:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a208:	f0c0 80b1 	bcc.w	2000a36e <__divdi3+0x356>
2000a20c:	1a9b      	subs	r3, r3, r2
2000a20e:	4639      	mov	r1, r7
2000a210:	4618      	mov	r0, r3
2000a212:	9301      	str	r3, [sp, #4]
2000a214:	f7ff fcf8 	bl	20009c08 <__aeabi_uidiv>
2000a218:	9901      	ldr	r1, [sp, #4]
2000a21a:	4682      	mov	sl, r0
2000a21c:	4608      	mov	r0, r1
2000a21e:	4639      	mov	r1, r7
2000a220:	f7ff fe20 	bl	20009e64 <__aeabi_uidivmod>
2000a224:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a228:	fb09 f30a 	mul.w	r3, r9, sl
2000a22c:	fa1f f08c 	uxth.w	r0, ip
2000a230:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000a234:	4293      	cmp	r3, r2
2000a236:	d908      	bls.n	2000a24a <__divdi3+0x232>
2000a238:	1912      	adds	r2, r2, r4
2000a23a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000a23e:	d204      	bcs.n	2000a24a <__divdi3+0x232>
2000a240:	4293      	cmp	r3, r2
2000a242:	bf84      	itt	hi
2000a244:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000a248:	1912      	addhi	r2, r2, r4
2000a24a:	fa05 f508 	lsl.w	r5, r5, r8
2000a24e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000a252:	ebc3 0802 	rsb	r8, r3, r2
2000a256:	f8cd e008 	str.w	lr, [sp, #8]
2000a25a:	e759      	b.n	2000a110 <__divdi3+0xf8>
2000a25c:	f1c7 0020 	rsb	r0, r7, #32
2000a260:	fa03 fa07 	lsl.w	sl, r3, r7
2000a264:	40c2      	lsrs	r2, r0
2000a266:	fa35 f300 	lsrs.w	r3, r5, r0
2000a26a:	ea42 0b0a 	orr.w	fp, r2, sl
2000a26e:	fa21 f800 	lsr.w	r8, r1, r0
2000a272:	fa01 f907 	lsl.w	r9, r1, r7
2000a276:	4640      	mov	r0, r8
2000a278:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000a27c:	ea43 0109 	orr.w	r1, r3, r9
2000a280:	9102      	str	r1, [sp, #8]
2000a282:	4651      	mov	r1, sl
2000a284:	fa1f f28b 	uxth.w	r2, fp
2000a288:	9203      	str	r2, [sp, #12]
2000a28a:	f7ff fcbd 	bl	20009c08 <__aeabi_uidiv>
2000a28e:	4651      	mov	r1, sl
2000a290:	4681      	mov	r9, r0
2000a292:	4640      	mov	r0, r8
2000a294:	f7ff fde6 	bl	20009e64 <__aeabi_uidivmod>
2000a298:	9b03      	ldr	r3, [sp, #12]
2000a29a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a29e:	fb03 f209 	mul.w	r2, r3, r9
2000a2a2:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000a2a6:	fa14 f307 	lsls.w	r3, r4, r7
2000a2aa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000a2ae:	42a2      	cmp	r2, r4
2000a2b0:	d904      	bls.n	2000a2bc <__divdi3+0x2a4>
2000a2b2:	eb14 040b 	adds.w	r4, r4, fp
2000a2b6:	f109 39ff 	add.w	r9, r9, #4294967295
2000a2ba:	d352      	bcc.n	2000a362 <__divdi3+0x34a>
2000a2bc:	1aa4      	subs	r4, r4, r2
2000a2be:	4651      	mov	r1, sl
2000a2c0:	4620      	mov	r0, r4
2000a2c2:	9301      	str	r3, [sp, #4]
2000a2c4:	f7ff fca0 	bl	20009c08 <__aeabi_uidiv>
2000a2c8:	4651      	mov	r1, sl
2000a2ca:	4680      	mov	r8, r0
2000a2cc:	4620      	mov	r0, r4
2000a2ce:	f7ff fdc9 	bl	20009e64 <__aeabi_uidivmod>
2000a2d2:	9803      	ldr	r0, [sp, #12]
2000a2d4:	f8dd c008 	ldr.w	ip, [sp, #8]
2000a2d8:	fb00 f208 	mul.w	r2, r0, r8
2000a2dc:	fa1f f38c 	uxth.w	r3, ip
2000a2e0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000a2e4:	9b01      	ldr	r3, [sp, #4]
2000a2e6:	4282      	cmp	r2, r0
2000a2e8:	d904      	bls.n	2000a2f4 <__divdi3+0x2dc>
2000a2ea:	eb10 000b 	adds.w	r0, r0, fp
2000a2ee:	f108 38ff 	add.w	r8, r8, #4294967295
2000a2f2:	d330      	bcc.n	2000a356 <__divdi3+0x33e>
2000a2f4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000a2f8:	fa1f fc83 	uxth.w	ip, r3
2000a2fc:	0c1b      	lsrs	r3, r3, #16
2000a2fe:	1a80      	subs	r0, r0, r2
2000a300:	fa1f fe88 	uxth.w	lr, r8
2000a304:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000a308:	fb0c f90e 	mul.w	r9, ip, lr
2000a30c:	fb0c fc0a 	mul.w	ip, ip, sl
2000a310:	fb03 c10e 	mla	r1, r3, lr, ip
2000a314:	fb03 f20a 	mul.w	r2, r3, sl
2000a318:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000a31c:	458c      	cmp	ip, r1
2000a31e:	bf88      	it	hi
2000a320:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000a324:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000a328:	4570      	cmp	r0, lr
2000a32a:	d310      	bcc.n	2000a34e <__divdi3+0x336>
2000a32c:	fa1f f989 	uxth.w	r9, r9
2000a330:	fa05 f707 	lsl.w	r7, r5, r7
2000a334:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a338:	bf14      	ite	ne
2000a33a:	2200      	movne	r2, #0
2000a33c:	2201      	moveq	r2, #1
2000a33e:	4287      	cmp	r7, r0
2000a340:	bf2c      	ite	cs
2000a342:	2700      	movcs	r7, #0
2000a344:	f002 0701 	andcc.w	r7, r2, #1
2000a348:	2f00      	cmp	r7, #0
2000a34a:	f43f aec4 	beq.w	2000a0d6 <__divdi3+0xbe>
2000a34e:	f108 38ff 	add.w	r8, r8, #4294967295
2000a352:	2700      	movs	r7, #0
2000a354:	e6bf      	b.n	2000a0d6 <__divdi3+0xbe>
2000a356:	4282      	cmp	r2, r0
2000a358:	bf84      	itt	hi
2000a35a:	4458      	addhi	r0, fp
2000a35c:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a360:	e7c8      	b.n	2000a2f4 <__divdi3+0x2dc>
2000a362:	42a2      	cmp	r2, r4
2000a364:	bf84      	itt	hi
2000a366:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a36a:	445c      	addhi	r4, fp
2000a36c:	e7a6      	b.n	2000a2bc <__divdi3+0x2a4>
2000a36e:	429a      	cmp	r2, r3
2000a370:	bf84      	itt	hi
2000a372:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a376:	191b      	addhi	r3, r3, r4
2000a378:	e748      	b.n	2000a20c <__divdi3+0x1f4>
2000a37a:	bf00      	nop

2000a37c <__udivdi3>:
2000a37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a380:	460c      	mov	r4, r1
2000a382:	b083      	sub	sp, #12
2000a384:	4680      	mov	r8, r0
2000a386:	4616      	mov	r6, r2
2000a388:	4689      	mov	r9, r1
2000a38a:	461f      	mov	r7, r3
2000a38c:	4615      	mov	r5, r2
2000a38e:	468a      	mov	sl, r1
2000a390:	2b00      	cmp	r3, #0
2000a392:	d14b      	bne.n	2000a42c <__udivdi3+0xb0>
2000a394:	428a      	cmp	r2, r1
2000a396:	d95c      	bls.n	2000a452 <__udivdi3+0xd6>
2000a398:	fab2 f382 	clz	r3, r2
2000a39c:	b15b      	cbz	r3, 2000a3b6 <__udivdi3+0x3a>
2000a39e:	f1c3 0020 	rsb	r0, r3, #32
2000a3a2:	fa01 fa03 	lsl.w	sl, r1, r3
2000a3a6:	fa28 f200 	lsr.w	r2, r8, r0
2000a3aa:	fa16 f503 	lsls.w	r5, r6, r3
2000a3ae:	fa08 f803 	lsl.w	r8, r8, r3
2000a3b2:	ea42 0a0a 	orr.w	sl, r2, sl
2000a3b6:	0c2e      	lsrs	r6, r5, #16
2000a3b8:	4650      	mov	r0, sl
2000a3ba:	4631      	mov	r1, r6
2000a3bc:	b2af      	uxth	r7, r5
2000a3be:	f7ff fc23 	bl	20009c08 <__aeabi_uidiv>
2000a3c2:	4631      	mov	r1, r6
2000a3c4:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a3c8:	4681      	mov	r9, r0
2000a3ca:	4650      	mov	r0, sl
2000a3cc:	f7ff fd4a 	bl	20009e64 <__aeabi_uidivmod>
2000a3d0:	fb07 f309 	mul.w	r3, r7, r9
2000a3d4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a3d8:	4553      	cmp	r3, sl
2000a3da:	d909      	bls.n	2000a3f0 <__udivdi3+0x74>
2000a3dc:	eb1a 0a05 	adds.w	sl, sl, r5
2000a3e0:	f109 39ff 	add.w	r9, r9, #4294967295
2000a3e4:	d204      	bcs.n	2000a3f0 <__udivdi3+0x74>
2000a3e6:	4553      	cmp	r3, sl
2000a3e8:	bf84      	itt	hi
2000a3ea:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a3ee:	44aa      	addhi	sl, r5
2000a3f0:	ebc3 0a0a 	rsb	sl, r3, sl
2000a3f4:	4631      	mov	r1, r6
2000a3f6:	4650      	mov	r0, sl
2000a3f8:	fa1f f888 	uxth.w	r8, r8
2000a3fc:	f7ff fc04 	bl	20009c08 <__aeabi_uidiv>
2000a400:	4631      	mov	r1, r6
2000a402:	4604      	mov	r4, r0
2000a404:	4650      	mov	r0, sl
2000a406:	f7ff fd2d 	bl	20009e64 <__aeabi_uidivmod>
2000a40a:	fb07 f704 	mul.w	r7, r7, r4
2000a40e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a412:	4547      	cmp	r7, r8
2000a414:	d906      	bls.n	2000a424 <__udivdi3+0xa8>
2000a416:	3c01      	subs	r4, #1
2000a418:	eb18 0805 	adds.w	r8, r8, r5
2000a41c:	d202      	bcs.n	2000a424 <__udivdi3+0xa8>
2000a41e:	4547      	cmp	r7, r8
2000a420:	bf88      	it	hi
2000a422:	3c01      	subhi	r4, #1
2000a424:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a428:	2600      	movs	r6, #0
2000a42a:	e05c      	b.n	2000a4e6 <__udivdi3+0x16a>
2000a42c:	428b      	cmp	r3, r1
2000a42e:	d858      	bhi.n	2000a4e2 <__udivdi3+0x166>
2000a430:	fab3 f683 	clz	r6, r3
2000a434:	2e00      	cmp	r6, #0
2000a436:	d15b      	bne.n	2000a4f0 <__udivdi3+0x174>
2000a438:	428b      	cmp	r3, r1
2000a43a:	bf2c      	ite	cs
2000a43c:	2200      	movcs	r2, #0
2000a43e:	2201      	movcc	r2, #1
2000a440:	4285      	cmp	r5, r0
2000a442:	bf8c      	ite	hi
2000a444:	4615      	movhi	r5, r2
2000a446:	f042 0501 	orrls.w	r5, r2, #1
2000a44a:	2d00      	cmp	r5, #0
2000a44c:	d049      	beq.n	2000a4e2 <__udivdi3+0x166>
2000a44e:	2401      	movs	r4, #1
2000a450:	e049      	b.n	2000a4e6 <__udivdi3+0x16a>
2000a452:	b922      	cbnz	r2, 2000a45e <__udivdi3+0xe2>
2000a454:	4611      	mov	r1, r2
2000a456:	2001      	movs	r0, #1
2000a458:	f7ff fbd6 	bl	20009c08 <__aeabi_uidiv>
2000a45c:	4605      	mov	r5, r0
2000a45e:	fab5 f685 	clz	r6, r5
2000a462:	2e00      	cmp	r6, #0
2000a464:	f040 80ba 	bne.w	2000a5dc <__udivdi3+0x260>
2000a468:	1b64      	subs	r4, r4, r5
2000a46a:	0c2f      	lsrs	r7, r5, #16
2000a46c:	fa1f fa85 	uxth.w	sl, r5
2000a470:	2601      	movs	r6, #1
2000a472:	4639      	mov	r1, r7
2000a474:	4620      	mov	r0, r4
2000a476:	f7ff fbc7 	bl	20009c08 <__aeabi_uidiv>
2000a47a:	4639      	mov	r1, r7
2000a47c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a480:	4681      	mov	r9, r0
2000a482:	4620      	mov	r0, r4
2000a484:	f7ff fcee 	bl	20009e64 <__aeabi_uidivmod>
2000a488:	fb0a f309 	mul.w	r3, sl, r9
2000a48c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a490:	455b      	cmp	r3, fp
2000a492:	d909      	bls.n	2000a4a8 <__udivdi3+0x12c>
2000a494:	eb1b 0b05 	adds.w	fp, fp, r5
2000a498:	f109 39ff 	add.w	r9, r9, #4294967295
2000a49c:	d204      	bcs.n	2000a4a8 <__udivdi3+0x12c>
2000a49e:	455b      	cmp	r3, fp
2000a4a0:	bf84      	itt	hi
2000a4a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a4a6:	44ab      	addhi	fp, r5
2000a4a8:	ebc3 0b0b 	rsb	fp, r3, fp
2000a4ac:	4639      	mov	r1, r7
2000a4ae:	4658      	mov	r0, fp
2000a4b0:	fa1f f888 	uxth.w	r8, r8
2000a4b4:	f7ff fba8 	bl	20009c08 <__aeabi_uidiv>
2000a4b8:	4639      	mov	r1, r7
2000a4ba:	4604      	mov	r4, r0
2000a4bc:	4658      	mov	r0, fp
2000a4be:	f7ff fcd1 	bl	20009e64 <__aeabi_uidivmod>
2000a4c2:	fb0a fa04 	mul.w	sl, sl, r4
2000a4c6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a4ca:	45c2      	cmp	sl, r8
2000a4cc:	d906      	bls.n	2000a4dc <__udivdi3+0x160>
2000a4ce:	3c01      	subs	r4, #1
2000a4d0:	eb18 0805 	adds.w	r8, r8, r5
2000a4d4:	d202      	bcs.n	2000a4dc <__udivdi3+0x160>
2000a4d6:	45c2      	cmp	sl, r8
2000a4d8:	bf88      	it	hi
2000a4da:	3c01      	subhi	r4, #1
2000a4dc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a4e0:	e001      	b.n	2000a4e6 <__udivdi3+0x16a>
2000a4e2:	2600      	movs	r6, #0
2000a4e4:	4634      	mov	r4, r6
2000a4e6:	4631      	mov	r1, r6
2000a4e8:	4620      	mov	r0, r4
2000a4ea:	b003      	add	sp, #12
2000a4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a4f0:	f1c6 0020 	rsb	r0, r6, #32
2000a4f4:	40b3      	lsls	r3, r6
2000a4f6:	fa32 f700 	lsrs.w	r7, r2, r0
2000a4fa:	fa21 fb00 	lsr.w	fp, r1, r0
2000a4fe:	431f      	orrs	r7, r3
2000a500:	fa14 f206 	lsls.w	r2, r4, r6
2000a504:	fa28 f100 	lsr.w	r1, r8, r0
2000a508:	4658      	mov	r0, fp
2000a50a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a50e:	4311      	orrs	r1, r2
2000a510:	9100      	str	r1, [sp, #0]
2000a512:	4651      	mov	r1, sl
2000a514:	b2bb      	uxth	r3, r7
2000a516:	9301      	str	r3, [sp, #4]
2000a518:	f7ff fb76 	bl	20009c08 <__aeabi_uidiv>
2000a51c:	4651      	mov	r1, sl
2000a51e:	40b5      	lsls	r5, r6
2000a520:	4681      	mov	r9, r0
2000a522:	4658      	mov	r0, fp
2000a524:	f7ff fc9e 	bl	20009e64 <__aeabi_uidivmod>
2000a528:	9c01      	ldr	r4, [sp, #4]
2000a52a:	9800      	ldr	r0, [sp, #0]
2000a52c:	fb04 f309 	mul.w	r3, r4, r9
2000a530:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a534:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a538:	455b      	cmp	r3, fp
2000a53a:	d905      	bls.n	2000a548 <__udivdi3+0x1cc>
2000a53c:	eb1b 0b07 	adds.w	fp, fp, r7
2000a540:	f109 39ff 	add.w	r9, r9, #4294967295
2000a544:	f0c0 808e 	bcc.w	2000a664 <__udivdi3+0x2e8>
2000a548:	ebc3 0b0b 	rsb	fp, r3, fp
2000a54c:	4651      	mov	r1, sl
2000a54e:	4658      	mov	r0, fp
2000a550:	f7ff fb5a 	bl	20009c08 <__aeabi_uidiv>
2000a554:	4651      	mov	r1, sl
2000a556:	4604      	mov	r4, r0
2000a558:	4658      	mov	r0, fp
2000a55a:	f7ff fc83 	bl	20009e64 <__aeabi_uidivmod>
2000a55e:	9801      	ldr	r0, [sp, #4]
2000a560:	9a00      	ldr	r2, [sp, #0]
2000a562:	fb00 f304 	mul.w	r3, r0, r4
2000a566:	fa1f fc82 	uxth.w	ip, r2
2000a56a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a56e:	4293      	cmp	r3, r2
2000a570:	d906      	bls.n	2000a580 <__udivdi3+0x204>
2000a572:	3c01      	subs	r4, #1
2000a574:	19d2      	adds	r2, r2, r7
2000a576:	d203      	bcs.n	2000a580 <__udivdi3+0x204>
2000a578:	4293      	cmp	r3, r2
2000a57a:	d901      	bls.n	2000a580 <__udivdi3+0x204>
2000a57c:	19d2      	adds	r2, r2, r7
2000a57e:	3c01      	subs	r4, #1
2000a580:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a584:	b2a8      	uxth	r0, r5
2000a586:	1ad2      	subs	r2, r2, r3
2000a588:	0c2d      	lsrs	r5, r5, #16
2000a58a:	fa1f fc84 	uxth.w	ip, r4
2000a58e:	0c23      	lsrs	r3, r4, #16
2000a590:	fb00 f70c 	mul.w	r7, r0, ip
2000a594:	fb00 fe03 	mul.w	lr, r0, r3
2000a598:	fb05 e10c 	mla	r1, r5, ip, lr
2000a59c:	fb05 f503 	mul.w	r5, r5, r3
2000a5a0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a5a4:	458e      	cmp	lr, r1
2000a5a6:	bf88      	it	hi
2000a5a8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a5ac:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a5b0:	42aa      	cmp	r2, r5
2000a5b2:	d310      	bcc.n	2000a5d6 <__udivdi3+0x25a>
2000a5b4:	b2bf      	uxth	r7, r7
2000a5b6:	fa08 f606 	lsl.w	r6, r8, r6
2000a5ba:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a5be:	bf14      	ite	ne
2000a5c0:	f04f 0e00 	movne.w	lr, #0
2000a5c4:	f04f 0e01 	moveq.w	lr, #1
2000a5c8:	4296      	cmp	r6, r2
2000a5ca:	bf2c      	ite	cs
2000a5cc:	2600      	movcs	r6, #0
2000a5ce:	f00e 0601 	andcc.w	r6, lr, #1
2000a5d2:	2e00      	cmp	r6, #0
2000a5d4:	d087      	beq.n	2000a4e6 <__udivdi3+0x16a>
2000a5d6:	3c01      	subs	r4, #1
2000a5d8:	2600      	movs	r6, #0
2000a5da:	e784      	b.n	2000a4e6 <__udivdi3+0x16a>
2000a5dc:	40b5      	lsls	r5, r6
2000a5de:	f1c6 0120 	rsb	r1, r6, #32
2000a5e2:	fa24 f901 	lsr.w	r9, r4, r1
2000a5e6:	fa28 f201 	lsr.w	r2, r8, r1
2000a5ea:	0c2f      	lsrs	r7, r5, #16
2000a5ec:	40b4      	lsls	r4, r6
2000a5ee:	4639      	mov	r1, r7
2000a5f0:	4648      	mov	r0, r9
2000a5f2:	4322      	orrs	r2, r4
2000a5f4:	9200      	str	r2, [sp, #0]
2000a5f6:	f7ff fb07 	bl	20009c08 <__aeabi_uidiv>
2000a5fa:	4639      	mov	r1, r7
2000a5fc:	fa1f fa85 	uxth.w	sl, r5
2000a600:	4683      	mov	fp, r0
2000a602:	4648      	mov	r0, r9
2000a604:	f7ff fc2e 	bl	20009e64 <__aeabi_uidivmod>
2000a608:	9b00      	ldr	r3, [sp, #0]
2000a60a:	0c1a      	lsrs	r2, r3, #16
2000a60c:	fb0a f30b 	mul.w	r3, sl, fp
2000a610:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a614:	42a3      	cmp	r3, r4
2000a616:	d903      	bls.n	2000a620 <__udivdi3+0x2a4>
2000a618:	1964      	adds	r4, r4, r5
2000a61a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a61e:	d327      	bcc.n	2000a670 <__udivdi3+0x2f4>
2000a620:	1ae4      	subs	r4, r4, r3
2000a622:	4639      	mov	r1, r7
2000a624:	4620      	mov	r0, r4
2000a626:	f7ff faef 	bl	20009c08 <__aeabi_uidiv>
2000a62a:	4639      	mov	r1, r7
2000a62c:	4681      	mov	r9, r0
2000a62e:	4620      	mov	r0, r4
2000a630:	f7ff fc18 	bl	20009e64 <__aeabi_uidivmod>
2000a634:	9800      	ldr	r0, [sp, #0]
2000a636:	fb0a f309 	mul.w	r3, sl, r9
2000a63a:	fa1f fc80 	uxth.w	ip, r0
2000a63e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a642:	42a3      	cmp	r3, r4
2000a644:	d908      	bls.n	2000a658 <__udivdi3+0x2dc>
2000a646:	1964      	adds	r4, r4, r5
2000a648:	f109 39ff 	add.w	r9, r9, #4294967295
2000a64c:	d204      	bcs.n	2000a658 <__udivdi3+0x2dc>
2000a64e:	42a3      	cmp	r3, r4
2000a650:	bf84      	itt	hi
2000a652:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a656:	1964      	addhi	r4, r4, r5
2000a658:	fa08 f806 	lsl.w	r8, r8, r6
2000a65c:	1ae4      	subs	r4, r4, r3
2000a65e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a662:	e706      	b.n	2000a472 <__udivdi3+0xf6>
2000a664:	455b      	cmp	r3, fp
2000a666:	bf84      	itt	hi
2000a668:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a66c:	44bb      	addhi	fp, r7
2000a66e:	e76b      	b.n	2000a548 <__udivdi3+0x1cc>
2000a670:	42a3      	cmp	r3, r4
2000a672:	bf84      	itt	hi
2000a674:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a678:	1964      	addhi	r4, r4, r5
2000a67a:	e7d1      	b.n	2000a620 <__udivdi3+0x2a4>
2000a67c:	44434441 	.word	0x44434441
2000a680:	63657269 	.word	0x63657269
2000a684:	706e4974 	.word	0x706e4974
2000a688:	305f7475 	.word	0x305f7475
2000a68c:	00000000 	.word	0x00000000
2000a690:	44434441 	.word	0x44434441
2000a694:	63657269 	.word	0x63657269
2000a698:	706e4974 	.word	0x706e4974
2000a69c:	315f7475 	.word	0x315f7475
2000a6a0:	00000000 	.word	0x00000000

2000a6a4 <C.39.4824>:
2000a6a4:	ffffffff ffffffff 0d0a0d0a 00000000     ................
2000a6b4:	203a6469 0d0a7525 00000000 25203a78     id: %u......x: %
2000a6c4:	000d0a75 25203a79 000d0a75 74646977     u...y: %u...widt
2000a6d4:	25203a68 000d0a75 67696568 203a7468     h: %u...height: 
2000a6e4:	0d0a7525 00000000 20633269 6e617274     %u......i2c tran
2000a6f4:	73696d73 6e6f6973 73736920 20736575     smission issues 
2000a704:	0d0a7825 00000000 70616548 646e6120     %x......Heap and
2000a714:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
2000a724:	0000000a                                ....

2000a728 <adc_status_reg_lut>:
2000a728:	40021000 40021004 40021008              ...@...@...@

2000a734 <C.16.3498>:
2000a734:	00040200                                ....

2000a738 <dac_ctrl_reg_lut>:
2000a738:	40020060 400200a0 400200e0              `..@...@...@

2000a744 <dac_enable_masks_lut>:
2000a744:	00000010 00000020 00000040              .... ...@...

2000a750 <dac_byte2_reg_lut>:
2000a750:	4002006c 400200ac 400200ec              l..@...@...@

2000a75c <dac_byte01_reg_lut>:
2000a75c:	40020500 40020504 40020508              ...@...@...@

2000a768 <comp_id_2_scb_lut>:
2000a768:	01010000 03030202 00000404              ............

2000a774 <C.16.2565>:
2000a774:	00000001 00000002 00000004 00000001     ................

2000a784 <g_ace_current_resistors>:
2000a784:	00010001 00010001                       ........

2000a78c <g_ace_external_varef_used>:
2000a78c:	00000000                                ....

2000a790 <g_ace_channel_0_name>:
2000a790:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
2000a7a0:	00000000                                ....

2000a7a4 <g_ace_channel_1_name>:
2000a7a4:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
2000a7b4:	00000000                                ....

2000a7b8 <g_ace_ppe_transforms_desc_table>:
2000a7b8:	00130012 00004000 001c001b 00004000     .....@.......@..

2000a7c8 <g_ace_sse_proc_0_name>:
2000a7c8:	30434441 49414d5f 0000004e              ADC0_MAIN...

2000a7d4 <g_ace_sse_proc_0_sequence>:
2000a7d4:	16021706 00001200                       ........

2000a7dc <g_ace_sse_proc_1_name>:
2000a7dc:	31434441 49414d5f 0000004e              ADC1_MAIN...

2000a7e8 <g_ace_sse_proc_1_sequence>:
2000a7e8:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
2000a7f8:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
2000a808:	000023ff 00002319 00002005              .#...#... ..

2000a814 <channel_quad_lut>:
2000a814:	000000ff 01010100 ffffff01 ffffffff     ................
2000a824:	020202ff 03030302 ffffff03 ffffffff     ................
2000a834:	040404ff ffffff04 ffffffff ffffffff     ................

2000a844 <channel_type_lut>:
2000a844:	01000000 01000002 00000002 00ffff00     ................
2000a854:	01000000 01000002 00000002 00ffff00     ................
2000a864:	01000000 ffffff02 000000ff 00ffff00     ................

2000a874 <abps_channel_lut>:
2000a874:	ff0000ff ff0101ff ffffffff ffffffff     ................
2000a884:	ff0202ff ff0303ff ffffffff ffffffff     ................
2000a894:	ff0404ff ffffffff ffffffff ffffffff     ................

2000a8a4 <abps_idx_lut>:
2000a8a4:	ff0100ff ff0302ff ffffffff ffffffff     ................
2000a8b4:	ff0504ff ff0706ff ffffffff ffffffff     ................
2000a8c4:	ff0908ff ffffffff ffffffff ffffffff     ................

2000a8d4 <apbs_range>:
2000a8d4:	28003c00 0a001400                       .<.(....

2000a8dc <apbs_gain_lut>:
2000a8dc:	0204080c                                ....

2000a8e0 <_global_impure_ptr>:
2000a8e0:	2000abd0 00000043                       ... C...

2000a8e8 <blanks.3577>:
2000a8e8:	20202020 20202020 20202020 20202020                     

2000a8f8 <zeroes.3578>:
2000a8f8:	30303030 30303030 30303030 30303030     0000000000000000
2000a908:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a918:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a928:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a938:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000a948:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000a958:	004e614e                                NaN.

2000a95c <__sf_fake_stdin>:
	...

2000a97c <__sf_fake_stdout>:
	...

2000a99c <__sf_fake_stderr>:
	...

2000a9bc <charset>:
2000a9bc:	2000a9f4                                ... 

2000a9c0 <lconv>:
2000a9c0:	2000a9f0 2000a918 2000a918 2000a918     ... ... ... ... 
2000a9d0:	2000a918 2000a918 2000a918 2000a918     ... ... ... ... 
2000a9e0:	2000a918 2000a918 ffffffff ffffffff     ... ... ........
2000a9f0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000aa00 <__mprec_tens>:
2000aa00:	00000000 3ff00000 00000000 40240000     .......?......$@
2000aa10:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000aa20:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000aa30:	00000000 412e8480 00000000 416312d0     .......A......cA
2000aa40:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000aa50:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000aa60:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000aa70:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000aa80:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000aa90:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000aaa0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000aab0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000aac0:	79d99db4 44ea7843                       ...yCx.D

2000aac8 <p05.2463>:
2000aac8:	00000005 00000019 0000007d 00000000     ........}.......

2000aad8 <__mprec_bigtens>:
2000aad8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000aae8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000aaf8:	7f73bf3c 75154fdd                       <.s..O.u

2000ab00 <__mprec_tinytens>:
2000ab00:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000ab10:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000ab20:	64ac6f43 0ac80628                       Co.d(...

2000ab28 <_init>:
2000ab28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ab2a:	bf00      	nop
2000ab2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ab2e:	bc08      	pop	{r3}
2000ab30:	469e      	mov	lr, r3
2000ab32:	4770      	bx	lr

2000ab34 <_fini>:
2000ab34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ab36:	bf00      	nop
2000ab38:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ab3a:	bc08      	pop	{r3}
2000ab3c:	469e      	mov	lr, r3
2000ab3e:	4770      	bx	lr

2000ab40 <__frame_dummy_init_array_entry>:
2000ab40:	0485 2000                                   ... 

2000ab44 <__do_global_dtors_aux_fini_array_entry>:
2000ab44:	0471 2000                                   q.. 
