// Seed: 4258462320
module module_0;
  logic id_1, id_2;
  assign module_3.id_3 = 0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output supply1 id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_2 = 1;
  wire id_3;
  parameter id_4 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd44,
    parameter id_1 = 32'd40
) (
    input wand _id_0,
    output tri0 _id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4[id_1 : id_0]
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    input wand id_1
);
  bufif0 primCall (id_0, id_1, id_3);
  if (1) supply1 id_3 = 1;
  module_0 modCall_1 ();
endmodule
