Hardware description file location: /home/caiangxin/HPIM/MNSIM3.0/SimConfig.ini
Software model file location: /home/caiangxin/HPIM/MNSIM3.0/cifar10_MM_bert_mini_params.pth
Whether perform hardware simulation: True
Whether perform accuracy simulation: True
Whether consider SAFs: True
Whether consider variations: False
Quantization range: dynamic range (depends on the data distribution)
RRAM_SRAM mix mode: mix among tile
run on device cuda:0
load weights from /home/caiangxin/HPIM/MNSIM3.0/cifar10_MM_bert_mini_params.pth
[256, 256] [256, 256]
看看几次 0 MM1
看看几次 1 MM1
看看几次 2 MM1
看看几次 3 MM1
看看几次 4 MM1
看看几次 5 MM1
看看几次 6 MM1
看看几次 7 MM1
看看几次 8 MM1
看看几次 9 MM1
看看几次 10 MM1
看看几次 11 MM1
看看几次 12 MM1
看看几次 13 MM1
看看几次 14 MM1
看看几次 15 MM1
看看几次 16 MM1
看看几次 17 MM1
看看几次 18 MM1
看看几次 19 MM1
看看几次 20 MM1
看看几次 21 MM1
看看几次 22 MM1
看看几次 23 MM1
看看几次 24 MM1
看看几次 25 MM1
看看几次 26 MM1
看看几次 27 MM1
看看几次 28 MM1
看看几次 29 MM1
看看几次 30 MM1
看看几次 31 MM1
看看几次 32 MM1
看看几次 33 MM1
看看几次 34 MM1
看看几次 35 MM1
看看几次 36 MM1
看看几次 37 MM1
看看几次 38 MM1
看看几次 39 MM1
看看几次 40 MM1
看看几次 41 MM1
看看几次 42 MM1
看看几次 43 MM1
看看几次 44 MM1
看看几次 45 MM1
看看几次 46 MM1
看看几次 47 MM1
wokan 901 1024
Total crossbar number: 0
start to mix among tiles
jiedian1
节点1.5
========================Area Results=================================
Hardware area: 292690187.30773616 um^2
		crossbar area: 0 um^2
		DAC area: 0 um^2
		ADC area: 0 um^2
		Buffer area: 0 um^2
		Pooling area: 0 um^2
		Other digital part area: 0 um^2
			|---adder area: 0 um^2
			|---output-shift-reg area: 0 um^2
			|---input-reg area: 0 um^2
			|---output-reg area: 0 um^2
			|---input_demux area: 0 um^2
			|---output_mux area: 0 um^2
			|---joint_module area: 0 um^2
Layer 0 :
     Hardware area: 7742576.972336097 um^2
Layer 1 :
     Hardware area: 5161717.981557397 um^2
Layer 2 :
     Hardware area: 4301383.931957397 um^2
Layer 3 :
     Hardware area: 5161717.981557397 um^2
Layer 4 :
     Hardware area: 5161717.981557397 um^2
Layer 5 :
     Hardware area: 5161717.981557397 um^2
Layer 6 :
     Hardware area: 5161717.981557397 um^2
Layer 7 :
     Hardware area: 5161717.981557397 um^2
Layer 8 :
     Hardware area: 5161717.981557397 um^2
Layer 9 :
     Hardware area: 3821641.775157396 um^2
Layer 10 :
     Hardware area: 10323435.963114796 um^2
Layer 11 :
     Hardware area: 10323435.963114796 um^2
Layer 12 :
     Hardware area: 7742576.972336097 um^2
Layer 13 :
     Hardware area: 5161717.981557397 um^2
Layer 14 :
     Hardware area: 5161717.981557397 um^2
Layer 15 :
     Hardware area: 5161717.981557397 um^2
Layer 16 :
     Hardware area: 5161717.981557397 um^2
Layer 17 :
     Hardware area: 4943341.513338462 um^2
Layer 18 :
     Hardware area: 5161717.981557397 um^2
Layer 19 :
     Hardware area: 5161717.981557397 um^2
Layer 20 :
     Hardware area: 5161717.981557397 um^2
Layer 21 :
     Hardware area: 2575149.6403786982 um^2
Layer 22 :
     Hardware area: 10140736.750314793 um^2
Layer 23 :
     Hardware area: 10323435.963114796 um^2
Layer 24 :
     Hardware area: 7742576.972336097 um^2
Layer 25 :
     Hardware area: 5161717.981557397 um^2
Layer 26 :
     Hardware area: 5161717.981557397 um^2
Layer 27 :
     Hardware area: 7279464.285411839 um^2
Layer 28 :
     Hardware area: 5161717.981557397 um^2
Layer 29 :
     Hardware area: 5161717.981557397 um^2
Layer 30 :
     Hardware area: 5161717.981557397 um^2
Layer 31 :
     Hardware area: 3636857.0931928996 um^2
Layer 32 :
     Hardware area: 5161717.981557397 um^2
Layer 33 :
     Hardware area: 2580858.990778698 um^2
Layer 34 :
     Hardware area: 10323435.963114796 um^2
Layer 35 :
     Hardware area: 10323435.963114796 um^2
Layer 36 :
     Hardware area: 7742576.972336097 um^2
Layer 37 :
     Hardware area: 5161717.981557397 um^2
Layer 38 :
     Hardware area: 7668818.080757402 um^2
Layer 39 :
     Hardware area: 5161717.981557397 um^2
Layer 40 :
     Hardware area: 5161717.981557397 um^2
Layer 41 :
     Hardware area: 5161717.981557397 um^2
Layer 42 :
     Hardware area: 5161717.981557397 um^2
Layer 43 :
     Hardware area: 5722049.104029585 um^2
Layer 44 :
     Hardware area: 5161717.981557397 um^2
Layer 45 :
     Hardware area: 2580858.990778698 um^2
Layer 46 :
     Hardware area: 10323435.963114796 um^2
Layer 47 :
     Hardware area: 10323435.963114796 um^2
========================Power Results=================================
Hardware power: 30.80504308861539 W
     write power: 0 W
		crossbar power: 0 W
		DAC power: 0 W
		ADC power: 0 W
		Buffer power: 0 W
			|---read buffer power: 0 W
			|---write buffer power: 0 W
		Pooling power: 0 W
		Other digital part power: 0 W
			|---adder power: 0 W
			|---output-shift-reg power: 0 W
			|---input-reg power: 0 W
			|---output-reg power: 0 W
			|---input_demux power: 0 W
			|---output_mux power: 0 W
			|---joint_module power: 0 W
Layer 0 :
     Hardware power: 0.805912219114793 W
Layer 1 :
     Hardware power: 0.5372748127431953 W
Layer 2 :
     Hardware power: 0.9255764387597633 W
Layer 3 :
     Hardware power: 0.5372748127431953 W
Layer 4 :
     Hardware power: 0.5372748127431953 W
Layer 5 :
     Hardware power: 0.5372748127431953 W
Layer 6 :
     Hardware power: 0.5372748127431953 W
Layer 7 :
     Hardware power: 0.5372748127431953 W
Layer 8 :
     Hardware power: 0.5372748127431953 W
Layer 9 :
     Hardware power: 0.7126448643332547 W
Layer 10 :
     Hardware power: 1.0745496254863907 W
Layer 11 :
     Hardware power: 1.0745496254863907 W
Layer 12 :
     Hardware power: 0.805912219114793 W
Layer 13 :
     Hardware power: 0.5372748127431953 W
Layer 14 :
     Hardware power: 0.5372748127431953 W
Layer 15 :
     Hardware power: 0.5372748127431953 W
Layer 16 :
     Hardware power: 0.5372748127431953 W
Layer 17 :
     Hardware power: 0.37352587519053254 W
Layer 18 :
     Hardware power: 0.5372748127431953 W
Layer 19 :
     Hardware power: 0.5372748127431953 W
Layer 20 :
     Hardware power: 0.5372748127431953 W
Layer 21 :
     Hardware power: 0.28260738275597636 W
Layer 22 :
     Hardware power: 1.5215888697865099 W
Layer 23 :
     Hardware power: 1.0745496254863907 W
Layer 24 :
     Hardware power: 0.805912219114793 W
Layer 25 :
     Hardware power: 0.5372748127431953 W
Layer 26 :
     Hardware power: 0.5372748127431953 W
Layer 27 :
     Hardware power: 0.4101716367999998 W
Layer 28 :
     Hardware power: 0.5372748127431953 W
Layer 29 :
     Hardware power: 0.5372748127431953 W
Layer 30 :
     Hardware power: 0.5372748127431953 W
Layer 31 :
     Hardware power: 0.5249914292639053 W
Layer 32 :
     Hardware power: 0.5372748127431953 W
Layer 33 :
     Hardware power: 0.26863740637159766 W
Layer 34 :
     Hardware power: 1.0745496254863907 W
Layer 35 :
     Hardware power: 1.0745496254863907 W
Layer 36 :
     Hardware power: 0.805912219114793 W
Layer 37 :
     Hardware power: 0.5372748127431953 W
Layer 38 :
     Hardware power: 0.4162792637349111 W
Layer 39 :
     Hardware power: 0.5372748127431953 W
Layer 40 :
     Hardware power: 0.5372748127431953 W
Layer 41 :
     Hardware power: 0.5372748127431953 W
Layer 42 :
     Hardware power: 0.5372748127431953 W
Layer 43 :
     Hardware power: 0.38574112906035507 W
Layer 44 :
     Hardware power: 0.5372748127431953 W
Layer 45 :
     Hardware power: 0.26863740637159766 W
Layer 46 :
     Hardware power: 1.0745496254863907 W
Layer 47 :
     Hardware power: 1.0745496254863907 W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
The value of k has been updated to 16
Final Total Power: 0.0955115 W

Final Total Area: 20.181 um^2

Initial Total HPWL: 136819.23367110864
Initial Total Area: 18393661.16774063
Iteration 0, Total HPWL: 135682.591824818, Enclosing Area: 18117415.972168796
Iteration 100, Total HPWL: 111021.81077230946, Enclosing Area: 12332714.054285863
Iteration 200, Total HPWL: 99803.2615699281, Enclosing Area: 9985173.950124722
Iteration 300, Total HPWL: 91445.20521193116, Enclosing Area: 8369643.874746891
Iteration 400, Total HPWL: 84638.15508162766, Enclosing Area: 7150621.4762384975
Iteration 500, Total HPWL: 78864.22555339517, Enclosing Area: 6196866.156104996
Iteration 600, Total HPWL: 73986.48781534376, Enclosing Area: 5441059.998532858
Iteration 700, Total HPWL: 69891.34517224775, Enclosing Area: 4841368.564401805
Iteration 800, Total HPWL: 66508.00075320902, Enclosing Area: 4362505.128902515
Iteration 900, Total HPWL: 63768.07923921238, Enclosing Area: 4000043.6432781233
Iteration 1000, Total HPWL: 62316.62829465253, Enclosing Area: 3821217.5279525276
Iteration 1100, Total HPWL: 61886.50955864654, Enclosing Area: 3794710.4182059555
Iteration 1200, Total HPWL: 61842.92078826786, Enclosing Area: 3786844.181683737
Iteration 1300, Total HPWL: 61893.78999282513, Enclosing Area: 3784514.8818677645
Iteration 1400, Total HPWL: 61923.75688220792, Enclosing Area: 3783418.758864973
Iteration 1500, Total HPWL: 61995.53432363213, Enclosing Area: 3782535.1132801706
Iteration 1600, Total HPWL: 62047.97466162531, Enclosing Area: 3781996.306091762
Iteration 1700, Total HPWL: 62092.32526391993, Enclosing Area: 3788623.614237658
Iteration 1800, Total HPWL: 62126.171074516045, Enclosing Area: 3787246.469394673
Iteration 1900, Total HPWL: 62167.90715337457, Enclosing Area: 3788670.6804921106
Iteration 2000, Total HPWL: 62209.3283972154, Enclosing Area: 3790948.9375743307
Iteration 2100, Total HPWL: 62249.439125544086, Enclosing Area: 3795496.4462611554
Iteration 2200, Total HPWL: 62292.44583672502, Enclosing Area: 3797435.9464517613
Iteration 2300, Total HPWL: 62336.719424624054, Enclosing Area: 3797204.207250667
Iteration 2400, Total HPWL: 62388.7682294063, Enclosing Area: 3802011.8625344955
Iteration 2500, Total HPWL: 62430.943001967775, Enclosing Area: 3802544.869714586
Iteration 2600, Total HPWL: 62474.20274193281, Enclosing Area: 3806284.676376089
Iteration 2700, Total HPWL: 62542.85295846392, Enclosing Area: 3808660.5127245756
Iteration 2800, Total HPWL: 62591.887165304666, Enclosing Area: 3812230.7716668453
Iteration 2900, Total HPWL: 62626.55815488708, Enclosing Area: 3810904.970340446
Iteration 3000, Total HPWL: 62674.38249271196, Enclosing Area: 3812418.2556931092
Iteration 3100, Total HPWL: 62724.01097925101, Enclosing Area: 3815209.505227769
Iteration 3200, Total HPWL: 62771.61019631527, Enclosing Area: 3815029.2310685874
Iteration 3300, Total HPWL: 62826.12673596277, Enclosing Area: 3819550.1251740917
Iteration 3400, Total HPWL: 62879.27673113999, Enclosing Area: 3818874.2216942715
Iteration 3500, Total HPWL: 62942.5348751917, Enclosing Area: 3821272.5849944185
Iteration 3600, Total HPWL: 63004.11904905381, Enclosing Area: 3825218.6608416275
Iteration 3700, Total HPWL: 63062.354137654744, Enclosing Area: 3824305.256604148
Iteration 3800, Total HPWL: 63123.54964985313, Enclosing Area: 3824895.573998119
Iteration 3900, Total HPWL: 63193.5763245641, Enclosing Area: 3823733.754438502
Iteration 4000, Total HPWL: 63270.9712448719, Enclosing Area: 3825378.1626348575
Iteration 4100, Total HPWL: 63333.58328357447, Enclosing Area: 3827684.8885898283
Iteration 4200, Total HPWL: 63403.92270076024, Enclosing Area: 3828177.993140722
Iteration 4300, Total HPWL: 63486.244476464664, Enclosing Area: 3831626.27800679
Iteration 4400, Total HPWL: 63551.24102338368, Enclosing Area: 3833937.361324211
Iteration 4500, Total HPWL: 63615.801562508546, Enclosing Area: 3838101.308459733
Iteration 4600, Total HPWL: 63693.83646315119, Enclosing Area: 3842765.8686004784
Iteration 4700, Total HPWL: 63771.780468579, Enclosing Area: 3844417.239371828
Iteration 4800, Total HPWL: 63862.42821690759, Enclosing Area: 3846205.85655719
Iteration 4900, Total HPWL: 63999.6921078796, Enclosing Area: 3847323.8135399814
Iteration 4999, Total HPWL: 64166.09755861261, Enclosing Area: 3845371.800017639
Area utilization: 0.7589707958560317
Final Total HPWL: 64166.09755861261
Area_enclosing_rectangle: 3856224.792811625
切换到目录: ../HotSpot/examples/NoC
正在运行脚本: run.sh
脚本输出:
Parsing input files...
Creating thermal circuit...
Simulation complete.

脚本执行成功
返回到原始目录: /home/caiangxin/HPIM/MNSIM3.0
最大温度的有限元与核心 171 的重叠面积超过一半
最大温度值为: 324.03，对应的有限元索引: 3285
Max Temp: 324.03 K
Core: 171 core
If Central: 0 core
Floorplan area total: 385622479.2811625 um^2
========================Latency Results=================================
 
Layer 0  type: MM1
Occupancy: 1.0
total latency: 3687384.683520859
layer latency: 3317842.786372379
Buffer latency of layer 0 : 368720 ( 10.00 %)
     read buffer latency of layer 0 : 368640 ( 10.00 %)
     write buffer latency of layer 0 : 80 ( 0.00 %)
Computing latency of layer 0 : 453.60092448 ( 0.01 %)
     DAC latency of layer 0 : 216.0 ( 0.01 %)
     ADC latency of layer 0 : 72.0 ( 0.00 %)
     xbar latency of layer 0 : 165.60092448 ( 0.00 %)
Digital part latency of layer 0 : 367.296224 ( 0.01 %)
     iReg latency of layer 0 : 160.0 ( 0.00 %)
     oReg latency of layer 0 : 16.0 ( 0.00 %)
     input demux latency of layer 0 : 40.22352 ( 0.00 %)
     output mux latency of layer 0 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 0 : 144.0 ( 0.00 %)
     adder latency of layer 0 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 0 : 0.0 ( 0.00 %)
Pooling module latency of layer 0 : 0 ( 0.00 %)
Intra tile communication latency of layer 0 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 0 : 3317842.786372379 ( 89.98 %)
     One layer merge latency of layer 0 : 663562.2619387265 ( 18.00 %)
     Inter tile transfer latency of layer 0 : 2654280.5244336524 ( 71.98 %)
----------------------------------------------
Layer 1  type: MM1
Occupancy: 1.0
total latency: 1866270.7873367649
layer latency: 1312408.8901882847
Buffer latency of layer 1 : 553040 ( 29.63 %)
     read buffer latency of layer 1 : 460800 ( 24.69 %)
     write buffer latency of layer 1 : 92240 ( 4.94 %)
Computing latency of layer 1 : 453.60092448 ( 0.02 %)
     DAC latency of layer 1 : 216.0 ( 0.01 %)
     ADC latency of layer 1 : 72.0 ( 0.00 %)
     xbar latency of layer 1 : 165.60092448 ( 0.01 %)
Digital part latency of layer 1 : 367.296224 ( 0.02 %)
     iReg latency of layer 1 : 160.0 ( 0.01 %)
     oReg latency of layer 1 : 16.0 ( 0.00 %)
     input demux latency of layer 1 : 40.22352 ( 0.00 %)
     output mux latency of layer 1 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 1 : 144.0 ( 0.01 %)
     adder latency of layer 1 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 1 : 0.0 ( 0.00 %)
Pooling module latency of layer 1 : 0 ( 0.00 %)
Intra tile communication latency of layer 1 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 1 : 1312408.890188285 ( 70.32 %)
     One layer merge latency of layer 1 : 604577.7869738586 ( 32.39 %)
     Inter tile transfer latency of layer 1 : 707831.1032144263 ( 37.93 %)
----------------------------------------------
Layer 2  type: MM1
Occupancy: 1.0
total latency: 3075499.114590402
layer latency: 2152916.2036092817
Buffer latency of layer 2 : 921760 ( 29.97 %)
     read buffer latency of layer 2 : 829440 ( 26.97 %)
     write buffer latency of layer 2 : 92320 ( 3.00 %)
Computing latency of layer 2 : 453.61475712 ( 0.01 %)
     DAC latency of layer 2 : 216.0 ( 0.01 %)
     ADC latency of layer 2 : 72.0 ( 0.00 %)
     xbar latency of layer 2 : 165.61475711999998 ( 0.01 %)
Digital part latency of layer 2 : 367.296224 ( 0.01 %)
     iReg latency of layer 2 : 160.0 ( 0.01 %)
     oReg latency of layer 2 : 16.0 ( 0.00 %)
     input demux latency of layer 2 : 40.22352 ( 0.00 %)
     output mux latency of layer 2 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 2 : 144.0 ( 0.00 %)
     adder latency of layer 2 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 2 : 0.0 ( 0.00 %)
Pooling module latency of layer 2 : 0 ( 0.00 %)
Intra tile communication latency of layer 2 : 2.0 ( 0.00 %)
Inter tile communication latency of layer 2 : 2152916.203609282 ( 70.00 %)
     One layer merge latency of layer 2 : 1091180.5523804468 ( 35.48 %)
     Inter tile transfer latency of layer 2 : 1061735.6512288353 ( 34.52 %)
----------------------------------------------
Layer 3  type: MM1
Occupancy: 1.0
total latency: 2986918.5707611935
layer latency: 2433056.6736127133
Buffer latency of layer 3 : 553040 ( 18.52 %)
     read buffer latency of layer 3 : 460800 ( 15.43 %)
     write buffer latency of layer 3 : 92240 ( 3.09 %)
Computing latency of layer 3 : 453.60092448 ( 0.02 %)
     DAC latency of layer 3 : 216.0 ( 0.01 %)
     ADC latency of layer 3 : 72.0 ( 0.00 %)
     xbar latency of layer 3 : 165.60092448 ( 0.01 %)
Digital part latency of layer 3 : 367.296224 ( 0.01 %)
     iReg latency of layer 3 : 160.0 ( 0.01 %)
     oReg latency of layer 3 : 16.0 ( 0.00 %)
     input demux latency of layer 3 : 40.22352 ( 0.00 %)
     output mux latency of layer 3 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 3 : 144.0 ( 0.00 %)
     adder latency of layer 3 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 3 : 0.0 ( 0.00 %)
Pooling module latency of layer 3 : 0 ( 0.00 %)
Intra tile communication latency of layer 3 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 3 : 2433056.6736127133 ( 81.46 %)
     One layer merge latency of layer 3 : 663562.2991712035 ( 22.22 %)
     Inter tile transfer latency of layer 3 : 1769494.3744415098 ( 59.24 %)
----------------------------------------------
Layer 4  type: MM1
Occupancy: 1.0
total latency: 2986896.5346568157
layer latency: 2433034.637508336
Buffer latency of layer 4 : 553040 ( 18.52 %)
     read buffer latency of layer 4 : 460800 ( 15.43 %)
     write buffer latency of layer 4 : 92240 ( 3.09 %)
Computing latency of layer 4 : 453.60092448 ( 0.02 %)
     DAC latency of layer 4 : 216.0 ( 0.01 %)
     ADC latency of layer 4 : 72.0 ( 0.00 %)
     xbar latency of layer 4 : 165.60092448 ( 0.01 %)
Digital part latency of layer 4 : 367.296224 ( 0.01 %)
     iReg latency of layer 4 : 160.0 ( 0.01 %)
     oReg latency of layer 4 : 16.0 ( 0.00 %)
     input demux latency of layer 4 : 40.22352 ( 0.00 %)
     output mux latency of layer 4 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 4 : 144.0 ( 0.00 %)
     adder latency of layer 4 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 4 : 0.0 ( 0.00 %)
Pooling module latency of layer 4 : 0 ( 0.00 %)
Intra tile communication latency of layer 4 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 4 : 2433034.6375083355 ( 81.46 %)
     One layer merge latency of layer 4 : 663562.2997399392 ( 22.22 %)
     Inter tile transfer latency of layer 4 : 1769472.3377683966 ( 59.24 %)
----------------------------------------------
Layer 5  type: MM1
Occupancy: 1.0
total latency: 1098783.3132547832
layer latency: 737505.4742871197
Buffer latency of layer 5 : 829460 ( 75.49 %)
     read buffer latency of layer 5 : 460800 ( 41.94 %)
     write buffer latency of layer 5 : 368660 ( 33.55 %)
Computing latency of layer 5 : 113.40023112 ( 0.01 %)
     DAC latency of layer 5 : 54.0 ( 0.00 %)
     ADC latency of layer 5 : 18.0 ( 0.00 %)
     xbar latency of layer 5 : 41.40023112 ( 0.00 %)
Digital part latency of layer 5 : 91.824056 ( 0.01 %)
     iReg latency of layer 5 : 40.0 ( 0.00 %)
     oReg latency of layer 5 : 4.0 ( 0.00 %)
     input demux latency of layer 5 : 10.05588 ( 0.00 %)
     output mux latency of layer 5 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 5 : 36.0 ( 0.00 %)
     adder latency of layer 5 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 5 : 0.0 ( 0.00 %)
Pooling module latency of layer 5 : 0 ( 0.00 %)
Intra tile communication latency of layer 5 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 5 : 269117.83896766324 ( 24.49 %)
     One layer merge latency of layer 5 : 165898.29959394576 ( 15.10 %)
     Inter tile transfer latency of layer 5 : 103219.53937371747 ( 9.39 %)
----------------------------------------------
Layer 6  type: MM1
Occupancy: 1.0
total latency: 1039798.9131532025
layer latency: 737505.4742871197
Buffer latency of layer 6 : 829460 ( 79.77 %)
     read buffer latency of layer 6 : 460800 ( 44.32 %)
     write buffer latency of layer 6 : 368660 ( 35.45 %)
Computing latency of layer 6 : 113.40023112 ( 0.01 %)
     DAC latency of layer 6 : 54.0 ( 0.01 %)
     ADC latency of layer 6 : 18.0 ( 0.00 %)
     xbar latency of layer 6 : 41.40023112 ( 0.00 %)
Digital part latency of layer 6 : 91.824056 ( 0.01 %)
     iReg latency of layer 6 : 40.0 ( 0.00 %)
     oReg latency of layer 6 : 4.0 ( 0.00 %)
     input demux latency of layer 6 : 10.05588 ( 0.00 %)
     output mux latency of layer 6 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 6 : 36.0 ( 0.00 %)
     adder latency of layer 6 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 6 : 0.0 ( 0.00 %)
Pooling module latency of layer 6 : 0 ( 0.00 %)
Intra tile communication latency of layer 6 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 6 : 210133.43886608252 ( 20.21 %)
     One layer merge latency of layer 6 : 151150.62729113034 ( 14.54 %)
     Inter tile transfer latency of layer 6 : 58982.8115749522 ( 5.67 %)
----------------------------------------------
Layer 7  type: MM1
Occupancy: 1.0
total latency: 1069289.92259589
layer latency: 737505.4742871197
Buffer latency of layer 7 : 829460 ( 77.57 %)
     read buffer latency of layer 7 : 460800 ( 43.09 %)
     write buffer latency of layer 7 : 368660 ( 34.48 %)
Computing latency of layer 7 : 113.40023112 ( 0.01 %)
     DAC latency of layer 7 : 54.0 ( 0.01 %)
     ADC latency of layer 7 : 18.0 ( 0.00 %)
     xbar latency of layer 7 : 41.40023112 ( 0.00 %)
Digital part latency of layer 7 : 91.824056 ( 0.01 %)
     iReg latency of layer 7 : 40.0 ( 0.00 %)
     oReg latency of layer 7 : 4.0 ( 0.00 %)
     input demux latency of layer 7 : 10.05588 ( 0.00 %)
     output mux latency of layer 7 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 7 : 36.0 ( 0.00 %)
     adder latency of layer 7 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 7 : 0.0 ( 0.00 %)
Pooling module latency of layer 7 : 0 ( 0.00 %)
Intra tile communication latency of layer 7 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 7 : 239624.4483087701 ( 22.41 %)
     One layer merge latency of layer 7 : 151150.58678241336 ( 14.14 %)
     Inter tile transfer latency of layer 7 : 88473.86152635675 ( 8.27 %)
----------------------------------------------
Layer 8  type: MM1
Occupancy: 1.0
total latency: 1054586.362537769
layer latency: 737505.4742871197
Buffer latency of layer 8 : 829460 ( 78.65 %)
     read buffer latency of layer 8 : 460800 ( 43.69 %)
     write buffer latency of layer 8 : 368660 ( 34.96 %)
Computing latency of layer 8 : 113.40023112 ( 0.01 %)
     DAC latency of layer 8 : 54.0 ( 0.01 %)
     ADC latency of layer 8 : 18.0 ( 0.00 %)
     xbar latency of layer 8 : 41.40023112 ( 0.00 %)
Digital part latency of layer 8 : 91.824056 ( 0.01 %)
     iReg latency of layer 8 : 40.0 ( 0.00 %)
     oReg latency of layer 8 : 4.0 ( 0.00 %)
     input demux latency of layer 8 : 10.05588 ( 0.00 %)
     output mux latency of layer 8 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 8 : 36.0 ( 0.00 %)
     adder latency of layer 8 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 8 : 0.0 ( 0.00 %)
Pooling module latency of layer 8 : 0 ( 0.00 %)
Intra tile communication latency of layer 8 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 8 : 224920.88825064906 ( 21.33 %)
     One layer merge latency of layer 8 : 151150.58682928336 ( 14.33 %)
     Inter tile transfer latency of layer 8 : 73770.3014213657 ( 7.00 %)
----------------------------------------------
Layer 9  type: MM1
Occupancy: 1.0
total latency: 2242924.617489203
layer latency: 2256065.7724195514
Buffer latency of layer 9 : 1106400 ( 49.33 %)
     read buffer latency of layer 9 : 737280 ( 32.87 %)
     write buffer latency of layer 9 : 369120 ( 16.46 %)
Computing latency of layer 9 : 823.6898380800001 ( 0.04 %)
     DAC latency of layer 9 : 288.0 ( 0.01 %)
     ADC latency of layer 9 : 384.0 ( 0.02 %)
     xbar latency of layer 9 : 151.68983808000002 ( 0.01 %)
Digital part latency of layer 9 : 276.93865600000004 ( 0.01 %)
     iReg latency of layer 9 : 128.0 ( 0.01 %)
     oReg latency of layer 9 : 8.0 ( 0.00 %)
     input demux latency of layer 9 : 40.22352 ( 0.00 %)
     output mux latency of layer 9 : 4.715136000000001 ( 0.00 %)
     shiftreg latency of layer 9 : 96.0 ( 0.00 %)
     adder latency of layer 9 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 9 : 0.0 ( 0.00 %)
Pooling module latency of layer 9 : 0 ( 0.00 %)
Intra tile communication latency of layer 9 : 6.0 ( 0.00 %)
Inter tile communication latency of layer 9 : 1135417.9889951227 ( 50.62 %)
     One layer merge latency of layer 9 : 545593.3135369002 ( 24.33 %)
     Inter tile transfer latency of layer 9 : 589824.6754582226 ( 26.30 %)
----------------------------------------------
Layer 10  type: MM1
Occupancy: 1.0
total latency: 3716877.958380061
layer latency: 2610056.0612315815
Buffer latency of layer 10 : 1106000 ( 29.76 %)
     read buffer latency of layer 10 : 737280 ( 19.84 %)
     write buffer latency of layer 10 : 368720 ( 9.92 %)
Computing latency of layer 10 : 453.60092448 ( 0.01 %)
     DAC latency of layer 10 : 216.0 ( 0.01 %)
     ADC latency of layer 10 : 72.0 ( 0.00 %)
     xbar latency of layer 10 : 165.60092448 ( 0.00 %)
Digital part latency of layer 10 : 367.296224 ( 0.01 %)
     iReg latency of layer 10 : 160.0 ( 0.00 %)
     oReg latency of layer 10 : 16.0 ( 0.00 %)
     input demux latency of layer 10 : 40.22352 ( 0.00 %)
     output mux latency of layer 10 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 10 : 144.0 ( 0.00 %)
     adder latency of layer 10 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 10 : 0.0 ( 0.00 %)
Pooling module latency of layer 10 : 0 ( 0.00 %)
Intra tile communication latency of layer 10 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 10 : 2610056.061231581 ( 70.22 %)
     One layer merge latency of layer 10 : 722546.7367034644 ( 19.44 %)
     Inter tile transfer latency of layer 10 : 1887509.3245281167 ( 50.78 %)
----------------------------------------------
Layer 11  type: MM1
Occupancy: 1.0
total latency: 2419197.2720422903
layer latency: 1312375.3748938106
Buffer latency of layer 11 : 1106000 ( 45.72 %)
     read buffer latency of layer 11 : 737280 ( 30.48 %)
     write buffer latency of layer 11 : 368720 ( 15.24 %)
Computing latency of layer 11 : 453.60092448 ( 0.02 %)
     DAC latency of layer 11 : 216.0 ( 0.01 %)
     ADC latency of layer 11 : 72.0 ( 0.00 %)
     xbar latency of layer 11 : 165.60092448 ( 0.01 %)
Digital part latency of layer 11 : 367.296224 ( 0.02 %)
     iReg latency of layer 11 : 160.0 ( 0.01 %)
     oReg latency of layer 11 : 16.0 ( 0.00 %)
     input demux latency of layer 11 : 40.22352 ( 0.00 %)
     output mux latency of layer 11 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 11 : 144.0 ( 0.01 %)
     adder latency of layer 11 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 11 : 0.0 ( 0.00 %)
Pooling module latency of layer 11 : 0 ( 0.00 %)
Intra tile communication latency of layer 11 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 11 : 1312375.3748938101 ( 54.25 %)
     One layer merge latency of layer 11 : 840515.6883593389 ( 34.74 %)
     Inter tile transfer latency of layer 11 : 471859.6865344711 ( 19.50 %)
----------------------------------------------
Layer 12  type: MM1
Occupancy: 1.0
total latency: 3362981.484516819
layer latency: 2256159.5873683393
Buffer latency of layer 12 : 1106000 ( 32.89 %)
     read buffer latency of layer 12 : 737280 ( 21.92 %)
     write buffer latency of layer 12 : 368720 ( 10.96 %)
Computing latency of layer 12 : 453.60092448 ( 0.01 %)
     DAC latency of layer 12 : 216.0 ( 0.01 %)
     ADC latency of layer 12 : 72.0 ( 0.00 %)
     xbar latency of layer 12 : 165.60092448 ( 0.00 %)
Digital part latency of layer 12 : 367.296224 ( 0.01 %)
     iReg latency of layer 12 : 160.0 ( 0.00 %)
     oReg latency of layer 12 : 16.0 ( 0.00 %)
     input demux latency of layer 12 : 40.22352 ( 0.00 %)
     output mux latency of layer 12 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 12 : 144.0 ( 0.00 %)
     adder latency of layer 12 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 12 : 0.0 ( 0.00 %)
Pooling module latency of layer 12 : 0 ( 0.00 %)
Intra tile communication latency of layer 12 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 12 : 2256159.5873683393 ( 67.09 %)
     One layer merge latency of layer 12 : 663562.2996957302 ( 19.73 %)
     Inter tile transfer latency of layer 12 : 1592597.2876726093 ( 47.36 %)
----------------------------------------------
Layer 13  type: MM1
Occupancy: 1.0
total latency: 2927953.946842441
layer latency: 2374092.0496939607
Buffer latency of layer 13 : 553040 ( 18.89 %)
     read buffer latency of layer 13 : 460800 ( 15.74 %)
     write buffer latency of layer 13 : 92240 ( 3.15 %)
Computing latency of layer 13 : 453.60092448 ( 0.02 %)
     DAC latency of layer 13 : 216.0 ( 0.01 %)
     ADC latency of layer 13 : 72.0 ( 0.00 %)
     xbar latency of layer 13 : 165.60092448 ( 0.01 %)
Digital part latency of layer 13 : 367.296224 ( 0.01 %)
     iReg latency of layer 13 : 160.0 ( 0.01 %)
     oReg latency of layer 13 : 16.0 ( 0.00 %)
     input demux latency of layer 13 : 40.22352 ( 0.00 %)
     output mux latency of layer 13 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 13 : 144.0 ( 0.00 %)
     adder latency of layer 13 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 13 : 0.0 ( 0.00 %)
Pooling module latency of layer 13 : 0 ( 0.00 %)
Intra tile communication latency of layer 13 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 13 : 2374092.0496939607 ( 81.08 %)
     One layer merge latency of layer 13 : 604577.7872136895 ( 20.65 %)
     Inter tile transfer latency of layer 13 : 1769514.262480271 ( 60.44 %)
----------------------------------------------
Layer 14  type: MM1
Occupancy: 1.0
total latency: 3045918.9335841862
layer latency: 2492057.0364357065
Buffer latency of layer 14 : 553040 ( 18.16 %)
     read buffer latency of layer 14 : 460800 ( 15.13 %)
     write buffer latency of layer 14 : 92240 ( 3.03 %)
Computing latency of layer 14 : 453.60092448 ( 0.01 %)
     DAC latency of layer 14 : 216.0 ( 0.01 %)
     ADC latency of layer 14 : 72.0 ( 0.00 %)
     xbar latency of layer 14 : 165.60092448 ( 0.01 %)
Digital part latency of layer 14 : 367.296224 ( 0.01 %)
     iReg latency of layer 14 : 160.0 ( 0.01 %)
     oReg latency of layer 14 : 16.0 ( 0.00 %)
     input demux latency of layer 14 : 40.22352 ( 0.00 %)
     output mux latency of layer 14 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 14 : 144.0 ( 0.00 %)
     adder latency of layer 14 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 14 : 0.0 ( 0.00 %)
Pooling module latency of layer 14 : 0 ( 0.00 %)
Intra tile communication latency of layer 14 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 14 : 2492057.036435706 ( 81.82 %)
     One layer merge latency of layer 14 : 604577.7873182287 ( 19.85 %)
     Inter tile transfer latency of layer 14 : 1887479.2491174773 ( 61.97 %)
----------------------------------------------
Layer 15  type: MM1
Occupancy: 1.0
total latency: 2338120.132925852
layer latency: 1784258.2357773725
Buffer latency of layer 15 : 553040 ( 23.65 %)
     read buffer latency of layer 15 : 460800 ( 19.71 %)
     write buffer latency of layer 15 : 92240 ( 3.95 %)
Computing latency of layer 15 : 453.60092448 ( 0.02 %)
     DAC latency of layer 15 : 216.0 ( 0.01 %)
     ADC latency of layer 15 : 72.0 ( 0.00 %)
     xbar latency of layer 15 : 165.60092448 ( 0.01 %)
Digital part latency of layer 15 : 367.296224 ( 0.02 %)
     iReg latency of layer 15 : 160.0 ( 0.01 %)
     oReg latency of layer 15 : 16.0 ( 0.00 %)
     input demux latency of layer 15 : 40.22352 ( 0.00 %)
     output mux latency of layer 15 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 15 : 144.0 ( 0.01 %)
     adder latency of layer 15 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 15 : 0.0 ( 0.00 %)
Pooling module latency of layer 15 : 0 ( 0.00 %)
Intra tile communication latency of layer 15 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 15 : 1784258.235777372 ( 76.31 %)
     One layer merge latency of layer 15 : 604577.7867700078 ( 25.86 %)
     Inter tile transfer latency of layer 15 : 1179680.4490073642 ( 50.45 %)
----------------------------------------------
Layer 16  type: MM1
Occupancy: 1.0
total latency: 1925275.524024787
layer latency: 1371413.6268763077
Buffer latency of layer 16 : 553040 ( 28.73 %)
     read buffer latency of layer 16 : 460800 ( 23.93 %)
     write buffer latency of layer 16 : 92240 ( 4.79 %)
Computing latency of layer 16 : 453.60092448 ( 0.02 %)
     DAC latency of layer 16 : 216.0 ( 0.01 %)
     ADC latency of layer 16 : 72.0 ( 0.00 %)
     xbar latency of layer 16 : 165.60092448 ( 0.01 %)
Digital part latency of layer 16 : 367.296224 ( 0.02 %)
     iReg latency of layer 16 : 160.0 ( 0.01 %)
     oReg latency of layer 16 : 16.0 ( 0.00 %)
     input demux latency of layer 16 : 40.22352 ( 0.00 %)
     output mux latency of layer 16 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 16 : 144.0 ( 0.01 %)
     adder latency of layer 16 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 16 : 0.0 ( 0.00 %)
Pooling module latency of layer 16 : 0 ( 0.00 %)
Intra tile communication latency of layer 16 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 16 : 1371413.6268763067 ( 71.23 %)
     One layer merge latency of layer 16 : 663562.299345198 ( 34.47 %)
     Inter tile transfer latency of layer 16 : 707851.3275311089 ( 36.77 %)
----------------------------------------------
Layer 17  type: MM1
Occupancy: 1.0
total latency: 1519460.418993674
layer latency: 781525.4083525147
Buffer latency of layer 17 : 737520 ( 48.54 %)
     read buffer latency of layer 17 : 552960 ( 36.39 %)
     write buffer latency of layer 17 : 184560 ( 12.15 %)
Computing latency of layer 17 : 226.80002916 ( 0.01 %)
     DAC latency of layer 17 : 108.0 ( 0.01 %)
     ADC latency of layer 17 : 36.0 ( 0.00 %)
     xbar latency of layer 17 : 82.80002916 ( 0.01 %)
Digital part latency of layer 17 : 187.648112 ( 0.01 %)
     iReg latency of layer 17 : 80.0 ( 0.01 %)
     oReg latency of layer 17 : 8.0 ( 0.00 %)
     input demux latency of layer 17 : 20.11176 ( 0.00 %)
     output mux latency of layer 17 : 3.5363520000000004 ( 0.00 %)
     shiftreg latency of layer 17 : 72.0 ( 0.00 %)
     adder latency of layer 17 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 17 : 4.0 ( 0.00 %)
Pooling module latency of layer 17 : 0 ( 0.00 %)
Intra tile communication latency of layer 17 : 0.5625 ( 0.00 %)
Inter tile communication latency of layer 17 : 781525.408352514 ( 51.43 %)
     One layer merge latency of layer 17 : 604577.8282810659 ( 39.79 %)
     Inter tile transfer latency of layer 17 : 176947.58007144817 ( 11.65 %)
----------------------------------------------
Layer 18  type: MM1
Occupancy: 1.0
total latency: 1172511.2390888967
layer latency: 737505.4742871188
Buffer latency of layer 18 : 829460 ( 70.74 %)
     read buffer latency of layer 18 : 460800 ( 39.30 %)
     write buffer latency of layer 18 : 368660 ( 31.44 %)
Computing latency of layer 18 : 113.40023112 ( 0.01 %)
     DAC latency of layer 18 : 54.0 ( 0.00 %)
     ADC latency of layer 18 : 18.0 ( 0.00 %)
     xbar latency of layer 18 : 41.40023112 ( 0.00 %)
Digital part latency of layer 18 : 91.824056 ( 0.01 %)
     iReg latency of layer 18 : 40.0 ( 0.00 %)
     oReg latency of layer 18 : 4.0 ( 0.00 %)
     input demux latency of layer 18 : 10.05588 ( 0.00 %)
     output mux latency of layer 18 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 18 : 36.0 ( 0.00 %)
     adder latency of layer 18 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 18 : 0.0 ( 0.00 %)
Pooling module latency of layer 18 : 0 ( 0.00 %)
Intra tile communication latency of layer 18 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 18 : 342845.76480177674 ( 29.24 %)
     One layer merge latency of layer 18 : 165898.26351040404 ( 14.15 %)
     Inter tile transfer latency of layer 18 : 176947.50129137267 ( 15.09 %)
----------------------------------------------
Layer 19  type: MM1
Occupancy: 1.0
total latency: 1128276.5125660067
layer latency: 737505.4742871206
Buffer latency of layer 19 : 829460 ( 73.52 %)
     read buffer latency of layer 19 : 460800 ( 40.84 %)
     write buffer latency of layer 19 : 368660 ( 32.67 %)
Computing latency of layer 19 : 113.40023112 ( 0.01 %)
     DAC latency of layer 19 : 54.0 ( 0.00 %)
     ADC latency of layer 19 : 18.0 ( 0.00 %)
     xbar latency of layer 19 : 41.40023112 ( 0.00 %)
Digital part latency of layer 19 : 91.824056 ( 0.01 %)
     iReg latency of layer 19 : 40.0 ( 0.00 %)
     oReg latency of layer 19 : 4.0 ( 0.00 %)
     input demux latency of layer 19 : 10.05588 ( 0.00 %)
     output mux latency of layer 19 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 19 : 36.0 ( 0.00 %)
     adder latency of layer 19 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 19 : 0.0 ( 0.00 %)
Pooling module latency of layer 19 : 0 ( 0.00 %)
Intra tile communication latency of layer 19 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 19 : 298611.0382788869 ( 26.47 %)
     One layer merge latency of layer 19 : 180645.93907783346 ( 16.01 %)
     Inter tile transfer latency of layer 19 : 117965.09920105341 ( 10.46 %)
----------------------------------------------
Layer 20  type: MM1
Occupancy: 1.0
total latency: 1069293.9605512447
layer latency: 737505.4742871206
Buffer latency of layer 20 : 829460 ( 77.57 %)
     read buffer latency of layer 20 : 460800 ( 43.09 %)
     write buffer latency of layer 20 : 368660 ( 34.48 %)
Computing latency of layer 20 : 113.40023112 ( 0.01 %)
     DAC latency of layer 20 : 54.0 ( 0.01 %)
     ADC latency of layer 20 : 18.0 ( 0.00 %)
     xbar latency of layer 20 : 41.40023112 ( 0.00 %)
Digital part latency of layer 20 : 91.824056 ( 0.01 %)
     iReg latency of layer 20 : 40.0 ( 0.00 %)
     oReg latency of layer 20 : 4.0 ( 0.00 %)
     input demux latency of layer 20 : 10.05588 ( 0.00 %)
     output mux latency of layer 20 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 20 : 36.0 ( 0.00 %)
     adder latency of layer 20 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 20 : 0.0 ( 0.00 %)
Pooling module latency of layer 20 : 0 ( 0.00 %)
Intra tile communication latency of layer 20 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 20 : 239628.48626412486 ( 22.41 %)
     One layer merge latency of layer 20 : 180645.93653563896 ( 16.89 %)
     Inter tile transfer latency of layer 20 : 58982.549728485894 ( 5.52 %)
----------------------------------------------
Layer 21  type: MM1
Occupancy: 1.0
total latency: 2069297.0014232076
layer latency: 1032449.5770102777
Buffer latency of layer 21 : 1106400 ( 53.47 %)
     read buffer latency of layer 21 : 737280 ( 35.63 %)
     write buffer latency of layer 21 : 369120 ( 17.84 %)
Computing latency of layer 21 : 3294.72246528 ( 0.16 %)
     DAC latency of layer 21 : 1152.0 ( 0.06 %)
     ADC latency of layer 21 : 1536.0 ( 0.07 %)
     xbar latency of layer 21 : 606.72246528 ( 0.03 %)
Digital part latency of layer 21 : 1091.7546240000001 ( 0.05 %)
     iReg latency of layer 21 : 512.0 ( 0.02 %)
     oReg latency of layer 21 : 16.0 ( 0.00 %)
     input demux latency of layer 21 : 160.89408 ( 0.01 %)
     output mux latency of layer 21 : 18.860544000000004 ( 0.00 %)
     shiftreg latency of layer 21 : 384.0 ( 0.02 %)
     adder latency of layer 21 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 21 : 0.0 ( 0.00 %)
Pooling module latency of layer 21 : 0 ( 0.00 %)
Intra tile communication latency of layer 21 : 6.0 ( 0.00 %)
Inter tile communication latency of layer 21 : 958504.5243339277 ( 46.32 %)
     One layer merge latency of layer 21 : 604577.7870744255 ( 29.22 %)
     Inter tile transfer latency of layer 21 : 353926.7372595022 ( 17.10 %)
----------------------------------------------
Layer 22  type: MM1
Occupancy: 1.0
total latency: 4605510.725795612
layer latency: 3494718.2487063333
Buffer latency of layer 22 : 1106400 ( 24.02 %)
     read buffer latency of layer 22 : 737280 ( 16.01 %)
     write buffer latency of layer 22 : 369120 ( 8.01 %)
Computing latency of layer 22 : 3294.72246528 ( 0.07 %)
     DAC latency of layer 22 : 1152.0 ( 0.03 %)
     ADC latency of layer 22 : 1536.0 ( 0.03 %)
     xbar latency of layer 22 : 606.72246528 ( 0.01 %)
Digital part latency of layer 22 : 1091.7546240000001 ( 0.02 %)
     iReg latency of layer 22 : 512.0 ( 0.01 %)
     oReg latency of layer 22 : 16.0 ( 0.00 %)
     input demux latency of layer 22 : 160.89408 ( 0.00 %)
     output mux latency of layer 22 : 18.860544000000004 ( 0.00 %)
     shiftreg latency of layer 22 : 384.0 ( 0.01 %)
     adder latency of layer 22 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 22 : 0.0 ( 0.00 %)
Pooling module latency of layer 22 : 0 ( 0.00 %)
Intra tile communication latency of layer 22 : 6.0 ( 0.00 %)
Inter tile communication latency of layer 22 : 3494718.248706332 ( 75.88 %)
     One layer merge latency of layer 22 : 663562.2247568726 ( 14.41 %)
     Inter tile transfer latency of layer 22 : 2831156.023949459 ( 61.47 %)
----------------------------------------------
Layer 23  type: MM1
Occupancy: 1.0
total latency: 2419193.3471960444
layer latency: 1312371.4500475638
Buffer latency of layer 23 : 1106000 ( 45.72 %)
     read buffer latency of layer 23 : 737280 ( 30.48 %)
     write buffer latency of layer 23 : 368720 ( 15.24 %)
Computing latency of layer 23 : 453.60092448 ( 0.02 %)
     DAC latency of layer 23 : 216.0 ( 0.01 %)
     ADC latency of layer 23 : 72.0 ( 0.00 %)
     xbar latency of layer 23 : 165.60092448 ( 0.01 %)
Digital part latency of layer 23 : 367.296224 ( 0.02 %)
     iReg latency of layer 23 : 160.0 ( 0.01 %)
     oReg latency of layer 23 : 16.0 ( 0.00 %)
     input demux latency of layer 23 : 40.22352 ( 0.00 %)
     output mux latency of layer 23 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 23 : 144.0 ( 0.01 %)
     adder latency of layer 23 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 23 : 0.0 ( 0.00 %)
Pooling module latency of layer 23 : 0 ( 0.00 %)
Intra tile communication latency of layer 23 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 23 : 1312371.4500475642 ( 54.25 %)
     One layer merge latency of layer 23 : 722546.7747439456 ( 29.87 %)
     Inter tile transfer latency of layer 23 : 589824.6753036185 ( 24.38 %)
----------------------------------------------
Layer 24  type: MM1
Occupancy: 1.0
total latency: 4601581.659629101
layer latency: 3494759.7624806203
Buffer latency of layer 24 : 1106000 ( 24.04 %)
     read buffer latency of layer 24 : 737280 ( 16.02 %)
     write buffer latency of layer 24 : 368720 ( 8.01 %)
Computing latency of layer 24 : 453.60092448 ( 0.01 %)
     DAC latency of layer 24 : 216.0 ( 0.00 %)
     ADC latency of layer 24 : 72.0 ( 0.00 %)
     xbar latency of layer 24 : 165.60092448 ( 0.00 %)
Digital part latency of layer 24 : 367.296224 ( 0.01 %)
     iReg latency of layer 24 : 160.0 ( 0.00 %)
     oReg latency of layer 24 : 16.0 ( 0.00 %)
     input demux latency of layer 24 : 40.22352 ( 0.00 %)
     output mux latency of layer 24 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 24 : 144.0 ( 0.00 %)
     adder latency of layer 24 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 24 : 0.0 ( 0.00 %)
Pooling module latency of layer 24 : 0 ( 0.00 %)
Intra tile communication latency of layer 24 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 24 : 3494759.762480621 ( 75.95 %)
     One layer merge latency of layer 24 : 663562.2614617094 ( 14.42 %)
     Inter tile transfer latency of layer 24 : 2831197.5010189116 ( 61.53 %)
----------------------------------------------
Layer 25  type: MM1
Occupancy: 1.0
total latency: 1984197.7361688442
layer latency: 1430335.839020364
Buffer latency of layer 25 : 553040 ( 27.87 %)
     read buffer latency of layer 25 : 460800 ( 23.22 %)
     write buffer latency of layer 25 : 92240 ( 4.65 %)
Computing latency of layer 25 : 453.60092448 ( 0.02 %)
     DAC latency of layer 25 : 216.0 ( 0.01 %)
     ADC latency of layer 25 : 72.0 ( 0.00 %)
     xbar latency of layer 25 : 165.60092448 ( 0.01 %)
Digital part latency of layer 25 : 367.296224 ( 0.02 %)
     iReg latency of layer 25 : 160.0 ( 0.01 %)
     oReg latency of layer 25 : 16.0 ( 0.00 %)
     input demux latency of layer 25 : 40.22352 ( 0.00 %)
     output mux latency of layer 25 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 25 : 144.0 ( 0.01 %)
     adder latency of layer 25 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 25 : 0.0 ( 0.00 %)
Pooling module latency of layer 25 : 0 ( 0.00 %)
Intra tile communication latency of layer 25 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 25 : 1430335.839020364 ( 72.09 %)
     One layer merge latency of layer 25 : 722546.7396223341 ( 36.42 %)
     Inter tile transfer latency of layer 25 : 707789.0993980297 ( 35.67 %)
----------------------------------------------
Layer 26  type: MM1
Occupancy: 1.0
total latency: 2220205.520306748
layer latency: 1666343.6231582686
Buffer latency of layer 26 : 553040 ( 24.91 %)
     read buffer latency of layer 26 : 460800 ( 20.75 %)
     write buffer latency of layer 26 : 92240 ( 4.15 %)
Computing latency of layer 26 : 453.60092448 ( 0.02 %)
     DAC latency of layer 26 : 216.0 ( 0.01 %)
     ADC latency of layer 26 : 72.0 ( 0.00 %)
     xbar latency of layer 26 : 165.60092448 ( 0.01 %)
Digital part latency of layer 26 : 367.296224 ( 0.02 %)
     iReg latency of layer 26 : 160.0 ( 0.01 %)
     oReg latency of layer 26 : 16.0 ( 0.00 %)
     input demux latency of layer 26 : 40.22352 ( 0.00 %)
     output mux latency of layer 26 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 26 : 144.0 ( 0.01 %)
     adder latency of layer 26 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 26 : 0.0 ( 0.00 %)
Pooling module latency of layer 26 : 0 ( 0.00 %)
Intra tile communication latency of layer 26 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 26 : 1666343.6231582677 ( 75.05 %)
     One layer merge latency of layer 26 : 604577.7872136777 ( 27.23 %)
     Inter tile transfer latency of layer 26 : 1061765.8359445902 ( 47.82 %)
----------------------------------------------
Layer 27  type: MM1
Occupancy: 1.0
total latency: 2471204.656713531
layer latency: 2101258.6354312114
Buffer latency of layer 27 : 369120 ( 14.94 %)
     read buffer latency of layer 27 : 276480 ( 11.19 %)
     write buffer latency of layer 27 : 92640 ( 3.75 %)
Computing latency of layer 27 : 453.60005832 ( 0.02 %)
     DAC latency of layer 27 : 216.0 ( 0.01 %)
     ADC latency of layer 27 : 72.0 ( 0.00 %)
     xbar latency of layer 27 : 165.60005832 ( 0.01 %)
Digital part latency of layer 27 : 371.296224 ( 0.02 %)
     iReg latency of layer 27 : 160.0 ( 0.01 %)
     oReg latency of layer 27 : 16.0 ( 0.00 %)
     input demux latency of layer 27 : 40.22352 ( 0.00 %)
     output mux latency of layer 27 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 27 : 144.0 ( 0.01 %)
     adder latency of layer 27 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 27 : 4.0 ( 0.00 %)
Pooling module latency of layer 27 : 0 ( 0.00 %)
Intra tile communication latency of layer 27 : 1.125 ( 0.00 %)
Inter tile communication latency of layer 27 : 2101258.635431211 ( 85.03 %)
     One layer merge latency of layer 27 : 331786.2613969983 ( 13.43 %)
     Inter tile transfer latency of layer 27 : 1769472.3740342127 ( 71.60 %)
----------------------------------------------
Layer 28  type: MM1
Occupancy: 1.0
total latency: 2809999.333450855
layer latency: 2256137.436302375
Buffer latency of layer 28 : 553040 ( 19.68 %)
     read buffer latency of layer 28 : 460800 ( 16.40 %)
     write buffer latency of layer 28 : 92240 ( 3.28 %)
Computing latency of layer 28 : 453.60092448 ( 0.02 %)
     DAC latency of layer 28 : 216.0 ( 0.01 %)
     ADC latency of layer 28 : 72.0 ( 0.00 %)
     xbar latency of layer 28 : 165.60092448 ( 0.01 %)
Digital part latency of layer 28 : 367.296224 ( 0.01 %)
     iReg latency of layer 28 : 160.0 ( 0.01 %)
     oReg latency of layer 28 : 16.0 ( 0.00 %)
     input demux latency of layer 28 : 40.22352 ( 0.00 %)
     output mux latency of layer 28 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 28 : 144.0 ( 0.01 %)
     adder latency of layer 28 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 28 : 0.0 ( 0.00 %)
Pooling module latency of layer 28 : 0 ( 0.00 %)
Intra tile communication latency of layer 28 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 28 : 2256137.436302375 ( 80.29 %)
     One layer merge latency of layer 28 : 604577.787049021 ( 21.52 %)
     Inter tile transfer latency of layer 28 : 1651559.6492533542 ( 58.77 %)
----------------------------------------------
Layer 29  type: MM1
Occupancy: 1.0
total latency: 1084097.7118410016
layer latency: 737505.4742871188
Buffer latency of layer 29 : 829460 ( 76.51 %)
     read buffer latency of layer 29 : 460800 ( 42.51 %)
     write buffer latency of layer 29 : 368660 ( 34.01 %)
Computing latency of layer 29 : 113.40023112 ( 0.01 %)
     DAC latency of layer 29 : 54.0 ( 0.00 %)
     ADC latency of layer 29 : 18.0 ( 0.00 %)
     xbar latency of layer 29 : 41.40023112 ( 0.00 %)
Digital part latency of layer 29 : 91.824056 ( 0.01 %)
     iReg latency of layer 29 : 40.0 ( 0.00 %)
     oReg latency of layer 29 : 4.0 ( 0.00 %)
     input demux latency of layer 29 : 10.05588 ( 0.00 %)
     output mux latency of layer 29 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 29 : 36.0 ( 0.00 %)
     adder latency of layer 29 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 29 : 0.0 ( 0.00 %)
Pooling module latency of layer 29 : 0 ( 0.00 %)
Intra tile communication latency of layer 29 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 29 : 254432.23755388183 ( 23.47 %)
     One layer merge latency of layer 29 : 151150.587004481 ( 13.94 %)
     Inter tile transfer latency of layer 29 : 103281.65054940085 ( 9.53 %)
----------------------------------------------
Layer 30  type: MM1
Occupancy: 1.0
total latency: 1039798.8045421506
layer latency: 737505.4742871188
Buffer latency of layer 30 : 829460 ( 79.77 %)
     read buffer latency of layer 30 : 460800 ( 44.32 %)
     write buffer latency of layer 30 : 368660 ( 35.45 %)
Computing latency of layer 30 : 113.40023112 ( 0.01 %)
     DAC latency of layer 30 : 54.0 ( 0.01 %)
     ADC latency of layer 30 : 18.0 ( 0.00 %)
     xbar latency of layer 30 : 41.40023112 ( 0.00 %)
Digital part latency of layer 30 : 91.824056 ( 0.01 %)
     iReg latency of layer 30 : 40.0 ( 0.00 %)
     oReg latency of layer 30 : 4.0 ( 0.00 %)
     input demux latency of layer 30 : 10.05588 ( 0.00 %)
     output mux latency of layer 30 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 30 : 36.0 ( 0.00 %)
     adder latency of layer 30 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 30 : 0.0 ( 0.00 %)
Pooling module latency of layer 30 : 0 ( 0.00 %)
Intra tile communication latency of layer 30 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 30 : 210133.3302550306 ( 20.21 %)
     One layer merge latency of layer 30 : 151150.6262378054 ( 14.54 %)
     Inter tile transfer latency of layer 30 : 58982.70401722519 ( 5.67 %)
----------------------------------------------
Layer 31  type: MM1
Occupancy: 1.0
total latency: 1681452.4955835368
layer latency: 737729.7867871188
Buffer latency of layer 31 : 1106160 ( 65.79 %)
     read buffer latency of layer 31 : 737280 ( 43.85 %)
     write buffer latency of layer 31 : 368880 ( 21.94 %)
Computing latency of layer 31 : 113.40023112 ( 0.01 %)
     DAC latency of layer 31 : 54.0 ( 0.00 %)
     ADC latency of layer 31 : 18.0 ( 0.00 %)
     xbar latency of layer 31 : 41.40023112 ( 0.00 %)
Digital part latency of layer 31 : 95.824056 ( 0.01 %)
     iReg latency of layer 31 : 40.0 ( 0.00 %)
     oReg latency of layer 31 : 4.0 ( 0.00 %)
     input demux latency of layer 31 : 10.05588 ( 0.00 %)
     output mux latency of layer 31 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 31 : 36.0 ( 0.00 %)
     adder latency of layer 31 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 31 : 4.0 ( 0.00 %)
Pooling module latency of layer 31 : 0 ( 0.00 %)
Intra tile communication latency of layer 31 : 0.5625 ( 0.00 %)
Inter tile communication latency of layer 31 : 575082.7087964169 ( 34.20 %)
     One layer merge latency of layer 31 : 486608.8778545395 ( 28.94 %)
     Inter tile transfer latency of layer 31 : 88473.83094187733 ( 5.26 %)
----------------------------------------------
Layer 32  type: MM1
Occupancy: 1.0
total latency: 1054546.328634239
layer latency: 737505.4742871188
Buffer latency of layer 32 : 829460 ( 78.66 %)
     read buffer latency of layer 32 : 460800 ( 43.70 %)
     write buffer latency of layer 32 : 368660 ( 34.96 %)
Computing latency of layer 32 : 113.40023112 ( 0.01 %)
     DAC latency of layer 32 : 54.0 ( 0.01 %)
     ADC latency of layer 32 : 18.0 ( 0.00 %)
     xbar latency of layer 32 : 41.40023112 ( 0.00 %)
Digital part latency of layer 32 : 91.824056 ( 0.01 %)
     iReg latency of layer 32 : 40.0 ( 0.00 %)
     oReg latency of layer 32 : 4.0 ( 0.00 %)
     input demux latency of layer 32 : 10.05588 ( 0.00 %)
     output mux latency of layer 32 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 32 : 36.0 ( 0.00 %)
     adder latency of layer 32 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 32 : 0.0 ( 0.00 %)
Pooling module latency of layer 32 : 0 ( 0.00 %)
Intra tile communication latency of layer 32 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 32 : 224880.85434711917 ( 21.32 %)
     One layer merge latency of layer 32 : 165898.2654451709 ( 15.73 %)
     Inter tile transfer latency of layer 32 : 58982.588901948264 ( 5.59 %)
----------------------------------------------
Layer 33  type: MM1
Occupancy: 1.0
total latency: 2242311.884553306
layer latency: 1961291.584686838
Buffer latency of layer 33 : 1106000 ( 49.32 %)
     read buffer latency of layer 33 : 737280 ( 32.88 %)
     write buffer latency of layer 33 : 368720 ( 16.44 %)
Computing latency of layer 33 : 453.60092448 ( 0.02 %)
     DAC latency of layer 33 : 216.0 ( 0.01 %)
     ADC latency of layer 33 : 72.0 ( 0.00 %)
     xbar latency of layer 33 : 165.60092448 ( 0.01 %)
Digital part latency of layer 33 : 367.296224 ( 0.02 %)
     iReg latency of layer 33 : 160.0 ( 0.01 %)
     oReg latency of layer 33 : 16.0 ( 0.00 %)
     input demux latency of layer 33 : 40.22352 ( 0.00 %)
     output mux latency of layer 33 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 33 : 144.0 ( 0.01 %)
     adder latency of layer 33 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 33 : 0.0 ( 0.00 %)
Pooling module latency of layer 33 : 0 ( 0.00 %)
Intra tile communication latency of layer 33 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 33 : 1135489.987404826 ( 50.64 %)
     One layer merge latency of layer 33 : 545593.3509536706 ( 24.33 %)
     Inter tile transfer latency of layer 33 : 589896.6364511555 ( 26.31 %)
----------------------------------------------
Layer 34  type: MM1
Occupancy: 1.0
total latency: 3421900.0332131563
layer latency: 2315078.1360646747
Buffer latency of layer 34 : 1106000 ( 32.32 %)
     read buffer latency of layer 34 : 737280 ( 21.55 %)
     write buffer latency of layer 34 : 368720 ( 10.78 %)
Computing latency of layer 34 : 453.60092448 ( 0.01 %)
     DAC latency of layer 34 : 216.0 ( 0.01 %)
     ADC latency of layer 34 : 72.0 ( 0.00 %)
     xbar latency of layer 34 : 165.60092448 ( 0.00 %)
Digital part latency of layer 34 : 367.296224 ( 0.01 %)
     iReg latency of layer 34 : 160.0 ( 0.00 %)
     oReg latency of layer 34 : 16.0 ( 0.00 %)
     input demux latency of layer 34 : 40.22352 ( 0.00 %)
     output mux latency of layer 34 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 34 : 144.0 ( 0.00 %)
     adder latency of layer 34 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 34 : 0.0 ( 0.00 %)
Pooling module latency of layer 34 : 0 ( 0.00 %)
Intra tile communication latency of layer 34 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 34 : 2315078.1360646766 ( 67.65 %)
     One layer merge latency of layer 34 : 899500.1990687515 ( 26.29 %)
     Inter tile transfer latency of layer 34 : 1415577.9369959251 ( 41.37 %)
----------------------------------------------
Layer 35  type: MM1
Occupancy: 1.0
total latency: 2360208.7958693653
layer latency: 1253386.8987208828
Buffer latency of layer 35 : 1106000 ( 46.86 %)
     read buffer latency of layer 35 : 737280 ( 31.24 %)
     write buffer latency of layer 35 : 368720 ( 15.62 %)
Computing latency of layer 35 : 453.60092448 ( 0.02 %)
     DAC latency of layer 35 : 216.0 ( 0.01 %)
     ADC latency of layer 35 : 72.0 ( 0.00 %)
     xbar latency of layer 35 : 165.60092448 ( 0.01 %)
Digital part latency of layer 35 : 367.296224 ( 0.02 %)
     iReg latency of layer 35 : 160.0 ( 0.01 %)
     oReg latency of layer 35 : 16.0 ( 0.00 %)
     input demux latency of layer 35 : 40.22352 ( 0.00 %)
     output mux latency of layer 35 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 35 : 144.0 ( 0.01 %)
     adder latency of layer 35 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 35 : 0.0 ( 0.00 %)
Pooling module latency of layer 35 : 0 ( 0.00 %)
Intra tile communication latency of layer 35 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 35 : 1253386.8987208856 ( 53.10 %)
     One layer merge latency of layer 35 : 663562.2248884705 ( 28.11 %)
     Inter tile transfer latency of layer 35 : 589824.6738324151 ( 24.99 %)
----------------------------------------------
Layer 36  type: MM1
Occupancy: 1.0
total latency: 3539928.6861688243
layer latency: 2433106.7890203446
Buffer latency of layer 36 : 1106000 ( 31.24 %)
     read buffer latency of layer 36 : 737280 ( 20.83 %)
     write buffer latency of layer 36 : 368720 ( 10.42 %)
Computing latency of layer 36 : 453.60092448 ( 0.01 %)
     DAC latency of layer 36 : 216.0 ( 0.01 %)
     ADC latency of layer 36 : 72.0 ( 0.00 %)
     xbar latency of layer 36 : 165.60092448 ( 0.00 %)
Digital part latency of layer 36 : 367.296224 ( 0.01 %)
     iReg latency of layer 36 : 160.0 ( 0.00 %)
     oReg latency of layer 36 : 16.0 ( 0.00 %)
     input demux latency of layer 36 : 40.22352 ( 0.00 %)
     output mux latency of layer 36 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 36 : 144.0 ( 0.00 %)
     adder latency of layer 36 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 36 : 0.0 ( 0.00 %)
Pooling module latency of layer 36 : 0 ( 0.00 %)
Intra tile communication latency of layer 36 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 36 : 2433106.7890203446 ( 68.73 %)
     One layer merge latency of layer 36 : 663562.2617964877 ( 18.75 %)
     Inter tile transfer latency of layer 36 : 1769544.527223857 ( 49.99 %)
----------------------------------------------
Layer 37  type: MM1
Occupancy: 1.0
total latency: 2986938.6522215907
layer latency: 2433076.755073108
Buffer latency of layer 37 : 553040 ( 18.52 %)
     read buffer latency of layer 37 : 460800 ( 15.43 %)
     write buffer latency of layer 37 : 92240 ( 3.09 %)
Computing latency of layer 37 : 453.60092448 ( 0.02 %)
     DAC latency of layer 37 : 216.0 ( 0.01 %)
     ADC latency of layer 37 : 72.0 ( 0.00 %)
     xbar latency of layer 37 : 165.60092448 ( 0.01 %)
Digital part latency of layer 37 : 367.296224 ( 0.01 %)
     iReg latency of layer 37 : 160.0 ( 0.01 %)
     oReg latency of layer 37 : 16.0 ( 0.00 %)
     input demux latency of layer 37 : 40.22352 ( 0.00 %)
     output mux latency of layer 37 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 37 : 144.0 ( 0.00 %)
     adder latency of layer 37 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 37 : 0.0 ( 0.00 %)
Pooling module latency of layer 37 : 0 ( 0.00 %)
Intra tile communication latency of layer 37 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 37 : 2433076.7550731106 ( 81.46 %)
     One layer merge latency of layer 37 : 663562.3028805327 ( 22.22 %)
     Inter tile transfer latency of layer 37 : 1769514.4521925778 ( 59.24 %)
----------------------------------------------
Layer 38  type: MM1
Occupancy: 1.0
total latency: 1880944.2965998063
layer latency: 1511442.90031749
Buffer latency of layer 38 : 368680 ( 19.60 %)
     read buffer latency of layer 38 : 276480 ( 14.70 %)
     write buffer latency of layer 38 : 92200 ( 4.90 %)
Computing latency of layer 38 : 453.60005832 ( 0.02 %)
     DAC latency of layer 38 : 216.0 ( 0.01 %)
     ADC latency of layer 38 : 72.0 ( 0.00 %)
     xbar latency of layer 38 : 165.60005832 ( 0.01 %)
Digital part latency of layer 38 : 367.296224 ( 0.02 %)
     iReg latency of layer 38 : 160.0 ( 0.01 %)
     oReg latency of layer 38 : 16.0 ( 0.00 %)
     input demux latency of layer 38 : 40.22352 ( 0.00 %)
     output mux latency of layer 38 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 38 : 144.0 ( 0.01 %)
     adder latency of layer 38 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 38 : 0.0 ( 0.00 %)
Pooling module latency of layer 38 : 0 ( 0.00 %)
Intra tile communication latency of layer 38 : 0.5 ( 0.00 %)
Inter tile communication latency of layer 38 : 1511442.9003174864 ( 80.36 %)
     One layer merge latency of layer 38 : 449759.3638929629 ( 23.91 %)
     Inter tile transfer latency of layer 38 : 1061683.5364245235 ( 56.44 %)
----------------------------------------------
Layer 39  type: MM1
Occupancy: 1.0
total latency: 1984255.7715060962
layer latency: 1430393.8743576184
Buffer latency of layer 39 : 553040 ( 27.87 %)
     read buffer latency of layer 39 : 460800 ( 23.22 %)
     write buffer latency of layer 39 : 92240 ( 4.65 %)
Computing latency of layer 39 : 453.60092448 ( 0.02 %)
     DAC latency of layer 39 : 216.0 ( 0.01 %)
     ADC latency of layer 39 : 72.0 ( 0.00 %)
     xbar latency of layer 39 : 165.60092448 ( 0.01 %)
Digital part latency of layer 39 : 367.296224 ( 0.02 %)
     iReg latency of layer 39 : 160.0 ( 0.01 %)
     oReg latency of layer 39 : 16.0 ( 0.00 %)
     input demux latency of layer 39 : 40.22352 ( 0.00 %)
     output mux latency of layer 39 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 39 : 144.0 ( 0.01 %)
     adder latency of layer 39 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 39 : 0.0 ( 0.00 %)
Pooling module latency of layer 39 : 0 ( 0.00 %)
Intra tile communication latency of layer 39 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 39 : 1430393.874357616 ( 72.09 %)
     One layer merge latency of layer 39 : 604577.7870258809 ( 30.47 %)
     Inter tile transfer latency of layer 39 : 825816.0873317353 ( 41.62 %)
----------------------------------------------
Layer 40  type: MM1
Occupancy: 1.0
total latency: 2927964.021496855
layer latency: 2374102.124348372
Buffer latency of layer 40 : 553040 ( 18.89 %)
     read buffer latency of layer 40 : 460800 ( 15.74 %)
     write buffer latency of layer 40 : 92240 ( 3.15 %)
Computing latency of layer 40 : 453.60092448 ( 0.02 %)
     DAC latency of layer 40 : 216.0 ( 0.01 %)
     ADC latency of layer 40 : 72.0 ( 0.00 %)
     xbar latency of layer 40 : 165.60092448 ( 0.01 %)
Digital part latency of layer 40 : 367.296224 ( 0.01 %)
     iReg latency of layer 40 : 160.0 ( 0.01 %)
     oReg latency of layer 40 : 16.0 ( 0.00 %)
     input demux latency of layer 40 : 40.22352 ( 0.00 %)
     output mux latency of layer 40 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 40 : 144.0 ( 0.00 %)
     adder latency of layer 40 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 40 : 0.0 ( 0.00 %)
Pooling module latency of layer 40 : 0 ( 0.00 %)
Intra tile communication latency of layer 40 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 40 : 2374102.124348375 ( 81.08 %)
     One layer merge latency of layer 40 : 604577.7873577656 ( 20.65 %)
     Inter tile transfer latency of layer 40 : 1769524.3369906095 ( 60.44 %)
----------------------------------------------
Layer 41  type: MM1
Occupancy: 1.0
total latency: 1231491.674491289
layer latency: 737505.4742871225
Buffer latency of layer 41 : 829460 ( 67.35 %)
     read buffer latency of layer 41 : 460800 ( 37.42 %)
     write buffer latency of layer 41 : 368660 ( 29.94 %)
Computing latency of layer 41 : 113.40023112 ( 0.01 %)
     DAC latency of layer 41 : 54.0 ( 0.00 %)
     ADC latency of layer 41 : 18.0 ( 0.00 %)
     xbar latency of layer 41 : 41.40023112 ( 0.00 %)
Digital part latency of layer 41 : 91.824056 ( 0.01 %)
     iReg latency of layer 41 : 40.0 ( 0.00 %)
     oReg latency of layer 41 : 4.0 ( 0.00 %)
     input demux latency of layer 41 : 10.05588 ( 0.00 %)
     output mux latency of layer 41 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 41 : 36.0 ( 0.00 %)
     adder latency of layer 41 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 41 : 0.0 ( 0.00 %)
Pooling module latency of layer 41 : 0 ( 0.00 %)
Intra tile communication latency of layer 41 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 41 : 401826.20020416926 ( 32.63 %)
     One layer merge latency of layer 41 : 151150.55011075494 ( 12.27 %)
     Inter tile transfer latency of layer 41 : 250675.65009341433 ( 20.36 %)
----------------------------------------------
Layer 42  type: MM1
Occupancy: 1.0
total latency: 1172509.3127973322
layer latency: 737505.4742871225
Buffer latency of layer 42 : 829460 ( 70.74 %)
     read buffer latency of layer 42 : 460800 ( 39.30 %)
     write buffer latency of layer 42 : 368660 ( 31.44 %)
Computing latency of layer 42 : 113.40023112 ( 0.01 %)
     DAC latency of layer 42 : 54.0 ( 0.00 %)
     ADC latency of layer 42 : 18.0 ( 0.00 %)
     xbar latency of layer 42 : 41.40023112 ( 0.00 %)
Digital part latency of layer 42 : 91.824056 ( 0.01 %)
     iReg latency of layer 42 : 40.0 ( 0.00 %)
     oReg latency of layer 42 : 4.0 ( 0.00 %)
     input demux latency of layer 42 : 10.05588 ( 0.00 %)
     output mux latency of layer 42 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 42 : 36.0 ( 0.00 %)
     adder latency of layer 42 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 42 : 0.0 ( 0.00 %)
Pooling module latency of layer 42 : 0 ( 0.00 %)
Intra tile communication latency of layer 42 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 42 : 342843.8385102123 ( 29.24 %)
     One layer merge latency of layer 42 : 151150.58776979247 ( 12.89 %)
     Inter tile transfer latency of layer 42 : 191693.25074041984 ( 16.35 %)
----------------------------------------------
Layer 43  type: MM1
Occupancy: 1.0
total latency: 746712.513882552
layer latency: 370659.0731411576
Buffer latency of layer 43 : 462400 ( 61.92 %)
     read buffer latency of layer 43 : 276480 ( 37.03 %)
     write buffer latency of layer 43 : 185920 ( 24.90 %)
Computing latency of layer 43 : 226.80002916 ( 0.03 %)
     DAC latency of layer 43 : 108.0 ( 0.01 %)
     ADC latency of layer 43 : 36.0 ( 0.00 %)
     xbar latency of layer 43 : 82.80002916 ( 0.01 %)
Digital part latency of layer 43 : 191.648112 ( 0.03 %)
     iReg latency of layer 43 : 80.0 ( 0.01 %)
     oReg latency of layer 43 : 8.0 ( 0.00 %)
     input demux latency of layer 43 : 20.11176 ( 0.00 %)
     output mux latency of layer 43 : 3.5363520000000004 ( 0.00 %)
     shiftreg latency of layer 43 : 72.0 ( 0.01 %)
     adder latency of layer 43 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 43 : 8.0 ( 0.00 %)
Pooling module latency of layer 43 : 0 ( 0.00 %)
Intra tile communication latency of layer 43 : 0.625 ( 0.00 %)
Inter tile communication latency of layer 43 : 283893.44074139197 ( 38.02 %)
     One layer merge latency of layer 43 : 151150.58668677535 ( 20.24 %)
     Inter tile transfer latency of layer 43 : 132742.8540546166 ( 17.78 %)
----------------------------------------------
Layer 44  type: MM1
Occupancy: 1.0
total latency: 1054544.3688758998
layer latency: 737505.4742871225
Buffer latency of layer 44 : 829460 ( 78.66 %)
     read buffer latency of layer 44 : 460800 ( 43.70 %)
     write buffer latency of layer 44 : 368660 ( 34.96 %)
Computing latency of layer 44 : 113.40023112 ( 0.01 %)
     DAC latency of layer 44 : 54.0 ( 0.01 %)
     ADC latency of layer 44 : 18.0 ( 0.00 %)
     xbar latency of layer 44 : 41.40023112 ( 0.00 %)
Digital part latency of layer 44 : 91.824056 ( 0.01 %)
     iReg latency of layer 44 : 40.0 ( 0.00 %)
     oReg latency of layer 44 : 4.0 ( 0.00 %)
     input demux latency of layer 44 : 10.05588 ( 0.00 %)
     output mux latency of layer 44 : 1.7681760000000002 ( 0.00 %)
     shiftreg latency of layer 44 : 36.0 ( 0.00 %)
     adder latency of layer 44 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 44 : 0.0 ( 0.00 %)
Pooling module latency of layer 44 : 0 ( 0.00 %)
Intra tile communication latency of layer 44 : 0.25 ( 0.00 %)
Inter tile communication latency of layer 44 : 224878.89458878 ( 21.32 %)
     One layer merge latency of layer 44 : 151150.5929183424 ( 14.33 %)
     Inter tile transfer latency of layer 44 : 73728.30167043764 ( 6.99 %)
----------------------------------------------
Layer 45  type: MM1
Occupancy: 1.0
total latency: 2301296.2901810636
layer latency: 1194474.3930325806
Buffer latency of layer 45 : 1106000 ( 48.06 %)
     read buffer latency of layer 45 : 737280 ( 32.04 %)
     write buffer latency of layer 45 : 368720 ( 16.02 %)
Computing latency of layer 45 : 453.60092448 ( 0.02 %)
     DAC latency of layer 45 : 216.0 ( 0.01 %)
     ADC latency of layer 45 : 72.0 ( 0.00 %)
     xbar latency of layer 45 : 165.60092448 ( 0.01 %)
Digital part latency of layer 45 : 367.296224 ( 0.02 %)
     iReg latency of layer 45 : 160.0 ( 0.01 %)
     oReg latency of layer 45 : 16.0 ( 0.00 %)
     input demux latency of layer 45 : 40.22352 ( 0.00 %)
     output mux latency of layer 45 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 45 : 144.0 ( 0.01 %)
     adder latency of layer 45 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 45 : 0.0 ( 0.00 %)
Pooling module latency of layer 45 : 0 ( 0.00 %)
Intra tile communication latency of layer 45 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 45 : 1194474.3930325836 ( 51.90 %)
     One layer merge latency of layer 45 : 604577.7885571806 ( 26.27 %)
     Inter tile transfer latency of layer 45 : 589896.6044754031 ( 25.63 %)
----------------------------------------------
Layer 46  type: MM1
Occupancy: 1.0
total latency: 4188735.5413016286
layer latency: 3081913.644153148
Buffer latency of layer 46 : 1106000 ( 26.40 %)
     read buffer latency of layer 46 : 737280 ( 17.60 %)
     write buffer latency of layer 46 : 368720 ( 8.80 %)
Computing latency of layer 46 : 453.60092448 ( 0.01 %)
     DAC latency of layer 46 : 216.0 ( 0.01 %)
     ADC latency of layer 46 : 72.0 ( 0.00 %)
     xbar latency of layer 46 : 165.60092448 ( 0.00 %)
Digital part latency of layer 46 : 367.296224 ( 0.01 %)
     iReg latency of layer 46 : 160.0 ( 0.00 %)
     oReg latency of layer 46 : 16.0 ( 0.00 %)
     input demux latency of layer 46 : 40.22352 ( 0.00 %)
     output mux latency of layer 46 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 46 : 144.0 ( 0.00 %)
     adder latency of layer 46 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 46 : 0.0 ( 0.00 %)
Pooling module latency of layer 46 : 0 ( 0.00 %)
Intra tile communication latency of layer 46 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 46 : 3081913.644153149 ( 73.58 %)
     One layer merge latency of layer 46 : 958484.6802529984 ( 22.88 %)
     Inter tile transfer latency of layer 46 : 2123428.9639001503 ( 50.69 %)
----------------------------------------------
Layer 47  type: MM1
Occupancy: 1.0
total latency: 1829368.6716335604
layer latency: 738181.8971484825
Buffer latency of layer 47 : 1106000 ( 60.46 %)
     read buffer latency of layer 47 : 737280 ( 40.30 %)
     write buffer latency of layer 47 : 368720 ( 20.16 %)
Computing latency of layer 47 : 453.60092448 ( 0.02 %)
     DAC latency of layer 47 : 216.0 ( 0.01 %)
     ADC latency of layer 47 : 72.0 ( 0.00 %)
     xbar latency of layer 47 : 165.60092448 ( 0.01 %)
Digital part latency of layer 47 : 367.296224 ( 0.02 %)
     iReg latency of layer 47 : 160.0 ( 0.01 %)
     oReg latency of layer 47 : 16.0 ( 0.00 %)
     input demux latency of layer 47 : 40.22352 ( 0.00 %)
     output mux latency of layer 47 : 7.072704000000001 ( 0.00 %)
     shiftreg latency of layer 47 : 144.0 ( 0.01 %)
     adder latency of layer 47 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 47 : 0.0 ( 0.00 %)
Pooling module latency of layer 47 : 0 ( 0.00 %)
Intra tile communication latency of layer 47 : 1.0 ( 0.00 %)
Inter tile communication latency of layer 47 : 722546.7744850805 ( 39.50 %)
     One layer merge latency of layer 47 : 722546.7744850805 ( 39.50 %)
     Inter tile transfer latency of layer 47 : 0.0 ( 0.00 %)
----------------------------------------------
Entire latency: 44608187.328547 ns
程序运行时间：485.5243630409241秒
