#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::ICR {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `IRDAEN`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum IRDAENR {
    #[doc = "IrDA mode is disabled, USARTn acts as a standard USART."]
    IRDA_MODE_IS_DISABLE,
    #[doc = "IrDA mode is enabled."]
    IRDA_MODE_IS_ENABLED,
}
impl IRDAENR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            IRDAENR::IRDA_MODE_IS_DISABLE => false,
            IRDAENR::IRDA_MODE_IS_ENABLED => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> IRDAENR {
        match value {
            false => IRDAENR::IRDA_MODE_IS_DISABLE,
            true => IRDAENR::IRDA_MODE_IS_ENABLED,
        }
    }
    #[doc = "Checks if the value of the field is `IRDA_MODE_IS_DISABLE`"]
    #[inline]
    pub fn is_irda_mode_is_disable(&self) -> bool {
        *self == IRDAENR::IRDA_MODE_IS_DISABLE
    }
    #[doc = "Checks if the value of the field is `IRDA_MODE_IS_ENABLED`"]
    #[inline]
    pub fn is_irda_mode_is_enabled(&self) -> bool {
        *self == IRDAENR::IRDA_MODE_IS_ENABLED
    }
}
#[doc = "Possible values of the field `IRDAINV`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum IRDAINVR {
    #[doc = "The serial input is not inverted."]
    INVERTED,
    #[doc = "The serial input is inverted. This has no effect on the serial output."]
    NOT_INVERTED,
}
impl IRDAINVR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            IRDAINVR::INVERTED => false,
            IRDAINVR::NOT_INVERTED => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> IRDAINVR {
        match value {
            false => IRDAINVR::INVERTED,
            true => IRDAINVR::NOT_INVERTED,
        }
    }
    #[doc = "Checks if the value of the field is `INVERTED`"]
    #[inline]
    pub fn is_inverted(&self) -> bool {
        *self == IRDAINVR::INVERTED
    }
    #[doc = "Checks if the value of the field is `NOT_INVERTED`"]
    #[inline]
    pub fn is_not_inverted(&self) -> bool {
        *self == IRDAINVR::NOT_INVERTED
    }
}
#[doc = "Possible values of the field `FIXPULSEEN`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum FIXPULSEENR {
    #[doc = "IrDA fixed pulse width mode disabled."]
    DISABLED,
    #[doc = "IrDA fixed pulse width mode enabled."]
    ENABLED,
}
impl FIXPULSEENR {
    #[doc = r" Returns `true` if the bit is clear (0)"]
    #[inline]
    pub fn bit_is_clear(&self) -> bool {
        !self.bit()
    }
    #[doc = r" Returns `true` if the bit is set (1)"]
    #[inline]
    pub fn bit_is_set(&self) -> bool {
        self.bit()
    }
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bit(&self) -> bool {
        match *self {
            FIXPULSEENR::DISABLED => false,
            FIXPULSEENR::ENABLED => true,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: bool) -> FIXPULSEENR {
        match value {
            false => FIXPULSEENR::DISABLED,
            true => FIXPULSEENR::ENABLED,
        }
    }
    #[doc = "Checks if the value of the field is `DISABLED`"]
    #[inline]
    pub fn is_disabled(&self) -> bool {
        *self == FIXPULSEENR::DISABLED
    }
    #[doc = "Checks if the value of the field is `ENABLED`"]
    #[inline]
    pub fn is_enabled(&self) -> bool {
        *self == FIXPULSEENR::ENABLED
    }
}
#[doc = "Possible values of the field `PULSEDIV`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum PULSEDIVR {
    #[doc = "3 / (16 x baud rate)"]
    _3_DIV_16_X_BAUD_RATE,
    #[doc = "2 x TPCLK"]
    _2_X_TPCLK,
    #[doc = "4 x TPCLK"]
    _4_X_TPCLK,
    #[doc = "8 x TPCLK"]
    _8_X_TPCLK,
    #[doc = "16 x TPCLK"]
    _16_X_TPCLK,
    #[doc = "32 x TPCLK"]
    _32_X_TPCLK,
    #[doc = "64 x TPCLK"]
    _64_X_TPCLK,
    #[doc = "128 x TPCLK"]
    _128_X_TPCLK,
}
impl PULSEDIVR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            PULSEDIVR::_3_DIV_16_X_BAUD_RATE => 0,
            PULSEDIVR::_2_X_TPCLK => 1,
            PULSEDIVR::_4_X_TPCLK => 2,
            PULSEDIVR::_8_X_TPCLK => 3,
            PULSEDIVR::_16_X_TPCLK => 4,
            PULSEDIVR::_32_X_TPCLK => 5,
            PULSEDIVR::_64_X_TPCLK => 6,
            PULSEDIVR::_128_X_TPCLK => 7,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> PULSEDIVR {
        match value {
            0 => PULSEDIVR::_3_DIV_16_X_BAUD_RATE,
            1 => PULSEDIVR::_2_X_TPCLK,
            2 => PULSEDIVR::_4_X_TPCLK,
            3 => PULSEDIVR::_8_X_TPCLK,
            4 => PULSEDIVR::_16_X_TPCLK,
            5 => PULSEDIVR::_32_X_TPCLK,
            6 => PULSEDIVR::_64_X_TPCLK,
            7 => PULSEDIVR::_128_X_TPCLK,
            _ => unreachable!(),
        }
    }
    #[doc = "Checks if the value of the field is `_3_DIV_16_X_BAUD_RATE`"]
    #[inline]
    pub fn is_3_div_16_x_baud_rate(&self) -> bool {
        *self == PULSEDIVR::_3_DIV_16_X_BAUD_RATE
    }
    #[doc = "Checks if the value of the field is `_2_X_TPCLK`"]
    #[inline]
    pub fn is_2_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_2_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_4_X_TPCLK`"]
    #[inline]
    pub fn is_4_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_4_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_8_X_TPCLK`"]
    #[inline]
    pub fn is_8_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_8_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_16_X_TPCLK`"]
    #[inline]
    pub fn is_16_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_16_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_32_X_TPCLK`"]
    #[inline]
    pub fn is_32_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_32_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_64_X_TPCLK`"]
    #[inline]
    pub fn is_64_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_64_X_TPCLK
    }
    #[doc = "Checks if the value of the field is `_128_X_TPCLK`"]
    #[inline]
    pub fn is_128_x_tpclk(&self) -> bool {
        *self == PULSEDIVR::_128_X_TPCLK
    }
}
#[doc = "Values that can be written to the field `IRDAEN`"]
pub enum IRDAENW {
    #[doc = "IrDA mode is disabled, USARTn acts as a standard USART."]
    IRDA_MODE_IS_DISABLE,
    #[doc = "IrDA mode is enabled."]
    IRDA_MODE_IS_ENABLED,
}
impl IRDAENW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            IRDAENW::IRDA_MODE_IS_DISABLE => false,
            IRDAENW::IRDA_MODE_IS_ENABLED => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _IRDAENW<'a> {
    w: &'a mut W,
}
impl<'a> _IRDAENW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: IRDAENW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "IrDA mode is disabled, USARTn acts as a standard USART."]
    #[inline]
    pub fn irda_mode_is_disable(self) -> &'a mut W {
        self.variant(IRDAENW::IRDA_MODE_IS_DISABLE)
    }
    #[doc = "IrDA mode is enabled."]
    #[inline]
    pub fn irda_mode_is_enabled(self) -> &'a mut W {
        self.variant(IRDAENW::IRDA_MODE_IS_ENABLED)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `IRDAINV`"]
pub enum IRDAINVW {
    #[doc = "The serial input is not inverted."]
    INVERTED,
    #[doc = "The serial input is inverted. This has no effect on the serial output."]
    NOT_INVERTED,
}
impl IRDAINVW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            IRDAINVW::INVERTED => false,
            IRDAINVW::NOT_INVERTED => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _IRDAINVW<'a> {
    w: &'a mut W,
}
impl<'a> _IRDAINVW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: IRDAINVW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "The serial input is not inverted."]
    #[inline]
    pub fn inverted(self) -> &'a mut W {
        self.variant(IRDAINVW::INVERTED)
    }
    #[doc = "The serial input is inverted. This has no effect on the serial output."]
    #[inline]
    pub fn not_inverted(self) -> &'a mut W {
        self.variant(IRDAINVW::NOT_INVERTED)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 1;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `FIXPULSEEN`"]
pub enum FIXPULSEENW {
    #[doc = "IrDA fixed pulse width mode disabled."]
    DISABLED,
    #[doc = "IrDA fixed pulse width mode enabled."]
    ENABLED,
}
impl FIXPULSEENW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> bool {
        match *self {
            FIXPULSEENW::DISABLED => false,
            FIXPULSEENW::ENABLED => true,
        }
    }
}
#[doc = r" Proxy"]
pub struct _FIXPULSEENW<'a> {
    w: &'a mut W,
}
impl<'a> _FIXPULSEENW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: FIXPULSEENW) -> &'a mut W {
        {
            self.bit(variant._bits())
        }
    }
    #[doc = "IrDA fixed pulse width mode disabled."]
    #[inline]
    pub fn disabled(self) -> &'a mut W {
        self.variant(FIXPULSEENW::DISABLED)
    }
    #[doc = "IrDA fixed pulse width mode enabled."]
    #[inline]
    pub fn enabled(self) -> &'a mut W {
        self.variant(FIXPULSEENW::ENABLED)
    }
    #[doc = r" Sets the field bit"]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r" Clears the field bit"]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bit(self, value: bool) -> &'a mut W {
        const MASK: bool = true;
        const OFFSET: u8 = 2;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
#[doc = "Values that can be written to the field `PULSEDIV`"]
pub enum PULSEDIVW {
    #[doc = "3 / (16 x baud rate)"]
    _3_DIV_16_X_BAUD_RATE,
    #[doc = "2 x TPCLK"]
    _2_X_TPCLK,
    #[doc = "4 x TPCLK"]
    _4_X_TPCLK,
    #[doc = "8 x TPCLK"]
    _8_X_TPCLK,
    #[doc = "16 x TPCLK"]
    _16_X_TPCLK,
    #[doc = "32 x TPCLK"]
    _32_X_TPCLK,
    #[doc = "64 x TPCLK"]
    _64_X_TPCLK,
    #[doc = "128 x TPCLK"]
    _128_X_TPCLK,
}
impl PULSEDIVW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            PULSEDIVW::_3_DIV_16_X_BAUD_RATE => 0,
            PULSEDIVW::_2_X_TPCLK => 1,
            PULSEDIVW::_4_X_TPCLK => 2,
            PULSEDIVW::_8_X_TPCLK => 3,
            PULSEDIVW::_16_X_TPCLK => 4,
            PULSEDIVW::_32_X_TPCLK => 5,
            PULSEDIVW::_64_X_TPCLK => 6,
            PULSEDIVW::_128_X_TPCLK => 7,
        }
    }
}
#[doc = r" Proxy"]
pub struct _PULSEDIVW<'a> {
    w: &'a mut W,
}
impl<'a> _PULSEDIVW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: PULSEDIVW) -> &'a mut W {
        {
            self.bits(variant._bits())
        }
    }
    #[doc = "3 / (16 x baud rate)"]
    #[inline]
    pub fn _3_div_16_x_baud_rate(self) -> &'a mut W {
        self.variant(PULSEDIVW::_3_DIV_16_X_BAUD_RATE)
    }
    #[doc = "2 x TPCLK"]
    #[inline]
    pub fn _2_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_2_X_TPCLK)
    }
    #[doc = "4 x TPCLK"]
    #[inline]
    pub fn _4_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_4_X_TPCLK)
    }
    #[doc = "8 x TPCLK"]
    #[inline]
    pub fn _8_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_8_X_TPCLK)
    }
    #[doc = "16 x TPCLK"]
    #[inline]
    pub fn _16_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_16_X_TPCLK)
    }
    #[doc = "32 x TPCLK"]
    #[inline]
    pub fn _32_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_32_X_TPCLK)
    }
    #[doc = "64 x TPCLK"]
    #[inline]
    pub fn _64_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_64_X_TPCLK)
    }
    #[doc = "128 x TPCLK"]
    #[inline]
    pub fn _128_x_tpclk(self) -> &'a mut W {
        self.variant(PULSEDIVW::_128_X_TPCLK)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 7;
        const OFFSET: u8 = 3;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bit 0 - IrDA mode enable"]
    #[inline]
    pub fn irdaen(&self) -> IRDAENR {
        IRDAENR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 1 - Serial input inverter"]
    #[inline]
    pub fn irdainv(&self) -> IRDAINVR {
        IRDAINVR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 1;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bit 2 - IrDA fixed pulse width mode."]
    #[inline]
    pub fn fixpulseen(&self) -> FIXPULSEENR {
        FIXPULSEENR::_from({
            const MASK: bool = true;
            const OFFSET: u8 = 2;
            ((self.bits >> OFFSET) & MASK as u32) != 0
        })
    }
    #[doc = "Bits 3:5 - Configures the pulse width when FixPulseEn = 1."]
    #[inline]
    pub fn pulsediv(&self) -> PULSEDIVR {
        PULSEDIVR::_from({
            const MASK: u8 = 7;
            const OFFSET: u8 = 3;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 0 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bit 0 - IrDA mode enable"]
    #[inline]
    pub fn irdaen(&mut self) -> _IRDAENW {
        _IRDAENW { w: self }
    }
    #[doc = "Bit 1 - Serial input inverter"]
    #[inline]
    pub fn irdainv(&mut self) -> _IRDAINVW {
        _IRDAINVW { w: self }
    }
    #[doc = "Bit 2 - IrDA fixed pulse width mode."]
    #[inline]
    pub fn fixpulseen(&mut self) -> _FIXPULSEENW {
        _FIXPULSEENW { w: self }
    }
    #[doc = "Bits 3:5 - Configures the pulse width when FixPulseEn = 1."]
    #[inline]
    pub fn pulsediv(&mut self) -> _PULSEDIVW {
        _PULSEDIVW { w: self }
    }
}
