{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 11:31:24 2009 " "Info: Processing started: Fri May 29 11:31:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off LC3 -c LC3 --speed=8 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off LC3 -c LC3 --speed=8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\] 39.28 MHz 25.461 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 39.28 MHz between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\]\" (period= 25.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.737 ns + Longest memory register " "Info: + Longest memory to register delay is 24.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.114 ns) 1.736 ns control:control_inst\|ALU_MuxB\[2\]~124 2 COMB LC_X20_Y12_N9 1 " "Info: 2: + IC(1.518 ns) + CELL(0.114 ns) = 1.736 ns; Loc. = LC_X20_Y12_N9; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~124'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.114 ns) 3.125 ns control:control_inst\|ALU_MuxB\[2\]~127 3 COMB LC_X20_Y10_N9 29 " "Info: 3: + IC(1.275 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = LC_X20_Y10_N9; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.114 ns) 4.022 ns Execution:execution_inst\|ALU_B\[0\]~1779 4 COMB LC_X19_Y10_N6 2 " "Info: 4: + IC(0.783 ns) + CELL(0.114 ns) = 4.022 ns; Loc. = LC_X19_Y10_N6; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~1779'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 } "NODE_NAME" } } { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.292 ns) 5.598 ns Execution:execution_inst\|ALU_B\[0\]~1781 5 COMB LC_X16_Y10_N2 4 " "Info: 5: + IC(1.284 ns) + CELL(0.292 ns) = 5.598 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~1781'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 } "NODE_NAME" } } { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.442 ns) 7.282 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X20_Y10_N1 9 " "Info: 6: + IC(1.242 ns) + CELL(0.442 ns) = 7.282 ns; Loc. = LC_X20_Y10_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.114 ns) 8.827 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[3\] 7 COMB LC_X21_Y12_N3 2 " "Info: 7: + IC(1.431 ns) + CELL(0.114 ns) = 8.827 ns; Loc. = LC_X21_Y12_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.718 ns) 11.083 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~84 8 COMB LC_X23_Y10_N4 6 " "Info: 8: + IC(1.538 ns) + CELL(0.718 ns) = 11.083 ns; Loc. = LC_X23_Y10_N4; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 11.704 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~87 9 COMB LC_X23_Y10_N6 3 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 11.704 ns; Loc. = LC_X23_Y10_N6; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.575 ns) 12.996 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~104COUT1_147 10 COMB LC_X22_Y10_N7 2 " "Info: 10: + IC(0.717 ns) + CELL(0.575 ns) = 12.996 ns; Loc. = LC_X22_Y10_N7; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~104COUT1_147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.076 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~106COUT1_149 11 COMB LC_X22_Y10_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 13.076 ns; Loc. = LC_X22_Y10_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~106COUT1_149'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.684 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~107 12 COMB LC_X22_Y10_N9 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 13.684 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 14.414 ns Execution:execution_inst\|ALU:ALU_inst\|Mux9~175 13 COMB LC_X22_Y10_N0 1 " "Info: 13: + IC(0.438 ns) + CELL(0.292 ns) = 14.414 ns; Loc. = LC_X22_Y10_N0; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux9~175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 Execution:execution_inst|ALU:ALU_inst|Mux9~175 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.114 ns) 15.733 ns Execution:execution_inst\|ALU:ALU_inst\|Mux9~176 14 COMB LC_X21_Y12_N2 1 " "Info: 14: + IC(1.205 ns) + CELL(0.114 ns) = 15.733 ns; Loc. = LC_X21_Y12_N2; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux9~176'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Execution:execution_inst|ALU:ALU_inst|Mux9~175 Execution:execution_inst|ALU:ALU_inst|Mux9~176 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 17.080 ns Execution:execution_inst\|ALU:ALU_inst\|Mux9~177 15 COMB LC_X20_Y14_N7 2 " "Info: 15: + IC(1.233 ns) + CELL(0.114 ns) = 17.080 ns; Loc. = LC_X20_Y14_N7; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux9~177'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Execution:execution_inst|ALU:ALU_inst|Mux9~176 Execution:execution_inst|ALU:ALU_inst|Mux9~177 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.114 ns) 18.890 ns Execution:execution_inst\|ALU:ALU_inst\|Mux9~178 16 COMB LC_X21_Y8_N9 4 " "Info: 16: + IC(1.696 ns) + CELL(0.114 ns) = 18.890 ns; Loc. = LC_X21_Y8_N9; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux9~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { Execution:execution_inst|ALU:ALU_inst|Mux9~177 Execution:execution_inst|ALU:ALU_inst|Mux9~178 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.114 ns) 21.015 ns Registers:registers_inst\|DATA_IN\[7\]~1567 17 COMB LC_X13_Y5_N1 16 " "Info: 17: + IC(2.011 ns) + CELL(0.114 ns) = 21.015 ns; Loc. = LC_X13_Y5_N1; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[7\]~1567'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { Execution:execution_inst|ALU:ALU_inst|Mux9~178 Registers:registers_inst|DATA_IN[7]~1567 } "NODE_NAME" } } { "src/Registers.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 22.363 ns Registers:registers_inst\|register_file:regfile\|R6~2571 18 COMB LC_X11_Y5_N7 3 " "Info: 18: + IC(1.234 ns) + CELL(0.114 ns) = 22.363 ns; Loc. = LC_X11_Y5_N7; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R6~2571'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { Registers:registers_inst|DATA_IN[7]~1567 Registers:registers_inst|register_file:regfile|R6~2571 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.292 ns) 23.818 ns Registers:registers_inst\|register_file:regfile\|Mux24~40 19 COMB LC_X13_Y5_N7 1 " "Info: 19: + IC(1.163 ns) + CELL(0.292 ns) = 23.818 ns; Loc. = LC_X13_Y5_N7; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux24~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { Registers:registers_inst|register_file:regfile|R6~2571 Registers:registers_inst|register_file:regfile|Mux24~40 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.478 ns) 24.737 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\] 20 REG LC_X13_Y5_N9 10 " "Info: 20: + IC(0.441 ns) + CELL(0.478 ns) = 24.737 ns; Loc. = LC_X13_Y5_N9; Fanout = 10; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { Registers:registers_inst|register_file:regfile|Mux24~40 Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.528 ns ( 22.35 % ) " "Info: Total cell delay = 5.528 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.209 ns ( 77.65 % ) " "Info: Total interconnect delay = 19.209 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.737 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 Execution:execution_inst|ALU:ALU_inst|Mux9~175 Execution:execution_inst|ALU:ALU_inst|Mux9~176 Execution:execution_inst|ALU:ALU_inst|Mux9~177 Execution:execution_inst|ALU:ALU_inst|Mux9~178 Registers:registers_inst|DATA_IN[7]~1567 Registers:registers_inst|register_file:regfile|R6~2571 Registers:registers_inst|register_file:regfile|Mux24~40 Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.737 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~124 {} control:control_inst|ALU_MuxB[2]~127 {} Execution:execution_inst|ALU_B[0]~1779 {} Execution:execution_inst|ALU_B[0]~1781 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 {} Execution:execution_inst|ALU:ALU_inst|Mux9~175 {} Execution:execution_inst|ALU:ALU_inst|Mux9~176 {} Execution:execution_inst|ALU:ALU_inst|Mux9~177 {} Execution:execution_inst|ALU:ALU_inst|Mux9~178 {} Registers:registers_inst|DATA_IN[7]~1567 {} Registers:registers_inst|register_file:regfile|R6~2571 {} Registers:registers_inst|register_file:regfile|Mux24~40 {} Registers:registers_inst|register_file:regfile|RS2_DATA[7] {} } { 0.000ns 1.518ns 1.275ns 0.783ns 1.284ns 1.242ns 1.431ns 1.538ns 0.000ns 0.717ns 0.000ns 0.000ns 0.438ns 1.205ns 1.233ns 1.696ns 2.011ns 1.234ns 1.163ns 0.441ns } { 0.104ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.718ns 0.621ns 0.575ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns - Smallest " "Info: - Smallest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\] 2 REG LC_X13_Y5_N9 10 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X13_Y5_N9; Fanout = 10; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.939 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.939 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y10 11 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.07 % ) " "Info: Total cell delay = 2.177 ns ( 74.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.93 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.737 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 Execution:execution_inst|ALU:ALU_inst|Mux9~175 Execution:execution_inst|ALU:ALU_inst|Mux9~176 Execution:execution_inst|ALU:ALU_inst|Mux9~177 Execution:execution_inst|ALU:ALU_inst|Mux9~178 Registers:registers_inst|DATA_IN[7]~1567 Registers:registers_inst|register_file:regfile|R6~2571 Registers:registers_inst|register_file:regfile|Mux24~40 Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.737 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~124 {} control:control_inst|ALU_MuxB[2]~127 {} Execution:execution_inst|ALU_B[0]~1779 {} Execution:execution_inst|ALU_B[0]~1781 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[3] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~84 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~87 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~104COUT1_147 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~106COUT1_149 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~107 {} Execution:execution_inst|ALU:ALU_inst|Mux9~175 {} Execution:execution_inst|ALU:ALU_inst|Mux9~176 {} Execution:execution_inst|ALU:ALU_inst|Mux9~177 {} Execution:execution_inst|ALU:ALU_inst|Mux9~178 {} Registers:registers_inst|DATA_IN[7]~1567 {} Registers:registers_inst|register_file:regfile|R6~2571 {} Registers:registers_inst|register_file:regfile|Mux24~40 {} Registers:registers_inst|register_file:regfile|RS2_DATA[7] {} } { 0.000ns 1.518ns 1.275ns 0.783ns 1.284ns 1.242ns 1.431ns 1.538ns 0.000ns 0.717ns 0.000ns 0.000ns 0.438ns 1.205ns 1.233ns 1.696ns 2.011ns 1.234ns 1.163ns 0.441ns } { 0.104ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.718ns 0.621ns 0.575ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.478ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK 6.797 ns register " "Info: tsu for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 6.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.669 ns + Longest pin register " "Info: + Longest pin to register delay is 9.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RESET 1 PIN PIN_97 17 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_97; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.943 ns) + CELL(0.114 ns) 7.532 ns Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~421 2 COMB LC_X20_Y8_N1 16 " "Info: 2: + IC(5.943 ns) + CELL(0.114 ns) = 7.532 ns; Loc. = LC_X20_Y8_N1; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~421'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~421 } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.867 ns) 9.669 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 3 REG LC_X20_Y7_N0 8 " "Info: 3: + IC(1.270 ns) + CELL(0.867 ns) = 9.669 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { Instruction_Fetch:instruction_fetch_inst|PC[10]~421 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 25.40 % ) " "Info: Total cell delay = 2.456 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.213 ns ( 74.60 % ) " "Info: Total interconnect delay = 7.213 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.669 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~421 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.669 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~421 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 5.943ns 1.270ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y7_N0 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.669 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~421 Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.669 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~421 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 5.943ns 1.270ns } { 0.000ns 1.475ns 0.114ns 0.867ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NPZ\[2\] Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 33.999 ns memory " "Info: tco from clock \"CLK\" to destination pin \"NPZ\[2\]\" through memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" is 33.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.939 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.708 ns) 2.939 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y10 11 " "Info: 2: + IC(0.762 ns) + CELL(0.708 ns) = 2.939 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.07 % ) " "Info: Total cell delay = 2.177 ns ( 74.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.93 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.410 ns + Longest memory pin " "Info: + Longest memory to pin delay is 30.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y10; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.114 ns) 1.736 ns control:control_inst\|ALU_MuxB\[2\]~124 2 COMB LC_X20_Y12_N9 1 " "Info: 2: + IC(1.518 ns) + CELL(0.114 ns) = 1.736 ns; Loc. = LC_X20_Y12_N9; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~124'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.114 ns) 3.125 ns control:control_inst\|ALU_MuxB\[2\]~127 3 COMB LC_X20_Y10_N9 29 " "Info: 3: + IC(1.275 ns) + CELL(0.114 ns) = 3.125 ns; Loc. = LC_X20_Y10_N9; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.114 ns) 4.022 ns Execution:execution_inst\|ALU_B\[0\]~1779 4 COMB LC_X19_Y10_N6 2 " "Info: 4: + IC(0.783 ns) + CELL(0.114 ns) = 4.022 ns; Loc. = LC_X19_Y10_N6; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~1779'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 } "NODE_NAME" } } { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.292 ns) 5.598 ns Execution:execution_inst\|ALU_B\[0\]~1781 5 COMB LC_X16_Y10_N2 4 " "Info: 5: + IC(1.284 ns) + CELL(0.292 ns) = 5.598 ns; Loc. = LC_X16_Y10_N2; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~1781'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 } "NODE_NAME" } } { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.442 ns) 7.282 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X20_Y10_N1 9 " "Info: 6: + IC(1.242 ns) + CELL(0.442 ns) = 7.282 ns; Loc. = LC_X20_Y10_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.114 ns) 8.830 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X21_Y12_N1 3 " "Info: 7: + IC(1.434 ns) + CELL(0.114 ns) = 8.830 ns; Loc. = LC_X21_Y12_N1; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.575 ns) 10.144 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~15COUT1_35 8 COMB LC_X22_Y12_N1 2 " "Info: 8: + IC(0.739 ns) + CELL(0.575 ns) = 10.144 ns; Loc. = LC_X22_Y12_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~15COUT1_35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.224 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~17COUT1_37 9 COMB LC_X22_Y12_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 10.224 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~17COUT1_37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.832 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[2\]~18 10 COMB LC_X22_Y12_N3 3 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 10.832 ns; Loc. = LC_X22_Y12_N3; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[2\]~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.575 ns) 12.663 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~96COUT1_131 11 COMB LC_X23_Y9_N0 2 " "Info: 11: + IC(1.256 ns) + CELL(0.575 ns) = 12.663 ns; Loc. = LC_X23_Y9_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~96COUT1_131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.743 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~98COUT1_133 12 COMB LC_X23_Y9_N1 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 12.743 ns; Loc. = LC_X23_Y9_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~98COUT1_133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.351 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~99 13 COMB LC_X23_Y9_N2 3 " "Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 13.351 ns; Loc. = LC_X23_Y9_N2; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.423 ns) 14.851 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~116 14 COMB LC_X22_Y9_N3 2 " "Info: 14: + IC(1.077 ns) + CELL(0.423 ns) = 14.851 ns; Loc. = LC_X22_Y9_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.029 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~118 15 COMB LC_X22_Y9_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(0.178 ns) = 15.029 ns; Loc. = LC_X22_Y9_N4; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 15.650 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~121 16 COMB LC_X22_Y9_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.621 ns) = 15.650 ns; Loc. = LC_X22_Y9_N6; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.114 ns) 16.882 ns Execution:execution_inst\|ALU:ALU_inst\|Mux2~351 17 COMB LC_X25_Y9_N9 1 " "Info: 17: + IC(1.118 ns) + CELL(0.114 ns) = 16.882 ns; Loc. = LC_X25_Y9_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux2~351'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 Execution:execution_inst|ALU:ALU_inst|Mux2~351 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.114 ns) 18.858 ns Execution:execution_inst\|ALU:ALU_inst\|Mux2~352 18 COMB LC_X25_Y5_N6 1 " "Info: 18: + IC(1.862 ns) + CELL(0.114 ns) = 18.858 ns; Loc. = LC_X25_Y5_N6; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux2~352'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { Execution:execution_inst|ALU:ALU_inst|Mux2~351 Execution:execution_inst|ALU:ALU_inst|Mux2~352 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.154 ns Execution:execution_inst\|ALU:ALU_inst\|Mux2~353 19 COMB LC_X25_Y5_N7 4 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 19.154 ns; Loc. = LC_X25_Y5_N7; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux2~353'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux2~352 Execution:execution_inst|ALU:ALU_inst|Mux2~353 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.442 ns) 21.954 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~296 20 COMB LC_X19_Y9_N2 1 " "Info: 20: + IC(2.358 ns) + CELL(0.442 ns) = 21.954 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~296'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Execution:execution_inst|ALU:ALU_inst|Mux2~353 Execution:execution_inst|ALU:ALU_inst|Equal0~296 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.590 ns) 23.766 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~298 21 COMB LC_X20_Y7_N8 2 " "Info: 21: + IC(1.222 ns) + CELL(0.590 ns) = 23.766 ns; Loc. = LC_X20_Y7_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~298'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~296 Execution:execution_inst|ALU:ALU_inst|Equal0~298 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.105 ns) + CELL(0.114 ns) 25.985 ns Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~5 22 COMB LC_X21_Y17_N2 1 " "Info: 22: + IC(2.105 ns) + CELL(0.114 ns) = 25.985 ns; Loc. = LC_X21_Y17_N2; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~298 Execution:execution_inst|ALU:ALU_inst|CC[2]~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(2.108 ns) 30.410 ns NPZ\[2\] 23 PIN PIN_193 0 " "Info: 23: + IC(2.317 ns) + CELL(2.108 ns) = 30.410 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'NPZ\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { Execution:execution_inst|ALU:ALU_inst|CC[2]~5 NPZ[2] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.638 ns ( 28.41 % ) " "Info: Total cell delay = 8.638 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "21.772 ns ( 71.59 % ) " "Info: Total interconnect delay = 21.772 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "30.410 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 Execution:execution_inst|ALU:ALU_inst|Mux2~351 Execution:execution_inst|ALU:ALU_inst|Mux2~352 Execution:execution_inst|ALU:ALU_inst|Mux2~353 Execution:execution_inst|ALU:ALU_inst|Equal0~296 Execution:execution_inst|ALU:ALU_inst|Equal0~298 Execution:execution_inst|ALU:ALU_inst|CC[2]~5 NPZ[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "30.410 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~124 {} control:control_inst|ALU_MuxB[2]~127 {} Execution:execution_inst|ALU_B[0]~1779 {} Execution:execution_inst|ALU_B[0]~1781 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 {} Execution:execution_inst|ALU:ALU_inst|Mux2~351 {} Execution:execution_inst|ALU:ALU_inst|Mux2~352 {} Execution:execution_inst|ALU:ALU_inst|Mux2~353 {} Execution:execution_inst|ALU:ALU_inst|Equal0~296 {} Execution:execution_inst|ALU:ALU_inst|Equal0~298 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~5 {} NPZ[2] {} } { 0.000ns 1.518ns 1.275ns 0.783ns 1.284ns 1.242ns 1.434ns 0.739ns 0.000ns 0.000ns 1.256ns 0.000ns 0.000ns 1.077ns 0.000ns 0.000ns 1.118ns 1.862ns 0.182ns 2.358ns 1.222ns 2.105ns 2.317ns } { 0.104ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.080ns 0.608ns 0.575ns 0.080ns 0.608ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.939 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "30.410 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~124 control:control_inst|ALU_MuxB[2]~127 Execution:execution_inst|ALU_B[0]~1779 Execution:execution_inst|ALU_B[0]~1781 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 Execution:execution_inst|ALU:ALU_inst|Mux2~351 Execution:execution_inst|ALU:ALU_inst|Mux2~352 Execution:execution_inst|ALU:ALU_inst|Mux2~353 Execution:execution_inst|ALU:ALU_inst|Equal0~296 Execution:execution_inst|ALU:ALU_inst|Equal0~298 Execution:execution_inst|ALU:ALU_inst|CC[2]~5 NPZ[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "30.410 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~124 {} control:control_inst|ALU_MuxB[2]~127 {} Execution:execution_inst|ALU_B[0]~1779 {} Execution:execution_inst|ALU_B[0]~1781 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~15COUT1_35 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~17COUT1_37 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[2]~18 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~96COUT1_131 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~98COUT1_133 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~99 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~116 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~118 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~121 {} Execution:execution_inst|ALU:ALU_inst|Mux2~351 {} Execution:execution_inst|ALU:ALU_inst|Mux2~352 {} Execution:execution_inst|ALU:ALU_inst|Mux2~353 {} Execution:execution_inst|ALU:ALU_inst|Equal0~296 {} Execution:execution_inst|ALU:ALU_inst|Equal0~298 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~5 {} NPZ[2] {} } { 0.000ns 1.518ns 1.275ns 0.783ns 1.284ns 1.242ns 1.434ns 0.739ns 0.000ns 0.000ns 1.256ns 0.000ns 0.000ns 1.077ns 0.000ns 0.000ns 1.118ns 1.862ns 0.182ns 2.358ns 1.222ns 2.105ns 2.317ns } { 0.104ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.080ns 0.608ns 0.575ns 0.080ns 0.608ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK -5.173 ns register " "Info: th for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -5.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y7_N0 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.097 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RESET 1 PIN PIN_97 17 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_97; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.510 ns) + CELL(1.112 ns) 8.097 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y7_N0 8 " "Info: 2: + IC(5.510 ns) + CELL(1.112 ns) = 8.097 ns; Loc. = LC_X20_Y7_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.622 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 31.95 % ) " "Info: Total cell delay = 2.587 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.510 ns ( 68.05 % ) " "Info: Total interconnect delay = 5.510 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.097 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.097 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 5.510ns } { 0.000ns 1.475ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.097 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.097 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 5.510ns } { 0.000ns 1.475ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 11:31:32 2009 " "Info: Processing ended: Fri May 29 11:31:32 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
