<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1521" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1521{left:763px;bottom:69px;letter-spacing:0.09px;}
#t2_1521{left:809px;bottom:69px;letter-spacing:0.09px;}
#t3_1521{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1521{left:87px;bottom:1088px;letter-spacing:-0.14px;}
#t5_1521{left:136px;bottom:1088px;}
#t6_1521{left:144px;bottom:1088px;letter-spacing:0.09px;}
#t7_1521{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#t8_1521{left:235px;bottom:1072px;}
#t9_1521{left:243px;bottom:1073px;letter-spacing:0.12px;}
#ta_1521{left:87px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_1521{left:177px;bottom:1057px;}
#tc_1521{left:185px;bottom:1058px;letter-spacing:0.12px;}
#td_1521{left:87px;bottom:1042px;letter-spacing:-0.13px;}
#te_1521{left:162px;bottom:1042px;}
#tf_1521{left:170px;bottom:1043px;letter-spacing:0.09px;}
#tg_1521{left:87px;bottom:1027px;letter-spacing:-0.12px;}
#th_1521{left:206px;bottom:1027px;}
#ti_1521{left:213px;bottom:1027px;letter-spacing:0.09px;}
#tj_1521{left:87px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_1521{left:220px;bottom:1011px;}
#tl_1521{left:228px;bottom:1012px;letter-spacing:0.12px;}
#tm_1521{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tn_1521{left:424px;bottom:996px;}
#to_1521{left:106px;bottom:981px;letter-spacing:0.12px;}
#tp_1521{left:87px;bottom:965px;letter-spacing:-0.11px;}
#tq_1521{left:310px;bottom:965px;}
#tr_1521{left:318px;bottom:966px;letter-spacing:0.12px;}
#ts_1521{left:87px;bottom:950px;letter-spacing:-0.11px;}
#tt_1521{left:246px;bottom:950px;}
#tu_1521{left:254px;bottom:951px;letter-spacing:0.09px;}
#tv_1521{left:87px;bottom:935px;letter-spacing:-0.12px;}
#tw_1521{left:271px;bottom:935px;}
#tx_1521{left:279px;bottom:936px;letter-spacing:0.12px;}
#ty_1521{left:87px;bottom:920px;letter-spacing:-0.12px;}
#tz_1521{left:236px;bottom:920px;}
#t10_1521{left:244px;bottom:920px;letter-spacing:0.09px;}
#t11_1521{left:275px;bottom:920px;}
#t12_1521{left:282px;bottom:920px;letter-spacing:0.09px;}
#t13_1521{left:87px;bottom:904px;letter-spacing:-0.13px;}
#t14_1521{left:142px;bottom:904px;}
#t15_1521{left:149px;bottom:905px;letter-spacing:0.09px;}
#t16_1521{left:87px;bottom:889px;letter-spacing:-0.12px;}
#t17_1521{left:126px;bottom:889px;}
#t18_1521{left:133px;bottom:890px;letter-spacing:0.12px;}
#t19_1521{left:87px;bottom:874px;letter-spacing:-0.12px;}
#t1a_1521{left:245px;bottom:874px;}
#t1b_1521{left:252px;bottom:874px;letter-spacing:0.12px;}
#t1c_1521{left:87px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_1521{left:180px;bottom:859px;}
#t1e_1521{left:187px;bottom:859px;letter-spacing:0.12px;}
#t1f_1521{left:87px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_1521{left:195px;bottom:843px;}
#t1h_1521{left:202px;bottom:844px;letter-spacing:0.12px;}
#t1i_1521{left:87px;bottom:828px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_1521{left:155px;bottom:828px;}
#t1k_1521{left:162px;bottom:829px;letter-spacing:0.12px;}
#t1l_1521{left:87px;bottom:813px;letter-spacing:-0.11px;}
#t1m_1521{left:396px;bottom:813px;}
#t1n_1521{left:404px;bottom:813px;letter-spacing:0.12px;}
#t1o_1521{left:87px;bottom:797px;letter-spacing:-0.14px;}
#t1p_1521{left:138px;bottom:797px;}
#t1q_1521{left:145px;bottom:798px;letter-spacing:0.09px;}
#t1r_1521{left:69px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_1521{left:122px;bottom:782px;}
#t1t_1521{left:129px;bottom:783px;letter-spacing:0.13px;}
#t1u_1521{left:147px;bottom:782px;}
#t1v_1521{left:155px;bottom:783px;letter-spacing:0.12px;}
#t1w_1521{left:69px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_1521{left:138px;bottom:767px;}
#t1y_1521{left:145px;bottom:768px;letter-spacing:0.09px;}
#t1z_1521{left:170px;bottom:767px;}
#t20_1521{left:177px;bottom:768px;letter-spacing:0.09px;}
#t21_1521{left:69px;bottom:752px;letter-spacing:-0.11px;}
#t22_1521{left:154px;bottom:752px;}
#t23_1521{left:162px;bottom:752px;letter-spacing:0.09px;}
#t24_1521{left:69px;bottom:736px;letter-spacing:-0.12px;}
#t25_1521{left:189px;bottom:736px;}
#t26_1521{left:196px;bottom:737px;letter-spacing:0.08px;}
#t27_1521{left:69px;bottom:721px;letter-spacing:-0.12px;}
#t28_1521{left:316px;bottom:721px;}
#t29_1521{left:323px;bottom:722px;letter-spacing:0.09px;}
#t2a_1521{left:69px;bottom:706px;letter-spacing:-0.12px;}
#t2b_1521{left:87px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_1521{left:184px;bottom:690px;}
#t2d_1521{left:192px;bottom:691px;letter-spacing:0.12px;}
#t2e_1521{left:87px;bottom:675px;letter-spacing:-0.11px;}
#t2f_1521{left:209px;bottom:675px;}
#t2g_1521{left:217px;bottom:676px;letter-spacing:0.09px;}
#t2h_1521{left:87px;bottom:660px;letter-spacing:-0.11px;}
#t2i_1521{left:144px;bottom:660px;}
#t2j_1521{left:152px;bottom:661px;letter-spacing:0.09px;}
#t2k_1521{left:87px;bottom:645px;letter-spacing:-0.11px;}
#t2l_1521{left:145px;bottom:645px;}
#t2m_1521{left:153px;bottom:645px;letter-spacing:0.12px;}
#t2n_1521{left:177px;bottom:645px;}
#t2o_1521{left:185px;bottom:645px;letter-spacing:0.12px;}
#t2p_1521{left:209px;bottom:645px;}
#t2q_1521{left:217px;bottom:645px;letter-spacing:0.12px;}
#t2r_1521{left:87px;bottom:629px;letter-spacing:-0.12px;}
#t2s_1521{left:271px;bottom:629px;}
#t2t_1521{left:278px;bottom:630px;letter-spacing:0.12px;}
#t2u_1521{left:87px;bottom:614px;letter-spacing:-0.14px;}
#t2v_1521{left:130px;bottom:614px;}
#t2w_1521{left:137px;bottom:615px;letter-spacing:0.08px;}
#t2x_1521{left:155px;bottom:614px;}
#t2y_1521{left:163px;bottom:615px;letter-spacing:0.09px;}
#t2z_1521{left:69px;bottom:599px;letter-spacing:-0.12px;}
#t30_1521{left:254px;bottom:599px;}
#t31_1521{left:262px;bottom:599px;letter-spacing:0.09px;}
#t32_1521{left:69px;bottom:584px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t33_1521{left:166px;bottom:584px;}
#t34_1521{left:174px;bottom:584px;letter-spacing:0.13px;}
#t35_1521{left:191px;bottom:584px;}
#t36_1521{left:199px;bottom:584px;letter-spacing:0.12px;}
#t37_1521{left:224px;bottom:584px;}
#t38_1521{left:231px;bottom:584px;letter-spacing:0.12px;}
#t39_1521{left:69px;bottom:568px;letter-spacing:-0.11px;}
#t3a_1521{left:155px;bottom:568px;}
#t3b_1521{left:162px;bottom:569px;letter-spacing:0.08px;}
#t3c_1521{left:180px;bottom:568px;}
#t3d_1521{left:188px;bottom:569px;letter-spacing:0.12px;}
#t3e_1521{left:69px;bottom:553px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3f_1521{left:165px;bottom:553px;}
#t3g_1521{left:173px;bottom:554px;letter-spacing:0.13px;}
#t3h_1521{left:191px;bottom:553px;}
#t3i_1521{left:198px;bottom:554px;letter-spacing:0.08px;}
#t3j_1521{left:216px;bottom:553px;}
#t3k_1521{left:224px;bottom:554px;letter-spacing:0.08px;}
#t3l_1521{left:241px;bottom:553px;}
#t3m_1521{left:249px;bottom:554px;letter-spacing:0.09px;}
#t3n_1521{left:69px;bottom:538px;letter-spacing:-0.11px;}
#t3o_1521{left:124px;bottom:522px;letter-spacing:-0.12px;}
#t3p_1521{left:288px;bottom:522px;}
#t3q_1521{left:296px;bottom:523px;letter-spacing:0.12px;}
#t3r_1521{left:320px;bottom:522px;}
#t3s_1521{left:328px;bottom:523px;letter-spacing:0.12px;}
#t3t_1521{left:69px;bottom:507px;letter-spacing:-0.12px;}
#t3u_1521{left:242px;bottom:507px;}
#t3v_1521{left:250px;bottom:508px;letter-spacing:0.12px;}
#t3w_1521{left:69px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3x_1521{left:163px;bottom:492px;}
#t3y_1521{left:170px;bottom:493px;letter-spacing:0.13px;}
#t3z_1521{left:188px;bottom:492px;}
#t40_1521{left:196px;bottom:493px;letter-spacing:0.13px;}
#t41_1521{left:69px;bottom:477px;letter-spacing:-0.12px;}
#t42_1521{left:229px;bottom:477px;}
#t43_1521{left:237px;bottom:477px;letter-spacing:0.12px;}
#t44_1521{left:69px;bottom:461px;letter-spacing:-0.12px;}
#t45_1521{left:275px;bottom:461px;}
#t46_1521{left:282px;bottom:462px;letter-spacing:0.12px;}
#t47_1521{left:69px;bottom:446px;letter-spacing:-0.12px;}
#t48_1521{left:248px;bottom:446px;}
#t49_1521{left:256px;bottom:447px;letter-spacing:0.12px;}
#t4a_1521{left:280px;bottom:446px;}
#t4b_1521{left:288px;bottom:447px;letter-spacing:0.12px;}
#t4c_1521{left:69px;bottom:431px;letter-spacing:-0.12px;}
#t4d_1521{left:190px;bottom:431px;}
#t4e_1521{left:198px;bottom:431px;letter-spacing:0.09px;}
#t4f_1521{left:69px;bottom:415px;letter-spacing:-0.11px;}
#t4g_1521{left:87px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4h_1521{left:205px;bottom:400px;}
#t4i_1521{left:212px;bottom:401px;letter-spacing:0.09px;}
#t4j_1521{left:244px;bottom:400px;}
#t4k_1521{left:251px;bottom:401px;letter-spacing:0.09px;}
#t4l_1521{left:87px;bottom:385px;letter-spacing:-0.11px;}
#t4m_1521{left:331px;bottom:385px;}
#t4n_1521{left:339px;bottom:386px;letter-spacing:0.12px;}
#t4o_1521{left:87px;bottom:370px;letter-spacing:-0.11px;}
#t4p_1521{left:250px;bottom:370px;}
#t4q_1521{left:257px;bottom:370px;letter-spacing:0.12px;}
#t4r_1521{left:87px;bottom:354px;letter-spacing:-0.12px;}
#t4s_1521{left:228px;bottom:354px;}
#t4t_1521{left:236px;bottom:355px;letter-spacing:0.09px;}
#t4u_1521{left:267px;bottom:354px;}
#t4v_1521{left:274px;bottom:355px;letter-spacing:0.09px;}
#t4w_1521{left:87px;bottom:339px;letter-spacing:-0.11px;}
#t4x_1521{left:190px;bottom:339px;}
#t4y_1521{left:197px;bottom:340px;letter-spacing:0.12px;}
#t4z_1521{left:229px;bottom:339px;}
#t50_1521{left:236px;bottom:340px;letter-spacing:0.12px;}
#t51_1521{left:87px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_1521{left:207px;bottom:324px;}
#t53_1521{left:215px;bottom:324px;letter-spacing:0.12px;}
#t54_1521{left:69px;bottom:309px;letter-spacing:-0.12px;}
#t55_1521{left:257px;bottom:309px;}
#t56_1521{left:265px;bottom:309px;letter-spacing:0.13px;}
#t57_1521{left:69px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t58_1521{left:227px;bottom:293px;}
#t59_1521{left:234px;bottom:294px;letter-spacing:0.12px;}
#t5a_1521{left:69px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5b_1521{left:87px;bottom:263px;letter-spacing:-0.12px;}
#t5c_1521{left:69px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5d_1521{left:87px;bottom:232px;letter-spacing:-0.11px;}
#t5e_1521{left:200px;bottom:232px;}
#t5f_1521{left:207px;bottom:233px;letter-spacing:0.12px;}
#t5g_1521{left:69px;bottom:217px;letter-spacing:-0.12px;}
#t5h_1521{left:189px;bottom:217px;}
#t5i_1521{left:196px;bottom:218px;letter-spacing:0.08px;}
#t5j_1521{left:87px;bottom:202px;letter-spacing:-0.11px;}
#t5k_1521{left:356px;bottom:202px;}
#t5l_1521{left:364px;bottom:202px;letter-spacing:0.09px;}
#t5m_1521{left:87px;bottom:186px;letter-spacing:-0.12px;}
#t5n_1521{left:202px;bottom:186px;}
#t5o_1521{left:209px;bottom:187px;letter-spacing:0.09px;}
#t5p_1521{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t5q_1521{left:87px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5r_1521{left:198px;bottom:156px;}
#t5s_1521{left:205px;bottom:156px;letter-spacing:0.12px;}
#t5t_1521{left:243px;bottom:156px;}
#t5u_1521{left:251px;bottom:156px;letter-spacing:0.12px;}
#t5v_1521{left:69px;bottom:140px;letter-spacing:-0.12px;}
#t5w_1521{left:179px;bottom:140px;}
#t5x_1521{left:187px;bottom:141px;letter-spacing:0.12px;}
#t5y_1521{left:69px;bottom:125px;letter-spacing:-0.12px;}
#t5z_1521{left:200px;bottom:125px;}
#t60_1521{left:207px;bottom:126px;letter-spacing:0.12px;}
#t61_1521{left:69px;bottom:110px;letter-spacing:-0.12px;}
#t62_1521{left:197px;bottom:110px;}
#t63_1521{left:204px;bottom:111px;letter-spacing:0.08px;}
#t64_1521{left:472px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t65_1521{left:602px;bottom:1088px;}
#t66_1521{left:610px;bottom:1088px;letter-spacing:0.12px;}
#t67_1521{left:472px;bottom:1072px;letter-spacing:-0.12px;}
#t68_1521{left:601px;bottom:1072px;}
#t69_1521{left:609px;bottom:1073px;letter-spacing:0.12px;}
#t6a_1521{left:633px;bottom:1072px;}
#t6b_1521{left:641px;bottom:1073px;letter-spacing:0.12px;}
#t6c_1521{left:472px;bottom:1057px;letter-spacing:-0.1px;}
#t6d_1521{left:490px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6e_1521{left:577px;bottom:1042px;}
#t6f_1521{left:585px;bottom:1043px;letter-spacing:0.12px;}
#t6g_1521{left:490px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6h_1521{left:580px;bottom:1027px;}
#t6i_1521{left:587px;bottom:1027px;letter-spacing:0.12px;}
#t6j_1521{left:472px;bottom:1011px;letter-spacing:-0.11px;}
#t6k_1521{left:644px;bottom:1011px;}
#t6l_1521{left:651px;bottom:1012px;letter-spacing:0.12px;}
#t6m_1521{left:472px;bottom:996px;letter-spacing:-0.11px;}
#t6n_1521{left:490px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_1521{left:573px;bottom:981px;}
#t6p_1521{left:581px;bottom:981px;letter-spacing:0.12px;}
#t6q_1521{left:472px;bottom:965px;letter-spacing:-0.12px;}
#t6r_1521{left:524px;bottom:965px;}
#t6s_1521{left:531px;bottom:966px;letter-spacing:0.09px;}
#t6t_1521{left:472px;bottom:950px;letter-spacing:-0.12px;}
#t6u_1521{left:637px;bottom:950px;}
#t6v_1521{left:644px;bottom:951px;letter-spacing:0.12px;}
#t6w_1521{left:472px;bottom:935px;letter-spacing:-0.11px;}
#t6x_1521{left:724px;bottom:935px;}
#t6y_1521{left:732px;bottom:936px;letter-spacing:0.12px;}
#t6z_1521{left:472px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_1521{left:490px;bottom:904px;letter-spacing:-0.11px;}
#t71_1521{left:658px;bottom:904px;}
#t72_1521{left:666px;bottom:905px;letter-spacing:0.12px;}
#t73_1521{left:490px;bottom:889px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t74_1521{left:574px;bottom:889px;}
#t75_1521{left:582px;bottom:890px;letter-spacing:0.13px;}
#t76_1521{left:600px;bottom:889px;}
#t77_1521{left:607px;bottom:890px;letter-spacing:0.12px;}
#t78_1521{left:490px;bottom:874px;letter-spacing:-0.12px;}
#t79_1521{left:749px;bottom:874px;}
#t7a_1521{left:756px;bottom:874px;letter-spacing:0.12px;}
#t7b_1521{left:490px;bottom:859px;letter-spacing:-0.12px;}
#t7c_1521{left:693px;bottom:859px;}
#t7d_1521{left:700px;bottom:859px;letter-spacing:0.12px;}
#t7e_1521{left:490px;bottom:843px;letter-spacing:-0.12px;}
#t7f_1521{left:843px;bottom:843px;}
#t7g_1521{left:508px;bottom:829px;letter-spacing:0.09px;}
#t7h_1521{left:490px;bottom:813px;letter-spacing:-0.11px;}
#t7i_1521{left:523px;bottom:813px;}
#t7j_1521{left:531px;bottom:813px;letter-spacing:0.12px;}
#t7k_1521{left:490px;bottom:797px;letter-spacing:-0.11px;}
#t7l_1521{left:576px;bottom:797px;}
#t7m_1521{left:584px;bottom:798px;letter-spacing:0.08px;}
#t7n_1521{left:602px;bottom:797px;}
#t7o_1521{left:609px;bottom:798px;letter-spacing:0.08px;}
#t7p_1521{left:490px;bottom:782px;letter-spacing:-0.11px;}
#t7q_1521{left:542px;bottom:782px;}
#t7r_1521{left:550px;bottom:783px;letter-spacing:0.09px;}
#t7s_1521{left:472px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7t_1521{left:490px;bottom:752px;letter-spacing:-0.11px;}
#t7u_1521{left:526px;bottom:752px;}
#t7v_1521{left:534px;bottom:752px;letter-spacing:0.12px;}
#t7w_1521{left:490px;bottom:736px;letter-spacing:-0.12px;}
#t7x_1521{left:534px;bottom:736px;}
#t7y_1521{left:542px;bottom:737px;letter-spacing:0.08px;}
#t7z_1521{left:490px;bottom:721px;letter-spacing:-0.12px;}
#t80_1521{left:677px;bottom:721px;}
#t81_1521{left:685px;bottom:722px;letter-spacing:0.12px;}
#t82_1521{left:490px;bottom:706px;letter-spacing:-0.13px;}
#t83_1521{left:555px;bottom:706px;}
#t84_1521{left:563px;bottom:706px;letter-spacing:0.09px;}
#t85_1521{left:490px;bottom:690px;letter-spacing:-0.12px;}
#t86_1521{left:682px;bottom:690px;}
#t87_1521{left:689px;bottom:691px;letter-spacing:0.12px;}
#t88_1521{left:490px;bottom:675px;letter-spacing:-0.12px;}
#t89_1521{left:515px;bottom:675px;}
#t8a_1521{left:522px;bottom:676px;letter-spacing:0.09px;}
#t8b_1521{left:547px;bottom:675px;}
#t8c_1521{left:554px;bottom:676px;letter-spacing:0.08px;}
#t8d_1521{left:472px;bottom:660px;letter-spacing:-0.12px;}
#t8e_1521{left:490px;bottom:645px;letter-spacing:-0.12px;}
#t8f_1521{left:615px;bottom:645px;}
#t8g_1521{left:623px;bottom:645px;letter-spacing:0.12px;}
#t8h_1521{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t8i_1521{left:813px;bottom:629px;}
#t8j_1521{left:821px;bottom:630px;letter-spacing:0.09px;}
#t8k_1521{left:490px;bottom:614px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8l_1521{left:570px;bottom:614px;}
#t8m_1521{left:577px;bottom:615px;letter-spacing:0.13px;}
#t8n_1521{left:595px;bottom:614px;}
#t8o_1521{left:603px;bottom:615px;letter-spacing:0.13px;}
#t8p_1521{left:490px;bottom:599px;letter-spacing:-0.12px;}
#t8q_1521{left:555px;bottom:599px;}
#t8r_1521{left:563px;bottom:599px;letter-spacing:0.12px;}
#t8s_1521{left:490px;bottom:584px;letter-spacing:-0.11px;}
#t8t_1521{left:687px;bottom:584px;}
#t8u_1521{left:694px;bottom:584px;letter-spacing:0.12px;}
#t8v_1521{left:490px;bottom:568px;letter-spacing:-0.11px;}
#t8w_1521{left:617px;bottom:568px;}
#t8x_1521{left:625px;bottom:569px;letter-spacing:0.08px;}
#t8y_1521{left:490px;bottom:553px;letter-spacing:-0.12px;}
#t8z_1521{left:539px;bottom:553px;}
#t90_1521{left:547px;bottom:554px;letter-spacing:0.09px;}
#t91_1521{left:490px;bottom:538px;letter-spacing:-0.12px;}
#t92_1521{left:663px;bottom:538px;}
#t93_1521{left:671px;bottom:538px;letter-spacing:0.09px;}
#t94_1521{left:490px;bottom:522px;letter-spacing:-0.12px;}
#t95_1521{left:583px;bottom:522px;}
#t96_1521{left:591px;bottom:523px;letter-spacing:0.12px;}
#t97_1521{left:490px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t98_1521{left:665px;bottom:507px;}
#t99_1521{left:673px;bottom:508px;letter-spacing:0.12px;}
#t9a_1521{left:490px;bottom:492px;letter-spacing:-0.12px;}
#t9b_1521{left:620px;bottom:492px;}
#t9c_1521{left:628px;bottom:493px;letter-spacing:0.13px;}
#t9d_1521{left:490px;bottom:477px;letter-spacing:-0.12px;}
#t9e_1521{left:783px;bottom:477px;}
#t9f_1521{left:790px;bottom:477px;letter-spacing:0.09px;}
#t9g_1521{left:490px;bottom:461px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t9h_1521{left:508px;bottom:446px;}
#t9i_1521{left:516px;bottom:447px;letter-spacing:0.12px;}
#t9j_1521{left:490px;bottom:431px;letter-spacing:-0.13px;}
#t9k_1521{left:565px;bottom:431px;}
#t9l_1521{left:572px;bottom:431px;letter-spacing:0.13px;}
#t9m_1521{left:590px;bottom:431px;}
#t9n_1521{left:598px;bottom:431px;letter-spacing:0.12px;}
#t9o_1521{left:490px;bottom:415px;letter-spacing:-0.13px;}
#t9p_1521{left:510px;bottom:415px;}
#t9q_1521{left:517px;bottom:416px;letter-spacing:0.13px;}
#t9r_1521{left:490px;bottom:400px;letter-spacing:-0.15px;}
#t9s_1521{left:518px;bottom:400px;}
#t9t_1521{left:526px;bottom:401px;letter-spacing:0.09px;}
#t9u_1521{left:490px;bottom:385px;letter-spacing:-0.11px;}
#t9v_1521{left:725px;bottom:385px;}
#t9w_1521{left:732px;bottom:386px;letter-spacing:0.12px;}
#t9x_1521{left:490px;bottom:370px;letter-spacing:-0.11px;}
#t9y_1521{left:490px;bottom:354px;letter-spacing:-0.11px;}
#t9z_1521{left:490px;bottom:339px;letter-spacing:-0.09px;}
#ta0_1521{left:523px;bottom:339px;}
#ta1_1521{left:531px;bottom:340px;letter-spacing:0.08px;}
#ta2_1521{left:548px;bottom:339px;}
#ta3_1521{left:556px;bottom:340px;letter-spacing:0.12px;}
#ta4_1521{left:490px;bottom:324px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta5_1521{left:546px;bottom:324px;}
#ta6_1521{left:554px;bottom:324px;letter-spacing:0.12px;}
#ta7_1521{left:490px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta8_1521{left:665px;bottom:309px;}
#ta9_1521{left:673px;bottom:309px;letter-spacing:0.12px;}
#taa_1521{left:490px;bottom:293px;letter-spacing:-0.12px;}
#tab_1521{left:716px;bottom:293px;}
#tac_1521{left:724px;bottom:294px;letter-spacing:0.13px;}
#tad_1521{left:490px;bottom:278px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tae_1521{left:726px;bottom:278px;}
#taf_1521{left:734px;bottom:279px;letter-spacing:0.08px;}
#tag_1521{left:490px;bottom:263px;letter-spacing:-0.11px;}
#tah_1521{left:657px;bottom:263px;}
#tai_1521{left:664px;bottom:263px;letter-spacing:0.12px;}
#taj_1521{left:490px;bottom:247px;letter-spacing:-0.12px;}
#tak_1521{left:595px;bottom:247px;}
#tal_1521{left:603px;bottom:248px;letter-spacing:0.12px;}
#tam_1521{left:490px;bottom:232px;letter-spacing:-0.13px;}
#tan_1521{left:560px;bottom:232px;}
#tao_1521{left:568px;bottom:233px;letter-spacing:0.08px;}
#tap_1521{left:490px;bottom:217px;letter-spacing:-0.1px;}
#taq_1521{left:533px;bottom:217px;}
#tar_1521{left:540px;bottom:218px;letter-spacing:0.12px;}
#tas_1521{left:490px;bottom:202px;letter-spacing:-0.12px;}
#tat_1521{left:594px;bottom:202px;}
#tau_1521{left:602px;bottom:202px;letter-spacing:0.12px;}
#tav_1521{left:490px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.01px;}
#taw_1521{left:597px;bottom:186px;}
#tax_1521{left:605px;bottom:187px;letter-spacing:0.12px;}
#tay_1521{left:490px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taz_1521{left:654px;bottom:171px;}
#tb0_1521{left:661px;bottom:172px;letter-spacing:0.13px;}
#tb1_1521{left:490px;bottom:156px;letter-spacing:-0.14px;}
#tb2_1521{left:543px;bottom:156px;}
#tb3_1521{left:551px;bottom:156px;letter-spacing:0.12px;}
#tb4_1521{left:490px;bottom:140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb5_1521{left:551px;bottom:140px;}
#tb6_1521{left:558px;bottom:141px;letter-spacing:0.09px;}
#tb7_1521{left:490px;bottom:125px;letter-spacing:-0.13px;}
#tb8_1521{left:559px;bottom:125px;}
#tb9_1521{left:567px;bottom:126px;letter-spacing:0.13px;}
#tba_1521{left:490px;bottom:110px;letter-spacing:-0.12px;}
#tbb_1521{left:601px;bottom:110px;}
#tbc_1521{left:609px;bottom:111px;letter-spacing:0.09px;}

.s1_1521{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1521{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1521{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1521{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1521{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1521" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1521Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1521" style="-webkit-user-select: none;"><object width="935" height="1210" data="1521/1521.svg" type="image/svg+xml" id="pdf1521" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1521" class="t s1_1521">Vol. 3D </span><span id="t2_1521" class="t s1_1521">INDEX-9 </span>
<span id="t3_1521" class="t s2_1521">INDEX </span>
<span id="t4_1521" class="t s3_1521">example</span><span id="t5_1521" class="t s4_1521">, </span><span id="t6_1521" class="t s5_1521">10-14 </span>
<span id="t7_1521" class="t s3_1521">first instruction executed</span><span id="t8_1521" class="t s4_1521">, </span><span id="t9_1521" class="t s5_1521">10-5 </span>
<span id="ta_1521" class="t s3_1521">hardware reset</span><span id="tb_1521" class="t s4_1521">, </span><span id="tc_1521" class="t s5_1521">10-1 </span>
<span id="td_1521" class="t s3_1521">IA-32e mode</span><span id="te_1521" class="t s4_1521">, </span><span id="tf_1521" class="t s5_1521">10-11 </span>
<span id="tg_1521" class="t s3_1521">IDT, protected mode</span><span id="th_1521" class="t s4_1521">, </span><span id="ti_1521" class="t s5_1521">10-10 </span>
<span id="tj_1521" class="t s3_1521">IDT, real-address mode</span><span id="tk_1521" class="t s4_1521">, </span><span id="tl_1521" class="t s5_1521">10-8 </span>
<span id="tm_1521" class="t s3_1521">Intel486 SX processor and Intel 487 SX math coprocessor</span><span id="tn_1521" class="t s4_1521">, </span>
<span id="to_1521" class="t s5_1521">23-16 </span>
<span id="tp_1521" class="t s3_1521">location of software-initialization code</span><span id="tq_1521" class="t s4_1521">, </span><span id="tr_1521" class="t s5_1521">10-5 </span>
<span id="ts_1521" class="t s3_1521">machine-check initialization</span><span id="tt_1521" class="t s4_1521">, </span><span id="tu_1521" class="t s5_1521">16-19 </span>
<span id="tv_1521" class="t s3_1521">model and stepping information</span><span id="tw_1521" class="t s4_1521">, </span><span id="tx_1521" class="t s5_1521">10-5 </span>
<span id="ty_1521" class="t s3_1521">multitasking environment</span><span id="tz_1521" class="t s4_1521">, </span><span id="t10_1521" class="t s5_1521">10-10</span><span id="t11_1521" class="t s4_1521">, </span><span id="t12_1521" class="t s5_1521">10-11 </span>
<span id="t13_1521" class="t s3_1521">overview</span><span id="t14_1521" class="t s4_1521">, </span><span id="t15_1521" class="t s5_1521">10-1 </span>
<span id="t16_1521" class="t s3_1521">paging</span><span id="t17_1521" class="t s4_1521">, </span><span id="t18_1521" class="t s5_1521">10-10 </span>
<span id="t19_1521" class="t s3_1521">processor state after reset</span><span id="t1a_1521" class="t s4_1521">, </span><span id="t1b_1521" class="t s5_1521">10-2 </span>
<span id="t1c_1521" class="t s3_1521">protected mode</span><span id="t1d_1521" class="t s4_1521">, </span><span id="t1e_1521" class="t s5_1521">10-9 </span>
<span id="t1f_1521" class="t s3_1521">real-address mode</span><span id="t1g_1521" class="t s4_1521">, </span><span id="t1h_1521" class="t s5_1521">10-8 </span>
<span id="t1i_1521" class="t s3_1521">RESET# pin</span><span id="t1j_1521" class="t s4_1521">, </span><span id="t1k_1521" class="t s5_1521">10-1 </span>
<span id="t1l_1521" class="t s3_1521">setting up exception- and interrupt-handling facilities</span><span id="t1m_1521" class="t s4_1521">, </span><span id="t1n_1521" class="t s5_1521">10-10 </span>
<span id="t1o_1521" class="t s3_1521">x87 FPU</span><span id="t1p_1521" class="t s4_1521">, </span><span id="t1q_1521" class="t s5_1521">10-5 </span>
<span id="t1r_1521" class="t s3_1521">INIT# pin</span><span id="t1s_1521" class="t s4_1521">, </span><span id="t1t_1521" class="t s5_1521">6-3</span><span id="t1u_1521" class="t s4_1521">, </span><span id="t1v_1521" class="t s5_1521">10-1 </span>
<span id="t1w_1521" class="t s3_1521">INIT# signal</span><span id="t1x_1521" class="t s4_1521">, </span><span id="t1y_1521" class="t s5_1521">2-26</span><span id="t1z_1521" class="t s4_1521">, </span><span id="t20_1521" class="t s5_1521">24-4 </span>
<span id="t21_1521" class="t s3_1521">INS instruction</span><span id="t22_1521" class="t s4_1521">, </span><span id="t23_1521" class="t s5_1521">18-10 </span>
<span id="t24_1521" class="t s3_1521">Instruction operands</span><span id="t25_1521" class="t s4_1521">, </span><span id="t26_1521" class="t s5_1521">1-8 </span>
<span id="t27_1521" class="t s3_1521">Instruction-breakpoint exception condition</span><span id="t28_1521" class="t s4_1521">, </span><span id="t29_1521" class="t s5_1521">18-9 </span>
<span id="t2a_1521" class="t s3_1521">Instructions </span>
<span id="t2b_1521" class="t s3_1521">new instructions</span><span id="t2c_1521" class="t s4_1521">, </span><span id="t2d_1521" class="t s5_1521">23-4 </span>
<span id="t2e_1521" class="t s3_1521">obsolete instructions</span><span id="t2f_1521" class="t s4_1521">, </span><span id="t2g_1521" class="t s5_1521">23-5 </span>
<span id="t2h_1521" class="t s3_1521">privileged</span><span id="t2i_1521" class="t s4_1521">, </span><span id="t2j_1521" class="t s5_1521">5-23 </span>
<span id="t2k_1521" class="t s3_1521">serializing</span><span id="t2l_1521" class="t s4_1521">, </span><span id="t2m_1521" class="t s5_1521">9-17</span><span id="t2n_1521" class="t s4_1521">, </span><span id="t2o_1521" class="t s5_1521">9-30</span><span id="t2p_1521" class="t s4_1521">, </span><span id="t2q_1521" class="t s5_1521">23-16 </span>
<span id="t2r_1521" class="t s3_1521">supported in real-address mode</span><span id="t2s_1521" class="t s4_1521">, </span><span id="t2t_1521" class="t s5_1521">21-3 </span>
<span id="t2u_1521" class="t s3_1521">system</span><span id="t2v_1521" class="t s4_1521">, </span><span id="t2w_1521" class="t s5_1521">2-7</span><span id="t2x_1521" class="t s4_1521">, </span><span id="t2y_1521" class="t s5_1521">2-23 </span>
<span id="t2z_1521" class="t s3_1521">INS/INSB/INSW/INSD instruction</span><span id="t30_1521" class="t s4_1521">, </span><span id="t31_1521" class="t s5_1521">26-2 </span>
<span id="t32_1521" class="t s3_1521">INT 3 instruction</span><span id="t33_1521" class="t s4_1521">, </span><span id="t34_1521" class="t s5_1521">2-5</span><span id="t35_1521" class="t s4_1521">, </span><span id="t36_1521" class="t s5_1521">6-28</span><span id="t37_1521" class="t s4_1521">, </span><span id="t38_1521" class="t s5_1521">18-7 </span>
<span id="t39_1521" class="t s3_1521">INT instruction</span><span id="t3a_1521" class="t s4_1521">, </span><span id="t3b_1521" class="t s5_1521">2-5</span><span id="t3c_1521" class="t s4_1521">, </span><span id="t3d_1521" class="t s5_1521">5-10 </span>
<span id="t3e_1521" class="t s3_1521">INT n instruction</span><span id="t3f_1521" class="t s4_1521">, </span><span id="t3g_1521" class="t s5_1521">3-8</span><span id="t3h_1521" class="t s4_1521">, </span><span id="t3i_1521" class="t s5_1521">6-1</span><span id="t3j_1521" class="t s4_1521">, </span><span id="t3k_1521" class="t s5_1521">6-4</span><span id="t3l_1521" class="t s4_1521">, </span><span id="t3m_1521" class="t s5_1521">18-11 </span>
<span id="t3n_1521" class="t s3_1521">INT (APIC interrupt enable) flag, PerfEvtSel0 and PerfEvtSel1 </span>
<span id="t3o_1521" class="t s3_1521">MSRs (P6 family processors)</span><span id="t3p_1521" class="t s4_1521">, </span><span id="t3q_1521" class="t s5_1521">20-5</span><span id="t3r_1521" class="t s4_1521">, </span><span id="t3s_1521" class="t s5_1521">20-135 </span>
<span id="t3t_1521" class="t s3_1521">INT15 and microcode updates</span><span id="t3u_1521" class="t s4_1521">, </span><span id="t3v_1521" class="t s5_1521">10-42 </span>
<span id="t3w_1521" class="t s3_1521">INT3 instruction</span><span id="t3x_1521" class="t s4_1521">, </span><span id="t3y_1521" class="t s5_1521">3-8</span><span id="t3z_1521" class="t s4_1521">, </span><span id="t40_1521" class="t s5_1521">6-4 </span>
<span id="t41_1521" class="t s3_1521">Intel 287 math coprocessor</span><span id="t42_1521" class="t s4_1521">, </span><span id="t43_1521" class="t s5_1521">23-7 </span>
<span id="t44_1521" class="t s3_1521">Intel 387 math coprocessor system</span><span id="t45_1521" class="t s4_1521">, </span><span id="t46_1521" class="t s5_1521">23-7 </span>
<span id="t47_1521" class="t s3_1521">Intel 487 SX math coprocessor</span><span id="t48_1521" class="t s4_1521">, </span><span id="t49_1521" class="t s5_1521">23-7</span><span id="t4a_1521" class="t s4_1521">, </span><span id="t4b_1521" class="t s5_1521">23-16 </span>
<span id="t4c_1521" class="t s3_1521">Intel 8086 processor</span><span id="t4d_1521" class="t s4_1521">, </span><span id="t4e_1521" class="t s5_1521">23-7 </span>
<span id="t4f_1521" class="t s3_1521">Intel Core Solo and Intel Core Duo processors </span>
<span id="t4g_1521" class="t s3_1521">event mask (Umask)</span><span id="t4h_1521" class="t s4_1521">, </span><span id="t4i_1521" class="t s5_1521">20-96</span><span id="t4j_1521" class="t s4_1521">, </span><span id="t4k_1521" class="t s5_1521">20-97 </span>
<span id="t4l_1521" class="t s3_1521">last branch, interrupt, exception recording</span><span id="t4m_1521" class="t s4_1521">, </span><span id="t4n_1521" class="t s5_1521">18-38 </span>
<span id="t4o_1521" class="t s3_1521">notes on P-state transitions</span><span id="t4p_1521" class="t s4_1521">, </span><span id="t4q_1521" class="t s5_1521">15-1 </span>
<span id="t4r_1521" class="t s3_1521">performance monitoring</span><span id="t4s_1521" class="t s4_1521">, </span><span id="t4t_1521" class="t s5_1521">20-96</span><span id="t4u_1521" class="t s4_1521">, </span><span id="t4v_1521" class="t s5_1521">20-97 </span>
<span id="t4w_1521" class="t s3_1521">sub-fields layouts</span><span id="t4x_1521" class="t s4_1521">, </span><span id="t4y_1521" class="t s5_1521">20-96</span><span id="t4z_1521" class="t s4_1521">, </span><span id="t50_1521" class="t s5_1521">20-97 </span>
<span id="t51_1521" class="t s3_1521">time stamp counters</span><span id="t52_1521" class="t s4_1521">, </span><span id="t53_1521" class="t s5_1521">18-42 </span>
<span id="t54_1521" class="t s3_1521">Intel NetBurst microarchitecture</span><span id="t55_1521" class="t s4_1521">, </span><span id="t56_1521" class="t s5_1521">1-3 </span>
<span id="t57_1521" class="t s3_1521">Intel software network link</span><span id="t58_1521" class="t s4_1521">, </span><span id="t59_1521" class="t s5_1521">1-10 </span>
<span id="t5a_1521" class="t s3_1521">Intel SpeedStep Technology </span>
<span id="t5b_1521" class="t s3_1521">See: Enhanced Intel SpeedStep Technology </span>
<span id="t5c_1521" class="t s3_1521">Intel VTune Performance Analyzer </span>
<span id="t5d_1521" class="t s3_1521">related information</span><span id="t5e_1521" class="t s4_1521">, </span><span id="t5f_1521" class="t s5_1521">1-10 </span>
<span id="t5g_1521" class="t s3_1521">Intel Xeon processor</span><span id="t5h_1521" class="t s4_1521">, </span><span id="t5i_1521" class="t s5_1521">1-1 </span>
<span id="t5j_1521" class="t s3_1521">last branch, interrupt, and exception recording</span><span id="t5k_1521" class="t s4_1521">, </span><span id="t5l_1521" class="t s5_1521">18-35 </span>
<span id="t5m_1521" class="t s3_1521">time-stamp counter</span><span id="t5n_1521" class="t s4_1521">, </span><span id="t5o_1521" class="t s5_1521">18-42 </span>
<span id="t5p_1521" class="t s3_1521">Intel Xeon processor MP </span>
<span id="t5q_1521" class="t s3_1521">with 8MB L3 cache</span><span id="t5r_1521" class="t s4_1521">, </span><span id="t5s_1521" class="t s5_1521">20-125</span><span id="t5t_1521" class="t s4_1521">, </span><span id="t5u_1521" class="t s5_1521">20-127 </span>
<span id="t5v_1521" class="t s3_1521">Intel286 processor</span><span id="t5w_1521" class="t s4_1521">, </span><span id="t5x_1521" class="t s5_1521">23-7 </span>
<span id="t5y_1521" class="t s3_1521">Intel386 DX processor</span><span id="t5z_1521" class="t s4_1521">, </span><span id="t60_1521" class="t s5_1521">23-7 </span>
<span id="t61_1521" class="t s3_1521">Intel386 SL processor</span><span id="t62_1521" class="t s4_1521">, </span><span id="t63_1521" class="t s5_1521">2-7 </span>
<span id="t64_1521" class="t s3_1521">Intel486 DX processor</span><span id="t65_1521" class="t s4_1521">, </span><span id="t66_1521" class="t s5_1521">23-7 </span>
<span id="t67_1521" class="t s3_1521">Intel486 SX processor</span><span id="t68_1521" class="t s4_1521">, </span><span id="t69_1521" class="t s5_1521">23-7</span><span id="t6a_1521" class="t s4_1521">, </span><span id="t6b_1521" class="t s5_1521">23-16 </span>
<span id="t6c_1521" class="t s3_1521">Interprivilege level calls </span>
<span id="t6d_1521" class="t s3_1521">call mechanism</span><span id="t6e_1521" class="t s4_1521">, </span><span id="t6f_1521" class="t s5_1521">5-15 </span>
<span id="t6g_1521" class="t s3_1521">stack switching</span><span id="t6h_1521" class="t s4_1521">, </span><span id="t6i_1521" class="t s5_1521">5-17 </span>
<span id="t6j_1521" class="t s3_1521">Interprocessor interrupt (IPIs)</span><span id="t6k_1521" class="t s4_1521">, </span><span id="t6l_1521" class="t s5_1521">11-1 </span>
<span id="t6m_1521" class="t s3_1521">Interprocessor interrupt (IPI) </span>
<span id="t6n_1521" class="t s3_1521">in MP systems</span><span id="t6o_1521" class="t s4_1521">, </span><span id="t6p_1521" class="t s5_1521">11-1 </span>
<span id="t6q_1521" class="t s3_1521">interrupt</span><span id="t6r_1521" class="t s4_1521">, </span><span id="t6s_1521" class="t s5_1521">6-13 </span>
<span id="t6t_1521" class="t s3_1521">Interrupt Command Register</span><span id="t6u_1521" class="t s4_1521">, </span><span id="t6v_1521" class="t s5_1521">11-38 </span>
<span id="t6w_1521" class="t s3_1521">Interrupt command register (ICR), local APIC</span><span id="t6x_1521" class="t s4_1521">, </span><span id="t6y_1521" class="t s5_1521">11-19 </span>
<span id="t6z_1521" class="t s3_1521">Interrupt gates </span>
<span id="t70_1521" class="t s3_1521">16-bit, interlevel return from</span><span id="t71_1521" class="t s4_1521">, </span><span id="t72_1521" class="t s5_1521">23-33 </span>
<span id="t73_1521" class="t s3_1521">clearing IF flag</span><span id="t74_1521" class="t s4_1521">, </span><span id="t75_1521" class="t s5_1521">6-7</span><span id="t76_1521" class="t s4_1521">, </span><span id="t77_1521" class="t s5_1521">6-17 </span>
<span id="t78_1521" class="t s3_1521">difference between interrupt and trap gates</span><span id="t79_1521" class="t s4_1521">, </span><span id="t7a_1521" class="t s5_1521">6-17 </span>
<span id="t7b_1521" class="t s3_1521">for 16-bit and 32-bit code modules</span><span id="t7c_1521" class="t s4_1521">, </span><span id="t7d_1521" class="t s5_1521">22-1 </span>
<span id="t7e_1521" class="t s3_1521">handling a virtual-8086 mode interrupt or exception through</span><span id="t7f_1521" class="t s4_1521">, </span>
<span id="t7g_1521" class="t s5_1521">21-12 </span>
<span id="t7h_1521" class="t s3_1521">in IDT</span><span id="t7i_1521" class="t s4_1521">, </span><span id="t7j_1521" class="t s5_1521">6-10 </span>
<span id="t7k_1521" class="t s3_1521">introduction to</span><span id="t7l_1521" class="t s4_1521">, </span><span id="t7m_1521" class="t s5_1521">2-4</span><span id="t7n_1521" class="t s4_1521">, </span><span id="t7o_1521" class="t s5_1521">2-5 </span>
<span id="t7p_1521" class="t s3_1521">layout of</span><span id="t7q_1521" class="t s4_1521">, </span><span id="t7r_1521" class="t s5_1521">6-10 </span>
<span id="t7s_1521" class="t s3_1521">Interrupt handler </span>
<span id="t7t_1521" class="t s3_1521">calling</span><span id="t7u_1521" class="t s4_1521">, </span><span id="t7v_1521" class="t s5_1521">6-11 </span>
<span id="t7w_1521" class="t s3_1521">defined</span><span id="t7x_1521" class="t s4_1521">, </span><span id="t7y_1521" class="t s5_1521">6-1 </span>
<span id="t7z_1521" class="t s3_1521">flag usage by handler procedure</span><span id="t80_1521" class="t s4_1521">, </span><span id="t81_1521" class="t s5_1521">6-17 </span>
<span id="t82_1521" class="t s3_1521">procedures</span><span id="t83_1521" class="t s4_1521">, </span><span id="t84_1521" class="t s5_1521">6-12 </span>
<span id="t85_1521" class="t s3_1521">protection of handler procedures</span><span id="t86_1521" class="t s4_1521">, </span><span id="t87_1521" class="t s5_1521">6-16 </span>
<span id="t88_1521" class="t s3_1521">task</span><span id="t89_1521" class="t s4_1521">, </span><span id="t8a_1521" class="t s5_1521">6-17</span><span id="t8b_1521" class="t s4_1521">, </span><span id="t8c_1521" class="t s5_1521">8-2 </span>
<span id="t8d_1521" class="t s3_1521">Interrupts </span>
<span id="t8e_1521" class="t s3_1521">automatic bus locking</span><span id="t8f_1521" class="t s4_1521">, </span><span id="t8g_1521" class="t s5_1521">23-35 </span>
<span id="t8h_1521" class="t s3_1521">control transfers between 16- and 32-bit code modules</span><span id="t8i_1521" class="t s4_1521">, </span><span id="t8j_1521" class="t s5_1521">22-6 </span>
<span id="t8k_1521" class="t s3_1521">description of</span><span id="t8l_1521" class="t s4_1521">, </span><span id="t8m_1521" class="t s5_1521">2-5</span><span id="t8n_1521" class="t s4_1521">, </span><span id="t8o_1521" class="t s5_1521">6-1 </span>
<span id="t8p_1521" class="t s3_1521">destination</span><span id="t8q_1521" class="t s4_1521">, </span><span id="t8r_1521" class="t s5_1521">11-26 </span>
<span id="t8s_1521" class="t s3_1521">distribution mechanism, local APIC</span><span id="t8t_1521" class="t s4_1521">, </span><span id="t8u_1521" class="t s5_1521">11-25 </span>
<span id="t8v_1521" class="t s3_1521">enabling and disabling</span><span id="t8w_1521" class="t s4_1521">, </span><span id="t8x_1521" class="t s5_1521">6-6 </span>
<span id="t8y_1521" class="t s3_1521">handling</span><span id="t8z_1521" class="t s4_1521">, </span><span id="t90_1521" class="t s5_1521">6-11 </span>
<span id="t91_1521" class="t s3_1521">handling in real-address mode</span><span id="t92_1521" class="t s4_1521">, </span><span id="t93_1521" class="t s5_1521">21-4 </span>
<span id="t94_1521" class="t s3_1521">handling in SMM</span><span id="t95_1521" class="t s4_1521">, </span><span id="t96_1521" class="t s5_1521">32-11 </span>
<span id="t97_1521" class="t s3_1521">handling in virtual-8086 mode</span><span id="t98_1521" class="t s4_1521">, </span><span id="t99_1521" class="t s5_1521">21-11 </span>
<span id="t9a_1521" class="t s3_1521">handling multiple NMIs</span><span id="t9b_1521" class="t s4_1521">, </span><span id="t9c_1521" class="t s5_1521">6-6 </span>
<span id="t9d_1521" class="t s3_1521">handling through a task gate in virtual-8086 mode</span><span id="t9e_1521" class="t s4_1521">, </span><span id="t9f_1521" class="t s5_1521">21-14 </span>
<span id="t9g_1521" class="t s3_1521">handling through a trap or interrupt gate in virtual-8086 mode </span>
<span id="t9h_1521" class="t s4_1521">, </span><span id="t9i_1521" class="t s5_1521">21-12 </span>
<span id="t9j_1521" class="t s3_1521">IA-32e mode</span><span id="t9k_1521" class="t s4_1521">, </span><span id="t9l_1521" class="t s5_1521">2-5</span><span id="t9m_1521" class="t s4_1521">, </span><span id="t9n_1521" class="t s5_1521">2-12 </span>
<span id="t9o_1521" class="t s3_1521">IDT</span><span id="t9p_1521" class="t s4_1521">, </span><span id="t9q_1521" class="t s5_1521">6-9 </span>
<span id="t9r_1521" class="t s3_1521">IDTR</span><span id="t9s_1521" class="t s4_1521">, </span><span id="t9t_1521" class="t s5_1521">2-12 </span>
<span id="t9u_1521" class="t s3_1521">initializing for protected-mode operation</span><span id="t9v_1521" class="t s4_1521">, </span><span id="t9w_1521" class="t s5_1521">10-10 </span>
<span id="t9x_1521" class="t s3_1521">interrupt descriptor table register (see IDTR) </span>
<span id="t9y_1521" class="t s3_1521">interrupt descriptor table (see IDT) </span>
<span id="t9z_1521" class="t s3_1521">list of</span><span id="ta0_1521" class="t s4_1521">, </span><span id="ta1_1521" class="t s5_1521">6-2</span><span id="ta2_1521" class="t s4_1521">, </span><span id="ta3_1521" class="t s5_1521">21-6 </span>
<span id="ta4_1521" class="t s3_1521">local APIC</span><span id="ta5_1521" class="t s4_1521">, </span><span id="ta6_1521" class="t s5_1521">11-1 </span>
<span id="ta7_1521" class="t s3_1521">maskable hardware interrupts</span><span id="ta8_1521" class="t s4_1521">, </span><span id="ta9_1521" class="t s5_1521">2-10 </span>
<span id="taa_1521" class="t s3_1521">masking maskable hardware interrupts</span><span id="tab_1521" class="t s4_1521">, </span><span id="tac_1521" class="t s5_1521">6-7 </span>
<span id="tad_1521" class="t s3_1521">masking when switching stack segments</span><span id="tae_1521" class="t s4_1521">, </span><span id="taf_1521" class="t s5_1521">6-8 </span>
<span id="tag_1521" class="t s3_1521">message signalled interrupts</span><span id="tah_1521" class="t s4_1521">, </span><span id="tai_1521" class="t s5_1521">11-34 </span>
<span id="taj_1521" class="t s3_1521">on-die sensors for</span><span id="tak_1521" class="t s4_1521">, </span><span id="tal_1521" class="t s5_1521">15-36 </span>
<span id="tam_1521" class="t s3_1521">overview of</span><span id="tan_1521" class="t s4_1521">, </span><span id="tao_1521" class="t s5_1521">6-1 </span>
<span id="tap_1521" class="t s3_1521">priority</span><span id="taq_1521" class="t s4_1521">, </span><span id="tar_1521" class="t s5_1521">11-28 </span>
<span id="tas_1521" class="t s3_1521">propagation delay</span><span id="tat_1521" class="t s4_1521">, </span><span id="tau_1521" class="t s5_1521">23-27 </span>
<span id="tav_1521" class="t s3_1521">real-address mode</span><span id="taw_1521" class="t s4_1521">, </span><span id="tax_1521" class="t s5_1521">21-6 </span>
<span id="tay_1521" class="t s3_1521">restarting a task or program</span><span id="taz_1521" class="t s4_1521">, </span><span id="tb0_1521" class="t s5_1521">6-5 </span>
<span id="tb1_1521" class="t s3_1521">software</span><span id="tb2_1521" class="t s4_1521">, </span><span id="tb3_1521" class="t s5_1521">6-58 </span>
<span id="tb4_1521" class="t s3_1521">sources of</span><span id="tb5_1521" class="t s4_1521">, </span><span id="tb6_1521" class="t s5_1521">11-1 </span>
<span id="tb7_1521" class="t s3_1521">summary of</span><span id="tb8_1521" class="t s4_1521">, </span><span id="tb9_1521" class="t s5_1521">6-2 </span>
<span id="tba_1521" class="t s3_1521">thermal monitoring</span><span id="tbb_1521" class="t s4_1521">, </span><span id="tbc_1521" class="t s5_1521">15-36 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
