// Seed: 998659156
module module_0 ();
  assign module_1.id_6 = 0;
  assign id_1 = ~id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2
);
  logic [7:0] id_4;
  module_0 modCall_1 ();
  assign id_4[1] = id_0;
  id_5(
      .id_0(),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_1),
      .id_7(id_4),
      .id_8(1 > id_6),
      .id_9(id_1),
      .id_10(1),
      .id_11(1),
      .id_12(1)
  );
endmodule
