# Generated by Yosys 0.58+74 (git sha1 272aa9cde, clang++ 18.1.8 -fPIC -O3)
autoidx 1967
attribute \src "simcells.v:158.1-162.10"
attribute \cells_not_processed 1
module \$_XOR_
  attribute \src "simcells.v:160.8-160.9"
  wire output 3 \Y
  attribute \src "simcells.v:159.10-159.11"
  wire input 2 \B
  attribute \src "simcells.v:159.7-159.8"
  wire input 1 \A
  attribute \src "simcells.v:161.12-161.17"
  cell $xor $xor$simcells.v:161$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:178.1-182.10"
attribute \cells_not_processed 1
module \$_XNOR_
  attribute \src "simcells.v:180.8-180.9"
  wire output 3 \Y
  attribute \src "simcells.v:179.10-179.11"
  wire input 2 \B
  attribute \src "simcells.v:179.7-179.8"
  wire input 1 \A
  attribute \src "simcells.v:181.14-181.19"
  wire $xor$simcells.v:181$9_Y
  attribute \src "simcells.v:181.14-181.19"
  cell $xor $xor$simcells.v:181$9
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $xor$simcells.v:181$9_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:181.12-181.20"
  cell $not $not$simcells.v:181$10
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $xor$simcells.v:181$9_Y
  end
end
attribute \src "simcells.v:473.1-477.10"
attribute \cells_not_processed 1
module \$_TBUF_
  attribute \src "simcells.v:475.8-475.9"
  wire output 3 \Y
  attribute \src "simcells.v:474.10-474.11"
  wire input 2 \E
  attribute \src "simcells.v:474.7-474.8"
  wire input 1 \A
  attribute \src "simcells.v:476.12-476.24"
  cell $mux $ternary$simcells.v:476$58
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \E
    connect \B \A
    connect \A 1'z
  end
end
attribute \src "simcells.v:569.1-578.10"
attribute \cells_not_processed 1
module \$_SR_PP_
  attribute \src "simcells.v:570.7-570.8"
  wire input 1 \S
  attribute \src "simcells.v:570.10-570.11"
  wire input 2 \R
  attribute \src "simcells.v:571.12-571.13"
  wire output 3 \Q
  wire $auto$rtlil.cc:3139:ReduceOr$1242
  wire $auto$rtlil.cc:3135:Not$1230
  wire $auto$rtlil.cc:3135:Not$1228
  attribute \src "simcells.v:572.1-577.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:573.6-573.12|simcells.v:573.2-576.10"
  attribute \full_case 1
  cell $mux $procmux$818
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:572.1-577.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1225
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1242
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:572.1-577.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1242
    connect \B $auto$rtlil.cc:3135:Not$1230
    connect \A $auto$rtlil.cc:3135:Not$1228
  end
  attribute \src "simcells.v:572.1-577.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1229
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1230
    connect \A \S
  end
  attribute \src "simcells.v:572.1-577.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1227
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1228
    connect \A \R
  end
end
attribute \src "simcells.v:545.1-554.10"
attribute \cells_not_processed 1
module \$_SR_PN_
  attribute \src "simcells.v:546.7-546.8"
  wire input 1 \S
  attribute \src "simcells.v:546.10-546.11"
  wire input 2 \R
  attribute \src "simcells.v:547.12-547.13"
  wire output 3 \Q
  wire $auto$rtlil.cc:3139:ReduceOr$1261
  wire $auto$rtlil.cc:3135:Not$1249
  attribute \src "simcells.v:548.1-553.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:549.6-549.12|simcells.v:549.2-552.10"
  attribute \full_case 1
  cell $mux $procmux$823
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:548.1-553.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1244
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1261
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:548.1-553.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1261
    connect \B $auto$rtlil.cc:3135:Not$1249
    connect \A \R
  end
  attribute \src "simcells.v:548.1-553.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1248
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1249
    connect \A \S
  end
end
attribute \src "simcells.v:521.1-530.10"
attribute \cells_not_processed 1
module \$_SR_NP_
  attribute \src "simcells.v:522.7-522.8"
  wire input 1 \S
  attribute \src "simcells.v:522.10-522.11"
  wire input 2 \R
  attribute \src "simcells.v:523.12-523.13"
  wire output 3 \Q
  wire $auto$rtlil.cc:3139:ReduceOr$1280
  wire $auto$rtlil.cc:3135:Not$1266
  attribute \src "simcells.v:524.1-529.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:525.6-525.12|simcells.v:525.2-528.10"
  attribute \full_case 1
  cell $mux $procmux$828
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:524.1-529.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1263
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1280
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:524.1-529.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1277
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1280
    connect \B \S
    connect \A $auto$rtlil.cc:3135:Not$1266
  end
  attribute \src "simcells.v:524.1-529.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1265
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1266
    connect \A \R
  end
end
attribute \src "simcells.v:497.1-506.10"
attribute \cells_not_processed 1
module \$_SR_NN_
  attribute \src "simcells.v:498.7-498.8"
  wire input 1 \S
  attribute \src "simcells.v:498.10-498.11"
  wire input 2 \R
  attribute \src "simcells.v:499.12-499.13"
  wire output 3 \Q
  wire $auto$rtlil.cc:3139:ReduceOr$1299
  attribute \src "simcells.v:500.1-505.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:501.6-501.12|simcells.v:501.2-504.10"
  attribute \full_case 1
  cell $mux $procmux$833
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:500.1-505.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1282
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1299
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:500.1-505.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1296
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1299
    connect \B \S
    connect \A \R
  end
end
attribute \src "simcells.v:2459.1-2468.10"
attribute \cells_not_processed 1
module \$_SDFF_PP1_
  attribute \src "simcells.v:2460.13-2460.14"
  wire input 3 \R
  attribute \src "simcells.v:2461.12-2461.13"
  wire output 4 \Q
  attribute \src "simcells.v:2460.7-2460.8"
  wire input 1 \D
  attribute \src "simcells.v:2460.10-2460.11"
  wire input 2 \C
  attribute \src "simcells.v:2462.1-2467.4"
  cell $sdff $auto$ff.cc:266:slice$1915
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2435.1-2444.10"
attribute \cells_not_processed 1
module \$_SDFF_PP0_
  attribute \src "simcells.v:2436.13-2436.14"
  wire input 3 \R
  attribute \src "simcells.v:2437.12-2437.13"
  wire output 4 \Q
  attribute \src "simcells.v:2436.7-2436.8"
  wire input 1 \D
  attribute \src "simcells.v:2436.10-2436.11"
  wire input 2 \C
  attribute \src "simcells.v:2438.1-2443.4"
  cell $sdff $auto$ff.cc:266:slice$1916
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2411.1-2420.10"
attribute \cells_not_processed 1
module \$_SDFF_PN1_
  attribute \src "simcells.v:2412.13-2412.14"
  wire input 3 \R
  attribute \src "simcells.v:2413.12-2413.13"
  wire output 4 \Q
  attribute \src "simcells.v:2412.7-2412.8"
  wire input 1 \D
  attribute \src "simcells.v:2412.10-2412.11"
  wire input 2 \C
  attribute \src "simcells.v:2414.1-2419.4"
  cell $sdff $auto$ff.cc:266:slice$1917
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2387.1-2396.10"
attribute \cells_not_processed 1
module \$_SDFF_PN0_
  attribute \src "simcells.v:2388.13-2388.14"
  wire input 3 \R
  attribute \src "simcells.v:2389.12-2389.13"
  wire output 4 \Q
  attribute \src "simcells.v:2388.7-2388.8"
  wire input 1 \D
  attribute \src "simcells.v:2388.10-2388.11"
  wire input 2 \C
  attribute \src "simcells.v:2390.1-2395.4"
  cell $sdff $auto$ff.cc:266:slice$1918
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2363.1-2372.10"
attribute \cells_not_processed 1
module \$_SDFF_NP1_
  attribute \src "simcells.v:2364.13-2364.14"
  wire input 3 \R
  attribute \src "simcells.v:2365.12-2365.13"
  wire output 4 \Q
  attribute \src "simcells.v:2364.7-2364.8"
  wire input 1 \D
  attribute \src "simcells.v:2364.10-2364.11"
  wire input 2 \C
  attribute \src "simcells.v:2366.1-2371.4"
  cell $sdff $auto$ff.cc:266:slice$1919
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2339.1-2348.10"
attribute \cells_not_processed 1
module \$_SDFF_NP0_
  attribute \src "simcells.v:2340.13-2340.14"
  wire input 3 \R
  attribute \src "simcells.v:2341.12-2341.13"
  wire output 4 \Q
  attribute \src "simcells.v:2340.7-2340.8"
  wire input 1 \D
  attribute \src "simcells.v:2340.10-2340.11"
  wire input 2 \C
  attribute \src "simcells.v:2342.1-2347.4"
  cell $sdff $auto$ff.cc:266:slice$1920
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2315.1-2324.10"
attribute \cells_not_processed 1
module \$_SDFF_NN1_
  attribute \src "simcells.v:2316.13-2316.14"
  wire input 3 \R
  attribute \src "simcells.v:2317.12-2317.13"
  wire output 4 \Q
  attribute \src "simcells.v:2316.7-2316.8"
  wire input 1 \D
  attribute \src "simcells.v:2316.10-2316.11"
  wire input 2 \C
  attribute \src "simcells.v:2318.1-2323.4"
  cell $sdff $auto$ff.cc:266:slice$1921
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2291.1-2300.10"
attribute \cells_not_processed 1
module \$_SDFF_NN0_
  attribute \src "simcells.v:2292.13-2292.14"
  wire input 3 \R
  attribute \src "simcells.v:2293.12-2293.13"
  wire output 4 \Q
  attribute \src "simcells.v:2292.7-2292.8"
  wire input 1 \D
  attribute \src "simcells.v:2292.10-2292.11"
  wire input 2 \C
  attribute \src "simcells.v:2294.1-2299.4"
  cell $sdff $auto$ff.cc:266:slice$1922
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2859.1-2868.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP1P_
  attribute \src "simcells.v:2860.13-2860.14"
  wire input 3 \R
  attribute \src "simcells.v:2861.12-2861.13"
  wire output 5 \Q
  attribute \src "simcells.v:2860.16-2860.17"
  wire input 4 \E
  attribute \src "simcells.v:2860.7-2860.8"
  wire input 1 \D
  attribute \src "simcells.v:2860.10-2860.11"
  wire input 2 \C
  attribute \src "simcells.v:2862.1-2867.4"
  cell $sdffe $auto$ff.cc:266:slice$1884
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2834.1-2843.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP1N_
  attribute \src "simcells.v:2835.13-2835.14"
  wire input 3 \R
  attribute \src "simcells.v:2836.12-2836.13"
  wire output 5 \Q
  attribute \src "simcells.v:2835.16-2835.17"
  wire input 4 \E
  attribute \src "simcells.v:2835.7-2835.8"
  wire input 1 \D
  attribute \src "simcells.v:2835.10-2835.11"
  wire input 2 \C
  attribute \src "simcells.v:2837.1-2842.4"
  cell $sdffe $auto$ff.cc:266:slice$1886
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2809.1-2818.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP0P_
  attribute \src "simcells.v:2810.13-2810.14"
  wire input 3 \R
  attribute \src "simcells.v:2811.12-2811.13"
  wire output 5 \Q
  attribute \src "simcells.v:2810.16-2810.17"
  wire input 4 \E
  attribute \src "simcells.v:2810.7-2810.8"
  wire input 1 \D
  attribute \src "simcells.v:2810.10-2810.11"
  wire input 2 \C
  attribute \src "simcells.v:2812.1-2817.4"
  cell $sdffe $auto$ff.cc:266:slice$1888
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2784.1-2793.10"
attribute \cells_not_processed 1
module \$_SDFFE_PP0N_
  attribute \src "simcells.v:2785.13-2785.14"
  wire input 3 \R
  attribute \src "simcells.v:2786.12-2786.13"
  wire output 5 \Q
  attribute \src "simcells.v:2785.16-2785.17"
  wire input 4 \E
  attribute \src "simcells.v:2785.7-2785.8"
  wire input 1 \D
  attribute \src "simcells.v:2785.10-2785.11"
  wire input 2 \C
  attribute \src "simcells.v:2787.1-2792.4"
  cell $sdffe $auto$ff.cc:266:slice$1890
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2759.1-2768.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN1P_
  attribute \src "simcells.v:2760.13-2760.14"
  wire input 3 \R
  attribute \src "simcells.v:2761.12-2761.13"
  wire output 5 \Q
  attribute \src "simcells.v:2760.16-2760.17"
  wire input 4 \E
  attribute \src "simcells.v:2760.7-2760.8"
  wire input 1 \D
  attribute \src "simcells.v:2760.10-2760.11"
  wire input 2 \C
  attribute \src "simcells.v:2762.1-2767.4"
  cell $sdffe $auto$ff.cc:266:slice$1892
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2734.1-2743.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN1N_
  attribute \src "simcells.v:2735.13-2735.14"
  wire input 3 \R
  attribute \src "simcells.v:2736.12-2736.13"
  wire output 5 \Q
  attribute \src "simcells.v:2735.16-2735.17"
  wire input 4 \E
  attribute \src "simcells.v:2735.7-2735.8"
  wire input 1 \D
  attribute \src "simcells.v:2735.10-2735.11"
  wire input 2 \C
  attribute \src "simcells.v:2737.1-2742.4"
  cell $sdffe $auto$ff.cc:266:slice$1894
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2709.1-2718.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN0P_
  attribute \src "simcells.v:2710.13-2710.14"
  wire input 3 \R
  attribute \src "simcells.v:2711.12-2711.13"
  wire output 5 \Q
  attribute \src "simcells.v:2710.16-2710.17"
  wire input 4 \E
  attribute \src "simcells.v:2710.7-2710.8"
  wire input 1 \D
  attribute \src "simcells.v:2710.10-2710.11"
  wire input 2 \C
  attribute \src "simcells.v:2712.1-2717.4"
  cell $sdffe $auto$ff.cc:266:slice$1896
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2684.1-2693.10"
attribute \cells_not_processed 1
module \$_SDFFE_PN0N_
  attribute \src "simcells.v:2685.13-2685.14"
  wire input 3 \R
  attribute \src "simcells.v:2686.12-2686.13"
  wire output 5 \Q
  attribute \src "simcells.v:2685.16-2685.17"
  wire input 4 \E
  attribute \src "simcells.v:2685.7-2685.8"
  wire input 1 \D
  attribute \src "simcells.v:2685.10-2685.11"
  wire input 2 \C
  attribute \src "simcells.v:2687.1-2692.4"
  cell $sdffe $auto$ff.cc:266:slice$1898
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2659.1-2668.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP1P_
  attribute \src "simcells.v:2660.13-2660.14"
  wire input 3 \R
  attribute \src "simcells.v:2661.12-2661.13"
  wire output 5 \Q
  attribute \src "simcells.v:2660.16-2660.17"
  wire input 4 \E
  attribute \src "simcells.v:2660.7-2660.8"
  wire input 1 \D
  attribute \src "simcells.v:2660.10-2660.11"
  wire input 2 \C
  attribute \src "simcells.v:2662.1-2667.4"
  cell $sdffe $auto$ff.cc:266:slice$1900
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2634.1-2643.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP1N_
  attribute \src "simcells.v:2635.13-2635.14"
  wire input 3 \R
  attribute \src "simcells.v:2636.12-2636.13"
  wire output 5 \Q
  attribute \src "simcells.v:2635.16-2635.17"
  wire input 4 \E
  attribute \src "simcells.v:2635.7-2635.8"
  wire input 1 \D
  attribute \src "simcells.v:2635.10-2635.11"
  wire input 2 \C
  attribute \src "simcells.v:2637.1-2642.4"
  cell $sdffe $auto$ff.cc:266:slice$1902
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2609.1-2618.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP0P_
  attribute \src "simcells.v:2610.13-2610.14"
  wire input 3 \R
  attribute \src "simcells.v:2611.12-2611.13"
  wire output 5 \Q
  attribute \src "simcells.v:2610.16-2610.17"
  wire input 4 \E
  attribute \src "simcells.v:2610.7-2610.8"
  wire input 1 \D
  attribute \src "simcells.v:2610.10-2610.11"
  wire input 2 \C
  attribute \src "simcells.v:2612.1-2617.4"
  cell $sdffe $auto$ff.cc:266:slice$1904
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2584.1-2593.10"
attribute \cells_not_processed 1
module \$_SDFFE_NP0N_
  attribute \src "simcells.v:2585.13-2585.14"
  wire input 3 \R
  attribute \src "simcells.v:2586.12-2586.13"
  wire output 5 \Q
  attribute \src "simcells.v:2585.16-2585.17"
  wire input 4 \E
  attribute \src "simcells.v:2585.7-2585.8"
  wire input 1 \D
  attribute \src "simcells.v:2585.10-2585.11"
  wire input 2 \C
  attribute \src "simcells.v:2587.1-2592.4"
  cell $sdffe $auto$ff.cc:266:slice$1906
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2559.1-2568.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN1P_
  attribute \src "simcells.v:2560.13-2560.14"
  wire input 3 \R
  attribute \src "simcells.v:2561.12-2561.13"
  wire output 5 \Q
  attribute \src "simcells.v:2560.16-2560.17"
  wire input 4 \E
  attribute \src "simcells.v:2560.7-2560.8"
  wire input 1 \D
  attribute \src "simcells.v:2560.10-2560.11"
  wire input 2 \C
  attribute \src "simcells.v:2562.1-2567.4"
  cell $sdffe $auto$ff.cc:266:slice$1908
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2534.1-2543.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN1N_
  attribute \src "simcells.v:2535.13-2535.14"
  wire input 3 \R
  attribute \src "simcells.v:2536.12-2536.13"
  wire output 5 \Q
  attribute \src "simcells.v:2535.16-2535.17"
  wire input 4 \E
  attribute \src "simcells.v:2535.7-2535.8"
  wire input 1 \D
  attribute \src "simcells.v:2535.10-2535.11"
  wire input 2 \C
  attribute \src "simcells.v:2537.1-2542.4"
  cell $sdffe $auto$ff.cc:266:slice$1910
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2509.1-2518.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN0P_
  attribute \src "simcells.v:2510.13-2510.14"
  wire input 3 \R
  attribute \src "simcells.v:2511.12-2511.13"
  wire output 5 \Q
  attribute \src "simcells.v:2510.16-2510.17"
  wire input 4 \E
  attribute \src "simcells.v:2510.7-2510.8"
  wire input 1 \D
  attribute \src "simcells.v:2510.10-2510.11"
  wire input 2 \C
  attribute \src "simcells.v:2512.1-2517.4"
  cell $sdffe $auto$ff.cc:266:slice$1912
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2484.1-2493.10"
attribute \cells_not_processed 1
module \$_SDFFE_NN0N_
  attribute \src "simcells.v:2485.13-2485.14"
  wire input 3 \R
  attribute \src "simcells.v:2486.12-2486.13"
  wire output 5 \Q
  attribute \src "simcells.v:2485.16-2485.17"
  wire input 4 \E
  attribute \src "simcells.v:2485.7-2485.8"
  wire input 1 \D
  attribute \src "simcells.v:2485.10-2485.11"
  wire input 2 \C
  attribute \src "simcells.v:2487.1-2492.4"
  cell $sdffe $auto$ff.cc:266:slice$1914
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3289.1-3300.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP1P_
  attribute \src "simcells.v:3290.13-3290.14"
  wire input 3 \R
  attribute \src "simcells.v:3291.12-3291.13"
  wire output 5 \Q
  attribute \src "simcells.v:3290.16-3290.17"
  wire input 4 \E
  attribute \src "simcells.v:3290.7-3290.8"
  wire input 1 \D
  attribute \src "simcells.v:3290.10-3290.11"
  wire input 2 \C
  attribute \src "simcells.v:3292.1-3299.4"
  cell $sdffce $auto$ff.cc:266:slice$1852
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3262.1-3273.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP1N_
  attribute \src "simcells.v:3263.13-3263.14"
  wire input 3 \R
  attribute \src "simcells.v:3264.12-3264.13"
  wire output 5 \Q
  attribute \src "simcells.v:3263.16-3263.17"
  wire input 4 \E
  attribute \src "simcells.v:3263.7-3263.8"
  wire input 1 \D
  attribute \src "simcells.v:3263.10-3263.11"
  wire input 2 \C
  attribute \src "simcells.v:3265.1-3272.4"
  cell $sdffce $auto$ff.cc:266:slice$1854
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3235.1-3246.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP0P_
  attribute \src "simcells.v:3236.13-3236.14"
  wire input 3 \R
  attribute \src "simcells.v:3237.12-3237.13"
  wire output 5 \Q
  attribute \src "simcells.v:3236.16-3236.17"
  wire input 4 \E
  attribute \src "simcells.v:3236.7-3236.8"
  wire input 1 \D
  attribute \src "simcells.v:3236.10-3236.11"
  wire input 2 \C
  attribute \src "simcells.v:3238.1-3245.4"
  cell $sdffce $auto$ff.cc:266:slice$1856
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3208.1-3219.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PP0N_
  attribute \src "simcells.v:3209.13-3209.14"
  wire input 3 \R
  attribute \src "simcells.v:3210.12-3210.13"
  wire output 5 \Q
  attribute \src "simcells.v:3209.16-3209.17"
  wire input 4 \E
  attribute \src "simcells.v:3209.7-3209.8"
  wire input 1 \D
  attribute \src "simcells.v:3209.10-3209.11"
  wire input 2 \C
  attribute \src "simcells.v:3211.1-3218.4"
  cell $sdffce $auto$ff.cc:266:slice$1858
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3181.1-3192.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN1P_
  attribute \src "simcells.v:3182.13-3182.14"
  wire input 3 \R
  attribute \src "simcells.v:3183.12-3183.13"
  wire output 5 \Q
  attribute \src "simcells.v:3182.16-3182.17"
  wire input 4 \E
  attribute \src "simcells.v:3182.7-3182.8"
  wire input 1 \D
  attribute \src "simcells.v:3182.10-3182.11"
  wire input 2 \C
  attribute \src "simcells.v:3184.1-3191.4"
  cell $sdffce $auto$ff.cc:266:slice$1860
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3154.1-3165.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN1N_
  attribute \src "simcells.v:3155.13-3155.14"
  wire input 3 \R
  attribute \src "simcells.v:3156.12-3156.13"
  wire output 5 \Q
  attribute \src "simcells.v:3155.16-3155.17"
  wire input 4 \E
  attribute \src "simcells.v:3155.7-3155.8"
  wire input 1 \D
  attribute \src "simcells.v:3155.10-3155.11"
  wire input 2 \C
  attribute \src "simcells.v:3157.1-3164.4"
  cell $sdffce $auto$ff.cc:266:slice$1862
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3127.1-3138.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN0P_
  attribute \src "simcells.v:3128.13-3128.14"
  wire input 3 \R
  attribute \src "simcells.v:3129.12-3129.13"
  wire output 5 \Q
  attribute \src "simcells.v:3128.16-3128.17"
  wire input 4 \E
  attribute \src "simcells.v:3128.7-3128.8"
  wire input 1 \D
  attribute \src "simcells.v:3128.10-3128.11"
  wire input 2 \C
  attribute \src "simcells.v:3130.1-3137.4"
  cell $sdffce $auto$ff.cc:266:slice$1864
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3100.1-3111.10"
attribute \cells_not_processed 1
module \$_SDFFCE_PN0N_
  attribute \src "simcells.v:3101.13-3101.14"
  wire input 3 \R
  attribute \src "simcells.v:3102.12-3102.13"
  wire output 5 \Q
  attribute \src "simcells.v:3101.16-3101.17"
  wire input 4 \E
  attribute \src "simcells.v:3101.7-3101.8"
  wire input 1 \D
  attribute \src "simcells.v:3101.10-3101.11"
  wire input 2 \C
  attribute \src "simcells.v:3103.1-3110.4"
  cell $sdffce $auto$ff.cc:266:slice$1866
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3073.1-3084.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP1P_
  attribute \src "simcells.v:3074.13-3074.14"
  wire input 3 \R
  attribute \src "simcells.v:3075.12-3075.13"
  wire output 5 \Q
  attribute \src "simcells.v:3074.16-3074.17"
  wire input 4 \E
  attribute \src "simcells.v:3074.7-3074.8"
  wire input 1 \D
  attribute \src "simcells.v:3074.10-3074.11"
  wire input 2 \C
  attribute \src "simcells.v:3076.1-3083.4"
  cell $sdffce $auto$ff.cc:266:slice$1868
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3046.1-3057.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP1N_
  attribute \src "simcells.v:3047.13-3047.14"
  wire input 3 \R
  attribute \src "simcells.v:3048.12-3048.13"
  wire output 5 \Q
  attribute \src "simcells.v:3047.16-3047.17"
  wire input 4 \E
  attribute \src "simcells.v:3047.7-3047.8"
  wire input 1 \D
  attribute \src "simcells.v:3047.10-3047.11"
  wire input 2 \C
  attribute \src "simcells.v:3049.1-3056.4"
  cell $sdffce $auto$ff.cc:266:slice$1870
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:3019.1-3030.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP0P_
  attribute \src "simcells.v:3020.13-3020.14"
  wire input 3 \R
  attribute \src "simcells.v:3021.12-3021.13"
  wire output 5 \Q
  attribute \src "simcells.v:3020.16-3020.17"
  wire input 4 \E
  attribute \src "simcells.v:3020.7-3020.8"
  wire input 1 \D
  attribute \src "simcells.v:3020.10-3020.11"
  wire input 2 \C
  attribute \src "simcells.v:3022.1-3029.4"
  cell $sdffce $auto$ff.cc:266:slice$1872
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2992.1-3003.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NP0N_
  attribute \src "simcells.v:2993.13-2993.14"
  wire input 3 \R
  attribute \src "simcells.v:2994.12-2994.13"
  wire output 5 \Q
  attribute \src "simcells.v:2993.16-2993.17"
  wire input 4 \E
  attribute \src "simcells.v:2993.7-2993.8"
  wire input 1 \D
  attribute \src "simcells.v:2993.10-2993.11"
  wire input 2 \C
  attribute \src "simcells.v:2995.1-3002.4"
  cell $sdffce $auto$ff.cc:266:slice$1874
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2965.1-2976.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN1P_
  attribute \src "simcells.v:2966.13-2966.14"
  wire input 3 \R
  attribute \src "simcells.v:2967.12-2967.13"
  wire output 5 \Q
  attribute \src "simcells.v:2966.16-2966.17"
  wire input 4 \E
  attribute \src "simcells.v:2966.7-2966.8"
  wire input 1 \D
  attribute \src "simcells.v:2966.10-2966.11"
  wire input 2 \C
  attribute \src "simcells.v:2968.1-2975.4"
  cell $sdffce $auto$ff.cc:266:slice$1876
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2938.1-2949.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN1N_
  attribute \src "simcells.v:2939.13-2939.14"
  wire input 3 \R
  attribute \src "simcells.v:2940.12-2940.13"
  wire output 5 \Q
  attribute \src "simcells.v:2939.16-2939.17"
  wire input 4 \E
  attribute \src "simcells.v:2939.7-2939.8"
  wire input 1 \D
  attribute \src "simcells.v:2939.10-2939.11"
  wire input 2 \C
  attribute \src "simcells.v:2941.1-2948.4"
  cell $sdffce $auto$ff.cc:266:slice$1878
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'1
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2911.1-2922.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN0P_
  attribute \src "simcells.v:2912.13-2912.14"
  wire input 3 \R
  attribute \src "simcells.v:2913.12-2913.13"
  wire output 5 \Q
  attribute \src "simcells.v:2912.16-2912.17"
  wire input 4 \E
  attribute \src "simcells.v:2912.7-2912.8"
  wire input 1 \D
  attribute \src "simcells.v:2912.10-2912.11"
  wire input 2 \C
  attribute \src "simcells.v:2914.1-2921.4"
  cell $sdffce $auto$ff.cc:266:slice$1880
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:2884.1-2895.10"
attribute \cells_not_processed 1
module \$_SDFFCE_NN0N_
  attribute \src "simcells.v:2885.13-2885.14"
  wire input 3 \R
  attribute \src "simcells.v:2886.12-2886.13"
  wire output 5 \Q
  attribute \src "simcells.v:2885.16-2885.17"
  wire input 4 \E
  attribute \src "simcells.v:2885.7-2885.8"
  wire input 1 \D
  attribute \src "simcells.v:2885.10-2885.11"
  wire input 2 \C
  attribute \src "simcells.v:2887.1-2894.4"
  cell $sdffce $auto$ff.cc:266:slice$1882
    parameter \WIDTH 1
    parameter \SRST_VALUE 1'0
    parameter \SRST_POLARITY 0
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SRST \R
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:118.1-122.10"
attribute \cells_not_processed 1
module \$_OR_
  attribute \src "simcells.v:120.8-120.9"
  wire output 3 \Y
  attribute \src "simcells.v:119.10-119.11"
  wire input 2 \B
  attribute \src "simcells.v:119.7-119.8"
  wire input 1 \A
  attribute \src "simcells.v:121.12-121.17"
  cell $or $or$simcells.v:121$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:218.1-222.10"
attribute \cells_not_processed 1
module \$_ORNOT_
  attribute \src "simcells.v:220.8-220.9"
  wire output 3 \Y
  attribute \src "simcells.v:219.10-219.11"
  wire input 2 \B
  attribute \src "simcells.v:219.7-219.8"
  wire input 1 \A
  attribute \src "simcells.v:221.17-221.19"
  wire $not$simcells.v:221$13_Y
  attribute \src "simcells.v:221.12-221.20"
  cell $or $or$simcells.v:221$14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B $not$simcells.v:221$13_Y
    connect \A \A
  end
  attribute \src "simcells.v:221.17-221.19"
  cell $not $not$simcells.v:221$13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$simcells.v:221$13_Y
    connect \A \B
  end
end
attribute \src "simcells.v:455.1-459.10"
attribute \cells_not_processed 1
module \$_OAI4_
  attribute \src "simcells.v:457.8-457.9"
  wire output 5 \Y
  attribute \src "simcells.v:456.16-456.17"
  wire input 4 \D
  attribute \src "simcells.v:456.13-456.14"
  wire input 3 \C
  attribute \src "simcells.v:456.10-456.11"
  wire input 2 \B
  attribute \src "simcells.v:456.7-456.8"
  wire input 1 \A
  attribute \src "simcells.v:458.25-458.30"
  wire $or$simcells.v:458$55_Y
  attribute \src "simcells.v:458.15-458.20"
  wire $or$simcells.v:458$54_Y
  attribute \src "simcells.v:458.14-458.31"
  wire $and$simcells.v:458$56_Y
  attribute \src "simcells.v:458.25-458.30"
  cell $or $or$simcells.v:458$55
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:458$55_Y
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:458.15-458.20"
  cell $or $or$simcells.v:458$54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:458$54_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:458.12-458.32"
  cell $not $not$simcells.v:458$57
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:458$56_Y
  end
  attribute \src "simcells.v:458.14-458.31"
  cell $and $and$simcells.v:458$56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:458$56_Y
    connect \B $or$simcells.v:458$55_Y
    connect \A $or$simcells.v:458$54_Y
  end
end
attribute \src "simcells.v:391.1-395.10"
attribute \cells_not_processed 1
module \$_OAI3_
  attribute \src "simcells.v:393.8-393.9"
  wire output 4 \Y
  attribute \src "simcells.v:392.13-392.14"
  wire input 3 \C
  attribute \src "simcells.v:392.10-392.11"
  wire input 2 \B
  attribute \src "simcells.v:392.7-392.8"
  wire input 1 \A
  attribute \src "simcells.v:394.15-394.20"
  wire $or$simcells.v:394$47_Y
  attribute \src "simcells.v:394.14-394.25"
  wire $and$simcells.v:394$48_Y
  attribute \src "simcells.v:394.15-394.20"
  cell $or $or$simcells.v:394$47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:394$47_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:394.12-394.26"
  cell $not $not$simcells.v:394$49
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:394$48_Y
  end
  attribute \src "simcells.v:394.14-394.25"
  cell $and $and$simcells.v:394$48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:394$48_Y
    connect \B \C
    connect \A $or$simcells.v:394$47_Y
  end
end
attribute \src "simcells.v:58.1-62.10"
attribute \cells_not_processed 1
module \$_NOT_
  attribute \src "simcells.v:60.8-60.9"
  wire output 2 \Y
  attribute \src "simcells.v:59.7-59.8"
  wire input 1 \A
  attribute \src "simcells.v:61.12-61.14"
  cell $not $not$simcells.v:61$1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A \A
  end
end
attribute \src "simcells.v:138.1-142.10"
attribute \cells_not_processed 1
module \$_NOR_
  attribute \src "simcells.v:140.8-140.9"
  wire output 3 \Y
  attribute \src "simcells.v:139.10-139.11"
  wire input 2 \B
  attribute \src "simcells.v:139.7-139.8"
  wire input 1 \A
  attribute \src "simcells.v:141.14-141.19"
  wire $or$simcells.v:141$6_Y
  attribute \src "simcells.v:141.14-141.19"
  cell $or $or$simcells.v:141$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:141$6_Y
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:141.12-141.20"
  cell $not $not$simcells.v:141$7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:141$6_Y
  end
end
attribute \src "simcells.v:256.1-260.10"
attribute \cells_not_processed 1
module \$_NMUX_
  attribute \src "simcells.v:258.8-258.9"
  wire output 4 \Y
  attribute \src "simcells.v:257.13-257.14"
  wire input 3 \S
  attribute \src "simcells.v:257.10-257.11"
  wire input 2 \B
  attribute \src "simcells.v:257.7-257.8"
  wire input 1 \A
  attribute \src "simcells.v:259.21-259.23"
  wire $logic_not$simcells.v:259$17_Y
  attribute \src "simcells.v:259.16-259.18"
  wire $logic_not$simcells.v:259$16_Y
  attribute \src "simcells.v:259.12-259.23"
  cell $mux $ternary$simcells.v:259$18
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \S
    connect \B $logic_not$simcells.v:259$16_Y
    connect \A $logic_not$simcells.v:259$17_Y
  end
  attribute \src "simcells.v:259.21-259.23"
  cell $logic_not $logic_not$simcells.v:259$17
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:259$17_Y
    connect \A \A
  end
  attribute \src "simcells.v:259.16-259.18"
  cell $logic_not $logic_not$simcells.v:259$16
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$simcells.v:259$16_Y
    connect \A \B
  end
end
attribute \src "simcells.v:98.1-102.10"
attribute \cells_not_processed 1
module \$_NAND_
  attribute \src "simcells.v:100.8-100.9"
  wire output 3 \Y
  attribute \src "simcells.v:99.10-99.11"
  wire input 2 \B
  attribute \src "simcells.v:99.7-99.8"
  wire input 1 \A
  attribute \src "simcells.v:101.14-101.19"
  wire $and$simcells.v:101$3_Y
  attribute \src "simcells.v:101.12-101.20"
  cell $not $not$simcells.v:101$4
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $and$simcells.v:101$3_Y
  end
  attribute \src "simcells.v:101.14-101.19"
  cell $and $and$simcells.v:101$3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:101$3_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:236.1-240.10"
attribute \cells_not_processed 1
module \$_MUX_
  attribute \src "simcells.v:238.8-238.9"
  wire output 4 \Y
  attribute \src "simcells.v:237.13-237.14"
  wire input 3 \S
  attribute \src "simcells.v:237.10-237.11"
  wire input 2 \B
  attribute \src "simcells.v:237.7-237.8"
  wire input 1 \A
  attribute \src "simcells.v:239.12-239.21"
  cell $mux $ternary$simcells.v:239$15
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:301.1-308.10"
attribute \cells_not_processed 1
module \$_MUX8_
  attribute \src "simcells.v:303.8-303.9"
  wire output 12 \Y
  attribute \src "simcells.v:302.37-302.38"
  wire input 11 \U
  attribute \src "simcells.v:302.34-302.35"
  wire input 10 \T
  attribute \src "simcells.v:302.31-302.32"
  wire input 9 \S
  attribute \src "simcells.v:302.28-302.29"
  wire input 8 \H
  attribute \src "simcells.v:302.25-302.26"
  wire input 7 \G
  attribute \src "simcells.v:302.22-302.23"
  wire input 6 \F
  attribute \src "simcells.v:302.19-302.20"
  wire input 5 \E
  attribute \src "simcells.v:302.16-302.17"
  wire input 4 \D
  attribute \src "simcells.v:302.13-302.14"
  wire input 3 \C
  attribute \src "simcells.v:302.10-302.11"
  wire input 2 \B
  attribute \src "simcells.v:302.7-302.8"
  wire input 1 \A
  attribute \src "simcells.v:307.21-307.30"
  wire $ternary$simcells.v:307$26_Y
  attribute \src "simcells.v:306.16-307.31"
  wire $ternary$simcells.v:306$27_Y
  attribute \src "simcells.v:306.21-306.30"
  wire $ternary$simcells.v:306$25_Y
  attribute \src "simcells.v:305.21-305.30"
  wire $ternary$simcells.v:305$23_Y
  attribute \src "simcells.v:304.16-305.31"
  wire $ternary$simcells.v:304$24_Y
  attribute \src "simcells.v:304.21-304.30"
  wire $ternary$simcells.v:304$22_Y
  attribute \src "simcells.v:307.21-307.30"
  cell $mux $ternary$simcells.v:307$26
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:307$26_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:306.16-307.31"
  cell $mux $ternary$simcells.v:306$27
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:306$27_Y
    connect \S \T
    connect \B $ternary$simcells.v:306$25_Y
    connect \A $ternary$simcells.v:307$26_Y
  end
  attribute \src "simcells.v:306.21-306.30"
  cell $mux $ternary$simcells.v:306$25
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:306$25_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:305.21-305.30"
  cell $mux $ternary$simcells.v:305$23
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:305$23_Y
    connect \S \S
    connect \B \F
    connect \A \E
  end
  attribute \src "simcells.v:304.12-307.31"
  cell $mux $ternary$simcells.v:304$28
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \U
    connect \B $ternary$simcells.v:304$24_Y
    connect \A $ternary$simcells.v:306$27_Y
  end
  attribute \src "simcells.v:304.16-305.31"
  cell $mux $ternary$simcells.v:304$24
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:304$24_Y
    connect \S \T
    connect \B $ternary$simcells.v:304$22_Y
    connect \A $ternary$simcells.v:305$23_Y
  end
  attribute \src "simcells.v:304.21-304.30"
  cell $mux $ternary$simcells.v:304$22
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:304$22_Y
    connect \S \S
    connect \B \H
    connect \A \G
  end
end
attribute \src "simcells.v:276.1-281.10"
attribute \cells_not_processed 1
module \$_MUX4_
  attribute \src "simcells.v:278.8-278.9"
  wire output 7 \Y
  attribute \src "simcells.v:277.22-277.23"
  wire input 6 \T
  attribute \src "simcells.v:277.19-277.20"
  wire input 5 \S
  attribute \src "simcells.v:277.16-277.17"
  wire input 4 \D
  attribute \src "simcells.v:277.13-277.14"
  wire input 3 \C
  attribute \src "simcells.v:277.10-277.11"
  wire input 2 \B
  attribute \src "simcells.v:277.7-277.8"
  wire input 1 \A
  attribute \src "simcells.v:280.17-280.26"
  wire $ternary$simcells.v:280$20_Y
  attribute \src "simcells.v:279.17-279.26"
  wire $ternary$simcells.v:279$19_Y
  attribute \src "simcells.v:280.17-280.26"
  cell $mux $ternary$simcells.v:280$20
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:280$20_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:279.12-280.27"
  cell $mux $ternary$simcells.v:279$21
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \T
    connect \B $ternary$simcells.v:279$19_Y
    connect \A $ternary$simcells.v:280$20_Y
  end
  attribute \src "simcells.v:279.17-279.26"
  cell $mux $ternary$simcells.v:279$19
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:279$19_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
end
attribute \src "simcells.v:336.1-347.10"
attribute \cells_not_processed 1
module \$_MUX16_
  attribute \src "simcells.v:338.8-338.9"
  wire output 21 \Y
  attribute \src "simcells.v:337.64-337.65"
  wire input 20 \V
  attribute \src "simcells.v:337.61-337.62"
  wire input 19 \U
  attribute \src "simcells.v:337.58-337.59"
  wire input 18 \T
  attribute \src "simcells.v:337.55-337.56"
  wire input 17 \S
  attribute \src "simcells.v:337.52-337.53"
  wire input 16 \P
  attribute \src "simcells.v:337.49-337.50"
  wire input 15 \O
  attribute \src "simcells.v:337.46-337.47"
  wire input 14 \N
  attribute \src "simcells.v:337.43-337.44"
  wire input 13 \M
  attribute \src "simcells.v:337.40-337.41"
  wire input 12 \L
  attribute \src "simcells.v:337.37-337.38"
  wire input 11 \K
  attribute \src "simcells.v:337.34-337.35"
  wire input 10 \J
  attribute \src "simcells.v:337.31-337.32"
  wire input 9 \I
  attribute \src "simcells.v:337.28-337.29"
  wire input 8 \H
  attribute \src "simcells.v:337.25-337.26"
  wire input 7 \G
  attribute \src "simcells.v:337.22-337.23"
  wire input 6 \F
  attribute \src "simcells.v:337.19-337.20"
  wire input 5 \E
  attribute \src "simcells.v:337.16-337.17"
  wire input 4 \D
  attribute \src "simcells.v:337.13-337.14"
  wire input 3 \C
  attribute \src "simcells.v:337.10-337.11"
  wire input 2 \B
  attribute \src "simcells.v:337.7-337.8"
  wire input 1 \A
  attribute \src "simcells.v:346.25-346.34"
  wire $ternary$simcells.v:346$40_Y
  attribute \src "simcells.v:345.20-346.35"
  wire $ternary$simcells.v:345$41_Y
  attribute \src "simcells.v:345.25-345.34"
  wire $ternary$simcells.v:345$39_Y
  attribute \src "simcells.v:344.25-344.34"
  wire $ternary$simcells.v:344$37_Y
  attribute \src "simcells.v:343.16-346.35"
  wire $ternary$simcells.v:343$42_Y
  attribute \src "simcells.v:343.20-344.35"
  wire $ternary$simcells.v:343$38_Y
  attribute \src "simcells.v:343.25-343.34"
  wire $ternary$simcells.v:343$36_Y
  attribute \src "simcells.v:342.25-342.34"
  wire $ternary$simcells.v:342$33_Y
  attribute \src "simcells.v:341.20-342.35"
  wire $ternary$simcells.v:341$34_Y
  attribute \src "simcells.v:341.25-341.34"
  wire $ternary$simcells.v:341$32_Y
  attribute \src "simcells.v:340.25-340.34"
  wire $ternary$simcells.v:340$30_Y
  attribute \src "simcells.v:339.16-342.35"
  wire $ternary$simcells.v:339$35_Y
  attribute \src "simcells.v:339.20-340.35"
  wire $ternary$simcells.v:339$31_Y
  attribute \src "simcells.v:339.25-339.34"
  wire $ternary$simcells.v:339$29_Y
  attribute \src "simcells.v:346.25-346.34"
  cell $mux $ternary$simcells.v:346$40
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:346$40_Y
    connect \S \S
    connect \B \B
    connect \A \A
  end
  attribute \src "simcells.v:345.20-346.35"
  cell $mux $ternary$simcells.v:345$41
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:345$41_Y
    connect \S \T
    connect \B $ternary$simcells.v:345$39_Y
    connect \A $ternary$simcells.v:346$40_Y
  end
  attribute \src "simcells.v:345.25-345.34"
  cell $mux $ternary$simcells.v:345$39
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:345$39_Y
    connect \S \S
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:344.25-344.34"
  cell $mux $ternary$simcells.v:344$37
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:344$37_Y
    connect \S \S
    connect \B \F
    connect \A \E
  end
  attribute \src "simcells.v:343.16-346.35"
  cell $mux $ternary$simcells.v:343$42
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$42_Y
    connect \S \U
    connect \B $ternary$simcells.v:343$38_Y
    connect \A $ternary$simcells.v:345$41_Y
  end
  attribute \src "simcells.v:343.20-344.35"
  cell $mux $ternary$simcells.v:343$38
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$38_Y
    connect \S \T
    connect \B $ternary$simcells.v:343$36_Y
    connect \A $ternary$simcells.v:344$37_Y
  end
  attribute \src "simcells.v:343.25-343.34"
  cell $mux $ternary$simcells.v:343$36
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:343$36_Y
    connect \S \S
    connect \B \H
    connect \A \G
  end
  attribute \src "simcells.v:342.25-342.34"
  cell $mux $ternary$simcells.v:342$33
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:342$33_Y
    connect \S \S
    connect \B \J
    connect \A \I
  end
  attribute \src "simcells.v:341.20-342.35"
  cell $mux $ternary$simcells.v:341$34
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:341$34_Y
    connect \S \T
    connect \B $ternary$simcells.v:341$32_Y
    connect \A $ternary$simcells.v:342$33_Y
  end
  attribute \src "simcells.v:341.25-341.34"
  cell $mux $ternary$simcells.v:341$32
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:341$32_Y
    connect \S \S
    connect \B \L
    connect \A \K
  end
  attribute \src "simcells.v:340.25-340.34"
  cell $mux $ternary$simcells.v:340$30
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:340$30_Y
    connect \S \S
    connect \B \N
    connect \A \M
  end
  attribute \src "simcells.v:339.12-346.35"
  cell $mux $ternary$simcells.v:339$43
    parameter \WIDTH 1
    connect \Y \Y
    connect \S \V
    connect \B $ternary$simcells.v:339$35_Y
    connect \A $ternary$simcells.v:343$42_Y
  end
  attribute \src "simcells.v:339.16-342.35"
  cell $mux $ternary$simcells.v:339$35
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$35_Y
    connect \S \U
    connect \B $ternary$simcells.v:339$31_Y
    connect \A $ternary$simcells.v:341$34_Y
  end
  attribute \src "simcells.v:339.20-340.35"
  cell $mux $ternary$simcells.v:339$31
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$31_Y
    connect \S \T
    connect \B $ternary$simcells.v:339$29_Y
    connect \A $ternary$simcells.v:340$30_Y
  end
  attribute \src "simcells.v:339.25-339.34"
  cell $mux $ternary$simcells.v:339$29
    parameter \WIDTH 1
    connect \Y $ternary$simcells.v:339$29_Y
    connect \S \S
    connect \B \P
    connect \A \O
  end
end
attribute \src "simcells.v:3335.1-3342.10"
attribute \cells_not_processed 1
module \$_DLATCH_P_
  attribute \src "simcells.v:3337.12-3337.13"
  wire output 3 \Q
  attribute \src "simcells.v:3336.7-3336.8"
  wire input 1 \E
  attribute \src "simcells.v:3336.10-3336.11"
  wire input 2 \D
  attribute \src "simcells.v:3338.1-3341.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1203
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
  end
end
attribute \src "simcells.v:3525.1-3534.10"
attribute \cells_not_processed 1
module \$_DLATCH_PP1_
  attribute \src "simcells.v:3526.10-3526.11"
  wire input 2 \R
  attribute \src "simcells.v:3527.12-3527.13"
  wire output 4 \Q
  attribute \src "simcells.v:3526.7-3526.8"
  wire input 1 \E
  attribute \src "simcells.v:3526.13-3526.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1068
  wire $auto$rtlil.cc:3135:Not$1056
  wire $auto$rtlil.cc:3135:Not$1054
  attribute \src "simcells.v:3528.1-3533.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3529.6-3529.12|simcells.v:3529.2-3532.10"
  attribute \full_case 1
  cell $mux $procmux$502
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3528.1-3533.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1051
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1068
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3528.1-3533.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1065
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1068
    connect \B $auto$rtlil.cc:3135:Not$1056
    connect \A $auto$rtlil.cc:3135:Not$1054
  end
  attribute \src "simcells.v:3528.1-3533.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1055
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1056
    connect \A \E
  end
  attribute \src "simcells.v:3528.1-3533.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1053
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1054
    connect \A \R
  end
end
attribute \src "simcells.v:3501.1-3510.10"
attribute \cells_not_processed 1
module \$_DLATCH_PP0_
  attribute \src "simcells.v:3502.10-3502.11"
  wire input 2 \R
  attribute \src "simcells.v:3503.12-3503.13"
  wire output 4 \Q
  attribute \src "simcells.v:3502.7-3502.8"
  wire input 1 \E
  attribute \src "simcells.v:3502.13-3502.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1087
  wire $auto$rtlil.cc:3135:Not$1075
  wire $auto$rtlil.cc:3135:Not$1073
  attribute \src "simcells.v:3504.1-3509.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3505.6-3505.12|simcells.v:3505.2-3508.10"
  attribute \full_case 1
  cell $mux $procmux$507
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A \D
  end
  attribute \src "simcells.v:3504.1-3509.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1070
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1087
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3504.1-3509.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1084
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1087
    connect \B $auto$rtlil.cc:3135:Not$1075
    connect \A $auto$rtlil.cc:3135:Not$1073
  end
  attribute \src "simcells.v:3504.1-3509.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1074
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1075
    connect \A \E
  end
  attribute \src "simcells.v:3504.1-3509.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1072
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1073
    connect \A \R
  end
end
attribute \src "simcells.v:3477.1-3486.10"
attribute \cells_not_processed 1
module \$_DLATCH_PN1_
  attribute \src "simcells.v:3478.10-3478.11"
  wire input 2 \R
  attribute \src "simcells.v:3479.12-3479.13"
  wire output 4 \Q
  attribute \src "simcells.v:3478.7-3478.8"
  wire input 1 \E
  attribute \src "simcells.v:3478.13-3478.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1106
  wire $auto$rtlil.cc:3135:Not$1094
  attribute \src "simcells.v:3480.1-3485.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3481.6-3481.12|simcells.v:3481.2-3484.10"
  attribute \full_case 1
  cell $mux $procmux$512
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3480.1-3485.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1089
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1106
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3480.1-3485.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1103
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1106
    connect \B $auto$rtlil.cc:3135:Not$1094
    connect \A \R
  end
  attribute \src "simcells.v:3480.1-3485.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1093
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1094
    connect \A \E
  end
end
attribute \src "simcells.v:3453.1-3462.10"
attribute \cells_not_processed 1
module \$_DLATCH_PN0_
  attribute \src "simcells.v:3454.10-3454.11"
  wire input 2 \R
  attribute \src "simcells.v:3455.12-3455.13"
  wire output 4 \Q
  attribute \src "simcells.v:3454.7-3454.8"
  wire input 1 \E
  attribute \src "simcells.v:3454.13-3454.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1125
  wire $auto$rtlil.cc:3135:Not$1113
  attribute \src "simcells.v:3456.1-3461.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3457.6-3457.12|simcells.v:3457.2-3460.10"
  attribute \full_case 1
  cell $mux $procmux$517
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B \D
    connect \A 1'0
  end
  attribute \src "simcells.v:3456.1-3461.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1108
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1125
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3456.1-3461.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1122
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1125
    connect \B $auto$rtlil.cc:3135:Not$1113
    connect \A \R
  end
  attribute \src "simcells.v:3456.1-3461.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1112
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1113
    connect \A \E
  end
end
attribute \src "simcells.v:3314.1-3321.10"
attribute \cells_not_processed 1
module \$_DLATCH_N_
  attribute \src "simcells.v:3316.12-3316.13"
  wire output 3 \Q
  attribute \src "simcells.v:3315.7-3315.8"
  wire input 1 \E
  attribute \src "simcells.v:3315.10-3315.11"
  wire input 2 \D
  attribute \src "simcells.v:3317.1-3320.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1214
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
  end
end
attribute \src "simcells.v:3429.1-3438.10"
attribute \cells_not_processed 1
module \$_DLATCH_NP1_
  attribute \src "simcells.v:3430.10-3430.11"
  wire input 2 \R
  attribute \src "simcells.v:3431.12-3431.13"
  wire output 4 \Q
  attribute \src "simcells.v:3430.7-3430.8"
  wire input 1 \E
  attribute \src "simcells.v:3430.13-3430.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1144
  wire $auto$rtlil.cc:3135:Not$1130
  attribute \src "simcells.v:3432.1-3437.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3433.6-3433.12|simcells.v:3433.2-3436.10"
  attribute \full_case 1
  cell $mux $procmux$522
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3432.1-3437.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1127
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1144
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3432.1-3437.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1141
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1144
    connect \B \E
    connect \A $auto$rtlil.cc:3135:Not$1130
  end
  attribute \src "simcells.v:3432.1-3437.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1129
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1130
    connect \A \R
  end
end
attribute \src "simcells.v:3405.1-3414.10"
attribute \cells_not_processed 1
module \$_DLATCH_NP0_
  attribute \src "simcells.v:3406.10-3406.11"
  wire input 2 \R
  attribute \src "simcells.v:3407.12-3407.13"
  wire output 4 \Q
  attribute \src "simcells.v:3406.7-3406.8"
  wire input 1 \E
  attribute \src "simcells.v:3406.13-3406.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1163
  wire $auto$rtlil.cc:3135:Not$1149
  attribute \src "simcells.v:3408.1-3413.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3409.6-3409.12|simcells.v:3409.2-3412.10"
  attribute \full_case 1
  cell $mux $procmux$527
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A \D
  end
  attribute \src "simcells.v:3408.1-3413.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1146
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1163
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3408.1-3413.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1160
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1163
    connect \B \E
    connect \A $auto$rtlil.cc:3135:Not$1149
  end
  attribute \src "simcells.v:3408.1-3413.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$1148
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1149
    connect \A \R
  end
end
attribute \src "simcells.v:3381.1-3390.10"
attribute \cells_not_processed 1
module \$_DLATCH_NN1_
  attribute \src "simcells.v:3382.10-3382.11"
  wire input 2 \R
  attribute \src "simcells.v:3383.12-3383.13"
  wire output 4 \Q
  attribute \src "simcells.v:3382.7-3382.8"
  wire input 1 \E
  attribute \src "simcells.v:3382.13-3382.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1182
  attribute \src "simcells.v:3384.1-3389.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3385.6-3385.12|simcells.v:3385.2-3388.10"
  attribute \full_case 1
  cell $mux $procmux$532
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3384.1-3389.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1165
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1182
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3384.1-3389.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1182
    connect \B \E
    connect \A \R
  end
end
attribute \src "simcells.v:3357.1-3366.10"
attribute \cells_not_processed 1
module \$_DLATCH_NN0_
  attribute \src "simcells.v:3358.10-3358.11"
  wire input 2 \R
  attribute \src "simcells.v:3359.12-3359.13"
  wire output 4 \Q
  attribute \src "simcells.v:3358.7-3358.8"
  wire input 1 \E
  attribute \src "simcells.v:3358.13-3358.14"
  wire input 3 \D
  wire $auto$rtlil.cc:3139:ReduceOr$1201
  attribute \src "simcells.v:3360.1-3365.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3361.6-3361.12|simcells.v:3361.2-3364.10"
  attribute \full_case 1
  cell $mux $procmux$537
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B \D
    connect \A 1'0
  end
  attribute \src "simcells.v:3360.1-3365.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1184
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1201
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3360.1-3365.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1198
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1201
    connect \B \E
    connect \A \R
  end
end
attribute \src "simcells.v:3747.1-3758.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PPP_
  attribute \src "simcells.v:3748.10-3748.11"
  wire input 2 \S
  attribute \src "simcells.v:3748.13-3748.14"
  wire input 3 \R
  attribute \src "simcells.v:3749.12-3749.13"
  wire output 5 \Q
  attribute \src "simcells.v:3748.7-3748.8"
  wire input 1 \E
  attribute \src "simcells.v:3748.16-3748.17"
  wire input 4 \D
  wire $procmux$438_Y
  wire $auto$rtlil.cc:3139:ReduceOr$860
  wire $auto$rtlil.cc:3139:ReduceOr$854
  wire $auto$rtlil.cc:3135:Not$842
  wire $auto$rtlil.cc:3135:Not$840
  wire $auto$rtlil.cc:3135:Not$838
  attribute \src "simcells.v:3750.1-3757.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3751.6-3751.12|simcells.v:3751.2-3756.10"
  attribute \full_case 1
  cell $mux $procmux$441
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A $procmux$438_Y
  end
  attribute \src "simcells.v:3753.11-3753.17|simcells.v:3753.7-3756.10"
  attribute \full_case 1
  cell $mux $procmux$438
    parameter \WIDTH 1
    connect \Y $procmux$438_Y
    connect \S \S
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$835
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$860
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$857
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$860
    connect \B $auto$rtlil.cc:3139:ReduceOr$854
    connect \A $auto$rtlil.cc:3135:Not$838
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$851
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$854
    connect \B $auto$rtlil.cc:3135:Not$842
    connect \A $auto$rtlil.cc:3135:Not$840
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$841
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$842
    connect \A \E
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$839
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$840
    connect \A \S
  end
  attribute \src "simcells.v:3750.1-3757.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$837
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$838
    connect \A \R
  end
end
attribute \src "simcells.v:3719.1-3730.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PPN_
  attribute \src "simcells.v:3720.10-3720.11"
  wire input 2 \S
  attribute \src "simcells.v:3720.13-3720.14"
  wire input 3 \R
  attribute \src "simcells.v:3721.12-3721.13"
  wire output 5 \Q
  attribute \src "simcells.v:3720.7-3720.8"
  wire input 1 \E
  attribute \src "simcells.v:3720.16-3720.17"
  wire input 4 \D
  wire $procmux$446_Y
  wire $auto$rtlil.cc:3139:ReduceOr$887
  wire $auto$rtlil.cc:3139:ReduceOr$881
  wire $auto$rtlil.cc:3135:Not$869
  wire $auto$rtlil.cc:3135:Not$867
  attribute \src "simcells.v:3722.1-3729.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3723.6-3723.12|simcells.v:3723.2-3728.10"
  attribute \full_case 1
  cell $mux $procmux$449
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B $procmux$446_Y
    connect \A 1'0
  end
  attribute \src "simcells.v:3725.11-3725.17|simcells.v:3725.7-3728.10"
  attribute \full_case 1
  cell $mux $procmux$446
    parameter \WIDTH 1
    connect \Y $procmux$446_Y
    connect \S \S
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3722.1-3729.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$862
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$887
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3722.1-3729.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$884
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$887
    connect \B $auto$rtlil.cc:3139:ReduceOr$881
    connect \A \R
  end
  attribute \src "simcells.v:3722.1-3729.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$878
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$881
    connect \B $auto$rtlil.cc:3135:Not$869
    connect \A $auto$rtlil.cc:3135:Not$867
  end
  attribute \src "simcells.v:3722.1-3729.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$868
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$869
    connect \A \E
  end
  attribute \src "simcells.v:3722.1-3729.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$866
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$867
    connect \A \S
  end
end
attribute \src "simcells.v:3691.1-3702.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PNP_
  attribute \src "simcells.v:3692.10-3692.11"
  wire input 2 \S
  attribute \src "simcells.v:3692.13-3692.14"
  wire input 3 \R
  attribute \src "simcells.v:3693.12-3693.13"
  wire output 5 \Q
  attribute \src "simcells.v:3692.7-3692.8"
  wire input 1 \E
  attribute \src "simcells.v:3692.16-3692.17"
  wire input 4 \D
  wire $procmux$454_Y
  wire $auto$rtlil.cc:3139:ReduceOr$914
  wire $auto$rtlil.cc:3139:ReduceOr$908
  wire $auto$rtlil.cc:3135:Not$896
  wire $auto$rtlil.cc:3135:Not$892
  attribute \src "simcells.v:3694.1-3701.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3695.6-3695.12|simcells.v:3695.2-3700.10"
  attribute \full_case 1
  cell $mux $procmux$457
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A $procmux$454_Y
  end
  attribute \src "simcells.v:3697.11-3697.17|simcells.v:3697.7-3700.10"
  attribute \full_case 1
  cell $mux $procmux$454
    parameter \WIDTH 1
    connect \Y $procmux$454_Y
    connect \S \S
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3694.1-3701.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$889
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$914
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3694.1-3701.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$911
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$914
    connect \B $auto$rtlil.cc:3139:ReduceOr$908
    connect \A $auto$rtlil.cc:3135:Not$892
  end
  attribute \src "simcells.v:3694.1-3701.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$905
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$908
    connect \B $auto$rtlil.cc:3135:Not$896
    connect \A \S
  end
  attribute \src "simcells.v:3694.1-3701.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$895
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$896
    connect \A \E
  end
  attribute \src "simcells.v:3694.1-3701.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$891
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$892
    connect \A \R
  end
end
attribute \src "simcells.v:3663.1-3674.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_PNN_
  attribute \src "simcells.v:3664.10-3664.11"
  wire input 2 \S
  attribute \src "simcells.v:3664.13-3664.14"
  wire input 3 \R
  attribute \src "simcells.v:3665.12-3665.13"
  wire output 5 \Q
  attribute \src "simcells.v:3664.7-3664.8"
  wire input 1 \E
  attribute \src "simcells.v:3664.16-3664.17"
  wire input 4 \D
  wire $procmux$462_Y
  wire $auto$rtlil.cc:3139:ReduceOr$941
  wire $auto$rtlil.cc:3139:ReduceOr$935
  wire $auto$rtlil.cc:3135:Not$923
  attribute \src "simcells.v:3666.1-3673.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3667.6-3667.12|simcells.v:3667.2-3672.10"
  attribute \full_case 1
  cell $mux $procmux$465
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B $procmux$462_Y
    connect \A 1'0
  end
  attribute \src "simcells.v:3669.11-3669.17|simcells.v:3669.7-3672.10"
  attribute \full_case 1
  cell $mux $procmux$462
    parameter \WIDTH 1
    connect \Y $procmux$462_Y
    connect \S \S
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3666.1-3673.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$916
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$941
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3666.1-3673.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$938
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$941
    connect \B $auto$rtlil.cc:3139:ReduceOr$935
    connect \A \R
  end
  attribute \src "simcells.v:3666.1-3673.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$932
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$935
    connect \B $auto$rtlil.cc:3135:Not$923
    connect \A \S
  end
  attribute \src "simcells.v:3666.1-3673.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$922
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$923
    connect \A \E
  end
end
attribute \src "simcells.v:3635.1-3646.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NPP_
  attribute \src "simcells.v:3636.10-3636.11"
  wire input 2 \S
  attribute \src "simcells.v:3636.13-3636.14"
  wire input 3 \R
  attribute \src "simcells.v:3637.12-3637.13"
  wire output 5 \Q
  attribute \src "simcells.v:3636.7-3636.8"
  wire input 1 \E
  attribute \src "simcells.v:3636.16-3636.17"
  wire input 4 \D
  wire $procmux$470_Y
  wire $auto$rtlil.cc:3139:ReduceOr$968
  wire $auto$rtlil.cc:3139:ReduceOr$962
  wire $auto$rtlil.cc:3135:Not$948
  wire $auto$rtlil.cc:3135:Not$946
  attribute \src "simcells.v:3638.1-3645.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3639.6-3639.12|simcells.v:3639.2-3644.10"
  attribute \full_case 1
  cell $mux $procmux$473
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A $procmux$470_Y
  end
  attribute \src "simcells.v:3641.11-3641.17|simcells.v:3641.7-3644.10"
  attribute \full_case 1
  cell $mux $procmux$470
    parameter \WIDTH 1
    connect \Y $procmux$470_Y
    connect \S \S
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3638.1-3645.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$943
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$968
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3638.1-3645.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$965
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$968
    connect \B $auto$rtlil.cc:3139:ReduceOr$962
    connect \A $auto$rtlil.cc:3135:Not$946
  end
  attribute \src "simcells.v:3638.1-3645.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$959
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$962
    connect \B \E
    connect \A $auto$rtlil.cc:3135:Not$948
  end
  attribute \src "simcells.v:3638.1-3645.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$947
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$948
    connect \A \S
  end
  attribute \src "simcells.v:3638.1-3645.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$945
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$946
    connect \A \R
  end
end
attribute \src "simcells.v:3607.1-3618.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NPN_
  attribute \src "simcells.v:3608.10-3608.11"
  wire input 2 \S
  attribute \src "simcells.v:3608.13-3608.14"
  wire input 3 \R
  attribute \src "simcells.v:3609.12-3609.13"
  wire output 5 \Q
  attribute \src "simcells.v:3608.7-3608.8"
  wire input 1 \E
  attribute \src "simcells.v:3608.16-3608.17"
  wire input 4 \D
  wire $procmux$478_Y
  wire $auto$rtlil.cc:3139:ReduceOr$995
  wire $auto$rtlil.cc:3139:ReduceOr$989
  wire $auto$rtlil.cc:3135:Not$975
  attribute \src "simcells.v:3610.1-3617.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3611.6-3611.12|simcells.v:3611.2-3616.10"
  attribute \full_case 1
  cell $mux $procmux$481
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B $procmux$478_Y
    connect \A 1'0
  end
  attribute \src "simcells.v:3613.11-3613.17|simcells.v:3613.7-3616.10"
  attribute \full_case 1
  cell $mux $procmux$478
    parameter \WIDTH 1
    connect \Y $procmux$478_Y
    connect \S \S
    connect \B 1'1
    connect \A \D
  end
  attribute \src "simcells.v:3610.1-3617.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$970
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$995
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3610.1-3617.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$992
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$995
    connect \B $auto$rtlil.cc:3139:ReduceOr$989
    connect \A \R
  end
  attribute \src "simcells.v:3610.1-3617.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$986
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$989
    connect \B \E
    connect \A $auto$rtlil.cc:3135:Not$975
  end
  attribute \src "simcells.v:3610.1-3617.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$974
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$975
    connect \A \S
  end
end
attribute \src "simcells.v:3579.1-3590.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NNP_
  attribute \src "simcells.v:3580.10-3580.11"
  wire input 2 \S
  attribute \src "simcells.v:3580.13-3580.14"
  wire input 3 \R
  attribute \src "simcells.v:3581.12-3581.13"
  wire output 5 \Q
  attribute \src "simcells.v:3580.7-3580.8"
  wire input 1 \E
  attribute \src "simcells.v:3580.16-3580.17"
  wire input 4 \D
  wire $procmux$486_Y
  wire $auto$rtlil.cc:3139:ReduceOr$1022
  wire $auto$rtlil.cc:3139:ReduceOr$1016
  wire $auto$rtlil.cc:3135:Not$1000
  attribute \src "simcells.v:3582.1-3589.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3583.6-3583.12|simcells.v:3583.2-3588.10"
  attribute \full_case 1
  cell $mux $procmux$489
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B 1'0
    connect \A $procmux$486_Y
  end
  attribute \src "simcells.v:3585.11-3585.17|simcells.v:3585.7-3588.10"
  attribute \full_case 1
  cell $mux $procmux$486
    parameter \WIDTH 1
    connect \Y $procmux$486_Y
    connect \S \S
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3582.1-3589.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$997
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1022
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3582.1-3589.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1019
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1022
    connect \B $auto$rtlil.cc:3139:ReduceOr$1016
    connect \A $auto$rtlil.cc:3135:Not$1000
  end
  attribute \src "simcells.v:3582.1-3589.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1013
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1016
    connect \B \E
    connect \A \S
  end
  attribute \src "simcells.v:3582.1-3589.4"
  cell $not $auto$proc_dlatch.cc:249:make_hold$999
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3135:Not$1000
    connect \A \R
  end
end
attribute \src "simcells.v:3551.1-3562.10"
attribute \cells_not_processed 1
module \$_DLATCHSR_NNN_
  attribute \src "simcells.v:3552.10-3552.11"
  wire input 2 \S
  attribute \src "simcells.v:3552.13-3552.14"
  wire input 3 \R
  attribute \src "simcells.v:3553.12-3553.13"
  wire output 5 \Q
  attribute \src "simcells.v:3552.7-3552.8"
  wire input 1 \E
  attribute \src "simcells.v:3552.16-3552.17"
  wire input 4 \D
  wire $procmux$494_Y
  wire $auto$rtlil.cc:3139:ReduceOr$1049
  wire $auto$rtlil.cc:3139:ReduceOr$1043
  attribute \src "simcells.v:3554.1-3561.4"
  wire $0\Q[0:0]
  attribute \src "simcells.v:3555.6-3555.12|simcells.v:3555.2-3560.10"
  attribute \full_case 1
  cell $mux $procmux$497
    parameter \WIDTH 1
    connect \Y $0\Q[0:0]
    connect \S \R
    connect \B $procmux$494_Y
    connect \A 1'0
  end
  attribute \src "simcells.v:3557.11-3557.17|simcells.v:3557.7-3560.10"
  attribute \full_case 1
  cell $mux $procmux$494
    parameter \WIDTH 1
    connect \Y $procmux$494_Y
    connect \S \S
    connect \B \D
    connect \A 1'1
  end
  attribute \src "simcells.v:3554.1-3561.4"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$1024
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    connect \Q \Q
    connect \EN $auto$rtlil.cc:3139:ReduceOr$1049
    connect \D $0\Q[0:0]
  end
  attribute \src "simcells.v:3554.1-3561.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1046
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1049
    connect \B $auto$rtlil.cc:3139:ReduceOr$1043
    connect \A \R
  end
  attribute \src "simcells.v:3554.1-3561.4"
  cell $and $auto$proc_dlatch.cc:262:make_hold$1040
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$rtlil.cc:3139:ReduceOr$1043
    connect \B \E
    connect \A \S
  end
end
attribute \src "simcells.v:630.1-636.10"
attribute \cells_not_processed 1
module \$_DFF_P_
  attribute \src "simcells.v:632.12-632.13"
  wire output 3 \Q
  attribute \src "simcells.v:631.7-631.8"
  wire input 1 \D
  attribute \src "simcells.v:631.10-631.11"
  wire input 2 \C
  attribute \src "simcells.v:633.1-635.4"
  cell $dff $procdff$1849
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:899.1-908.10"
attribute \cells_not_processed 1
module \$_DFF_PP1_
  attribute \src "simcells.v:900.13-900.14"
  wire input 3 \R
  attribute \src "simcells.v:901.12-901.13"
  wire output 4 \Q
  attribute \src "simcells.v:900.7-900.8"
  wire input 1 \D
  attribute \src "simcells.v:900.10-900.11"
  wire input 2 \C
  attribute \src "simcells.v:902.1-907.4"
  cell $adff $procdff$1815
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:875.1-884.10"
attribute \cells_not_processed 1
module \$_DFF_PP0_
  attribute \src "simcells.v:876.13-876.14"
  wire input 3 \R
  attribute \src "simcells.v:877.12-877.13"
  wire output 4 \Q
  attribute \src "simcells.v:876.7-876.8"
  wire input 1 \D
  attribute \src "simcells.v:876.10-876.11"
  wire input 2 \C
  attribute \src "simcells.v:878.1-883.4"
  cell $adff $procdff$1818
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:851.1-860.10"
attribute \cells_not_processed 1
module \$_DFF_PN1_
  attribute \src "simcells.v:852.13-852.14"
  wire input 3 \R
  attribute \src "simcells.v:853.12-853.13"
  wire output 4 \Q
  attribute \src "simcells.v:852.7-852.8"
  wire input 1 \D
  attribute \src "simcells.v:852.10-852.11"
  wire input 2 \C
  attribute \src "simcells.v:854.1-859.4"
  cell $adff $procdff$1823
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:827.1-836.10"
attribute \cells_not_processed 1
module \$_DFF_PN0_
  attribute \src "simcells.v:828.13-828.14"
  wire input 3 \R
  attribute \src "simcells.v:829.12-829.13"
  wire output 4 \Q
  attribute \src "simcells.v:828.7-828.8"
  wire input 1 \D
  attribute \src "simcells.v:828.10-828.11"
  wire input 2 \C
  attribute \src "simcells.v:830.1-835.4"
  cell $adff $procdff$1828
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:610.1-616.10"
attribute \cells_not_processed 1
module \$_DFF_N_
  attribute \src "simcells.v:612.12-612.13"
  wire output 3 \Q
  attribute \src "simcells.v:611.7-611.8"
  wire input 1 \D
  attribute \src "simcells.v:611.10-611.11"
  wire input 2 \C
  attribute \src "simcells.v:613.1-615.4"
  cell $dff $procdff$1850
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:803.1-812.10"
attribute \cells_not_processed 1
module \$_DFF_NP1_
  attribute \src "simcells.v:804.13-804.14"
  wire input 3 \R
  attribute \src "simcells.v:805.12-805.13"
  wire output 4 \Q
  attribute \src "simcells.v:804.7-804.8"
  wire input 1 \D
  attribute \src "simcells.v:804.10-804.11"
  wire input 2 \C
  attribute \src "simcells.v:806.1-811.4"
  cell $adff $procdff$1831
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:779.1-788.10"
attribute \cells_not_processed 1
module \$_DFF_NP0_
  attribute \src "simcells.v:780.13-780.14"
  wire input 3 \R
  attribute \src "simcells.v:781.12-781.13"
  wire output 4 \Q
  attribute \src "simcells.v:780.7-780.8"
  wire input 1 \D
  attribute \src "simcells.v:780.10-780.11"
  wire input 2 \C
  attribute \src "simcells.v:782.1-787.4"
  cell $adff $procdff$1834
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:755.1-764.10"
attribute \cells_not_processed 1
module \$_DFF_NN1_
  attribute \src "simcells.v:756.13-756.14"
  wire input 3 \R
  attribute \src "simcells.v:757.12-757.13"
  wire output 4 \Q
  attribute \src "simcells.v:756.7-756.8"
  wire input 1 \D
  attribute \src "simcells.v:756.10-756.11"
  wire input 2 \C
  attribute \src "simcells.v:758.1-763.4"
  cell $adff $procdff$1839
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:731.1-740.10"
attribute \cells_not_processed 1
module \$_DFF_NN0_
  attribute \src "simcells.v:732.13-732.14"
  wire input 3 \R
  attribute \src "simcells.v:733.12-733.13"
  wire output 4 \Q
  attribute \src "simcells.v:732.7-732.8"
  wire input 1 \D
  attribute \src "simcells.v:732.10-732.11"
  wire input 2 \C
  attribute \src "simcells.v:734.1-739.4"
  cell $adff $procdff$1844
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1817.1-1828.10"
attribute \cells_not_processed 1
module \$_DFFSR_PPP_
  attribute \src "simcells.v:1818.10-1818.11"
  wire input 2 \S
  attribute \src "simcells.v:1818.13-1818.14"
  wire input 3 \R
  attribute \src "simcells.v:1819.12-1819.13"
  wire output 5 \Q
  attribute \src "simcells.v:1818.16-1818.17"
  wire input 4 \D
  attribute \src "simcells.v:1818.7-1818.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1592
  wire $auto$rtlil.cc:3270:Mux$1588
  wire $auto$rtlil.cc:3270:Mux$1582
  attribute \src "simcells.v:1820.1-1827.4"
  cell $dffsr $procdff$1593
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1588
    connect \Q \Q
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1592
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1591
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1592
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1587
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1588
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1582
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1581
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1582
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
end
attribute \src "simcells.v:1789.1-1800.10"
attribute \cells_not_processed 1
module \$_DFFSR_PPN_
  attribute \src "simcells.v:1790.10-1790.11"
  wire input 2 \S
  attribute \src "simcells.v:1790.13-1790.14"
  wire input 3 \R
  attribute \src "simcells.v:1791.12-1791.13"
  wire output 5 \Q
  attribute \src "simcells.v:1790.16-1790.17"
  wire input 4 \D
  attribute \src "simcells.v:1790.7-1790.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1603
  wire $auto$rtlil.cc:3270:Mux$1595
  attribute \src "simcells.v:1792.1-1799.4"
  cell $dffsr $procdff$1608
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1603
    connect \Q \Q
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1602
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1603
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1595
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1594
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1595
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
end
attribute \src "simcells.v:1761.1-1772.10"
attribute \cells_not_processed 1
module \$_DFFSR_PNP_
  attribute \src "simcells.v:1762.10-1762.11"
  wire input 2 \S
  attribute \src "simcells.v:1762.13-1762.14"
  wire input 3 \R
  attribute \src "simcells.v:1763.12-1763.13"
  wire output 5 \Q
  attribute \src "simcells.v:1762.16-1762.17"
  wire input 4 \D
  attribute \src "simcells.v:1762.7-1762.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1622
  wire $auto$rtlil.cc:3270:Mux$1618
  wire $auto$rtlil.cc:3270:Mux$1612
  attribute \src "simcells.v:1764.1-1771.4"
  cell $dffsr $procdff$1623
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1618
    connect \Q \Q
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1622
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1621
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1622
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1617
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1618
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1612
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1611
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1612
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
end
attribute \src "simcells.v:1733.1-1744.10"
attribute \cells_not_processed 1
module \$_DFFSR_PNN_
  attribute \src "simcells.v:1734.10-1734.11"
  wire input 2 \S
  attribute \src "simcells.v:1734.13-1734.14"
  wire input 3 \R
  attribute \src "simcells.v:1735.12-1735.13"
  wire output 5 \Q
  attribute \src "simcells.v:1734.16-1734.17"
  wire input 4 \D
  attribute \src "simcells.v:1734.7-1734.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1635
  wire $auto$rtlil.cc:3270:Mux$1627
  attribute \src "simcells.v:1736.1-1743.4"
  cell $dffsr $procdff$1640
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1635
    connect \Q \Q
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1634
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1635
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1627
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1626
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1627
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
end
attribute \src "simcells.v:1705.1-1716.10"
attribute \cells_not_processed 1
module \$_DFFSR_NPP_
  attribute \src "simcells.v:1706.10-1706.11"
  wire input 2 \S
  attribute \src "simcells.v:1706.13-1706.14"
  wire input 3 \R
  attribute \src "simcells.v:1707.12-1707.13"
  wire output 5 \Q
  attribute \src "simcells.v:1706.16-1706.17"
  wire input 4 \D
  attribute \src "simcells.v:1706.7-1706.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1652
  wire $auto$rtlil.cc:3270:Mux$1648
  wire $auto$rtlil.cc:3270:Mux$1642
  attribute \src "simcells.v:1708.1-1715.4"
  cell $dffsr $procdff$1653
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1648
    connect \Q \Q
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1652
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1651
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1652
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1647
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1648
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1642
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1641
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1642
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
end
attribute \src "simcells.v:1677.1-1688.10"
attribute \cells_not_processed 1
module \$_DFFSR_NPN_
  attribute \src "simcells.v:1678.10-1678.11"
  wire input 2 \S
  attribute \src "simcells.v:1678.13-1678.14"
  wire input 3 \R
  attribute \src "simcells.v:1679.12-1679.13"
  wire output 5 \Q
  attribute \src "simcells.v:1678.16-1678.17"
  wire input 4 \D
  attribute \src "simcells.v:1678.7-1678.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1663
  wire $auto$rtlil.cc:3270:Mux$1655
  attribute \src "simcells.v:1680.1-1687.4"
  cell $dffsr $procdff$1668
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1663
    connect \Q \Q
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1662
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1663
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1655
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1654
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1655
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
end
attribute \src "simcells.v:1649.1-1660.10"
attribute \cells_not_processed 1
module \$_DFFSR_NNP_
  attribute \src "simcells.v:1650.10-1650.11"
  wire input 2 \S
  attribute \src "simcells.v:1650.13-1650.14"
  wire input 3 \R
  attribute \src "simcells.v:1651.12-1651.13"
  wire output 5 \Q
  attribute \src "simcells.v:1650.16-1650.17"
  wire input 4 \D
  attribute \src "simcells.v:1650.7-1650.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1682
  wire $auto$rtlil.cc:3270:Mux$1678
  wire $auto$rtlil.cc:3270:Mux$1672
  attribute \src "simcells.v:1652.1-1659.4"
  cell $dffsr $procdff$1683
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1678
    connect \Q \Q
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1682
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1681
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1682
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1677
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1678
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1672
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1671
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1672
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
end
attribute \src "simcells.v:1621.1-1632.10"
attribute \cells_not_processed 1
module \$_DFFSR_NNN_
  attribute \src "simcells.v:1622.10-1622.11"
  wire input 2 \S
  attribute \src "simcells.v:1622.13-1622.14"
  wire input 3 \R
  attribute \src "simcells.v:1623.12-1623.13"
  wire output 5 \Q
  attribute \src "simcells.v:1622.16-1622.17"
  wire input 4 \D
  attribute \src "simcells.v:1622.7-1622.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1695
  wire $auto$rtlil.cc:3270:Mux$1687
  attribute \src "simcells.v:1624.1-1631.4"
  cell $dffsr $procdff$1700
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1695
    connect \Q \Q
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1694
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1695
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1687
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1686
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1687
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
end
attribute \src "simcells.v:2265.1-2276.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPPP_
  attribute \src "simcells.v:2266.10-2266.11"
  wire input 2 \S
  attribute \src "simcells.v:2266.13-2266.14"
  wire input 3 \R
  attribute \src "simcells.v:2267.12-2267.13"
  wire output 6 \Q
  attribute \src "simcells.v:2266.16-2266.17"
  wire input 4 \E
  attribute \src "simcells.v:2266.19-2266.20"
  wire input 5 \D
  attribute \src "simcells.v:2266.7-2266.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1352
  wire $auto$rtlil.cc:3270:Mux$1348
  wire $auto$rtlil.cc:3270:Mux$1342
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1351
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1352
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1347
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1348
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1342
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1341
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1342
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2268.1-2275.4"
  cell $dffsre $auto$ff.cc:266:slice$1923
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1348
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1352
    connect \CLK \C
  end
end
attribute \src "simcells.v:2237.1-2248.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPPN_
  attribute \src "simcells.v:2238.10-2238.11"
  wire input 2 \S
  attribute \src "simcells.v:2238.13-2238.14"
  wire input 3 \R
  attribute \src "simcells.v:2239.12-2239.13"
  wire output 6 \Q
  attribute \src "simcells.v:2238.16-2238.17"
  wire input 4 \E
  attribute \src "simcells.v:2238.19-2238.20"
  wire input 5 \D
  attribute \src "simcells.v:2238.7-2238.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1365
  wire $auto$rtlil.cc:3270:Mux$1361
  wire $auto$rtlil.cc:3270:Mux$1355
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1364
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1365
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1360
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1361
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1355
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1354
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1355
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2240.1-2247.4"
  cell $dffsre $auto$ff.cc:266:slice$1924
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1361
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1365
    connect \CLK \C
  end
end
attribute \src "simcells.v:2209.1-2220.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPNP_
  attribute \src "simcells.v:2210.10-2210.11"
  wire input 2 \S
  attribute \src "simcells.v:2210.13-2210.14"
  wire input 3 \R
  attribute \src "simcells.v:2211.12-2211.13"
  wire output 6 \Q
  attribute \src "simcells.v:2210.16-2210.17"
  wire input 4 \E
  attribute \src "simcells.v:2210.19-2210.20"
  wire input 5 \D
  attribute \src "simcells.v:2210.7-2210.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1376
  wire $auto$rtlil.cc:3270:Mux$1368
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1375
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1376
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1368
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1367
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1368
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2212.1-2219.4"
  cell $dffsre $auto$ff.cc:266:slice$1925
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1376
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:2181.1-2192.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PPNN_
  attribute \src "simcells.v:2182.10-2182.11"
  wire input 2 \S
  attribute \src "simcells.v:2182.13-2182.14"
  wire input 3 \R
  attribute \src "simcells.v:2183.12-2183.13"
  wire output 6 \Q
  attribute \src "simcells.v:2182.16-2182.17"
  wire input 4 \E
  attribute \src "simcells.v:2182.19-2182.20"
  wire input 5 \D
  attribute \src "simcells.v:2182.7-2182.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1391
  wire $auto$rtlil.cc:3270:Mux$1383
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1390
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1391
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1383
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1382
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1383
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2184.1-2191.4"
  cell $dffsre $auto$ff.cc:266:slice$1926
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1391
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:2153.1-2164.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNPP_
  attribute \src "simcells.v:2154.10-2154.11"
  wire input 2 \S
  attribute \src "simcells.v:2154.13-2154.14"
  wire input 3 \R
  attribute \src "simcells.v:2155.12-2155.13"
  wire output 6 \Q
  attribute \src "simcells.v:2154.16-2154.17"
  wire input 4 \E
  attribute \src "simcells.v:2154.19-2154.20"
  wire input 5 \D
  attribute \src "simcells.v:2154.7-2154.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1410
  wire $auto$rtlil.cc:3270:Mux$1406
  wire $auto$rtlil.cc:3270:Mux$1400
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1409
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1410
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1405
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1406
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1400
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1399
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1400
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:2156.1-2163.4"
  cell $dffsre $auto$ff.cc:266:slice$1927
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1406
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1410
    connect \CLK \C
  end
end
attribute \src "simcells.v:2125.1-2136.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNPN_
  attribute \src "simcells.v:2126.10-2126.11"
  wire input 2 \S
  attribute \src "simcells.v:2126.13-2126.14"
  wire input 3 \R
  attribute \src "simcells.v:2127.12-2127.13"
  wire output 6 \Q
  attribute \src "simcells.v:2126.16-2126.17"
  wire input 4 \E
  attribute \src "simcells.v:2126.19-2126.20"
  wire input 5 \D
  attribute \src "simcells.v:2126.7-2126.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1425
  wire $auto$rtlil.cc:3270:Mux$1421
  wire $auto$rtlil.cc:3270:Mux$1415
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1424
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1425
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1420
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1421
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1415
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1414
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1415
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:2128.1-2135.4"
  cell $dffsre $auto$ff.cc:266:slice$1928
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1421
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1425
    connect \CLK \C
  end
end
attribute \src "simcells.v:2097.1-2108.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNNP_
  attribute \src "simcells.v:2098.10-2098.11"
  wire input 2 \S
  attribute \src "simcells.v:2098.13-2098.14"
  wire input 3 \R
  attribute \src "simcells.v:2099.12-2099.13"
  wire output 6 \Q
  attribute \src "simcells.v:2098.16-2098.17"
  wire input 4 \E
  attribute \src "simcells.v:2098.19-2098.20"
  wire input 5 \D
  attribute \src "simcells.v:2098.7-2098.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1438
  wire $auto$rtlil.cc:3270:Mux$1430
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1437
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1438
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1430
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1429
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1430
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:2100.1-2107.4"
  cell $dffsre $auto$ff.cc:266:slice$1929
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1438
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:2069.1-2080.10"
attribute \cells_not_processed 1
module \$_DFFSRE_PNNN_
  attribute \src "simcells.v:2070.10-2070.11"
  wire input 2 \S
  attribute \src "simcells.v:2070.13-2070.14"
  wire input 3 \R
  attribute \src "simcells.v:2071.12-2071.13"
  wire output 6 \Q
  attribute \src "simcells.v:2070.16-2070.17"
  wire input 4 \E
  attribute \src "simcells.v:2070.19-2070.20"
  wire input 5 \D
  attribute \src "simcells.v:2070.7-2070.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1455
  wire $auto$rtlil.cc:3270:Mux$1447
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1454
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1455
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1447
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1446
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1447
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:2072.1-2079.4"
  cell $dffsre $auto$ff.cc:266:slice$1930
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \SET $auto$rtlil.cc:3270:Mux$1455
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:2041.1-2052.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPPP_
  attribute \src "simcells.v:2042.10-2042.11"
  wire input 2 \S
  attribute \src "simcells.v:2042.13-2042.14"
  wire input 3 \R
  attribute \src "simcells.v:2043.12-2043.13"
  wire output 6 \Q
  attribute \src "simcells.v:2042.16-2042.17"
  wire input 4 \E
  attribute \src "simcells.v:2042.19-2042.20"
  wire input 5 \D
  attribute \src "simcells.v:2042.7-2042.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1472
  wire $auto$rtlil.cc:3270:Mux$1468
  wire $auto$rtlil.cc:3270:Mux$1462
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1472
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1467
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1468
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1462
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1462
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2044.1-2051.4"
  cell $dffsre $auto$ff.cc:266:slice$1931
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1468
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1472
    connect \CLK \C
  end
end
attribute \src "simcells.v:2013.1-2024.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPPN_
  attribute \src "simcells.v:2014.10-2014.11"
  wire input 2 \S
  attribute \src "simcells.v:2014.13-2014.14"
  wire input 3 \R
  attribute \src "simcells.v:2015.12-2015.13"
  wire output 6 \Q
  attribute \src "simcells.v:2014.16-2014.17"
  wire input 4 \E
  attribute \src "simcells.v:2014.19-2014.20"
  wire input 5 \D
  attribute \src "simcells.v:2014.7-2014.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1485
  wire $auto$rtlil.cc:3270:Mux$1481
  wire $auto$rtlil.cc:3270:Mux$1475
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1484
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1485
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1480
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1481
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1475
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1474
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1475
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:2016.1-2023.4"
  cell $dffsre $auto$ff.cc:266:slice$1932
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1481
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1485
    connect \CLK \C
  end
end
attribute \src "simcells.v:1985.1-1996.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPNP_
  attribute \src "simcells.v:1986.10-1986.11"
  wire input 2 \S
  attribute \src "simcells.v:1986.13-1986.14"
  wire input 3 \R
  attribute \src "simcells.v:1987.12-1987.13"
  wire output 6 \Q
  attribute \src "simcells.v:1986.16-1986.17"
  wire input 4 \E
  attribute \src "simcells.v:1986.19-1986.20"
  wire input 5 \D
  attribute \src "simcells.v:1986.7-1986.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1496
  wire $auto$rtlil.cc:3270:Mux$1488
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1496
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1488
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1488
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:1988.1-1995.4"
  cell $dffsre $auto$ff.cc:266:slice$1933
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1496
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:1957.1-1968.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NPNN_
  attribute \src "simcells.v:1958.10-1958.11"
  wire input 2 \S
  attribute \src "simcells.v:1958.13-1958.14"
  wire input 3 \R
  attribute \src "simcells.v:1959.12-1959.13"
  wire output 6 \Q
  attribute \src "simcells.v:1958.16-1958.17"
  wire input 4 \E
  attribute \src "simcells.v:1958.19-1958.20"
  wire input 5 \D
  attribute \src "simcells.v:1958.7-1958.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1511
  wire $auto$rtlil.cc:3270:Mux$1503
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1510
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1511
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1503
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1502
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1503
    connect \S \S
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "simcells.v:1960.1-1967.4"
  cell $dffsre $auto$ff.cc:266:slice$1934
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1511
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:1929.1-1940.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNPP_
  attribute \src "simcells.v:1930.10-1930.11"
  wire input 2 \S
  attribute \src "simcells.v:1930.13-1930.14"
  wire input 3 \R
  attribute \src "simcells.v:1931.12-1931.13"
  wire output 6 \Q
  attribute \src "simcells.v:1930.16-1930.17"
  wire input 4 \E
  attribute \src "simcells.v:1930.19-1930.20"
  wire input 5 \D
  attribute \src "simcells.v:1930.7-1930.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1530
  wire $auto$rtlil.cc:3270:Mux$1526
  wire $auto$rtlil.cc:3270:Mux$1520
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1530
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1526
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1520
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1520
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:1932.1-1939.4"
  cell $dffsre $auto$ff.cc:266:slice$1935
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1526
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1530
    connect \CLK \C
  end
end
attribute \src "simcells.v:1901.1-1912.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNPN_
  attribute \src "simcells.v:1902.10-1902.11"
  wire input 2 \S
  attribute \src "simcells.v:1902.13-1902.14"
  wire input 3 \R
  attribute \src "simcells.v:1903.12-1903.13"
  wire output 6 \Q
  attribute \src "simcells.v:1902.16-1902.17"
  wire input 4 \E
  attribute \src "simcells.v:1902.19-1902.20"
  wire input 5 \D
  attribute \src "simcells.v:1902.7-1902.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1545
  wire $auto$rtlil.cc:3270:Mux$1541
  wire $auto$rtlil.cc:3270:Mux$1535
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$1544
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1545
    connect \S \R
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1540
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1541
    connect \S \R
    connect \B 1'0
    connect \A $auto$rtlil.cc:3270:Mux$1535
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1534
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1535
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:1904.1-1911.4"
  cell $dffsre $auto$ff.cc:266:slice$1936
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1541
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR $auto$rtlil.cc:3270:Mux$1545
    connect \CLK \C
  end
end
attribute \src "simcells.v:1873.1-1884.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNNP_
  attribute \src "simcells.v:1874.10-1874.11"
  wire input 2 \S
  attribute \src "simcells.v:1874.13-1874.14"
  wire input 3 \R
  attribute \src "simcells.v:1875.12-1875.13"
  wire output 6 \Q
  attribute \src "simcells.v:1874.16-1874.17"
  wire input 4 \E
  attribute \src "simcells.v:1874.19-1874.20"
  wire input 5 \D
  attribute \src "simcells.v:1874.7-1874.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1558
  wire $auto$rtlil.cc:3270:Mux$1550
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1557
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1558
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1550
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1549
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1550
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:1876.1-1883.4"
  cell $dffsre $auto$ff.cc:266:slice$1937
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1558
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:1845.1-1856.10"
attribute \cells_not_processed 1
module \$_DFFSRE_NNNN_
  attribute \src "simcells.v:1846.10-1846.11"
  wire input 2 \S
  attribute \src "simcells.v:1846.13-1846.14"
  wire input 3 \R
  attribute \src "simcells.v:1847.12-1847.13"
  wire output 6 \Q
  attribute \src "simcells.v:1846.16-1846.17"
  wire input 4 \E
  attribute \src "simcells.v:1846.19-1846.20"
  wire input 5 \D
  attribute \src "simcells.v:1846.7-1846.8"
  wire input 1 \C
  wire $auto$rtlil.cc:3270:Mux$1575
  wire $auto$rtlil.cc:3270:Mux$1567
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1574
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1575
    connect \S \R
    connect \B $auto$rtlil.cc:3270:Mux$1567
    connect \A 1'0
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$1566
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3270:Mux$1567
    connect \S \S
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "simcells.v:1848.1-1855.4"
  cell $dffsre $auto$ff.cc:266:slice$1938
    parameter \WIDTH 1
    parameter \SET_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \CLR_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \SET $auto$rtlil.cc:3270:Mux$1575
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLR \R
    connect \CLK \C
  end
end
attribute \src "simcells.v:710.1-716.10"
attribute \cells_not_processed 1
module \$_DFFE_PP_
  attribute \src "simcells.v:712.12-712.13"
  wire output 4 \Q
  attribute \src "simcells.v:711.13-711.14"
  wire input 3 \E
  attribute \src "simcells.v:711.7-711.8"
  wire input 1 \D
  attribute \src "simcells.v:711.10-711.11"
  wire input 2 \C
  attribute \src "simcells.v:713.1-715.4"
  cell $dffe $auto$ff.cc:266:slice$1963
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:1299.1-1308.10"
attribute \cells_not_processed 1
module \$_DFFE_PP1P_
  attribute \src "simcells.v:1300.13-1300.14"
  wire input 3 \R
  attribute \src "simcells.v:1301.12-1301.13"
  wire output 5 \Q
  attribute \src "simcells.v:1300.16-1300.17"
  wire input 4 \E
  attribute \src "simcells.v:1300.7-1300.8"
  wire input 1 \D
  attribute \src "simcells.v:1300.10-1300.11"
  wire input 2 \C
  attribute \src "simcells.v:1302.1-1307.4"
  cell $adffe $auto$ff.cc:266:slice$1947
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1274.1-1283.10"
attribute \cells_not_processed 1
module \$_DFFE_PP1N_
  attribute \src "simcells.v:1275.13-1275.14"
  wire input 3 \R
  attribute \src "simcells.v:1276.12-1276.13"
  wire output 5 \Q
  attribute \src "simcells.v:1275.16-1275.17"
  wire input 4 \E
  attribute \src "simcells.v:1275.7-1275.8"
  wire input 1 \D
  attribute \src "simcells.v:1275.10-1275.11"
  wire input 2 \C
  attribute \src "simcells.v:1277.1-1282.4"
  cell $adffe $auto$ff.cc:266:slice$1948
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1249.1-1258.10"
attribute \cells_not_processed 1
module \$_DFFE_PP0P_
  attribute \src "simcells.v:1250.13-1250.14"
  wire input 3 \R
  attribute \src "simcells.v:1251.12-1251.13"
  wire output 5 \Q
  attribute \src "simcells.v:1250.16-1250.17"
  wire input 4 \E
  attribute \src "simcells.v:1250.7-1250.8"
  wire input 1 \D
  attribute \src "simcells.v:1250.10-1250.11"
  wire input 2 \C
  attribute \src "simcells.v:1252.1-1257.4"
  cell $adffe $auto$ff.cc:266:slice$1949
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1224.1-1233.10"
attribute \cells_not_processed 1
module \$_DFFE_PP0N_
  attribute \src "simcells.v:1225.13-1225.14"
  wire input 3 \R
  attribute \src "simcells.v:1226.12-1226.13"
  wire output 5 \Q
  attribute \src "simcells.v:1225.16-1225.17"
  wire input 4 \E
  attribute \src "simcells.v:1225.7-1225.8"
  wire input 1 \D
  attribute \src "simcells.v:1225.10-1225.11"
  wire input 2 \C
  attribute \src "simcells.v:1227.1-1232.4"
  cell $adffe $auto$ff.cc:266:slice$1950
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:690.1-696.10"
attribute \cells_not_processed 1
module \$_DFFE_PN_
  attribute \src "simcells.v:692.12-692.13"
  wire output 4 \Q
  attribute \src "simcells.v:691.13-691.14"
  wire input 3 \E
  attribute \src "simcells.v:691.7-691.8"
  wire input 1 \D
  attribute \src "simcells.v:691.10-691.11"
  wire input 2 \C
  attribute \src "simcells.v:693.1-695.4"
  cell $dffe $auto$ff.cc:266:slice$1964
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:1199.1-1208.10"
attribute \cells_not_processed 1
module \$_DFFE_PN1P_
  attribute \src "simcells.v:1200.13-1200.14"
  wire input 3 \R
  attribute \src "simcells.v:1201.12-1201.13"
  wire output 5 \Q
  attribute \src "simcells.v:1200.16-1200.17"
  wire input 4 \E
  attribute \src "simcells.v:1200.7-1200.8"
  wire input 1 \D
  attribute \src "simcells.v:1200.10-1200.11"
  wire input 2 \C
  attribute \src "simcells.v:1202.1-1207.4"
  cell $adffe $auto$ff.cc:266:slice$1951
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1174.1-1183.10"
attribute \cells_not_processed 1
module \$_DFFE_PN1N_
  attribute \src "simcells.v:1175.13-1175.14"
  wire input 3 \R
  attribute \src "simcells.v:1176.12-1176.13"
  wire output 5 \Q
  attribute \src "simcells.v:1175.16-1175.17"
  wire input 4 \E
  attribute \src "simcells.v:1175.7-1175.8"
  wire input 1 \D
  attribute \src "simcells.v:1175.10-1175.11"
  wire input 2 \C
  attribute \src "simcells.v:1177.1-1182.4"
  cell $adffe $auto$ff.cc:266:slice$1952
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1149.1-1158.10"
attribute \cells_not_processed 1
module \$_DFFE_PN0P_
  attribute \src "simcells.v:1150.13-1150.14"
  wire input 3 \R
  attribute \src "simcells.v:1151.12-1151.13"
  wire output 5 \Q
  attribute \src "simcells.v:1150.16-1150.17"
  wire input 4 \E
  attribute \src "simcells.v:1150.7-1150.8"
  wire input 1 \D
  attribute \src "simcells.v:1150.10-1150.11"
  wire input 2 \C
  attribute \src "simcells.v:1152.1-1157.4"
  cell $adffe $auto$ff.cc:266:slice$1953
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1124.1-1133.10"
attribute \cells_not_processed 1
module \$_DFFE_PN0N_
  attribute \src "simcells.v:1125.13-1125.14"
  wire input 3 \R
  attribute \src "simcells.v:1126.12-1126.13"
  wire output 5 \Q
  attribute \src "simcells.v:1125.16-1125.17"
  wire input 4 \E
  attribute \src "simcells.v:1125.7-1125.8"
  wire input 1 \D
  attribute \src "simcells.v:1125.10-1125.11"
  wire input 2 \C
  attribute \src "simcells.v:1127.1-1132.4"
  cell $adffe $auto$ff.cc:266:slice$1954
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:670.1-676.10"
attribute \cells_not_processed 1
module \$_DFFE_NP_
  attribute \src "simcells.v:672.12-672.13"
  wire output 4 \Q
  attribute \src "simcells.v:671.13-671.14"
  wire input 3 \E
  attribute \src "simcells.v:671.7-671.8"
  wire input 1 \D
  attribute \src "simcells.v:671.10-671.11"
  wire input 2 \C
  attribute \src "simcells.v:673.1-675.4"
  cell $dffe $auto$ff.cc:266:slice$1965
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:1099.1-1108.10"
attribute \cells_not_processed 1
module \$_DFFE_NP1P_
  attribute \src "simcells.v:1100.13-1100.14"
  wire input 3 \R
  attribute \src "simcells.v:1101.12-1101.13"
  wire output 5 \Q
  attribute \src "simcells.v:1100.16-1100.17"
  wire input 4 \E
  attribute \src "simcells.v:1100.7-1100.8"
  wire input 1 \D
  attribute \src "simcells.v:1100.10-1100.11"
  wire input 2 \C
  attribute \src "simcells.v:1102.1-1107.4"
  cell $adffe $auto$ff.cc:266:slice$1955
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1074.1-1083.10"
attribute \cells_not_processed 1
module \$_DFFE_NP1N_
  attribute \src "simcells.v:1075.13-1075.14"
  wire input 3 \R
  attribute \src "simcells.v:1076.12-1076.13"
  wire output 5 \Q
  attribute \src "simcells.v:1075.16-1075.17"
  wire input 4 \E
  attribute \src "simcells.v:1075.7-1075.8"
  wire input 1 \D
  attribute \src "simcells.v:1075.10-1075.11"
  wire input 2 \C
  attribute \src "simcells.v:1077.1-1082.4"
  cell $adffe $auto$ff.cc:266:slice$1956
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1049.1-1058.10"
attribute \cells_not_processed 1
module \$_DFFE_NP0P_
  attribute \src "simcells.v:1050.13-1050.14"
  wire input 3 \R
  attribute \src "simcells.v:1051.12-1051.13"
  wire output 5 \Q
  attribute \src "simcells.v:1050.16-1050.17"
  wire input 4 \E
  attribute \src "simcells.v:1050.7-1050.8"
  wire input 1 \D
  attribute \src "simcells.v:1050.10-1050.11"
  wire input 2 \C
  attribute \src "simcells.v:1052.1-1057.4"
  cell $adffe $auto$ff.cc:266:slice$1957
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:1024.1-1033.10"
attribute \cells_not_processed 1
module \$_DFFE_NP0N_
  attribute \src "simcells.v:1025.13-1025.14"
  wire input 3 \R
  attribute \src "simcells.v:1026.12-1026.13"
  wire output 5 \Q
  attribute \src "simcells.v:1025.16-1025.17"
  wire input 4 \E
  attribute \src "simcells.v:1025.7-1025.8"
  wire input 1 \D
  attribute \src "simcells.v:1025.10-1025.11"
  wire input 2 \C
  attribute \src "simcells.v:1027.1-1032.4"
  cell $adffe $auto$ff.cc:266:slice$1958
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:650.1-656.10"
attribute \cells_not_processed 1
module \$_DFFE_NN_
  attribute \src "simcells.v:652.12-652.13"
  wire output 4 \Q
  attribute \src "simcells.v:651.13-651.14"
  wire input 3 \E
  attribute \src "simcells.v:651.7-651.8"
  wire input 1 \D
  attribute \src "simcells.v:651.10-651.11"
  wire input 2 \C
  attribute \src "simcells.v:653.1-655.4"
  cell $dffe $auto$ff.cc:266:slice$1966
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
  end
end
attribute \src "simcells.v:999.1-1008.10"
attribute \cells_not_processed 1
module \$_DFFE_NN1P_
  attribute \src "simcells.v:1000.13-1000.14"
  wire input 3 \R
  attribute \src "simcells.v:1001.12-1001.13"
  wire output 5 \Q
  attribute \src "simcells.v:1000.16-1000.17"
  wire input 4 \E
  attribute \src "simcells.v:1000.7-1000.8"
  wire input 1 \D
  attribute \src "simcells.v:1000.10-1000.11"
  wire input 2 \C
  attribute \src "simcells.v:1002.1-1007.4"
  cell $adffe $auto$ff.cc:266:slice$1959
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:974.1-983.10"
attribute \cells_not_processed 1
module \$_DFFE_NN1N_
  attribute \src "simcells.v:975.13-975.14"
  wire input 3 \R
  attribute \src "simcells.v:976.12-976.13"
  wire output 5 \Q
  attribute \src "simcells.v:975.16-975.17"
  wire input 4 \E
  attribute \src "simcells.v:975.7-975.8"
  wire input 1 \D
  attribute \src "simcells.v:975.10-975.11"
  wire input 2 \C
  attribute \src "simcells.v:977.1-982.4"
  cell $adffe $auto$ff.cc:266:slice$1960
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:949.1-958.10"
attribute \cells_not_processed 1
module \$_DFFE_NN0P_
  attribute \src "simcells.v:950.13-950.14"
  wire input 3 \R
  attribute \src "simcells.v:951.12-951.13"
  wire output 5 \Q
  attribute \src "simcells.v:950.16-950.17"
  wire input 4 \E
  attribute \src "simcells.v:950.7-950.8"
  wire input 1 \D
  attribute \src "simcells.v:950.10-950.11"
  wire input 2 \C
  attribute \src "simcells.v:952.1-957.4"
  cell $adffe $auto$ff.cc:266:slice$1961
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:924.1-933.10"
attribute \cells_not_processed 1
module \$_DFFE_NN0N_
  attribute \src "simcells.v:925.13-925.14"
  wire input 3 \R
  attribute \src "simcells.v:926.12-926.13"
  wire output 5 \Q
  attribute \src "simcells.v:925.16-925.17"
  wire input 4 \E
  attribute \src "simcells.v:925.7-925.8"
  wire input 1 \D
  attribute \src "simcells.v:925.10-925.11"
  wire input 2 \C
  attribute \src "simcells.v:927.1-932.4"
  cell $adffe $auto$ff.cc:266:slice$1962
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ARST \R
  end
end
attribute \src "simcells.v:40.1-44.10"
attribute \cells_not_processed 1
module \$_BUF_
  attribute \src "simcells.v:42.8-42.9"
  wire output 2 \Y
  attribute \src "simcells.v:41.7-41.8"
  wire input 1 \A
  connect \Y \A
end
attribute \src "simcells.v:423.1-427.10"
attribute \cells_not_processed 1
module \$_AOI4_
  attribute \src "simcells.v:425.8-425.9"
  wire output 5 \Y
  attribute \src "simcells.v:424.16-424.17"
  wire input 4 \D
  attribute \src "simcells.v:424.13-424.14"
  wire input 3 \C
  attribute \src "simcells.v:424.10-424.11"
  wire input 2 \B
  attribute \src "simcells.v:424.7-424.8"
  wire input 1 \A
  attribute \src "simcells.v:426.14-426.31"
  wire $or$simcells.v:426$52_Y
  attribute \src "simcells.v:426.25-426.30"
  wire $and$simcells.v:426$51_Y
  attribute \src "simcells.v:426.15-426.20"
  wire $and$simcells.v:426$50_Y
  attribute \src "simcells.v:426.14-426.31"
  cell $or $or$simcells.v:426$52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:426$52_Y
    connect \B $and$simcells.v:426$51_Y
    connect \A $and$simcells.v:426$50_Y
  end
  attribute \src "simcells.v:426.12-426.32"
  cell $not $not$simcells.v:426$53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:426$52_Y
  end
  attribute \src "simcells.v:426.25-426.30"
  cell $and $and$simcells.v:426$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:426$51_Y
    connect \B \D
    connect \A \C
  end
  attribute \src "simcells.v:426.15-426.20"
  cell $and $and$simcells.v:426$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:426$50_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:367.1-371.10"
attribute \cells_not_processed 1
module \$_AOI3_
  attribute \src "simcells.v:369.8-369.9"
  wire output 4 \Y
  attribute \src "simcells.v:368.13-368.14"
  wire input 3 \C
  attribute \src "simcells.v:368.10-368.11"
  wire input 2 \B
  attribute \src "simcells.v:368.7-368.8"
  wire input 1 \A
  attribute \src "simcells.v:370.14-370.25"
  wire $or$simcells.v:370$45_Y
  attribute \src "simcells.v:370.15-370.20"
  wire $and$simcells.v:370$44_Y
  attribute \src "simcells.v:370.14-370.25"
  cell $or $or$simcells.v:370$45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $or$simcells.v:370$45_Y
    connect \B \C
    connect \A $and$simcells.v:370$44_Y
  end
  attribute \src "simcells.v:370.12-370.26"
  cell $not $not$simcells.v:370$46
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \A $or$simcells.v:370$45_Y
  end
  attribute \src "simcells.v:370.15-370.20"
  cell $and $and$simcells.v:370$44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $and$simcells.v:370$44_Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:78.1-82.10"
attribute \cells_not_processed 1
module \$_AND_
  attribute \src "simcells.v:80.8-80.9"
  wire output 3 \Y
  attribute \src "simcells.v:79.10-79.11"
  wire input 2 \B
  attribute \src "simcells.v:79.7-79.8"
  wire input 1 \A
  attribute \src "simcells.v:81.12-81.17"
  cell $and $and$simcells.v:81$2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B \B
    connect \A \A
  end
end
attribute \src "simcells.v:198.1-202.10"
attribute \cells_not_processed 1
module \$_ANDNOT_
  attribute \src "simcells.v:200.8-200.9"
  wire output 3 \Y
  attribute \src "simcells.v:199.10-199.11"
  wire input 2 \B
  attribute \src "simcells.v:199.7-199.8"
  wire input 1 \A
  attribute \src "simcells.v:201.17-201.19"
  wire $not$simcells.v:201$11_Y
  attribute \src "simcells.v:201.17-201.19"
  cell $not $not$simcells.v:201$11
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$simcells.v:201$11_Y
    connect \A \B
  end
  attribute \src "simcells.v:201.12-201.20"
  cell $and $and$simcells.v:201$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Y
    connect \B $not$simcells.v:201$11_Y
    connect \A \A
  end
end
attribute \src "simcells.v:1395.1-1404.10"
attribute \cells_not_processed 1
module \$_ALDFF_PP_
  attribute \src "simcells.v:1397.12-1397.13"
  wire output 5 \Q
  attribute \src "simcells.v:1396.13-1396.14"
  wire input 3 \L
  attribute \src "simcells.v:1396.7-1396.8"
  wire input 1 \D
  attribute \src "simcells.v:1396.10-1396.11"
  wire input 2 \C
  attribute \src "simcells.v:1396.16-1396.18"
  wire input 4 \AD
  attribute \src "simcells.v:1398.1-1403.4"
  cell $aldff $procdff$1735
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1371.1-1380.10"
attribute \cells_not_processed 1
module \$_ALDFF_PN_
  attribute \src "simcells.v:1373.12-1373.13"
  wire output 5 \Q
  attribute \src "simcells.v:1372.13-1372.14"
  wire input 3 \L
  attribute \src "simcells.v:1372.7-1372.8"
  wire input 1 \D
  attribute \src "simcells.v:1372.10-1372.11"
  wire input 2 \C
  attribute \src "simcells.v:1372.16-1372.18"
  wire input 4 \AD
  attribute \src "simcells.v:1374.1-1379.4"
  cell $aldff $procdff$1740
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1347.1-1356.10"
attribute \cells_not_processed 1
module \$_ALDFF_NP_
  attribute \src "simcells.v:1349.12-1349.13"
  wire output 5 \Q
  attribute \src "simcells.v:1348.13-1348.14"
  wire input 3 \L
  attribute \src "simcells.v:1348.7-1348.8"
  wire input 1 \D
  attribute \src "simcells.v:1348.10-1348.11"
  wire input 2 \C
  attribute \src "simcells.v:1348.16-1348.18"
  wire input 4 \AD
  attribute \src "simcells.v:1350.1-1355.4"
  cell $aldff $procdff$1743
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 1'1
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1323.1-1332.10"
attribute \cells_not_processed 1
module \$_ALDFF_NN_
  attribute \src "simcells.v:1325.12-1325.13"
  wire output 5 \Q
  attribute \src "simcells.v:1324.13-1324.14"
  wire input 3 \L
  attribute \src "simcells.v:1324.7-1324.8"
  wire input 1 \D
  attribute \src "simcells.v:1324.10-1324.11"
  wire input 2 \C
  attribute \src "simcells.v:1324.16-1324.18"
  wire input 4 \AD
  attribute \src "simcells.v:1326.1-1331.4"
  cell $aldff $procdff$1748
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1595.1-1604.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PPP_
  attribute \src "simcells.v:1597.12-1597.13"
  wire output 6 \Q
  attribute \src "simcells.v:1596.13-1596.14"
  wire input 3 \L
  attribute \src "simcells.v:1596.20-1596.21"
  wire input 5 \E
  attribute \src "simcells.v:1596.7-1596.8"
  wire input 1 \D
  attribute \src "simcells.v:1596.10-1596.11"
  wire input 2 \C
  attribute \src "simcells.v:1596.16-1596.18"
  wire input 4 \AD
  attribute \src "simcells.v:1598.1-1603.4"
  cell $aldffe $auto$ff.cc:266:slice$1939
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1570.1-1579.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PPN_
  attribute \src "simcells.v:1572.12-1572.13"
  wire output 6 \Q
  attribute \src "simcells.v:1571.13-1571.14"
  wire input 3 \L
  attribute \src "simcells.v:1571.20-1571.21"
  wire input 5 \E
  attribute \src "simcells.v:1571.7-1571.8"
  wire input 1 \D
  attribute \src "simcells.v:1571.10-1571.11"
  wire input 2 \C
  attribute \src "simcells.v:1571.16-1571.18"
  wire input 4 \AD
  attribute \src "simcells.v:1573.1-1578.4"
  cell $aldffe $auto$ff.cc:266:slice$1940
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1545.1-1554.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PNP_
  attribute \src "simcells.v:1547.12-1547.13"
  wire output 6 \Q
  attribute \src "simcells.v:1546.13-1546.14"
  wire input 3 \L
  attribute \src "simcells.v:1546.20-1546.21"
  wire input 5 \E
  attribute \src "simcells.v:1546.7-1546.8"
  wire input 1 \D
  attribute \src "simcells.v:1546.10-1546.11"
  wire input 2 \C
  attribute \src "simcells.v:1546.16-1546.18"
  wire input 4 \AD
  attribute \src "simcells.v:1548.1-1553.4"
  cell $aldffe $auto$ff.cc:266:slice$1941
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1520.1-1529.10"
attribute \cells_not_processed 1
module \$_ALDFFE_PNN_
  attribute \src "simcells.v:1522.12-1522.13"
  wire output 6 \Q
  attribute \src "simcells.v:1521.13-1521.14"
  wire input 3 \L
  attribute \src "simcells.v:1521.20-1521.21"
  wire input 5 \E
  attribute \src "simcells.v:1521.7-1521.8"
  wire input 1 \D
  attribute \src "simcells.v:1521.10-1521.11"
  wire input 2 \C
  attribute \src "simcells.v:1521.16-1521.18"
  wire input 4 \AD
  attribute \src "simcells.v:1523.1-1528.4"
  cell $aldffe $auto$ff.cc:266:slice$1942
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1495.1-1504.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NPP_
  attribute \src "simcells.v:1497.12-1497.13"
  wire output 6 \Q
  attribute \src "simcells.v:1496.13-1496.14"
  wire input 3 \L
  attribute \src "simcells.v:1496.20-1496.21"
  wire input 5 \E
  attribute \src "simcells.v:1496.7-1496.8"
  wire input 1 \D
  attribute \src "simcells.v:1496.10-1496.11"
  wire input 2 \C
  attribute \src "simcells.v:1496.16-1496.18"
  wire input 4 \AD
  attribute \src "simcells.v:1498.1-1503.4"
  cell $aldffe $auto$ff.cc:266:slice$1943
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ALOAD_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1470.1-1479.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NPN_
  attribute \src "simcells.v:1472.12-1472.13"
  wire output 6 \Q
  attribute \src "simcells.v:1471.13-1471.14"
  wire input 3 \L
  attribute \src "simcells.v:1471.20-1471.21"
  wire input 5 \E
  attribute \src "simcells.v:1471.7-1471.8"
  wire input 1 \D
  attribute \src "simcells.v:1471.10-1471.11"
  wire input 2 \C
  attribute \src "simcells.v:1471.16-1471.18"
  wire input 4 \AD
  attribute \src "simcells.v:1473.1-1478.4"
  cell $aldffe $auto$ff.cc:266:slice$1944
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ALOAD_POLARITY 1
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1445.1-1454.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NNP_
  attribute \src "simcells.v:1447.12-1447.13"
  wire output 6 \Q
  attribute \src "simcells.v:1446.13-1446.14"
  wire input 3 \L
  attribute \src "simcells.v:1446.20-1446.21"
  wire input 5 \E
  attribute \src "simcells.v:1446.7-1446.8"
  wire input 1 \D
  attribute \src "simcells.v:1446.10-1446.11"
  wire input 2 \C
  attribute \src "simcells.v:1446.16-1446.18"
  wire input 4 \AD
  attribute \src "simcells.v:1448.1-1453.4"
  cell $aldffe $auto$ff.cc:266:slice$1945
    parameter \WIDTH 1
    parameter \EN_POLARITY 1
    parameter \CLK_POLARITY 0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
attribute \src "simcells.v:1420.1-1429.10"
attribute \cells_not_processed 1
module \$_ALDFFE_NNN_
  attribute \src "simcells.v:1422.12-1422.13"
  wire output 6 \Q
  attribute \src "simcells.v:1421.13-1421.14"
  wire input 3 \L
  attribute \src "simcells.v:1421.20-1421.21"
  wire input 5 \E
  attribute \src "simcells.v:1421.7-1421.8"
  wire input 1 \D
  attribute \src "simcells.v:1421.10-1421.11"
  wire input 2 \C
  attribute \src "simcells.v:1421.16-1421.18"
  wire input 4 \AD
  attribute \src "simcells.v:1423.1-1428.4"
  cell $aldffe $auto$ff.cc:266:slice$1946
    parameter \WIDTH 1
    parameter \EN_POLARITY 0
    parameter \CLK_POLARITY 0
    parameter \ALOAD_POLARITY 0
    connect \Q \Q
    connect \EN \E
    connect \D \D
    connect \CLK \C
    connect \ALOAD \L
    connect \AD \AD
  end
end
