#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 22 09:31:24 2022
# Process ID: 4328
# Current directory: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur
# Command line: vivado
# Log file: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.log
# Journal file: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ]
add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd} w ]
add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}] -no_script -reset -force -quiet
remove_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ]
add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_ALU_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.test_alu
Built simulation snapshot Test_ALU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/a_dubois/Bureau/4 -notrace
couldn't read file "/home/a_dubois/Bureau/4": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 10:49:09 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6554.633 ; gain = 0.000 ; free physical = 57841 ; free virtual = 70322
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ALU_behav -key {Behavioral:sim_1:Functional:Test_ALU} -tclbatch {Test_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 6615.441 ; gain = 60.809 ; free physical = 57763 ; free virtual = 70281
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Banc_Registres [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Test_ALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_ALU_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_ALU_behav -key {Behavioral:sim_1:Functional:Test_ALU} -tclbatch {Test_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 6
[Fri Apr 22 11:01:10 2022] Launched synth_1...
Run output will be captured here: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Apr 22 11:01:24 2022] Launched synth_1...
Run output will be captured here: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.test_banc_registres
Built simulation snapshot Test_Banc_Registres_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/a_dubois/Bureau/4 -notrace
couldn't read file "/home/a_dubois/Bureau/4": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 11:04:23 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Banc_Registres_behav -key {Behavioral:sim_1:Functional:Test_Banc_Registres} -tclbatch {Test_Banc_Registres.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Banc_Registres.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Banc_Registres_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
ERROR: [VRFC 10-2666] formal port a has no actual or default value [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd} w ]
add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
file delete -force {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}
remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}
WARNING: [Vivado 12-818] No files matched '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}]
set_property used_in_simulation true [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}]
set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd}}]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project Projet_sys_info {/home/a_dubois/Bureau/4 I/Systeme info/vhdl} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}
update_compile_order -fileset sim_1
set_property top Banc_Registres [current_fileset]
set_property top Test_Banc_Registres [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6fd02c077ce44b6698fa88c9b8268cdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Banc_Registres_behav xil_defaultlib.Test_Banc_Registres -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:42]
ERROR: [VRFC 10-718] formal port <W> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:43]
ERROR: [VRFC 10-718] formal port <Write> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:44]
ERROR: [VRFC 10-718] formal port <DATA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:45]
ERROR: [VRFC 10-718] formal port <RST> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:46]
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:47]
ERROR: [VRFC 10-718] formal port <QA> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:48]
ERROR: [VRFC 10-718] formal port <QB> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_banc_registres in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
