
---------- Begin Simulation Statistics ----------
final_tick                               15760114783326                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179133                       # Simulator instruction rate (inst/s)
host_mem_usage                               17618616                       # Number of bytes of host memory used
host_op_rate                                   295725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5581.37                       # Real time elapsed on the host
host_tick_rate                               19503751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999807728                       # Number of instructions simulated
sim_ops                                    1650549751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108858                       # Number of seconds simulated
sim_ticks                                108857705994                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2574785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         6233                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5019392                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         6233                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu0.num_int_insts                          16                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2574624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         6167                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5019052                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         6167                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2573799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         5771                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5018258                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         5771                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            7                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2573689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         5760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5018070                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         5760                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      7484185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       15035299                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4723868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9518684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        130715436                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        97931161                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            412717679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.307600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.307600                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        302026949                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       159570694                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 131733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        19007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28475700                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.263749                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96921999                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          27538671                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       73286459                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69427737                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     27595171                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    413427240                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69383328                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        56189                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    413119460                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        149025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     29612933                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         20804                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     29880473                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2269                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        507989617                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            413076521                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602646                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        306137833                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.263617                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             413095523                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       405481430                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190915030                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.764760                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.764760                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        11950      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    221793405     53.68%     53.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        17887      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     12497648      3.02%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      8957171      2.17%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5331542      1.29%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30064171      7.28%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6594220      1.60%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      3034038      0.73%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27036974      6.54%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26779257      6.48%     83.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13501301      3.27%     86.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42622446     10.32%     96.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14050766      3.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     413175652                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      187495399                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    373076701                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    185533348                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    185988570                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            6580059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015926                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2873013     43.66%     43.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        118552      1.80%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       162448      2.47%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt          506      0.01%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        19636      0.30%     48.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       237789      3.61%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt          617      0.01%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1293940     19.66%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       547666      8.32%     79.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1033371     15.70%     95.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       292037      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     232248362                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    786638089                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    227543173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    228150398                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         413427231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        413175652                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       709481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15176                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      1105342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    326768254                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.264430                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.508351                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    248576026     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5952918      1.82%     77.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6025602      1.84%     79.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6447150      1.97%     81.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9590118      2.93%     84.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10779461      3.30%     87.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10019261      3.07%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11565007      3.54%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17812711      5.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    326768254                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.263921                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      1683963                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1402078                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69427737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     27595171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      170970011                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               326899987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        130675483                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        97907135                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249927576                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            412596751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.307979                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.307979                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        301937378                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       159521497                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 132490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        18983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28467851                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.263378                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96891138                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          27530051                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       73260253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69405527                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     27586480                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    413305799                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     69361087                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        56160                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    412998246                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        149083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     29841050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         20798                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     30108676                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2267                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        507829970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            412955379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602658                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        306047679                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.263247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             412974396                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       405362563                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190862072                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.764538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.764538                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        11919      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    221732325     53.68%     53.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17890      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12492356      3.02%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      8954485      2.17%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5330062      1.29%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     30054823      7.28%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      6591752      1.60%     69.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      3033955      0.73%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27029180      6.54%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       505962      0.12%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26769944      6.48%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13496391      3.27%     86.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     42609539     10.32%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14046991      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     413054406                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      187439449                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    372963732                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    185476373                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    185931071                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6578854                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2871826     43.65%     43.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     43.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     43.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd          484      0.01%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        118935      1.81%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       163147      2.48%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          539      0.01%     47.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        19269      0.29%     48.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       238766      3.63%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt          661      0.01%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1293459     19.66%     71.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       547182      8.32%     79.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1033056     15.70%     95.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       291530      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     232181892                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    786506587                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    227479006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    228085826                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         413305790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        413054406                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       708856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        15156                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      1104650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    326767497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.264062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.507923                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    248577760     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5966119      1.83%     77.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6031342      1.85%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6445665      1.97%     81.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9589709      2.93%     84.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10776146      3.30%     87.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10017190      3.07%     91.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11562626      3.54%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17800940      5.45%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    326767497                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.263550                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1681622                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1403061                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69405527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27586480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      170917673                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               326899987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        130689243                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        97915275                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249952613                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            412638585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.307848                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.307848                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        301968549                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       159538644                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 146804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        18963                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28470511                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.263503                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            96901012                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27533064                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       73388536                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69412439                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27589558                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    413345781                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69367948                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        56369                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    413039122                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        149139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     30057013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         20758                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     30324419                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2244                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        507879058                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            412996563                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.602653                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        306074657                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.263373                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             413015425                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       405401396                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190879362                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.764615                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.764615                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        11954      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221753260     53.68%     53.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        17900      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12494179      3.02%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      8955365      2.17%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5330541      1.29%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30058042      7.28%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      6592681      1.60%     69.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3033984      0.73%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27031934      6.54%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       505990      0.12%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26772407      6.48%     83.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     13498150      3.27%     86.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     42613922     10.32%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14048355      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     413095496                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      187457679                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    373001742                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    185496423                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    185949843                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6578717                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2872705     43.67%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        118407      1.80%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       162929      2.48%     47.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          529      0.01%     47.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        19516      0.30%     48.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       237114      3.60%     51.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt          639      0.01%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1293796     19.67%     71.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       547200      8.32%     79.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1033519     15.71%     95.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       291879      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     232204580                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    786536444                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    227500140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    228105267                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         413345772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        413095496                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       707111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15299                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1101157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    326753183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.264243                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.508119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    248563582     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5962306      1.82%     77.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6028924      1.85%     79.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6441624      1.97%     81.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9592606      2.94%     84.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10778479      3.30%     87.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10016035      3.07%     91.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11565575      3.54%     94.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17804052      5.45%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    326753183                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.263675                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1682674                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1397331                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69412439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27589558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170934918                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               326899987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        130675707                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97907055                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249927483                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412596644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.307979                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.307979                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        301937865                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       159521662                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 140298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        18972                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28467847                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.263377                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            96890667                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          27530190                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       73242476                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69405090                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     27586752                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    413304967                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     69360477                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        56507                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    412997855                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        148543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     29779759                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         20767                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     30046782                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2251                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        507828932                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            412955081                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.602655                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        306045694                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.263246                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             412974114                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       405361123                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190861362                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.764538                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.764538                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        11960      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    221732440     53.68%     53.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17898      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     12492341      3.02%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      8954442      2.17%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5330017      1.29%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     30054771      7.28%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      6591871      1.60%     69.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      3033955      0.73%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27029310      6.54%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       505962      0.12%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26769400      6.48%     83.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13496591      3.27%     86.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     42609564     10.32%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14047014      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413054368                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      187438965                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    372963522                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    185476721                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    185930675                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6577894                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015925                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2871954     43.66%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        117829      1.79%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       162710      2.47%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt          531      0.01%     47.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        19316      0.29%     48.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       238220      3.62%     51.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt          770      0.01%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1292967     19.66%     71.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       547234      8.32%     79.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1034315     15.72%     95.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       291564      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     232181337                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    786498218                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227478360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    228084749                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         413304958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413054368                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       708233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        15427                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1103196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    326759689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.264092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.508000                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    248574841     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5961760      1.82%     77.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      6031531      1.85%     79.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6447986      1.97%     81.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9587155      2.93%     84.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10773413      3.30%     87.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10013964      3.06%     91.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11566193      3.54%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17802846      5.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    326759689                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.263550                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1681433                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1398033                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69405090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     27586752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      170917288                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               326899987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84371716                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84371717                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     86436993                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86436994                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4497337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4497343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6098061                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6098067                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 518394537549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 518394537549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 518394537549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 518394537549                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88869053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88869060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     92535054                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92535061                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.050606                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050606                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.065900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065900                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 115266.998570                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115266.844790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 85009.733020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85009.649377                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          422                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.343750                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          211                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2443572                       # number of writebacks
system.cpu0.dcache.writebacks::total          2443572                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2633312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2633312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2633312                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2633312                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1864025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1864025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2571936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2571936                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 194759690355                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 194759690355                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 290748855105                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 290748855105                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027794                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027794                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 104483.411089                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104483.411089                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113046.691327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113046.691327                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2443572                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57517554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57517555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3862075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3862080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 457442318115                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 457442318115                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61379629                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61379635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062921                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062921                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 118444.700871                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118444.547527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2547914                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2547914                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1314161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1314161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 143236581705                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 143236581705                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 108994.698294                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108994.698294                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26854162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26854162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       635262                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       635263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  60952219434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  60952219434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27489424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27489425                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.023109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 95948.159081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95948.008044                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        85398                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        85398                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       549864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       549864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  51523108650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51523108650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 93701.549201                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93701.549201                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2065277                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2065277                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1600724                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1600724                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      3666001                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      3666001                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.436640                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.436640                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       707911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       707911                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  95989164750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  95989164750                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.193102                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.193102                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 135594.961443                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 135594.961443                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.922206                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89073812                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2444084                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.444661                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.004420                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.917786                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000009                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742724572                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742724572                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30572887                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30572905                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30572887                       # number of overall hits
system.cpu0.icache.overall_hits::total       30572905                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          606                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           609                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          606                       # number of overall misses
system.cpu0.icache.overall_misses::total          609                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    109889334                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    109889334                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    109889334                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    109889334                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     30573493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30573514                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     30573493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30573514                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 181335.534653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180442.256158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 181335.534653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180442.256158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu0.icache.writebacks::total               38                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           90                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           90                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     95722848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     95722848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     95722848                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     95722848                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 185509.395349                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185509.395349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 185509.395349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185509.395349                       # average overall mshr miss latency
system.cpu0.icache.replacements                    38                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30572887                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30572905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          609                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    109889334                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    109889334                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     30573493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30573514                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 181335.534653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180442.256158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           90                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     95722848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     95722848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 185509.395349                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185509.395349                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          270.760982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30573424                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              519                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         58908.331407                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   267.760982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.522971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.528830                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244588631                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244588631                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2022596                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2003091                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2304883                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       130906                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       130906                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2022596                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1076                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7593552                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7594628                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    312809984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           312845632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1864364                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              119319296                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4439881                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001405                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.037451                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4433645     99.86%     99.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                6236      0.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4439881                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3298978509                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         515484                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2485225620                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       583877                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         583877                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       583877                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        583877                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          516                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1860201                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1860726                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          516                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1860201                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1860726                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     95309595                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 285880598206                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 285975907801                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     95309595                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 285880598206                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 285975907801                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          516                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2444078                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2444603                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          516                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2444078                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2444603                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.761105                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.761157                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.761105                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.761157                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 184708.517442                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 153682.638707                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 153690.499193                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 184708.517442                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 153682.638707                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 153690.499193                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1864361                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1864361                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1860201                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1860717                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1860201                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1860717                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     95137767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 285261151273                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 285356289040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     95137767                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 285261151273                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 285356289040                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.761105                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.761153                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.761105                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.761153                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 184375.517442                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 153349.638707                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 153358.242570                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 184375.517442                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 153349.638707                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 153358.242570                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1864361                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1040953                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1040953                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1040953                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1040953                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1402652                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1402652                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1402652                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1402652                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       130730                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       130730                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          176                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       101565                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       101565                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       130906                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       130906                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001344                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data   577.073864                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   577.073864                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          176                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3254076                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3254076                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18489.068182                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18489.068182                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         2282                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2282                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       419724                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       419725                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  50501321460                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  50501321460                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.994592                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.994593                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 120320.309203                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 120320.022539                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       419724                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       419724                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  50361553368                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  50361553368                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.994592                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.994590                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 119987.309203                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 119987.309203                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       581595                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       581595                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1440477                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1441001                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     95309595                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 235379276746                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 235474586341                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2022072                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2022596                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.712377                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.712451                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 184708.517442                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 163403.703597                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 163410.425351                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1440477                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1440993                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     95137767                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 234899597905                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 234994735672                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.712377                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712447                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 184375.517442                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 163070.703597                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 163078.332561                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2098.976084                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5018943                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1866589                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.688831                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.510005                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004323                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005515                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    37.722095                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2055.734145                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001345                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.009209                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.501888                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.512445                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1512                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        82172445                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       82172445                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 108857695994                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-15403.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-15403.numOps                     0                       # Number of Ops committed
system.cpu0.thread-15403.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     84339464                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84339465                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     86402840                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86402841                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4501120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4501126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6102370                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6102376                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 515659795362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 515659795362                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 515659795362                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 515659795362                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     88840584                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     88840591                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     92505210                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     92505217                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.050665                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050665                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.065968                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065968                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 114562.552290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114562.399578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 84501.561748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84501.478664                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.705882                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          250                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2443386                       # number of writebacks
system.cpu1.dcache.writebacks::total          2443386                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      2637019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2637019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      2637019                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2637019                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1864101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1864101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2571766                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2571766                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 193553915337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 193553915337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 289452111813                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 289452111813                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020983                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020983                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.027801                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027801                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103832.311306                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103832.311306                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 112549.941096                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112549.941096                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2443386                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     57493924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57493925                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3865812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3865817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 454696892622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 454696892622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     61359736                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     61359742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.063002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.063002                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 117620.022035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117619.869906                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      2551585                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2551585                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1314227                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1314227                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 142062679782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 142062679782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 108095.998471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108095.998471                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26845540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26845540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       635308                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       635309                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  60962902740                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60962902740                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27480848                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27480849                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.023118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 95958.027823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95957.876781                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        85434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        85434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       549874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       549874                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  51491235555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  51491235555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.020009                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020009                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 93641.880785                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93641.880785                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2063376                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2063376                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1601250                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1601250                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      3664626                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      3664626                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.436948                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.436948                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       707665                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       707665                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  95898196476                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  95898196476                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.193107                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.193107                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 135513.550163                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 135513.550163                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.922681                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           89039832                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2443898                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.433530                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.004415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.918267                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999840                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        742485634                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       742485634                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30564394                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30564412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30564394                       # number of overall hits
system.cpu1.icache.overall_hits::total       30564412                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           607                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          604                       # number of overall misses
system.cpu1.icache.overall_misses::total          607                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    110196360                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    110196360                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    110196360                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    110196360                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30564998                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30565019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30564998                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30565019                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 182444.304636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 181542.602965                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 182444.304636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 181542.602965                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu1.icache.writebacks::total               39                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           87                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           87                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          517                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     95514390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     95514390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     95514390                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     95514390                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 184747.369439                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184747.369439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 184747.369439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184747.369439                       # average overall mshr miss latency
system.cpu1.icache.replacements                    39                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30564394                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30564412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          607                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    110196360                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    110196360                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30564998                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30565019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 182444.304636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 181542.602965                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           87                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     95514390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     95514390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 184747.369439                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184747.369439                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          271.364469                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30564932                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         58778.715385                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   268.364469                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.524149                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.530009                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        244520672                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       244520672                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2022415                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2002962                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2304421                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       130945                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       130945                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        422003                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       422003                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2022417                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1079                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7593074                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7594153                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    312786176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           312821952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1863958                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              119293312                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4439335                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001390                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037255                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4433165     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                6170      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4439335                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3298742765                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         516483                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2485052793                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       584032                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         584032                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       584032                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        584032                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          517                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1859862                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1860388                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          517                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1859862                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1860388                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     95162076                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 284587642787                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 284682804863                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     95162076                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 284587642787                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 284682804863                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          517                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2443894                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2444420                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          517                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2443894                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2444420                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.761024                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.761075                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.761024                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.761075                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 184065.911025                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 153015.461785                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 153023.350432                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 184065.911025                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 153015.461785                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 153023.350432                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1863957                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1863957                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          517                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1859862                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1860379                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          517                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1859862                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1860379                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     94989915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 283968309407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 284063299322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     94989915                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 283968309407                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 284063299322                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.761024                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.761072                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.761024                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.761072                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 183732.911025                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 152682.462143                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 152691.091074                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 183732.911025                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 152682.462143                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 152691.091074                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1863957                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1041098                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1041098                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1041098                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1041098                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1402323                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1402323                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1402323                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1402323                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       130803                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       130803                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       110223                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       110223                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       130945                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       130945                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data   776.218310                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total   776.218310                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2606058                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      2606058                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18352.521127                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18352.521127                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       419728                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       419729                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  50471083060                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  50471083060                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       422002                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       422003                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.994611                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.994611                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 120247.119706                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 120246.833219                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       419728                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       419728                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  50331313636                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  50331313636                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.994611                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.994609                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 119914.119706                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 119914.119706                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       581758                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       581758                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          517                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1440134                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1440659                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     95162076                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 234116559727                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 234211721803                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2021892                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2022417                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.712270                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.712345                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 184065.911025                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 162565.816602                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 162572.629472                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          517                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1440134                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1440651                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     94989915                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 233636995771                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 233731985686                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.712270                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712341                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 183732.911025                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 162232.817065                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 162240.532708                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2098.563613                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5018648                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1866185                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.689255                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.432028                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.002221                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.006371                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    37.795951                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2055.327043                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001326                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009228                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.501789                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.512345                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1481                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        82166777                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       82166777                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 108857695994                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29126.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29126.numOps                      0                       # Number of Ops committed
system.cpu1.thread29126.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     84353596                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84353597                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     86419792                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86419793                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4494889                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4494895                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6093638                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6093644                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 518616847016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 518616847016                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 518616847016                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 518616847016                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     88848485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     88848492                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     92513430                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92513437                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.050590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050591                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.065868                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065868                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 115379.233395                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115379.079381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 85107.918622                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85107.834822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2049                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.525000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   204.900000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2443427                       # number of writebacks
system.cpu2.dcache.writebacks::total          2443427                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2631559                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2631559                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2631559                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2631559                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1863330                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1863330                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2571080                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2571080                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 194288778737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 194288778737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 290178909953                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 290178909953                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.020972                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020972                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.027791                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027791                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 104269.656334                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104269.656334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 112862.653030                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112862.653030                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2443427                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     57503491                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57503492                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3861175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3861180                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 457650923634                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 457650923634                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     61364666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     61364672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.062922                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062922                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 118526.335541                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118526.182057                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2546996                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2546996                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1314179                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1314179                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 142764236523                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 142764236523                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.021416                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021416                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 108633.783163                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108633.783163                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26850105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26850105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       633714                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       633715                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  60965923382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60965923382                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27483819                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27483820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023058                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023058                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 96204.160524                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96204.008714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        84563                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        84563                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       549151                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       549151                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  51524542214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  51524542214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 93825.818789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93825.818789                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2066196                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2066196                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1598749                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1598749                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3664945                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3664945                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.436227                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.436227                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       707750                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       707750                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  95890131216                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  95890131216                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.193113                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 135485.879500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 135485.879500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.923160                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           89055557                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2443939                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.439353                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004410                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.918749                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000009                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999841                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        742551435                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       742551435                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30566897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30566915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30566897                       # number of overall hits
system.cpu2.icache.overall_hits::total       30566915                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          601                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           604                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          601                       # number of overall misses
system.cpu2.icache.overall_misses::total          604                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    122766111                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    122766111                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    122766111                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    122766111                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           21                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30567498                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30567519                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           21                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30567498                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30567519                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.142857                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.142857                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 204269.735441                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 203255.150662                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 204269.735441                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 203255.150662                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           36                       # number of writebacks
system.cpu2.icache.writebacks::total               36                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           87                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    106567659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    106567659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    106567659                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    106567659                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 207330.075875                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 207330.075875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 207330.075875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 207330.075875                       # average overall mshr miss latency
system.cpu2.icache.replacements                    36                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30566897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30566915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          601                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    122766111                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    122766111                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30567498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30567519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 204269.735441                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 203255.150662                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           87                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    106567659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    106567659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 207330.075875                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 207330.075875                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          269.928410                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30567432                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              517                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         59124.626692                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   266.928410                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.521345                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.527204                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244540669                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244540669                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2022451                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2002432                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2302164                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       130147                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       130147                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        422005                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       422005                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2022451                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1070                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591599                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592669                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    312791424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           312826816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1861133                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              119112512                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4435743                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001301                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036052                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4429970     99.87%     99.87% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5773      0.13%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4435743                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3298482677                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         513486                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2484828018                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       586437                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         586438                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       586437                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        586438                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          513                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1857496                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1858018                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          513                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1857496                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1858018                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    106211682                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 285316519527                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 285422731209                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    106211682                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 285316519527                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 285422731209                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          514                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2443933                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2444456                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          514                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2443933                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2444456                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.760044                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.760095                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.760044                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.760095                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 207040.315789                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 153602.763897                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 153616.774008                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 207040.315789                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 153602.763897                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 153616.774008                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1861132                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1861132                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          513                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1857496                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1858009                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          513                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1857496                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1858009                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    106040853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 284697973359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 284804014212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    106040853                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 284697973359                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 284804014212                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.760044                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.760091                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.760044                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.760091                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 206707.315789                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 153269.763897                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 153284.518112                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 206707.315789                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 153269.763897                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 153284.518112                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1861132                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1042437                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1042437                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1042437                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1042437                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1401023                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1401023                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1401023                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1401023                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       130145                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       130145                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       130147                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       130147                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         2489                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2489                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       419515                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       419516                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  50516471295                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  50516471295                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       422004                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.994102                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.994102                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 120416.364838                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 120416.077802                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       419515                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       419515                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  50376772800                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  50376772800                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.994100                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 120083.364838                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 120083.364838                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       583948                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       583949                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1437981                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1438502                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    106211682                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 234800048232                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 234906259914                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2021929                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2022451                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.998054                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.711193                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.711267                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 207040.315789                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 163284.527565                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 163299.223716                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1437981                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1438494                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    106040853                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 234321200559                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 234427241412                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.998054                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.711193                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711263                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 206707.315789                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 162951.527565                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 162967.131884                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2236.075153                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5018062                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1863436                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.692908                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.648692                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.004887                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   142.883966                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2084.537608                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001135                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000245                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.034884                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508920                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.545917                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1509                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        82152460                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       82152460                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 108857695994                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29126.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29126.numOps                      0                       # Number of Ops committed
system.cpu2.thread29126.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     84342135                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84342136                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     86409515                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86409516                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4496869                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4496875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      6094054                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6094060                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 519218695898                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 519218695898                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 519218695898                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 519218695898                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     88839004                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     88839011                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     92503569                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92503576                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050618                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050618                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.065879                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065879                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 115462.268502                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115462.114446                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 85200.868896                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85200.785010                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1795                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   179.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2443348                       # number of writebacks
system.cpu3.dcache.writebacks::total          2443348                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2633549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2633549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2633549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2633549                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1863320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1863320                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2571014                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2571014                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 194788442573                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 194788442573                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 290751205418                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 290751205418                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020974                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020974                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.027794                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027794                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 104538.373748                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104538.373748                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 113088.145540                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113088.145540                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2443348                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     57494721                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57494722                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3863458                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3863463                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 458207420913                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 458207420913                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     61358179                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61358185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.062966                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062966                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 118600.337033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118600.183543                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2549301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2549301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1314157                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1314157                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 143250772167                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 143250772167                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 109005.828198                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109005.828198                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26847414                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26847414                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       633411                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       633412                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  61011274985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  61011274985                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27480825                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27480826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.023049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 96321.779990                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96321.627921                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        84248                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        84248                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       549163                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       549163                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  51537670406                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  51537670406                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 93847.674381                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 93847.674381                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2067380                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2067380                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1597185                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1597185                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      3664565                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      3664565                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.435846                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.435846                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       707694                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       707694                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  95962762845                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  95962762845                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.193118                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.193118                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 135599.231935                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 135599.231935                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.923598                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           89045236                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2443860                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.436308                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004406                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.919192                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000009                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999842                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        742472468                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       742472468                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30564047                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30564065                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30564047                       # number of overall hits
system.cpu3.icache.overall_hits::total       30564065                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          599                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           602                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          599                       # number of overall misses
system.cpu3.icache.overall_misses::total          602                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    115325226                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    115325226                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    115325226                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    115325226                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           21                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30564646                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30564667                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           21                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30564646                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30564667                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 192529.592654                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 191570.142857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 192529.592654                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 191570.142857                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu3.icache.writebacks::total               37                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           84                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           84                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          515                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     98243658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     98243658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     98243658                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     98243658                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 190764.384466                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 190764.384466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 190764.384466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 190764.384466                       # average overall mshr miss latency
system.cpu3.icache.replacements                    37                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30564047                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30564065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          599                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          602                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    115325226                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    115325226                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30564646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30564667                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 192529.592654                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 191570.142857                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           84                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     98243658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     98243658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 190764.384466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 190764.384466                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          270.485515                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30564583                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59004.986486                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   267.485515                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.522433                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.528292                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244517854                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244517854                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2022373                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2002440                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2302014                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       130161                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       130161                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        422005                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       422005                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2022374                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591391                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592464                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    312781312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           312816832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1861069                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              119108416                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4435618                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001299                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036019                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4429856     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5762      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4435618                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3298352893                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2484753759                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       586412                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         586413                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       586412                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        586413                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1857443                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1857966                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1857443                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1857966                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     97887015                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 285891402740                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 285989289755                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     97887015                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 285891402740                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 285989289755                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          515                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2443855                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2444379                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          515                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2443855                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2444379                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.760046                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.760097                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.760046                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.760097                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 190441.663424                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 153916.649254                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 153926.008202                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 190441.663424                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 153916.649254                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 153926.008202                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1861068                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1861068                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1857443                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1857957                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1857443                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1857957                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     97715853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 285272874554                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 285370590407                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     97715853                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 285272874554                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 285370590407                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.760046                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.760094                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.760046                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.760094                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 190108.663424                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 153583.649433                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 153593.754003                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 190108.663424                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 153583.649433                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 153593.754003                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1861068                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1042402                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1042402                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1042402                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1042402                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1400980                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1400980                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1400980                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1400980                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       130159                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       130159                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18981                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18981                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       130161                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       130161                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9490.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9490.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        45954                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        45954                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        22977                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22977                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         2489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       419515                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       419516                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  50531274141                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  50531274141                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       422004                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.994102                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.994102                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 120451.650456                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 120451.363335                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       419515                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       419515                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  50391575646                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  50391575646                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.994100                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 120118.650456                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 120118.650456                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       583923                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       583924                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1437928                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1438450                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     97887015                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 235360128599                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 235458015614                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2021851                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022374                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.711194                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.711268                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 190441.663424                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 163680.051156                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 163688.703545                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1437928                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1438442                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     97715853                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 234881298908                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 234979014761                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.711194                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711264                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 190108.663424                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 163347.051388                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 163356.614143                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2236.123250                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5017920                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1863372                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.692924                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.710293                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.004877                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   142.951386                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2084.456695                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001150                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.034900                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.508901                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.545929                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1488                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        82150140                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       82150140                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 108857695994                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5758609                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5545920                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3582947                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           3020598                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               322                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              322                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1678486                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1678486                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5758612                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5580135                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579020                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571408                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571250                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                22301813                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    238019648                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    237974272                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    237656704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    237649920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                951300544                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4722489                       # Total snoops (count)
system.l3bus.snoopTraffic                   108921024                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           12273935                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000699                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 12273929    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        6      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             12273935                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           7528619633                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1244880732                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1244622301                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1243234631                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          1242968003                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       661751                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       661784                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       659327                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       659414                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2642276                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       661751                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       661784                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       659327                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       659414                       # number of overall hits
system.l3cache.overall_hits::total            2642276                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          516                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1198450                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1198078                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          513                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1198169                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1198029                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4794822                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          516                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1198450                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1198078                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          513                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1198169                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1198029                       # number of overall misses
system.l3cache.overall_misses::total          4794822                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     92637933                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 268103123436                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     92792778                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 266813235610                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    103164931                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 267607816925                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     95563007                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 268197327115                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1071105661735                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     92637933                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 268103123436                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     92792778                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 266813235610                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    103164931                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 267607816925                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     95563007                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 268197327115                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1071105661735                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          516                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1860201                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          517                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1859862                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          513                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1857496                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1857443                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         7437098                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          516                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1860201                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          517                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1859862                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          513                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1857496                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1857443                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        7437098                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.644258                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.644176                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.645045                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.644988                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.644717                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.644258                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.644176                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.645045                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.644988                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.644717                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 179530.877907                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 223708.225989                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 179483.129594                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 222701.055866                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 201101.230019                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 223347.304867                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 185920.247082                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 223865.471633                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 223387.992659                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 179530.877907                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 223708.225989                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 179483.129594                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 222701.055866                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 201101.230019                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 223347.304867                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 185920.247082                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 223865.471633                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 223387.992659                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1701891                       # number of writebacks
system.l3cache.writebacks::total              1701891                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          516                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1198450                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1198078                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          513                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1198169                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1198029                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4794786                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          516                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1198450                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1198078                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          513                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1198169                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1198029                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4794786                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     89201373                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 260121446436                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     89349558                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 258834049450                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     99748351                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 259628011385                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     92139767                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 260218453975                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1039172400295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     89201373                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 260121446436                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     89349558                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 258834049450                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     99748351                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 259628011385                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     92139767                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 260218453975                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1039172400295                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.644258                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.644176                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.645045                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.644988                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644712                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.644258                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.644176                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.645045                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.644988                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644712                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 172870.877907                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 217048.225989                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 172823.129594                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 216041.066984                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 194441.230019                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 216687.304867                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 179260.247082                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 217205.471633                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 216729.672668                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 172870.877907                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 217048.225989                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 172823.129594                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 216041.066984                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 194441.230019                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 216687.304867                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 179260.247082                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 217205.471633                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 216729.672668                       # average overall mshr miss latency
system.l3cache.replacements                   4722489                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3844029                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3844029                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3844029                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3844029                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3582947                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3582947                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3582947                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3582947                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          173                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          141                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             316                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            3                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             6                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          322                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.017045                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.007042                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.018634                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        49950                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       100899                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.017045                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.007042                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.018634                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17649                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16816.500000                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       195340                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       195411                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       195217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       195200                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           781168                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       224384                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       224317                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       224298                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       224315                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         897318                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  45913844983                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  45884084350                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  45931928862                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  45944636713                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 183674494908                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       419724                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       419728                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       419515                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       419515                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1678486                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.534599                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.534434                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.534660                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.534701                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.534600                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 204621.742116                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 204550.187235                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 204780.822219                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 204821.954452                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 204692.756534                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       224384                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       224317                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       224298                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       224315                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       897314                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  44419447543                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  44390133130                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  44438104182                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  44450698813                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 177698383668                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.534599                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.534434                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.534660                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.534701                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.534597                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 197961.742116                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 197890.187235                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 198120.822219                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 198161.954452                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 198033.669003                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       466411                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       466373                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       464110                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       464214                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1861108                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       974066                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          517                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       973761                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       973871                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       973714                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      3897504                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     92637933                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 222189278453                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     92792778                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 220929151260                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    103164931                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 221675888063                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     95563007                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 222252690402                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 887431166827                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1440477                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1440134                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1437981                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1437928                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5758612                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676211                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.676160                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.677249                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677165                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676813                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 179530.877907                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 228104.952286                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 179483.129594                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 226882.316359                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 201101.230019                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 227623.461488                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 185920.247082                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 228252.536579                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 227692.176025                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          516                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       974066                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          517                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       973761                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          513                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       973871                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       973714                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      3897472                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     89201373                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 215701998893                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     89349558                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 214443916320                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     99748351                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 215189907203                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     92139767                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 215767755162                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 861474016627                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676211                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.676160                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.677249                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.677165                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.676808                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 172870.877907                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 221444.952286                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 172823.129594                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 220222.330038                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 194441.230019                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 220963.461488                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 179260.247082                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 221592.536579                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 221034.048898                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63960.519716                       # Cycle average of tags in use
system.l3cache.tags.total_refs               10069568                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              7426919                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.355820                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651328591413                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63960.519716                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.975960                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.975960                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61838                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          651                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6099                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39064                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        16024                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.943573                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            245257255                       # Number of tag accesses
system.l3cache.tags.data_accesses           245257255                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1701891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1197723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1197367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1197475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1197315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001082356244                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7000070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1626904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4794786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1701891                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794786                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1701891                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2846                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      67.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1367                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1701891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  360878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  397455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  367554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  392109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  421945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  319643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  293716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  271718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 236069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 207973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 166483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 139318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 115309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  96816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  74423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  60140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  47857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  35404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  11259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   6531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   2725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  52764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  60461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  67737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  74792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  81984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  89043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  95109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 100752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 104044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 102443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  47183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  37893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  31020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  25727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  21387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  18156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  15773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  13989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  12470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  11268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   8633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   8519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   8237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   8037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   7984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   7996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   8021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   8127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   8889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   9190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   9487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  11201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  12622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  14213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  15683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  17022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  18253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 19614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 20391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 20921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 20983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 20849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 20638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 20273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 20354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 19981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 14579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  3955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  1535                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       105154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.560302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.848688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       105035     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           89      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           24      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.184206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.385900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        104788     99.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           211      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            59      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            30      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            15      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            16      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::472-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-487            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-519            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::888-895            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  182144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               306866304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108921024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2818.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  108857567466                       # Total gap between requests
system.mem_ctrls.avgGap                      16755.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        33024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     76654272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     76631488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        32832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     76638400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     76628160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    108917376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 303368.509362306504                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 704169459.571608185768                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 303956.432830062928                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 703960158.817086935043                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 301604.738959037291                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 704023654.551604628563                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 302192.662426793715                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 703929586.796763539314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1000548146.825758814812                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1198450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1198078                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          513                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1198169                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1198029                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1701891                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     69740596                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 215121301961                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     69848558                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 213849864892                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     79760987                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 214633642285                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     72627037                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 215230618517                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7234579591177                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    135156.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    179499.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    135103.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    178494.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    155479.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    179134.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    141297.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    179653.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4250906.55                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          2623800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              26841                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   194517                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 327365                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           18                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            4                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     76700800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     76676992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        32832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     76682816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     76673856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     306868608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    108921024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    108921024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1198450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1198078                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1198169                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1198029                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4794822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1701891                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1701891                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       303369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    704596880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       303956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    704378172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       301605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    704431673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       302193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    704349364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2818988378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       303369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       303956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       301605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       302193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1218177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1000581658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1000581658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1000581658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       303369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    704596880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       303956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    704378172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       301605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    704431673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       302193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    704349364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3819570036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4791940                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1701834                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       147214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       147669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       154713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       154711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       139692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       139676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       153997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       153864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       148922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       145070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       145082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       147909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       157671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       157701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       148385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       147721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       152251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       152259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       155880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       155882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       147921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       147987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       145628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       145644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       151437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       151509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       147920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       147936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       151476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       151474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        56981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        57087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        48722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        48726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        56985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        56970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        47403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        59285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        59297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        47067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        47068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        57952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        57932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        47595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        47609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        58833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        58705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        48951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        48960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        62106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        62107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        45313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        45356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        59018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        59015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        46469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        46470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        57788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        57796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        50427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        50444                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            775306790353                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15966744080                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       859127404833                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               161793.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          179285.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3194870                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             675008                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.67                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           39.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2623871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.391909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.984226                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   204.253995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1493143     56.91%     56.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       740105     28.21%     85.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       132787      5.06%     90.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        63357      2.41%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        42583      1.62%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33892      1.29%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        27505      1.05%     96.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        21291      0.81%     97.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        69208      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2623871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             306684160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          108917376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2817.293982                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1000.548147                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               14.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8183280897.791922                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10879463381.236691                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20156417726.591839                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6396336281.664333                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 38808583470.753593                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 90408378161.607025                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1595929020.941087                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  176428388940.584991                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1620.724847                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1579421285                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9804550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  97473724709                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3897502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1701891                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020598                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            897318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           897318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3897504                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     14312137                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     14312137                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14312137                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    415789504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    415789504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               415789504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794828                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          5436925148                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8742020975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28545915                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     20485532                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19027                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9265820                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9265370                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.995143                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2181075                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2306272                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2305390                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          882                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       710520                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        18912                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    326669576                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.263410                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.734340                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    254780233     77.99%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     11953552      3.66%     81.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4543190      1.39%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5269599      1.61%     84.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3242692      0.99%     85.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2150967      0.66%     86.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1648585      0.50%     86.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2394227      0.73%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     40686531     12.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    326669576                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     412717679                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96736356                       # Number of memory references committed
system.switch_cpus0.commit.loads             69246928                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28461171                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         185446628                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          289170682                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2180881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    221582672     53.69%     53.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12496965      3.03%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8951516      2.17%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5331025      1.29%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30057628      7.28%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6587619      1.60%     69.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      3034034      0.74%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27027711      6.55%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26698899      6.47%     83.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     13453253      3.26%     86.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42548029     10.31%     96.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14036175      3.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    412717679                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     40686531                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4139594                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    262822368                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         54240787                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5544690                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         20804                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      9251194                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     413725394                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          645                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69383209                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           27538671                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1092542                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        95636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250970082                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           28545915                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13751835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            326651595                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          41862                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         30573493                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    326768254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.267338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.746095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       260056515     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5816803      1.78%     81.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2615181      0.80%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6773301      2.07%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2481408      0.76%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3033902      0.93%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3386304      1.04%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3493021      1.07%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39111819     11.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    326768254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087323                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.767727                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           30573507                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   39                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            4332218                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         180802                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2269                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        105734                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 108857705994                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         20804                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6412000                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      107649935                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         57414235                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    155271269                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     413597488                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       139746                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8000188                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      36109372                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     114211821                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    448922146                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1010648113                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       406080185                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        302445092                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    448024495                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          897559                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27952929                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               699411244                       # The number of ROB reads
system.switch_cpus0.rob.writes              826955277                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          412717679                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       28538085                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20479524                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        19021                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9264048                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9263594                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.995099                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2180576                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2305889                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2305061                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          828                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       709860                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        18896                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    326668924                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.263043                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.733990                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    254795583     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11953489      3.66%     81.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4544111      1.39%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5267919      1.61%     84.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3242186      0.99%     85.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2150653      0.66%     86.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1648380      0.50%     86.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2393830      0.73%     87.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     40672773     12.45%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    326668924                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249927576                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     412596751                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           96705581                       # Number of memory references committed
system.switch_cpus1.commit.loads             69224733                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28453381                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         185389668                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          289088582                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2180384                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    221521769     53.69%     53.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        17846      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     12491675      3.03%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8948866      2.17%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5329535      1.29%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     30048303      7.28%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      6585136      1.60%     69.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      3033951      0.74%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     27019873      6.55%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       505962      0.12%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     26689601      6.47%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13448418      3.26%     86.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     42535132     10.31%     96.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     14032430      3.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    412596751                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     40672773                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4137623                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    262841237                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         54221291                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5546537                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         20798                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9249408                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          129                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     413603864                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          635                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           69360980                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           27530051                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1091658                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                14183                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        92968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250897684                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           28538085                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13749231                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            326653580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          41850                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         30564998                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    326767497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.266971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.745749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       260072843     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5816041      1.78%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2612319      0.80%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         6774246      2.07%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         2483853      0.76%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3033542      0.93%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3384736      1.04%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3489448      1.07%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        39100469     11.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    326767497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087299                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.767506                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30565002                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4331271                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         180776                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2267                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        105602                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 108857705994                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         20798                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6411354                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      107867920                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         57394867                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    155072547                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     413476134                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       143093                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       7904824                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      36260355                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     113856064                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    448795843                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1010347529                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       405961793                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        302354843                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    447898444                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          897223                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27969397                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               699302762                       # The number of ROB reads
system.switch_cpus1.rob.writes              826712099                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249927576                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          412596751                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       28540570                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     20481291                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        19004                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9264540                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9264094                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.995186                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2180737                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2306112                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2305169                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          943                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       708092                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        18879                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    326654942                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.263225                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.734166                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    254777002     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     11953445      3.66%     81.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4542513      1.39%     83.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5268160      1.61%     84.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3243324      0.99%     85.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2150785      0.66%     86.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1647455      0.50%     86.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2394381      0.73%     87.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     40677877     12.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    326654942                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249952613                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     412638585                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           96716210                       # Number of memory references committed
system.switch_cpus2.commit.loads             69232382                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          28456085                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         185409363                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          289116992                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2180557                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    221542867     53.69%     53.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        17849      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12493503      3.03%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8949784      2.17%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5330052      1.29%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30051521      7.28%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      6585999      1.60%     69.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3033980      0.74%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     27022576      6.55%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       505990      0.12%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     26692797      6.47%     83.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     13450097      3.26%     86.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     42539585     10.31%     96.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     14033731      3.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    412638585                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     40677877                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         4151245                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    262808410                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         54227257                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      5545502                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         20758                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      9250093                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413644627                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          649                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69367734                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27533064                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1091949                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                14184                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       106900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250918193                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           28540570                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13750000                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            326625374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          41770                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30567498                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    326753183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.267136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.745899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       260052778     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5816452      1.78%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2613625      0.80%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6773935      2.07%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2484585      0.76%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3033823      0.93%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3383455      1.04%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3489171      1.07%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        39105359     11.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    326753183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.087307                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.767569                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30567502                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            4332731                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         180047                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2244                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        105728                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 108857705994                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         20758                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         6424601                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      108195054                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         57399974                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    154712785                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     413516812                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       134318                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7944129                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      35943130                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     113813355                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    448836978                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1010447859                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       406000492                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302384996                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    447942016                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          894846                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27960192                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               699323742                       # The number of ROB reads
system.switch_cpus2.rob.writes              826791802                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249952613                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          412638585                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       28537908                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20479201                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19006                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9263944                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9263497                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.995175                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2180568                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2306012                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2305065                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          947                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       709214                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        18888                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    326661315                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.263072                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.734051                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    254789224     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     11955024      3.66%     81.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4542517      1.39%     83.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5267958      1.61%     84.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3241776      0.99%     85.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2148314      0.66%     86.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1647206      0.50%     86.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2393566      0.73%     87.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40675730     12.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    326661315                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249927483                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412596644                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           96705530                       # Number of memory references committed
system.switch_cpus3.commit.loads             69224697                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          28453380                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         185389652                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          289088480                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2180384                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    221521720     53.69%     53.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        17844      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     12491675      3.03%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8948864      2.17%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5329535      1.29%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     30048301      7.28%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      6585136      1.60%     69.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      3033951      0.74%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     27019872      6.55%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       505962      0.12%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     26689571      6.47%     83.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     13448408      3.26%     86.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     42535126     10.31%     96.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     14032425      3.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412596644                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40675730                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4140668                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    262830407                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         54223425                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5544411                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         20767                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      9249510                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     413603686                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          641                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           69360278                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           27530190                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1091644                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                14183                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        95703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250893454                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           28537908                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13749130                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            326643024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          41788                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30564646                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    326759689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.266985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.745764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       260066234     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5815520      1.78%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2612378      0.80%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         6773978      2.07%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         2484206      0.76%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3034071      0.93%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3383849      1.04%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3488569      1.07%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        39100884     11.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    326759689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.087299                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.767493                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30564656                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   35                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15760114783326                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4332143                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         180365                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2251                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        105905                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 108857705994                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         20767                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6413756                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      107846857                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         57395536                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    155082762                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     413476126                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       140027                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7944186                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      35992973                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     114133201                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    448794336                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1010347590                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       405961362                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        302354506                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    447898307                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          895903                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         27956659                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               699291443                       # The number of ROB reads
system.switch_cpus3.rob.writes              826710291                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249927483                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412596644                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
