

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 16:21:21 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   20|   20|        10|          -|          -|     2|    no    |
        | + Loop 1.1  |    8|    8|         4|          -|          -|     2|    no    |
        |- Loop 2     |   12|   12|         6|          -|          -|     2|    no    |
        | + Loop 2.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     48|       0|    704|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    315|    -|
|Register         |        -|      -|     496|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     48|     532|   1059|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     13|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |C_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |C_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |A_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |A_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |B_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |B_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        6|  0|   0|    0|    12|  192|     6|          384|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_10_fu_459_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_529_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_12_fu_463_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_13_fu_533_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_14_fu_550_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_15_fu_555_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_472_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_450_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_477_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_454_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_481_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_498_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_503_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_520_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_9_fu_524_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_468_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln321_1_fu_622_p2   |     +    |      0|  0|  12|           4|           4|
    |add_ln321_fu_432_p2     |     +    |      0|  0|  12|           4|           4|
    |add_ln700_1_fu_491_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_508_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_514_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_537_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_5_fu_543_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_6_fu_560_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_566_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_485_p2     |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_578_p2           |     +    |      0|  0|   9|           2|           1|
    |i_fu_394_p2             |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_422_p2           |     +    |      0|  0|   9|           2|           1|
    |j_fu_606_p2             |     +    |      0|  0|   9|           2|           1|
    |icmp_ln25_fu_388_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_fu_416_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln61_fu_572_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln64_fu_600_p2     |   icmp   |      0|  0|   9|           2|           3|
    |C_int_V_d0              |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     48|  0| 704|         793|         824|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_0_V_address0    |  21|          4|    1|          4|
    |A_1_V_address0    |  21|          4|    1|          4|
    |B_0_V_address0    |  21|          4|    1|          4|
    |B_1_V_address0    |  21|          4|    1|          4|
    |C_0_V_address0    |  38|          7|    1|          7|
    |C_0_V_d0          |  21|          4|   32|        128|
    |C_1_V_address0    |  38|          7|    1|          7|
    |C_1_V_d0          |  21|          4|   32|        128|
    |C_int_V_address0  |  15|          3|    2|          6|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i15_0_reg_366     |   9|          2|    2|          4|
    |i_0_reg_343       |   9|          2|    2|          4|
    |j16_0_reg_377     |   9|          2|    2|          4|
    |j_0_reg_354       |   9|          2|    2|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             | 315|         64|   81|        323|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_0_V_load_reg_738      |  32|   0|   32|          0|
    |A_1_V_load_reg_763      |  32|   0|   32|          0|
    |B_0_V_load_reg_783      |  32|   0|   32|          0|
    |B_1_V_load_reg_795      |  32|   0|   32|          0|
    |B_int_V_addr_reg_710    |   2|   0|    2|          0|
    |C_0_V_addr_3_reg_723    |   1|   0|    1|          0|
    |C_0_V_load_reg_773      |  32|   0|   32|          0|
    |C_1_V_addr_3_reg_728    |   1|   0|    1|          0|
    |C_1_V_load_reg_817      |  32|   0|   32|          0|
    |C_int_V_addr_1_reg_700  |   2|   0|    2|          0|
    |add_ln321_1_reg_875     |   4|   0|    4|          0|
    |add_ln700_3_reg_839     |  32|   0|   32|          0|
    |add_ln700_7_reg_844     |  32|   0|   32|          0|
    |alpha_V_reg_649         |  32|   0|   32|          0|
    |ap_CS_fsm               |  14|   0|   14|          0|
    |beta_V_reg_657          |  32|   0|   32|          0|
    |i15_0_reg_366           |   2|   0|    2|          0|
    |i_0_reg_343             |   2|   0|    2|          0|
    |i_1_reg_852             |   2|   0|    2|          0|
    |i_reg_668               |   2|   0|    2|          0|
    |j16_0_reg_377           |   2|   0|    2|          0|
    |j_0_reg_354             |   2|   0|    2|          0|
    |j_1_reg_695             |   2|   0|    2|          0|
    |j_reg_870               |   2|   0|    2|          0|
    |mul_ln209_10_reg_827    |  32|   0|   32|          0|
    |mul_ln209_12_reg_833    |  32|   0|   32|          0|
    |mul_ln209_2_reg_789     |  32|   0|   32|          0|
    |mul_ln209_4_reg_801     |  32|   0|   32|          0|
    |trunc_ln321_1_reg_862   |   1|   0|    1|          0|
    |trunc_ln321_reg_678     |   1|   0|    1|          0|
    |zext_ln31_reg_715       |   2|   0|   64|         62|
    |zext_ln321_1_reg_857    |   2|   0|    4|          2|
    |zext_ln321_reg_673      |   2|   0|    4|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   | 496|   0|  562|         66|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    2|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    2|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    2|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

