<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver usb v5_0: xusb_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xusb_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9bf6fbcc39e08ac37722f7d6345e56ed">XUSB_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ad96832ef1a60271be6b8d06fb61d471c">XUSB_DMA_BRR_CTRL</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#abbc435cf0dfcac7df9fed79644333a32">XUsb_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#afaaf289ae1bd886c47cc1e8db49f9c83">XUsb_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#acd33f4473000380669cb9147110cac62">XUsb_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XUsb_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7598429f7ba0bb7f052da4eb95d0908b">XUsb_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XUsb_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the USB device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a8f85b64375f9f9d5c9d0a7b9c1bed813">XUSB_EP0_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7bc74a259dd961def1ac8e710aee9af3">XUSB_EP1_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aea676d38f5d084d685414837594fad8d">XUSB_SETUP_PKT_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a3ef5680cf902232ea2e51fb4e23752c7">XUSB_EP0_RAMBASE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0088</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a5458d8283c3e27089720981218f784b0">XUSB_ADDRESS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa2fae3b1fb51bd1c1a1901af99424201">XUSB_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0104</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa74b6e13019ef666a812c0a63913939e">XUSB_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0108</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2031d93a9474335eec5e76bb595ff60b">XUSB_FRAMENUM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a527c4262f3a44b5ad15ce92c263eb4f8">XUSB_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0110</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ab2a74173a60f9124ce0dbe9430302076">XUSB_BUFFREADY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0114</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae86ee1dc428a40642f916cffc0774953">XUSB_TESTMODE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0118</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1a141914e284a61f589390c7441f540c">XUSB_ECR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x011C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#afc43f7641e26c6c9593cdaa3dff8caf7">XUSB_UPAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a884bc298e83060ae812bc4c47619f5be">XUSB_DMA_RESET_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae345b180b517ef0e230f11095d01f5f9">XUSB_DMA_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0204</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a30ed2c4445236cc53811ce5bd421488d">XUSB_DMA_DSAR_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0208</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a69488cbbaab28a5cc5b07f3a7d9502c7">XUSB_DMA_DDAR_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x020C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a90be4ee454fa2db1fedbb722e84667a9">XUSB_DMA_LENGTH_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0210</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#af252b1be7cc54154707ebc59e6d40c3d">XUSB_DMA_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0214</td></tr>
<tr><td colspan="2"><div class="groupHeader">Address Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe84e68fa7d2f674a877216f940fe9980"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a93cbb9ea81f8001823c04d651a703e80">XUSB_ADDRESS_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x7F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp51793cbea2ebce2243b8f2115ce2db60"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae3ea4274a55f57a696c479cda790d3a8">XUSB_CONTROL_USB_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a790c8e5976a06f478583561bb2645478">XUSB_REMOTE_WAKEUP_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a5ce968ce9efa6886f7eff01d5b4c0518">XUSB_CONTROL_SIE_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register and Interrupt Enable Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp72f2f61ae84484638758a7ed082abea7"></a> <b> Status Register </b></p>
<p>This register holds the status flags for the USB device.</p>
<p><b> Interrupt Enable Register </b></p>
<p>This register is used to enable interrupt sources for the USB device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.</p>
<p>Both these registers have the same bit definitions and are only defined once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#af35c023a0d3ac069b7ab105b1c0c2509">XUSB_STATUS_GLOBAL_INTR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a495c2a96c4f20b1d91fde87acee5a9b8">XUSB_STATUS_PHY_ACCESS_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa101174de10cd64bee563daadf2869ff">XUSB_STATUS_BITSTUFF_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a80f1bc521d2c42c25eea0b3928086422">XUSB_STATUS_PID_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac9176a11e04e72092baad08dde4429e5">XUSB_STATUS_CRC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a0af96b0d4a531a296fcad1bf5ec8c41f">XUSB_STATUS_DMA_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a114887e7b719e7c16785eb0aa38ba904">XUSB_STATUS_DMA_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6561e617da8a0e465e8bef299bb34292">XUSB_STATUS_RESUME_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa69331ab12d98b585ded8d8c69dad53a">XUSB_STATUS_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2b4ada8448d346e1a7460c2a02d779b6">XUSB_STATUS_SUSPEND_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a10e255c9daa6899e2c231a9c839c76fe">XUSB_STATUS_DISCONNECT_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#adf5b97880da95d33c6d746d33ff28125">XUSB_STATUS_FIFO_BUFF_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1c1388c1f5b3644140d0ced5dd7fceda">XUSB_STATUS_FIFO_BUFF_FREE_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a547bfee781de3a964fad8760228a7207">XUSB_STATUS_SETUP_PACKET_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aadb4aa152b281dd7ea41e25d63039028">XUSB_STATUS_SOF_PACKET_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a4462ebf61aaec149f95ba3a38203bcbf">XUSB_STATUS_HIGH_SPEED_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1ecc9f2ca82fe7f4fcffd1c516c3cce8">XUSB_STATUS_EP7_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a040af61ece179b7850c66167deb83340">XUSB_STATUS_EP6_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aac6d7283da6d7d0081b807f14172545d">XUSB_STATUS_EP5_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6876944bbc04ae018e9a524847dd7e48">XUSB_STATUS_EP4_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#af786e1c7f07ab25486b04ea68930d4d3">XUSB_STATUS_EP3_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#afe634ba137a5f8963b7364a32cd56a27">XUSB_STATUS_EP2_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a8fd881d64ceaa0b75f3e07ac891590f9">XUSB_STATUS_EP1_BUFF2_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a584f8c59f8b7e49bc3606d34572b4cd6">XUSB_STATUS_EP7_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6592ecf3103e680575cae43960053755">XUSB_STATUS_EP6_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7d192dd4ab05b12b8e955d6307f7b308">XUSB_STATUS_EP5_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7f34b35a7410ab1bcfb116f84b4beefa">XUSB_STATUS_EP4_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a275f761e132e45ba9eabfab25bf77ea2">XUSB_STATUS_EP3_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa1b33fb581374aebe866bdbcdcec97c0">XUSB_STATUS_EP2_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a133213a1b921a479f9702f85e5120065">XUSB_STATUS_EP1_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#af4f49b7f02066d4f04f49e7371fa851a">XUSB_STATUS_EP0_BUFF1_COMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aba320856d1e5e824db1e42b9bb6f9e2a">XUSB_STATUS_EP_BUFF2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Frame Number Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7d63fc1e0b86a3abc50e745fd04bb06f"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6e1a4ba9a1e4d72305a1e444c6d14add">XUSB_FRAMENUM_FRAME_MASK</a>&nbsp;&nbsp;&nbsp;0x00007FF8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac534c6e43b120c0903e43b093f3e685b">XUSB_FRAMENUM_MICRO_FRAME_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7c4ec2b28447b7d6b7781288de1358b0">XUSB_FRAMENUM_FRAME_SHIFT</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Ready Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp98ddb9a3cf30d2fad49976db9d74e459"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2003e0c21e6ba7cc39d098ffe3406cf2">XUSB_BUFFREADY_EP7_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a0aff5856b6b821aaae68821e307acb16">XUSB_BUFFREADY_EP6_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a3749a9aad818bb9e77253ad7c6ef1e8d">XUSB_BUFFREADY_EP5_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ab248898dd7ea440fcb9804b75574e4dd">XUSB_BUFFREADY_EP4_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a08c267788b43b3ac895f64ded0584065">XUSB_BUFFREADY_EP3_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a59a38013271dc68e6718fce6e64f886d">XUSB_BUFFREADY_EP2_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6efee22c3a6ad61a28db82930603a473">XUSB_BUFFREADY_EP1_BUFF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9e885b616bc18a4699305dee1129bd7b">XUSB_BUFFREADY_EP7_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a52d6b687a39f92d1dcb4f900ef13da9d">XUSB_BUFFREADY_EP6_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a75bb4791ed2358b96292977b5b560098">XUSB_BUFFREADY_EP5_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1079f33791c757b4b2a2f49f356bd816">XUSB_BUFFREADY_EP4_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a419736ebfec10a2a0f46cedaaf7d966c">XUSB_BUFFREADY_EP3_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a02635ebe5c93c299a082d770a18243af">XUSB_BUFFREADY_EP2_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ad1868c71dd1da583ef24d2f50bdef032">XUSB_BUFFREADY_EP1_BUFF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9e9f2e36d2904d4dbc6879fc4702924a">XUSB_BUFFREADY_EP0_BUFF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae0d2afe244ddda11cefb7aa51c836fc9">XUSB_STATUS_INTR_EVENT_MASK</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a87ac260601716ec96e6647312752c1e2">XUSB_STATUS_INTR_BUFF_COMP_ALL_MASK</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6d0af440667f05d15610e4fefa998336">XUSB_STATUS_DMA_EVENT_MASK</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6c508b35a9accce8e03a753c10bb3391">XUSB_STATUS_ERROR_EVENT_MASK</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#afe7ecfedb9f22e7f6360b0498afa1ff1">XUSB_STATUS_INTR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFEFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Test Mode Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3044c985bf4ec5a5f2f5d27d7af01d16"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a5a2264f1db44f1d85346e5185ae5a9b2">XUSB_TESTMODE_J_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1a1b1fd7e396efd589938dbbbcf2ee9e">XUSB_TESTMODE_K_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ad8515a0a01fdb8e04bbbb8f2046540c5">XUSB_TESTMODE_SE0_NAK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a54c1ee5a2117eb88a0668fc76b681e0b">XUSB_TESTMODE_TEST_PKT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error Counter Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp11a996ea6c33a650d292ef6f88548fa1"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a5d0fe6358eeea14bbdcbda73e8f1f1b5">XUSB_ECR_BITSTUFF_ERRCNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2baf385bd5a99dc46df060e82fdf507d">XUSB_ECR_PID_ERRCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac1ec35d6a613cc0a64e60007a31ef227">XUSB_ECR_CRC_ERRCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1a59b4d15063dc0e3ad6c086967a0cae">XUSB_ECR_BITSTUFF_ERRCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a8d6768b3b32186f4ed730f00499fdd4d">XUSB_ECR_PID_ERRCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2407278f3383ce065175fc2376e7cc46">XUSB_ECR_CRC_ERRCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">ULPI PHY Access Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe7f818fff7409ce01e236c12a61cca46"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac404489464dc1654f950c1bc4e1b0456">XUSB_UPAR_REG_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a3dfb86cc7fd172f2c1976ace92c158cc">XUSB_UPAR_REG_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a28a8e3ba8fefe09e354735978d65db49">XUSB_UPAR_READ_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ab38b6708b11d3e0e39a35046c18ee786">XUSB_UPAR_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#abf07c9ef4094130e4f57806c524846db">XUSB_UPAR_REG_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Endpoint Configuration Space offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdf804c392dffe538f3e6d88ab6bd1eec"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ab68802a5691c5238c1feed201acd8493">XUSB_EP_CFGSTATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae19f4d9ae7d2a577fda94b30eee957aa">XUSB_EP_BUF0COUNT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a12bf7b3b17600fd4e7cc0cec2d9cb6ef">XUSB_EP_BUF1COUNT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td colspan="2"><div class="groupHeader">Endpoint Configuration Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp895ccd05aeb8530c191a41e060ce5b58"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a3fa07a080301013fdf553cb496c9694a">XUSB_EP_CFG_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a44f199152e9dc257ba086f991ca407fc">XUSB_EP_CFG_STALL_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#abad8b22d5063597d8c652b9343bafb90">XUSB_EP_CFG_OUT_IN_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a7595c2440208058bdfdfa6bf13bfe597">XUSB_EP_CFG_ISO_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a0208afaf65f9cc286adcaec1aa035a3b">XUSB_EP_CFG_DATA_TOGGLE_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a52985baa9c1b6e63c1691d912cc1f6b8">XUSB_EP_CFG_BUF_SELECT_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a18e2c1e12051d518ae743410ebf6bab0">XUSB_EP_CFG_PACKET_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x03ff8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aca76d096563ea51cf1a0606714d02299">XUBS_EP_CFG_ISOTRANS_MASK</a>&nbsp;&nbsp;&nbsp;0x00006000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a877e7b94bf06cdab4aab4e09f7177973">XUSB_EP_CFG_BASE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001fff</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a791591fdadb75a0ccc86ca12736e573e">XUSB_EP_CFG_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ab566935b4ec36da4d091744312d34c5f">XUSB_EP_CFG_STALL_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae012b6f54b1865353c1500b434f5a7e2">XUSB_EP_CFG_OUT_IN_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a1e29a1844fbf62749360ff249dec9320">XUSB_EP_CFG_ISO_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a61a29f78c3ba0d94b99b4771f6fe1e5e">XUSB_EP_CFG_DATA_TOGGLE_SHIFT</a>&nbsp;&nbsp;&nbsp;27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ad816ae5025a485f41d56765ab72e5fc2">XUSB_EP_CFG_BUF_SELECT_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#afd71fa464385539c331f0f75d681b200">XUSB_EP_CFG_PACKET_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a04b93f2a36cc834d0608375f2c35c2e4">XUSB_EP_CFG_ISOTRANS_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Reset/Control and Status register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe35548646a4c6c47a785f8c4f3c7f706"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9cc6ae16e3b2feb6c94397bd926d0667">XUSB_DMA_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a5a8dded1451d2d441f3e344d7cfa0722">XUSB_DMA_WRITE_TO_DPRAM</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#acc0b69742bcbea1d0eaef975b53587ee">XUSB_DMA_READ_FROM_DPRAM</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a513ff542e5efbeec5663dd4177d6e944">XUSB_DMA_DMASR_BUSY</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a4f9513da0b22afebc1f13b4b241a5133">XUSB_DMA_DMASR_ERROR</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a09a9599b33f8a9e3034cd0887bab375a">XUSB_DMA_DMACR_DIR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">HSIC PHY Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf2969b54fbb3a5d3f0d2c28fe4db1930"></a> User need not program HSIC PHY registers for normal operation. These are provided to test the PHY access only. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a450109ca85ad482ded1d73518f07bdc3">XUSB_HSIC_CONTROL_REGISTER</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a23bba7afcd6a5bf4c1a1f9258a87fe4b">XUSB_HSIC_STATUS_REGISTER</a>&nbsp;&nbsp;&nbsp;0x29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a332e9628d3885ddc42074bc75a5a3b50">XUSB_HSIC_STROBE_REGISTER</a>&nbsp;&nbsp;&nbsp;0x2A</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ae1974c5b1e1d66166c5e9e4c925cc339">XUSB_HSIC_DATA_REGISTER</a>&nbsp;&nbsp;&nbsp;0x2B</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac93af36ecbfd69b0feff4bba9912f234">XUSB_HSIC_CR_SOFTRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ac8eaa87977417518e0deafd0072604a6">XUSB_HSIC_CR_CONNECT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa9cf6e367230f6c1f654d6bc52f3fe56">XUSB_HSIC_CR_REMOTEWKP_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a45eb8c831c8b49e6bcd8420b591fda4d">XUSB_HSIC_SR_LINKSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a6ee35c3d3559831be61c8d02c941b792">XUSB_HSIC_SR_VBUSSTATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a8fb4faa6ea11423e816936b24cf7dfbb">XUSB_HSIC_SR_CONNECT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#aa5aa1eb869c1ba42200356a1522c53a1">XUSB_HSIC_SR_CDERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a35ba0c839d993346aa4a9f18d90a14fc">XUSB_HSIC_SR_FRAMEERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a63aed1c569d82c2d3564b07223c956e5">XUSB_HSIC_SR_TXFIFO_UNDERRUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a2e9fefa5cb13930c4147f7c709653f48">XUSB_HSIC_SR_ELFIFO_OVERRUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9ed943219eb0daf9919c5d751bedb06f">XUSB_HSIC_STROBE_IDELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#ad80065db5208ca261e05b1ce684fb641">XUSB_HSIC_STROBE_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a9266234122ad344a3d22723a1e6d8bca">XUSB_HSIC_DATA_IDELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xusb__l_8h.html#a417ed5a79e71f945c61e872411741321">XUSB_HSIC_DATA_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver function prototypes (or macros) that can be used to access the USB device. High-level driver function prototypes are defined in <a class="el" href="xusb_8h.html">xusb.h</a>.</p>
<pre></pre><pre> MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- ---------------------------------------------------------
 1.00a hvm  2/22/07  First release
 2.00a hvm  12/2/08  Updated the register offset values as per the new USB
			device datasheet. Added new bitmasks related to DMA
			operation as defined in the datasheet.
 3.00a hvm 10/28/09 Updated the new USB error register related constants
 3.00a hvm  11/18/09 Updated to use HAL processor APIs.
			XUsb_mReadReg is renamed to XUsb_ReadReg and
			XUsb_mWriteReg is renamed to XUsb_WriteReg.
			Updated the new USB error register related constants.
 4.00a hvm 10/21/10   Updated the ULPI PHY and interrupt register related
			constants.
 4.01a hvm 08/23/11   Updated with High bandwidth Isochronous bit definitions</pre><pre> 4.03a bss  06/20/10 Added SIE Reset Mask (CR 660602)
 4.04a bss  10/22/13 Added macros for HSIC PHY registers.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="aca76d096563ea51cf1a0606714d02299"></a><!-- doxytag: member="xusb_l.h::XUBS_EP_CFG_ISOTRANS_MASK" ref="aca76d096563ea51cf1a0606714d02299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUBS_EP_CFG_ISOTRANS_MASK&nbsp;&nbsp;&nbsp;0x00006000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Isochronous Transfer </p>

</div>
</div>
<a class="anchor" id="a93cbb9ea81f8001823c04d651a703e80"></a><!-- doxytag: member="xusb_l.h::XUSB_ADDRESS_ADDR_MASK" ref="a93cbb9ea81f8001823c04d651a703e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ADDRESS_ADDR_MASK&nbsp;&nbsp;&nbsp;0x7F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Mask </p>

</div>
</div>
<a class="anchor" id="a5458d8283c3e27089720981218f784b0"></a><!-- doxytag: member="xusb_l.h::XUSB_ADDRESS_OFFSET" ref="a5458d8283c3e27089720981218f784b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ADDRESS_OFFSET&nbsp;&nbsp;&nbsp;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Register </p>

</div>
</div>
<a class="anchor" id="a9e9f2e36d2904d4dbc6879fc4702924a"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP0_BUFF_MASK" ref="a9e9f2e36d2904d4dbc6879fc4702924a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP0_BUFF_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 0 Buffer Ready </p>

</div>
</div>
<a class="anchor" id="ad1868c71dd1da583ef24d2f50bdef032"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP1_BUFF1_MASK" ref="ad1868c71dd1da583ef24d2f50bdef032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP1_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 1 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a6efee22c3a6ad61a28db82930603a473"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP1_BUFF2_MASK" ref="a6efee22c3a6ad61a28db82930603a473" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP1_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 1 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a02635ebe5c93c299a082d770a18243af"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP2_BUFF1_MASK" ref="a02635ebe5c93c299a082d770a18243af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP2_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 2 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a59a38013271dc68e6718fce6e64f886d"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP2_BUFF2_MASK" ref="a59a38013271dc68e6718fce6e64f886d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP2_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 2 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a419736ebfec10a2a0f46cedaaf7d966c"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP3_BUFF1_MASK" ref="a419736ebfec10a2a0f46cedaaf7d966c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP3_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 3 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a08c267788b43b3ac895f64ded0584065"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP3_BUFF2_MASK" ref="a08c267788b43b3ac895f64ded0584065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP3_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 3 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a1079f33791c757b4b2a2f49f356bd816"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP4_BUFF1_MASK" ref="a1079f33791c757b4b2a2f49f356bd816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP4_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 4 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="ab248898dd7ea440fcb9804b75574e4dd"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP4_BUFF2_MASK" ref="ab248898dd7ea440fcb9804b75574e4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP4_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 4 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a75bb4791ed2358b96292977b5b560098"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP5_BUFF1_MASK" ref="a75bb4791ed2358b96292977b5b560098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP5_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 5 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a3749a9aad818bb9e77253ad7c6ef1e8d"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP5_BUFF2_MASK" ref="a3749a9aad818bb9e77253ad7c6ef1e8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP5_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 5 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a52d6b687a39f92d1dcb4f900ef13da9d"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP6_BUFF1_MASK" ref="a52d6b687a39f92d1dcb4f900ef13da9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP6_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 6 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a0aff5856b6b821aaae68821e307acb16"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP6_BUFF2_MASK" ref="a0aff5856b6b821aaae68821e307acb16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP6_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 6 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="a9e885b616bc18a4699305dee1129bd7b"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP7_BUFF1_MASK" ref="a9e885b616bc18a4699305dee1129bd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP7_BUFF1_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 7 Buff 1 Ready </p>

</div>
</div>
<a class="anchor" id="a2003e0c21e6ba7cc39d098ffe3406cf2"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_EP7_BUFF2_MASK" ref="a2003e0c21e6ba7cc39d098ffe3406cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_EP7_BUFF2_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 7 Buff 2 Ready </p>

</div>
</div>
<a class="anchor" id="ab2a74173a60f9124ce0dbe9430302076"></a><!-- doxytag: member="xusb_l.h::XUSB_BUFFREADY_OFFSET" ref="ab2a74173a60f9124ce0dbe9430302076" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_BUFFREADY_OFFSET&nbsp;&nbsp;&nbsp;0x0114</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Ready Register </p>

</div>
</div>
<a class="anchor" id="aa2fae3b1fb51bd1c1a1901af99424201"></a><!-- doxytag: member="xusb_l.h::XUSB_CONTROL_OFFSET" ref="aa2fae3b1fb51bd1c1a1901af99424201" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x0104</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Register </p>

</div>
</div>
<a class="anchor" id="a5ce968ce9efa6886f7eff01d5b4c0518"></a><!-- doxytag: member="xusb_l.h::XUSB_CONTROL_SIE_RESET_MASK" ref="a5ce968ce9efa6886f7eff01d5b4c0518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_CONTROL_SIE_RESET_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Soft Reset Mask </p>

</div>
</div>
<a class="anchor" id="ae3ea4274a55f57a696c479cda790d3a8"></a><!-- doxytag: member="xusb_l.h::XUSB_CONTROL_USB_READY_MASK" ref="ae3ea4274a55f57a696c479cda790d3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_CONTROL_USB_READY_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB ready Mask </p>

</div>
</div>
<a class="anchor" id="ad96832ef1a60271be6b8d06fb61d471c"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_BRR_CTRL" ref="ad96832ef1a60271be6b8d06fb61d471c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_BRR_CTRL&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA bufready ctrl bit </p>

</div>
</div>
<a class="anchor" id="ae345b180b517ef0e230f11095d01f5f9"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_CONTROL_OFFSET" ref="ae345b180b517ef0e230f11095d01f5f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x0204</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Control Register </p>

</div>
</div>
<a class="anchor" id="a69488cbbaab28a5cc5b07f3a7d9502c7"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_DDAR_ADDR_OFFSET" ref="a69488cbbaab28a5cc5b07f3a7d9502c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_DDAR_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x020C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA destination Addr Reg </p>

</div>
</div>
<a class="anchor" id="a09a9599b33f8a9e3034cd0887bab375a"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_DMACR_DIR_MASK" ref="a09a9599b33f8a9e3034cd0887bab375a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_DMACR_DIR_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA direction </p>

</div>
</div>
<a class="anchor" id="a513ff542e5efbeec5663dd4177d6e944"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_DMASR_BUSY" ref="a513ff542e5efbeec5663dd4177d6e944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_DMASR_BUSY&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA busy </p>

</div>
</div>
<a class="anchor" id="a4f9513da0b22afebc1f13b4b241a5133"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_DMASR_ERROR" ref="a4f9513da0b22afebc1f13b4b241a5133" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_DMASR_ERROR&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Error </p>

</div>
</div>
<a class="anchor" id="a30ed2c4445236cc53811ce5bd421488d"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_DSAR_ADDR_OFFSET" ref="a30ed2c4445236cc53811ce5bd421488d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_DSAR_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x0208</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA source Address Reg </p>

</div>
</div>
<a class="anchor" id="a90be4ee454fa2db1fedbb722e84667a9"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_LENGTH_OFFSET" ref="a90be4ee454fa2db1fedbb722e84667a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_LENGTH_OFFSET&nbsp;&nbsp;&nbsp;0x0210</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Length Register </p>

</div>
</div>
<a class="anchor" id="acc0b69742bcbea1d0eaef975b53587ee"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_READ_FROM_DPRAM" ref="acc0b69742bcbea1d0eaef975b53587ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_READ_FROM_DPRAM&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DPRAM is the source address for DMA transfer </p>

</div>
</div>
<a class="anchor" id="a884bc298e83060ae812bc4c47619f5be"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_RESET_OFFSET" ref="a884bc298e83060ae812bc4c47619f5be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_RESET_OFFSET&nbsp;&nbsp;&nbsp;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Soft Reset Register </p>

</div>
</div>
<a class="anchor" id="a9cc6ae16e3b2feb6c94397bd926d0667"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_RESET_VALUE" ref="a9cc6ae16e3b2feb6c94397bd926d0667" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_RESET_VALUE&nbsp;&nbsp;&nbsp;0x0000000A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Reset value </p>

</div>
</div>
<a class="anchor" id="af252b1be7cc54154707ebc59e6d40c3d"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_STATUS_OFFSET" ref="af252b1be7cc54154707ebc59e6d40c3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x0214</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Status Register </p>

</div>
</div>
<a class="anchor" id="a5a8dded1451d2d441f3e344d7cfa0722"></a><!-- doxytag: member="xusb_l.h::XUSB_DMA_WRITE_TO_DPRAM" ref="a5a8dded1451d2d441f3e344d7cfa0722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_DMA_WRITE_TO_DPRAM&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DPRAM is the destination address for DMA transfer </p>

</div>
</div>
<a class="anchor" id="a5d0fe6358eeea14bbdcbda73e8f1f1b5"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_BITSTUFF_ERRCNT_MASK" ref="a5d0fe6358eeea14bbdcbda73e8f1f1b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_BITSTUFF_ERRCNT_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Stuff error counter </p>

</div>
</div>
<a class="anchor" id="a1a59b4d15063dc0e3ad6c086967a0cae"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_BITSTUFF_ERRCNT_SHIFT" ref="a1a59b4d15063dc0e3ad6c086967a0cae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_BITSTUFF_ERRCNT_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1ec35d6a613cc0a64e60007a31ef227"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_CRC_ERRCNT_MASK" ref="ac1ec35d6a613cc0a64e60007a31ef227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_CRC_ERRCNT_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC error counter </p>

</div>
</div>
<a class="anchor" id="a2407278f3383ce065175fc2376e7cc46"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_CRC_ERRCNT_SHIFT" ref="a2407278f3383ce065175fc2376e7cc46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_CRC_ERRCNT_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a141914e284a61f589390c7441f540c"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_OFFSET" ref="a1a141914e284a61f589390c7441f540c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_OFFSET&nbsp;&nbsp;&nbsp;0x011C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Error Count Reg </p>

</div>
</div>
<a class="anchor" id="a2baf385bd5a99dc46df060e82fdf507d"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_PID_ERRCNT_MASK" ref="a2baf385bd5a99dc46df060e82fdf507d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_PID_ERRCNT_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PID error counter </p>

</div>
</div>
<a class="anchor" id="a8d6768b3b32186f4ed730f00499fdd4d"></a><!-- doxytag: member="xusb_l.h::XUSB_ECR_PID_ERRCNT_SHIFT" ref="a8d6768b3b32186f4ed730f00499fdd4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_ECR_PID_ERRCNT_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f85b64375f9f9d5c9d0a7b9c1bed813"></a><!-- doxytag: member="xusb_l.h::XUSB_EP0_CONFIG_OFFSET" ref="a8f85b64375f9f9d5c9d0a7b9c1bed813" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP0_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP0 Config Reg Offset </p>

</div>
</div>
<a class="anchor" id="a3ef5680cf902232ea2e51fb4e23752c7"></a><!-- doxytag: member="xusb_l.h::XUSB_EP0_RAMBASE_OFFSET" ref="a3ef5680cf902232ea2e51fb4e23752c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP0_RAMBASE_OFFSET&nbsp;&nbsp;&nbsp;0x0088</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP0 RAM buffer Register </p>

</div>
</div>
<a class="anchor" id="a7bc74a259dd961def1ac8e710aee9af3"></a><!-- doxytag: member="xusb_l.h::XUSB_EP1_CONFIG_OFFSET" ref="a7bc74a259dd961def1ac8e710aee9af3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP1_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP1 Config Reg Offset </p>

</div>
</div>
<a class="anchor" id="ae19f4d9ae7d2a577fda94b30eee957aa"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_BUF0COUNT_OFFSET" ref="ae19f4d9ae7d2a577fda94b30eee957aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_BUF0COUNT_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer 0 Count </p>

</div>
</div>
<a class="anchor" id="a12bf7b3b17600fd4e7cc0cec2d9cb6ef"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_BUF1COUNT_OFFSET" ref="a12bf7b3b17600fd4e7cc0cec2d9cb6ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_BUF1COUNT_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer 1 Count </p>

</div>
</div>
<a class="anchor" id="a877e7b94bf06cdab4aab4e09f7177973"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_BASE_MASK" ref="a877e7b94bf06cdab4aab4e09f7177973" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_BASE_MASK&nbsp;&nbsp;&nbsp;0x00001fff</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Base Mask </p>

</div>
</div>
<a class="anchor" id="a52985baa9c1b6e63c1691d912cc1f6b8"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_BUF_SELECT_MASK" ref="a52985baa9c1b6e63c1691d912cc1f6b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_BUF_SELECT_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Buff Select </p>

</div>
</div>
<a class="anchor" id="ad816ae5025a485f41d56765ab72e5fc2"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_BUF_SELECT_SHIFT" ref="ad816ae5025a485f41d56765ab72e5fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_BUF_SELECT_SHIFT&nbsp;&nbsp;&nbsp;26</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Buf Select Shft </p>

</div>
</div>
<a class="anchor" id="a0208afaf65f9cc286adcaec1aa035a3b"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_DATA_TOGGLE_MASK" ref="a0208afaf65f9cc286adcaec1aa035a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_DATA_TOGGLE_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Data toggle </p>

</div>
</div>
<a class="anchor" id="a61a29f78c3ba0d94b99b4771f6fe1e5e"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_DATA_TOGGLE_SHIFT" ref="a61a29f78c3ba0d94b99b4771f6fe1e5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_DATA_TOGGLE_SHIFT&nbsp;&nbsp;&nbsp;27</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Data toggle </p>

</div>
</div>
<a class="anchor" id="a7595c2440208058bdfdfa6bf13bfe597"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_ISO_MASK" ref="a7595c2440208058bdfdfa6bf13bfe597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_ISO_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint ISO config </p>

</div>
</div>
<a class="anchor" id="a1e29a1844fbf62749360ff249dec9320"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_ISO_SHIFT" ref="a1e29a1844fbf62749360ff249dec9320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_ISO_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint ISO config Shft </p>

</div>
</div>
<a class="anchor" id="a04b93f2a36cc834d0608375f2c35c2e4"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_ISOTRANS_SHIFT" ref="a04b93f2a36cc834d0608375f2c35c2e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_ISOTRANS_SHIFT&nbsp;&nbsp;&nbsp;13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Isotrans Shift </p>

</div>
</div>
<a class="anchor" id="abad8b22d5063597d8c652b9343bafb90"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_OUT_IN_MASK" ref="abad8b22d5063597d8c652b9343bafb90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_OUT_IN_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint OUT/IN cfg </p>

</div>
</div>
<a class="anchor" id="ae012b6f54b1865353c1500b434f5a7e2"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_OUT_IN_SHIFT" ref="ae012b6f54b1865353c1500b434f5a7e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_OUT_IN_SHIFT&nbsp;&nbsp;&nbsp;29</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint OUT/IN config </p>

</div>
</div>
<a class="anchor" id="a18e2c1e12051d518ae743410ebf6bab0"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_PACKET_SIZE_MASK" ref="a18e2c1e12051d518ae743410ebf6bab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_PACKET_SIZE_MASK&nbsp;&nbsp;&nbsp;0x03ff8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Packet Size </p>

</div>
</div>
<a class="anchor" id="afd71fa464385539c331f0f75d681b200"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_PACKET_SIZE_SHIFT" ref="afd71fa464385539c331f0f75d681b200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_PACKET_SIZE_SHIFT&nbsp;&nbsp;&nbsp;15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Pkt Size Shift </p>

</div>
</div>
<a class="anchor" id="a44f199152e9dc257ba086f991ca407fc"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_STALL_MASK" ref="a44f199152e9dc257ba086f991ca407fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_STALL_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Stall bit </p>

</div>
</div>
<a class="anchor" id="ab566935b4ec36da4d091744312d34c5f"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_STALL_SHIFT" ref="ab566935b4ec36da4d091744312d34c5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_STALL_SHIFT&nbsp;&nbsp;&nbsp;30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Stall bit Shift </p>

</div>
</div>
<a class="anchor" id="a3fa07a080301013fdf553cb496c9694a"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_VALID_MASK" ref="a3fa07a080301013fdf553cb496c9694a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_VALID_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Valid bit </p>

</div>
</div>
<a class="anchor" id="a791591fdadb75a0ccc86ca12736e573e"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFG_VALID_SHIFT" ref="a791591fdadb75a0ccc86ca12736e573e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFG_VALID_SHIFT&nbsp;&nbsp;&nbsp;31</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Valid bit Shift </p>

</div>
</div>
<a class="anchor" id="ab68802a5691c5238c1feed201acd8493"></a><!-- doxytag: member="xusb_l.h::XUSB_EP_CFGSTATUS_OFFSET" ref="ab68802a5691c5238c1feed201acd8493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_EP_CFGSTATUS_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Config Status </p>

</div>
</div>
<a class="anchor" id="a6e1a4ba9a1e4d72305a1e444c6d14add"></a><!-- doxytag: member="xusb_l.h::XUSB_FRAMENUM_FRAME_MASK" ref="a6e1a4ba9a1e4d72305a1e444c6d14add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_FRAMENUM_FRAME_MASK&nbsp;&nbsp;&nbsp;0x00007FF8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Number Mask </p>

</div>
</div>
<a class="anchor" id="a7c4ec2b28447b7d6b7781288de1358b0"></a><!-- doxytag: member="xusb_l.h::XUSB_FRAMENUM_FRAME_SHIFT" ref="a7c4ec2b28447b7d6b7781288de1358b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_FRAMENUM_FRAME_SHIFT&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Number Shift </p>

</div>
</div>
<a class="anchor" id="ac534c6e43b120c0903e43b093f3e685b"></a><!-- doxytag: member="xusb_l.h::XUSB_FRAMENUM_MICRO_FRAME_MASK" ref="ac534c6e43b120c0903e43b093f3e685b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_FRAMENUM_MICRO_FRAME_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Micro Frame Mask </p>

</div>
</div>
<a class="anchor" id="a2031d93a9474335eec5e76bb595ff60b"></a><!-- doxytag: member="xusb_l.h::XUSB_FRAMENUM_OFFSET" ref="a2031d93a9474335eec5e76bb595ff60b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_FRAMENUM_OFFSET&nbsp;&nbsp;&nbsp;0x010C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Number Register </p>

</div>
</div>
<a class="anchor" id="a450109ca85ad482ded1d73518f07bdc3"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_CONTROL_REGISTER" ref="a450109ca85ad482ded1d73518f07bdc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_CONTROL_REGISTER&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSIC Control Regsiter </p>

</div>
</div>
<a class="anchor" id="ac8eaa87977417518e0deafd0072604a6"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_CR_CONNECT_MASK" ref="ac8eaa87977417518e0deafd0072604a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_CR_CONNECT_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY issues connect mask </p>

</div>
</div>
<a class="anchor" id="aa9cf6e367230f6c1f654d6bc52f3fe56"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_CR_REMOTEWKP_ENABLE_MASK" ref="aa9cf6e367230f6c1f654d6bc52f3fe56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_CR_REMOTEWKP_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable Remote Wake-up signal forwarding to HSIC </p>

</div>
</div>
<a class="anchor" id="ac93af36ecbfd69b0feff4bba9912f234"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_CR_SOFTRESET_MASK" ref="ac93af36ecbfd69b0feff4bba9912f234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_CR_SOFTRESET_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Soft reset mask </p>

</div>
</div>
<a class="anchor" id="a9266234122ad344a3d22723a1e6d8bca"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_DATA_IDELAY_MASK" ref="a9266234122ad344a3d22723a1e6d8bca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_DATA_IDELAY_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDELAY value for HSIC data input for receive </p>

</div>
</div>
<a class="anchor" id="a417ed5a79e71f945c61e872411741321"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_DATA_READY_MASK" ref="a417ed5a79e71f945c61e872411741321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_DATA_READY_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDELAY block ready mask </p>

</div>
</div>
<a class="anchor" id="ae1974c5b1e1d66166c5e9e4c925cc339"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_DATA_REGISTER" ref="ae1974c5b1e1d66166c5e9e4c925cc339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_DATA_REGISTER&nbsp;&nbsp;&nbsp;0x2B</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSIC Data Regsiter </p>

</div>
</div>
<a class="anchor" id="aa5aa1eb869c1ba42200356a1522c53a1"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_CDERR_MASK" ref="aa5aa1eb869c1ba42200356a1522c53a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_CDERR_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Carrier Detect Error </p>

</div>
</div>
<a class="anchor" id="a8fb4faa6ea11423e816936b24cf7dfbb"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_CONNECT_MASK" ref="a8fb4faa6ea11423e816936b24cf7dfbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_CONNECT_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connect signaling issued from device to host </p>

</div>
</div>
<a class="anchor" id="a2e9fefa5cb13930c4147f7c709653f48"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_ELFIFO_OVERRUN_MASK" ref="a2e9fefa5cb13930c4147f7c709653f48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_ELFIFO_OVERRUN_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Elasticity FIFO overrun mask </p>

</div>
</div>
<a class="anchor" id="a35ba0c839d993346aa4a9f18d90a14fc"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_FRAMEERR_MASK" ref="a35ba0c839d993346aa4a9f18d90a14fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_FRAMEERR_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame decoding Error </p>

</div>
</div>
<a class="anchor" id="a45eb8c831c8b49e6bcd8420b591fda4d"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_LINKSTATUS_MASK" ref="a45eb8c831c8b49e6bcd8420b591fda4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_LINKSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Status </p>

</div>
</div>
<a class="anchor" id="a63aed1c569d82c2d3564b07223c956e5"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_TXFIFO_UNDERRUN_MASK" ref="a63aed1c569d82c2d3564b07223c956e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_TXFIFO_UNDERRUN_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Transmit FIFO underrun mask </p>

</div>
</div>
<a class="anchor" id="a6ee35c3d3559831be61c8d02c941b792"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_SR_VBUSSTATE_MASK" ref="a6ee35c3d3559831be61c8d02c941b792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_SR_VBUSSTATE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VBUS State </p>

</div>
</div>
<a class="anchor" id="a23bba7afcd6a5bf4c1a1f9258a87fe4b"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_STATUS_REGISTER" ref="a23bba7afcd6a5bf4c1a1f9258a87fe4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_STATUS_REGISTER&nbsp;&nbsp;&nbsp;0x29</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSIC Status Regsiter </p>

</div>
</div>
<a class="anchor" id="a9ed943219eb0daf9919c5d751bedb06f"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_STROBE_IDELAY_MASK" ref="a9ed943219eb0daf9919c5d751bedb06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_STROBE_IDELAY_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDELAY value for HSIC strobe input for receive </p>

</div>
</div>
<a class="anchor" id="ad80065db5208ca261e05b1ce684fb641"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_STROBE_READY_MASK" ref="ad80065db5208ca261e05b1ce684fb641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_STROBE_READY_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDELAY block ready mask </p>

</div>
</div>
<a class="anchor" id="a332e9628d3885ddc42074bc75a5a3b50"></a><!-- doxytag: member="xusb_l.h::XUSB_HSIC_STROBE_REGISTER" ref="a332e9628d3885ddc42074bc75a5a3b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_HSIC_STROBE_REGISTER&nbsp;&nbsp;&nbsp;0x2A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSIC Strobe Regsiter </p>

</div>
</div>
<a class="anchor" id="a527c4262f3a44b5ad15ce92c263eb4f8"></a><!-- doxytag: member="xusb_l.h::XUSB_IER_OFFSET" ref="a527c4262f3a44b5ad15ce92c263eb4f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_IER_OFFSET&nbsp;&nbsp;&nbsp;0x0110</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Reg </p>

</div>
</div>
<a class="anchor" id="abbc435cf0dfcac7df9fed79644333a32"></a><!-- doxytag: member="xusb_l.h::XUsb_In32" ref="abbc435cf0dfcac7df9fed79644333a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsb_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bf6fbcc39e08ac37722f7d6345e56ed"></a><!-- doxytag: member="xusb_l.h::XUSB_L_H" ref="a9bf6fbcc39e08ac37722f7d6345e56ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afaaf289ae1bd886c47cc1e8db49f9c83"></a><!-- doxytag: member="xusb_l.h::XUsb_Out32" ref="afaaf289ae1bd886c47cc1e8db49f9c83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsb_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd33f4473000380669cb9147110cac62"></a><!-- doxytag: member="xusb_l.h::XUsb_ReadReg" ref="acd33f4473000380669cb9147110cac62" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsb_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUsb_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read from the specified USB device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xusb__l_8h.html#acd33f4473000380669cb9147110cac62">XUsb_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a790c8e5976a06f478583561bb2645478"></a><!-- doxytag: member="xusb_l.h::XUSB_REMOTE_WAKEUP_MASK" ref="a790c8e5976a06f478583561bb2645478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_REMOTE_WAKEUP_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote Wakeup Mask </p>

</div>
</div>
<a class="anchor" id="aea676d38f5d084d685414837594fad8d"></a><!-- doxytag: member="xusb_l.h::XUSB_SETUP_PKT_ADDR_OFFSET" ref="aea676d38f5d084d685414837594fad8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_SETUP_PKT_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup Packet Address </p>

</div>
</div>
<a class="anchor" id="aa101174de10cd64bee563daadf2869ff"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_BITSTUFF_ERR_MASK" ref="aa101174de10cd64bee563daadf2869ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_BITSTUFF_ERR_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Bit stuff error </p>

</div>
</div>
<a class="anchor" id="ac9176a11e04e72092baad08dde4429e5"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_CRC_ERR_MASK" ref="ac9176a11e04e72092baad08dde4429e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_CRC_ERR_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB CRC error </p>

</div>
</div>
<a class="anchor" id="a10e255c9daa6899e2c231a9c839c76fe"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_DISCONNECT_MASK" ref="a10e255c9daa6899e2c231a9c839c76fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_DISCONNECT_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Disconnect Mask </p>

</div>
</div>
<a class="anchor" id="a0af96b0d4a531a296fcad1bf5ec8c41f"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_DMA_DONE_MASK" ref="a0af96b0d4a531a296fcad1bf5ec8c41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_DMA_DONE_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA done </p>

</div>
</div>
<a class="anchor" id="a114887e7b719e7c16785eb0aa38ba904"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_DMA_ERROR_MASK" ref="a114887e7b719e7c16785eb0aa38ba904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_DMA_ERROR_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA error </p>

</div>
</div>
<a class="anchor" id="a6d0af440667f05d15610e4fefa998336"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_DMA_EVENT_MASK" ref="a6d0af440667f05d15610e4fefa998336" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_DMA_EVENT_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusb__l_8h.html#a0af96b0d4a531a296fcad1bf5ec8c41f">XUSB_STATUS_DMA_DONE_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#a114887e7b719e7c16785eb0aa38ba904">XUSB_STATUS_DMA_ERROR_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="af4f49b7f02066d4f04f49e7371fa851a"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP0_BUFF1_COMP_MASK" ref="af4f49b7f02066d4f04f49e7371fa851a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP0_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 0 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="a133213a1b921a479f9702f85e5120065"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP1_BUFF1_COMP_MASK" ref="a133213a1b921a479f9702f85e5120065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP1_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 1 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="a8fd881d64ceaa0b75f3e07ac891590f9"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP1_BUFF2_COMP_MASK" ref="a8fd881d64ceaa0b75f3e07ac891590f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP1_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 1 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="aa1b33fb581374aebe866bdbcdcec97c0"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP2_BUFF1_COMP_MASK" ref="aa1b33fb581374aebe866bdbcdcec97c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP2_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 2 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="afe634ba137a5f8963b7364a32cd56a27"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP2_BUFF2_COMP_MASK" ref="afe634ba137a5f8963b7364a32cd56a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP2_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 2 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="a275f761e132e45ba9eabfab25bf77ea2"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP3_BUFF1_COMP_MASK" ref="a275f761e132e45ba9eabfab25bf77ea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP3_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 3 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="af786e1c7f07ab25486b04ea68930d4d3"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP3_BUFF2_COMP_MASK" ref="af786e1c7f07ab25486b04ea68930d4d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP3_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 3 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="a7f34b35a7410ab1bcfb116f84b4beefa"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP4_BUFF1_COMP_MASK" ref="a7f34b35a7410ab1bcfb116f84b4beefa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP4_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 4 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="a6876944bbc04ae018e9a524847dd7e48"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP4_BUFF2_COMP_MASK" ref="a6876944bbc04ae018e9a524847dd7e48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP4_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 4 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="a7d192dd4ab05b12b8e955d6307f7b308"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP5_BUFF1_COMP_MASK" ref="a7d192dd4ab05b12b8e955d6307f7b308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP5_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 5 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="aac6d7283da6d7d0081b807f14172545d"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP5_BUFF2_COMP_MASK" ref="aac6d7283da6d7d0081b807f14172545d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP5_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 5 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="a6592ecf3103e680575cae43960053755"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP6_BUFF1_COMP_MASK" ref="a6592ecf3103e680575cae43960053755" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP6_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 6 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="a040af61ece179b7850c66167deb83340"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP6_BUFF2_COMP_MASK" ref="a040af61ece179b7850c66167deb83340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP6_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 6 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="a584f8c59f8b7e49bc3606d34572b4cd6"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP7_BUFF1_COMP_MASK" ref="a584f8c59f8b7e49bc3606d34572b4cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP7_BUFF1_COMP_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 7 Buff 1 Processed </p>

</div>
</div>
<a class="anchor" id="a1ecc9f2ca82fe7f4fcffd1c516c3cce8"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP7_BUFF2_COMP_MASK" ref="a1ecc9f2ca82fe7f4fcffd1c516c3cce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP7_BUFF2_COMP_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP 7 Buff 2 Processed </p>

</div>
</div>
<a class="anchor" id="aba320856d1e5e824db1e42b9bb6f9e2a"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_EP_BUFF2_SHIFT" ref="aba320856d1e5e824db1e42b9bb6f9e2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_EP_BUFF2_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP buffer offset </p>

</div>
</div>
<a class="anchor" id="a6c508b35a9accce8e03a753c10bb3391"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_ERROR_EVENT_MASK" ref="a6c508b35a9accce8e03a753c10bb3391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_ERROR_EVENT_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusb__l_8h.html#aa101174de10cd64bee563daadf2869ff">XUSB_STATUS_BITSTUFF_ERR_MASK</a> |   \
                                        <a class="code" href="xusb__l_8h.html#a80f1bc521d2c42c25eea0b3928086422">XUSB_STATUS_PID_ERR_MASK</a> |        \
                                        <a class="code" href="xusb__l_8h.html#ac9176a11e04e72092baad08dde4429e5">XUSB_STATUS_CRC_ERR_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="a1c1388c1f5b3644140d0ced5dd7fceda"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_FIFO_BUFF_FREE_MASK" ref="a1c1388c1f5b3644140d0ced5dd7fceda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_FIFO_BUFF_FREE_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Buff Free Mask </p>

</div>
</div>
<a class="anchor" id="adf5b97880da95d33c6d746d33ff28125"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_FIFO_BUFF_RDY_MASK" ref="adf5b97880da95d33c6d746d33ff28125" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_FIFO_BUFF_RDY_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO Buff Ready Mask </p>

</div>
</div>
<a class="anchor" id="af35c023a0d3ac069b7ab105b1c0c2509"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_GLOBAL_INTR_MASK" ref="af35c023a0d3ac069b7ab105b1c0c2509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_GLOBAL_INTR_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Intr Enable </p>

</div>
</div>
<a class="anchor" id="a4462ebf61aaec149f95ba3a38203bcbf"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_HIGH_SPEED_MASK" ref="a4462ebf61aaec149f95ba3a38203bcbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_HIGH_SPEED_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Speed Mask </p>

</div>
</div>
<a class="anchor" id="afe7ecfedb9f22e7f6360b0498afa1ff1"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_INTR_ALL_MASK" ref="afe7ecfedb9f22e7f6360b0498afa1ff1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_INTR_ALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFEFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All Interrupts Mask </p>

</div>
</div>
<a class="anchor" id="a87ac260601716ec96e6647312752c1e2"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_INTR_BUFF_COMP_ALL_MASK" ref="a87ac260601716ec96e6647312752c1e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_INTR_BUFF_COMP_ALL_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusb__l_8h.html#a1ecc9f2ca82fe7f4fcffd1c516c3cce8">XUSB_STATUS_EP7_BUFF2_COMP_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#a040af61ece179b7850c66167deb83340">XUSB_STATUS_EP6_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#aac6d7283da6d7d0081b807f14172545d">XUSB_STATUS_EP5_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a6876944bbc04ae018e9a524847dd7e48">XUSB_STATUS_EP4_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#af786e1c7f07ab25486b04ea68930d4d3">XUSB_STATUS_EP3_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#afe634ba137a5f8963b7364a32cd56a27">XUSB_STATUS_EP2_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a8fd881d64ceaa0b75f3e07ac891590f9">XUSB_STATUS_EP1_BUFF2_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a584f8c59f8b7e49bc3606d34572b4cd6">XUSB_STATUS_EP7_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a6592ecf3103e680575cae43960053755">XUSB_STATUS_EP6_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a7d192dd4ab05b12b8e955d6307f7b308">XUSB_STATUS_EP5_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a7f34b35a7410ab1bcfb116f84b4beefa">XUSB_STATUS_EP4_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a275f761e132e45ba9eabfab25bf77ea2">XUSB_STATUS_EP3_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#aa1b33fb581374aebe866bdbcdcec97c0">XUSB_STATUS_EP2_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#a133213a1b921a479f9702f85e5120065">XUSB_STATUS_EP1_BUFF1_COMP_MASK</a> |  \
                                        <a class="code" href="xusb__l_8h.html#af4f49b7f02066d4f04f49e7371fa851a">XUSB_STATUS_EP0_BUFF1_COMP_MASK</a> )
</pre></div>
</div>
</div>
<a class="anchor" id="ae0d2afe244ddda11cefb7aa51c836fc9"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_INTR_EVENT_MASK" ref="ae0d2afe244ddda11cefb7aa51c836fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_INTR_EVENT_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xusb__l_8h.html#a4462ebf61aaec149f95ba3a38203bcbf">XUSB_STATUS_HIGH_SPEED_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#aa69331ab12d98b585ded8d8c69dad53a">XUSB_STATUS_RESET_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#a2b4ada8448d346e1a7460c2a02d779b6">XUSB_STATUS_SUSPEND_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#a10e255c9daa6899e2c231a9c839c76fe">XUSB_STATUS_DISCONNECT_MASK</a> | \
                                        <a class="code" href="xusb__l_8h.html#aadb4aa152b281dd7ea41e25d63039028">XUSB_STATUS_SOF_PACKET_MASK</a>|\
                                        <a class="code" href="xusb__l_8h.html#a6561e617da8a0e465e8bef299bb34292">XUSB_STATUS_RESUME_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="aa74b6e13019ef666a812c0a63913939e"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_OFFSET" ref="aa74b6e13019ef666a812c0a63913939e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x0108</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="a495c2a96c4f20b1d91fde87acee5a9b8"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_PHY_ACCESS_MASK" ref="a495c2a96c4f20b1d91fde87acee5a9b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_PHY_ACCESS_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY access complete </p>

</div>
</div>
<a class="anchor" id="a80f1bc521d2c42c25eea0b3928086422"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_PID_ERR_MASK" ref="a80f1bc521d2c42c25eea0b3928086422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_PID_ERR_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB PID error </p>

</div>
</div>
<a class="anchor" id="aa69331ab12d98b585ded8d8c69dad53a"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_RESET_MASK" ref="aa69331ab12d98b585ded8d8c69dad53a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_RESET_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Reset Mask </p>

</div>
</div>
<a class="anchor" id="a6561e617da8a0e465e8bef299bb34292"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_RESUME_MASK" ref="a6561e617da8a0e465e8bef299bb34292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_RESUME_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB resume Mask </p>

</div>
</div>
<a class="anchor" id="a547bfee781de3a964fad8760228a7207"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_SETUP_PACKET_MASK" ref="a547bfee781de3a964fad8760228a7207" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_SETUP_PACKET_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup packet received </p>

</div>
</div>
<a class="anchor" id="aadb4aa152b281dd7ea41e25d63039028"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_SOF_PACKET_MASK" ref="aadb4aa152b281dd7ea41e25d63039028" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_SOF_PACKET_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SOF packet received </p>

</div>
</div>
<a class="anchor" id="a2b4ada8448d346e1a7460c2a02d779b6"></a><!-- doxytag: member="xusb_l.h::XUSB_STATUS_SUSPEND_MASK" ref="a2b4ada8448d346e1a7460c2a02d779b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_STATUS_SUSPEND_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB Suspend Mask </p>

</div>
</div>
<a class="anchor" id="a5a2264f1db44f1d85346e5185ae5a9b2"></a><!-- doxytag: member="xusb_l.h::XUSB_TESTMODE_J_MASK" ref="a5a2264f1db44f1d85346e5185ae5a9b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_TESTMODE_J_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Test Mode J </p>

</div>
</div>
<a class="anchor" id="a1a1b1fd7e396efd589938dbbbcf2ee9e"></a><!-- doxytag: member="xusb_l.h::XUSB_TESTMODE_K_MASK" ref="a1a1b1fd7e396efd589938dbbbcf2ee9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_TESTMODE_K_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Test Mode K </p>

</div>
</div>
<a class="anchor" id="ae86ee1dc428a40642f916cffc0774953"></a><!-- doxytag: member="xusb_l.h::XUSB_TESTMODE_OFFSET" ref="ae86ee1dc428a40642f916cffc0774953" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_TESTMODE_OFFSET&nbsp;&nbsp;&nbsp;0x0118</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Test Mode Register </p>

</div>
</div>
<a class="anchor" id="ad8515a0a01fdb8e04bbbb8f2046540c5"></a><!-- doxytag: member="xusb_l.h::XUSB_TESTMODE_SE0_NAK_MASK" ref="ad8515a0a01fdb8e04bbbb8f2046540c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_TESTMODE_SE0_NAK_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Test Mode SE0 NAK </p>

</div>
</div>
<a class="anchor" id="a54c1ee5a2117eb88a0668fc76b681e0b"></a><!-- doxytag: member="xusb_l.h::XUSB_TESTMODE_TEST_PKT_MASK" ref="a54c1ee5a2117eb88a0668fc76b681e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_TESTMODE_TEST_PKT_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Test Packet Mode </p>

</div>
</div>
<a class="anchor" id="ab38b6708b11d3e0e39a35046c18ee786"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_BUSY_MASK" ref="ab38b6708b11d3e0e39a35046c18ee786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_BUSY_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY access enable </p>

</div>
</div>
<a class="anchor" id="afc43f7641e26c6c9593cdaa3dff8caf7"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_OFFSET" ref="afc43f7641e26c6c9593cdaa3dff8caf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_OFFSET&nbsp;&nbsp;&nbsp;0x0120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB ULPI PHY Access Reg </p>

</div>
</div>
<a class="anchor" id="a28a8e3ba8fefe09e354735978d65db49"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_READ_WRITE_MASK" ref="a28a8e3ba8fefe09e354735978d65db49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_READ_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Read/Write Transaction selection bit </p>

</div>
</div>
<a class="anchor" id="a3dfb86cc7fd172f2c1976ace92c158cc"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_REG_ADDR_MASK" ref="a3dfb86cc7fd172f2c1976ace92c158cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_REG_ADDR_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Address register </p>

</div>
</div>
<a class="anchor" id="ac404489464dc1654f950c1bc4e1b0456"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_REG_DATA_MASK" ref="ac404489464dc1654f950c1bc4e1b0456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_REG_DATA_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY Data register </p>

</div>
</div>
<a class="anchor" id="abf07c9ef4094130e4f57806c524846db"></a><!-- doxytag: member="xusb_l.h::XUSB_UPAR_REG_DATA_SHIFT" ref="abf07c9ef4094130e4f57806c524846db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUSB_UPAR_REG_DATA_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7598429f7ba0bb7f052da4eb95d0908b"></a><!-- doxytag: member="xusb_l.h::XUsb_WriteReg" ref="a7598429f7ba0bb7f052da4eb95d0908b" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUsb_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUsb_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the specified USB device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XUsb_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
