{
  "module_name": "phy.h",
  "hash_id": "e23bafb328a0a65d7bf1f222c93500df4a4ceb8ea175cde8a0eb6bb8ad2f4d5f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192de/phy.h",
  "human_readable_source": " \n \n\n#ifndef __RTL92D_PHY_H__\n#define __RTL92D_PHY_H__\n\n#define MAX_PRECMD_CNT\t\t\t\t16\n#define MAX_RFDEPENDCMD_CNT\t\t\t16\n#define MAX_POSTCMD_CNT\t\t\t\t16\n\n#define MAX_DOZE_WAITING_TIMES_9x\t\t64\n\n#define RT_CANNOT_IO(hw)\t\t\tfalse\n#define HIGHPOWER_RADIOA_ARRAYLEN\t\t22\n\n#define MAX_TOLERANCE\t\t\t\t5\n\n#define\tAPK_BB_REG_NUM\t\t\t\t5\n#define\tAPK_AFE_REG_NUM\t\t\t\t16\n#define\tAPK_CURVE_REG_NUM\t\t\t4\n#define\tPATH_NUM\t\t\t\t2\n\n#define LOOP_LIMIT\t\t\t\t5\n#define MAX_STALL_TIME\t\t\t\t50\n#define ANTENNA_DIVERSITY_VALUE\t\t\t0x80\n#define MAX_TXPWR_IDX_NMODE_92S\t\t\t63\n#define RESET_CNT_LIMIT\t\t\t\t3\n\n#define IQK_ADDA_REG_NUM\t\t\t16\n#define IQK_BB_REG_NUM\t\t\t\t10\n#define IQK_BB_REG_NUM_test\t\t\t6\n#define IQK_MAC_REG_NUM\t\t\t\t4\n#define RX_INDEX_MAPPING_NUM\t\t\t15\n\n#define IQK_DELAY_TIME\t\t\t\t1\n\n#define CT_OFFSET_MAC_ADDR\t\t\t0X16\n\n#define CT_OFFSET_CCK_TX_PWR_IDX\t\t0x5A\n#define CT_OFFSET_HT401S_TX_PWR_IDX\t\t0x60\n#define CT_OFFSET_HT402S_TX_PWR_IDX_DIFF\t0x66\n#define CT_OFFSET_HT20_TX_PWR_IDX_DIFF\t\t0x69\n#define CT_OFFSET_OFDM_TX_PWR_IDX_DIFF\t\t0x6C\n\n#define CT_OFFSET_HT40_MAX_PWR_OFFSET\t\t0x6F\n#define CT_OFFSET_HT20_MAX_PWR_OFFSET\t\t0x72\n\n#define CT_OFFSET_CHANNEL_PLAH\t\t\t0x75\n#define CT_OFFSET_THERMAL_METER\t\t\t0x78\n#define CT_OFFSET_RF_OPTION\t\t\t0x79\n#define CT_OFFSET_VERSION\t\t\t0x7E\n#define CT_OFFSET_CUSTOMER_ID\t\t\t0x7F\n\nenum swchnlcmd_id {\n\tCMDID_END,\n\tCMDID_SET_TXPOWEROWER_LEVEL,\n\tCMDID_BBREGWRITE10,\n\tCMDID_WRITEPORT_ULONG,\n\tCMDID_WRITEPORT_USHORT,\n\tCMDID_WRITEPORT_UCHAR,\n\tCMDID_RF_WRITEREG,\n};\n\nstruct swchnlcmd {\n\tenum swchnlcmd_id cmdid;\n\tu32 para1;\n\tu32 para2;\n\tu32 msdelay;\n};\n\nenum baseband_config_type {\n\tBASEBAND_CONFIG_PHY_REG = 0,\n\tBASEBAND_CONFIG_AGC_TAB = 1,\n};\n\nenum rf_content {\n\tradioa_txt = 0,\n\tradiob_txt = 1,\n\tradioc_txt = 2,\n\tradiod_txt = 3\n};\n\nstatic inline void rtl92d_acquire_cckandrw_pagea_ctl(struct ieee80211_hw *hw,\n\t\t\t\t\t\t     unsigned long *flag)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->rtlhal.interfaceindex == 1)\n\t\tspin_lock_irqsave(&rtlpriv->locks.cck_and_rw_pagea_lock, *flag);\n}\n\nstatic inline void rtl92d_release_cckandrw_pagea_ctl(struct ieee80211_hw *hw,\n\t\t\t\t\t\t     unsigned long *flag)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->rtlhal.interfaceindex == 1)\n\t\tspin_unlock_irqrestore(&rtlpriv->locks.cck_and_rw_pagea_lock,\n\t\t\t*flag);\n}\n\nu32 rtl92d_phy_query_bb_reg(struct ieee80211_hw *hw,\n\t\t\t    u32 regaddr, u32 bitmask);\nvoid rtl92d_phy_set_bb_reg(struct ieee80211_hw *hw,\n\t\t\t   u32 regaddr, u32 bitmask, u32 data);\nu32 rtl92d_phy_query_rf_reg(struct ieee80211_hw *hw,\n\t\t\t    enum radio_path rfpath, u32 regaddr,\n\t\t\t    u32 bitmask);\nvoid rtl92d_phy_set_rf_reg(struct ieee80211_hw *hw,\n\t\t\t   enum radio_path rfpath, u32 regaddr,\n\t\t\t   u32 bitmask, u32 data);\nbool rtl92d_phy_mac_config(struct ieee80211_hw *hw);\nbool rtl92d_phy_bb_config(struct ieee80211_hw *hw);\nbool rtl92d_phy_rf_config(struct ieee80211_hw *hw);\nbool rtl92c_phy_config_rf_with_feaderfile(struct ieee80211_hw *hw,\n\t\t\t\t\t  enum radio_path rfpath);\nvoid rtl92d_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw);\nvoid rtl92d_phy_set_txpower_level(struct ieee80211_hw *hw, u8 channel);\nvoid rtl92d_phy_set_bw_mode(struct ieee80211_hw *hw,\n\t\t\t    enum nl80211_channel_type ch_type);\nu8 rtl92d_phy_sw_chnl(struct ieee80211_hw *hw);\nbool rtl92d_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t  enum rf_content content,\n\t\t\t\t\t  enum radio_path rfpath);\nbool rtl92d_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype);\nbool rtl92d_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t   enum rf_pwrstate rfpwr_state);\n\nvoid rtl92d_phy_config_macphymode(struct ieee80211_hw *hw);\nvoid rtl92d_phy_config_macphymode_info(struct ieee80211_hw *hw);\nu8 rtl92d_get_chnlgroup_fromarray(u8 chnl);\nvoid rtl92d_phy_set_poweron(struct ieee80211_hw *hw);\nvoid rtl92d_phy_config_maccoexist_rfpage(struct ieee80211_hw *hw);\nbool rtl92d_phy_check_poweroff(struct ieee80211_hw *hw);\nvoid rtl92d_phy_lc_calibrate(struct ieee80211_hw *hw);\nvoid rtl92d_update_bbrf_configuration(struct ieee80211_hw *hw);\nvoid rtl92d_phy_ap_calibrate(struct ieee80211_hw *hw, s8 delta);\nvoid rtl92d_phy_iq_calibrate(struct ieee80211_hw *hw);\nvoid rtl92d_phy_reset_iqk_result(struct ieee80211_hw *hw);\nvoid rtl92d_release_cckandrw_pagea_ctl(struct ieee80211_hw *hw,\n\t\t\t\t       unsigned long *flag);\nvoid rtl92d_acquire_cckandrw_pagea_ctl(struct ieee80211_hw *hw,\n\t\t\t\t       unsigned long *flag);\nu8 rtl92d_get_rightchnlplace_for_iqk(u8 chnl);\nvoid rtl92d_phy_reload_iqk_setting(struct ieee80211_hw *hw, u8 channel);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}