Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ccb8da27bbe24c9a812b72ace3b5cbeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_watchdog_timer_behav xil_defaultlib.tb_watchdog_timer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/MYk/Google Drive/Verilog Codes/Watchdog Timer/Watchdog Timer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/MYk/Google Drive/Verilog Codes/Watchdog Timer/Watchdog Timer.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.watchdog_timer
Compiling module xil_defaultlib.tb_watchdog_timer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_watchdog_timer_behav
