<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\fpga\gowin_vhdl_tang25k\src\simu_tt_top.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\measurements\adc\pmodAD1.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\measurements\measurement_sm.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\measurements\samples_memory\fram.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\measurements\samples_memory\spi_master.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\measurements\trigger_detection.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\settings\debouncer.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\settings\settings.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\tt_um_gfcwfzkm_scope_bfh_mht1_3.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\image_generators\channel_gen.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\image_generators\grid_gen.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\image_generators\merge_generators.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\image_generators\trigger_gen.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\video.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\video\vtgen.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\signal_gen.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\pmodDA2.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\waveforms\sine.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\waveforms\triangle.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\waveforms\rectangle.vhdl<br>
C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\src\signal_gen\waveforms\sawtooth.vhdl<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 13 19:45:14 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.303s, Peak memory usage = 544.070MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 544.070MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 544.070MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 544.070MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.081s, Peak memory usage = 544.070MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 544.070MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 544.070MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>200</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>191</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>832</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>221</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>512</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>121</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>961(840 LUT, 121 ALU) / 23040</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>200 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>200 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_50MHz</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_50MHz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_25MHz_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
<td>100.000(MHz)</td>
<td>96.490(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/I1</td>
</tr>
<tr>
<td>3.386</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/I1</td>
</tr>
<tr>
<td>4.324</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/SUM</td>
</tr>
<tr>
<td>4.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/I0</td>
</tr>
<tr>
<td>5.499</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/COUT</td>
</tr>
<tr>
<td>5.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/CIN</td>
</tr>
<tr>
<td>5.549</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/COUT</td>
</tr>
<tr>
<td>5.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/CIN</td>
</tr>
<tr>
<td>5.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/COUT</td>
</tr>
<tr>
<td>5.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/CIN</td>
</tr>
<tr>
<td>5.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>5.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>5.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>5.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>5.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>5.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>5.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>5.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>5.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>5.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>5.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/COUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/CIN</td>
</tr>
<tr>
<td>5.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/COUT</td>
</tr>
<tr>
<td>6.374</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s16/I2</td>
</tr>
<tr>
<td>6.835</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s16/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s15/I0</td>
</tr>
<tr>
<td>7.736</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s15/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s11/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s11/F</td>
</tr>
<tr>
<td>9.003</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s10/I2</td>
</tr>
<tr>
<td>9.464</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s10/F</td>
</tr>
<tr>
<td>9.839</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s9/I2</td>
</tr>
<tr>
<td>10.300</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s9/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.792, 56.237%; route: 4.125, 40.049%; tC2Q: 0.382, 3.714%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/I1</td>
</tr>
<tr>
<td>3.386</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/I1</td>
</tr>
<tr>
<td>4.324</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/SUM</td>
</tr>
<tr>
<td>4.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/I0</td>
</tr>
<tr>
<td>5.499</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/COUT</td>
</tr>
<tr>
<td>5.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/CIN</td>
</tr>
<tr>
<td>5.549</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/COUT</td>
</tr>
<tr>
<td>5.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/CIN</td>
</tr>
<tr>
<td>5.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/COUT</td>
</tr>
<tr>
<td>5.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/CIN</td>
</tr>
<tr>
<td>5.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>5.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>5.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>5.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>5.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>5.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>5.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>5.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>5.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>5.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>5.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/COUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/CIN</td>
</tr>
<tr>
<td>6.193</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/SUM</td>
</tr>
<tr>
<td>6.568</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s13/I0</td>
</tr>
<tr>
<td>7.094</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s13/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s11/I1</td>
</tr>
<tr>
<td>7.985</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s11/F</td>
</tr>
<tr>
<td>8.360</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s10/I2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s10/F</td>
</tr>
<tr>
<td>9.196</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s9/I2</td>
</tr>
<tr>
<td>9.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s9/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.525, 57.209%; route: 3.750, 38.830%; tC2Q: 0.382, 3.961%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/I1</td>
</tr>
<tr>
<td>3.386</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/I1</td>
</tr>
<tr>
<td>4.324</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/SUM</td>
</tr>
<tr>
<td>4.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/I0</td>
</tr>
<tr>
<td>5.499</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/COUT</td>
</tr>
<tr>
<td>5.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/CIN</td>
</tr>
<tr>
<td>5.549</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/COUT</td>
</tr>
<tr>
<td>5.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/CIN</td>
</tr>
<tr>
<td>5.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/COUT</td>
</tr>
<tr>
<td>5.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/CIN</td>
</tr>
<tr>
<td>5.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>5.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>5.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>5.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>5.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>5.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>5.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>5.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>5.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>5.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/SUM</td>
</tr>
<tr>
<td>6.518</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s13/I0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s13/F</td>
</tr>
<tr>
<td>7.419</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s11/I1</td>
</tr>
<tr>
<td>7.935</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s11/F</td>
</tr>
<tr>
<td>8.310</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s10/I2</td>
</tr>
<tr>
<td>8.771</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s10/F</td>
</tr>
<tr>
<td>9.146</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s9/I2</td>
</tr>
<tr>
<td>9.608</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s9/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.475, 56.987%; route: 3.750, 39.032%; tC2Q: 0.382, 3.981%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/I1</td>
</tr>
<tr>
<td>3.386</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/I1</td>
</tr>
<tr>
<td>4.324</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/SUM</td>
</tr>
<tr>
<td>4.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/I0</td>
</tr>
<tr>
<td>5.499</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/COUT</td>
</tr>
<tr>
<td>5.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/CIN</td>
</tr>
<tr>
<td>5.549</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/COUT</td>
</tr>
<tr>
<td>5.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/CIN</td>
</tr>
<tr>
<td>5.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/COUT</td>
</tr>
<tr>
<td>5.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/CIN</td>
</tr>
<tr>
<td>5.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>5.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>5.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>5.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>5.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>5.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/SUM</td>
</tr>
<tr>
<td>6.418</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s15/I0</td>
</tr>
<tr>
<td>6.944</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s15/F</td>
</tr>
<tr>
<td>7.319</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s12/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s12/F</td>
</tr>
<tr>
<td>8.210</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s10/I1</td>
</tr>
<tr>
<td>8.726</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s10/F</td>
</tr>
<tr>
<td>9.101</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s9/I2</td>
</tr>
<tr>
<td>9.563</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s9/F</td>
</tr>
<tr>
<td>9.938</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.430, 56.784%; route: 3.750, 39.216%; tC2Q: 0.382, 4.000%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n592_s2/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s1/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/I1</td>
</tr>
<tr>
<td>3.386</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n598_s/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/I1</td>
</tr>
<tr>
<td>4.324</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n670_s/COUT</td>
</tr>
<tr>
<td>4.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s/SUM</td>
</tr>
<tr>
<td>4.943</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/I0</td>
</tr>
<tr>
<td>5.499</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n669_s0/COUT</td>
</tr>
<tr>
<td>5.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/CIN</td>
</tr>
<tr>
<td>5.549</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n668_s0/COUT</td>
</tr>
<tr>
<td>5.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n667_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/CIN</td>
</tr>
<tr>
<td>5.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s0/COUT</td>
</tr>
<tr>
<td>5.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/CIN</td>
</tr>
<tr>
<td>5.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>5.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>5.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>5.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>5.993</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/SUM</td>
</tr>
<tr>
<td>6.368</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s14/I0</td>
</tr>
<tr>
<td>6.894</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s14/F</td>
</tr>
<tr>
<td>7.269</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s11/I1</td>
</tr>
<tr>
<td>7.785</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s11/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s10/I1</td>
</tr>
<tr>
<td>8.676</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s10/F</td>
</tr>
<tr>
<td>9.051</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s9/I2</td>
</tr>
<tr>
<td>9.513</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s9/F</td>
</tr>
<tr>
<td>9.888</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>tt_um_gfcwfzkm_scope_bfh_mht1_3/uo_out_d[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.380, 56.557%; route: 3.750, 39.422%; tC2Q: 0.382, 4.021%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
