/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [21:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [17:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _03_;
  always_latch
    if (!clkin_data[32]) _03_ = 8'h00;
    else if (!celloutsig_1_18z) _03_ = { celloutsig_0_7z[10:4], celloutsig_0_7z[5] };
  assign { celloutsig_0_19z[9:3], celloutsig_0_19z[1] } = _03_;
  assign celloutsig_0_8z = celloutsig_0_5z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_47z = ~((celloutsig_0_18z | _00_) & celloutsig_0_36z[6]);
  assign celloutsig_0_17z = ~((celloutsig_0_5z | celloutsig_0_14z) & _01_);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_1z);
  assign celloutsig_0_29z = celloutsig_0_18z | ~(celloutsig_0_25z[2]);
  assign celloutsig_0_48z = ~(celloutsig_0_20z ^ celloutsig_0_3z);
  assign celloutsig_0_1z = ~(in_data[61] ^ celloutsig_0_0z);
  assign celloutsig_0_38z = { celloutsig_0_36z[2:1], celloutsig_0_20z } + celloutsig_0_28z[5:3];
  assign celloutsig_1_8z = celloutsig_1_6z + celloutsig_1_6z;
  reg [5:0] _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 6'h00;
    else _13_ <= { celloutsig_0_3z, celloutsig_0_9z[4:2], 1'h1, celloutsig_0_9z[0] };
  assign { _02_[5:4], _00_, _02_[2], _01_, _02_[0] } = _13_;
  assign celloutsig_0_34z = { in_data[57], celloutsig_0_23z[5:3], 1'h1, celloutsig_0_23z[1] } >= { celloutsig_0_31z[8:7], celloutsig_0_20z, celloutsig_0_0z, 1'h1, celloutsig_0_29z };
  assign celloutsig_0_41z = { 1'h1, _02_[5:4], _00_, _02_[2], _01_, _02_[0] } >= { celloutsig_0_19z[8:3], 1'h0 };
  assign celloutsig_0_51z = { celloutsig_0_6z[1:0], celloutsig_0_16z[7:3], 1'h1, celloutsig_0_16z[1], 1'h1 } >= { celloutsig_0_46z[9:5], celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_21z = { _02_[2], _01_, celloutsig_0_17z, celloutsig_0_4z, _02_[5:4], _00_, _02_[2], _01_, _02_[0], celloutsig_0_14z } >= { celloutsig_0_16z[5:3], 1'h1, celloutsig_0_16z[1], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[52:49], _02_[5:4], _00_, _02_[2], _01_, _02_[0], celloutsig_0_0z } > { celloutsig_0_7z[7:4], 1'h0, celloutsig_0_7z[5], 1'h0, celloutsig_0_6z };
  assign celloutsig_0_62z = { celloutsig_0_51z, celloutsig_0_7z[11:4], celloutsig_0_7z[5], celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_43z, celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_25z } && 1'h1;
  assign celloutsig_1_18z = celloutsig_1_2z[8:5] && { celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_14z = { _02_[5:4], _00_, _02_[2], _01_, celloutsig_0_1z } && 1'h1;
  assign celloutsig_0_0z = in_data[18] & ~(in_data[72]);
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_32z = celloutsig_0_6z[1] & ~(celloutsig_0_18z);
  assign celloutsig_0_43z = celloutsig_0_32z & ~(celloutsig_0_31z[1]);
  assign celloutsig_1_9z = celloutsig_1_5z[2] & ~(celloutsig_1_3z[0]);
  assign celloutsig_1_19z = celloutsig_1_17z[1] & ~(celloutsig_1_18z);
  assign celloutsig_0_18z = celloutsig_0_4z & ~(1'h1);
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } * { 1'h1, celloutsig_0_0z, celloutsig_0_4z, 1'h1 };
  assign celloutsig_1_6z = { in_data[128], celloutsig_1_1z } * { celloutsig_1_3z[4:2], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_7z[13:7], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_10z } * { celloutsig_1_1z[14:6], celloutsig_1_14z };
  assign celloutsig_0_31z = { celloutsig_0_27z[5:2], celloutsig_0_9z[4:2], 1'h1, celloutsig_0_9z[0], 1'h1, celloutsig_0_7z[11:4], 1'h0, celloutsig_0_7z[5], 1'h0, celloutsig_0_7z[0] } * { celloutsig_0_25z[6:0], 1'h1, celloutsig_0_23z[13:7], in_data[57], celloutsig_0_23z[5:3], 1'h1, celloutsig_0_23z[1:0] };
  assign celloutsig_0_36z = celloutsig_0_14z ? { 1'h1, celloutsig_0_25z } : { celloutsig_0_19z[6:5], celloutsig_0_9z[4:2], 1'h1, celloutsig_0_9z[0], celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[171] ? in_data[123:117] : in_data[168:162];
  assign celloutsig_1_13z = celloutsig_1_1z[0] ? celloutsig_1_12z[14:12] : celloutsig_1_5z[5:3];
  assign celloutsig_0_20z = { in_data[78:77], celloutsig_0_8z } != in_data[67:65];
  assign celloutsig_0_35z = celloutsig_0_16z[3] & celloutsig_0_18z;
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_3z;
  assign celloutsig_0_65z = celloutsig_0_47z & celloutsig_0_8z;
  assign celloutsig_1_10z = celloutsig_1_2z[8] & celloutsig_1_6z[4];
  assign celloutsig_1_11z = celloutsig_1_9z & celloutsig_1_1z[5];
  assign celloutsig_1_14z = celloutsig_1_0z[0] & in_data[119];
  assign celloutsig_1_15z = in_data[116] & celloutsig_1_8z[2];
  assign celloutsig_0_46z = { celloutsig_0_23z[12:7], in_data[57], 1'h0, celloutsig_0_35z, celloutsig_0_28z } - { in_data[52:51], celloutsig_0_20z, _02_[5:4], _00_, _02_[2], _01_, _02_[0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_43z };
  assign celloutsig_0_58z = { celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_23z[13:7], in_data[57], celloutsig_0_23z[5:3], 1'h1, celloutsig_0_23z[1:0] } - { in_data[89:86], celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_48z, 1'h1 };
  assign celloutsig_1_1z = in_data[174:160] - { in_data[185:178], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[176:165] - in_data[168:157];
  assign celloutsig_1_12z = { celloutsig_1_6z[11:2], celloutsig_1_10z, celloutsig_1_5z } - { celloutsig_1_6z[9:7], celloutsig_1_8z };
  assign celloutsig_0_12z = celloutsig_0_7z[8:4] - { celloutsig_0_7z[4], 1'h0, celloutsig_0_7z[5], 1'h0, celloutsig_0_7z[0] };
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z[4:2], 1'h1, celloutsig_0_9z[0], celloutsig_0_13z } - { celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_27z = { in_data[27:20], celloutsig_0_1z, 1'h1, celloutsig_0_18z, celloutsig_0_0z, 1'h1 } - { celloutsig_0_7z[11:4], 1'h0, celloutsig_0_7z[5], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _02_[2], _01_, _02_[0], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_14z } - { celloutsig_0_23z[9:7], in_data[57], celloutsig_0_23z[5:4] };
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] ~^ celloutsig_1_2z[7:3];
  assign celloutsig_0_64z = { celloutsig_0_58z, celloutsig_0_20z } ^ { in_data[78:70], celloutsig_0_62z, celloutsig_0_33z };
  assign celloutsig_1_5z = celloutsig_1_2z[8:1] ^ { celloutsig_1_2z[11:9], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_6z[4:2], celloutsig_1_0z, celloutsig_1_5z } ^ in_data[146:129];
  assign celloutsig_0_7z[4] = ~ celloutsig_0_1z;
  assign celloutsig_0_7z[5] = ~ celloutsig_0_5z;
  assign celloutsig_0_7z[11] = ~ celloutsig_0_6z[3];
  assign celloutsig_0_33z[3] = ~ celloutsig_0_25z[3];
  assign celloutsig_0_33z[5] = ~ celloutsig_0_25z[5];
  assign { celloutsig_0_7z[7], celloutsig_0_7z[10], celloutsig_0_7z[8], celloutsig_0_7z[6], celloutsig_0_7z[0], celloutsig_0_7z[9] } = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_5z, celloutsig_0_6z[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z[1] };
  assign { celloutsig_0_9z[4], celloutsig_0_9z[0], celloutsig_0_9z[2], celloutsig_0_9z[3] } = { celloutsig_0_6z[3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } | { in_data[81], celloutsig_0_0z, in_data[79], in_data[80] };
  assign { celloutsig_0_16z[7:3], celloutsig_0_16z[1] } = { in_data[54:50], in_data[48] } | { celloutsig_0_7z[9:6], celloutsig_0_1z, celloutsig_0_3z };
  assign { celloutsig_0_33z[7:6], celloutsig_0_33z[4], celloutsig_0_33z[2:0] } = { celloutsig_0_25z[7:6], celloutsig_0_25z[4], celloutsig_0_25z[2:0] } ~^ { celloutsig_0_7z[5:4], celloutsig_0_7z[5], celloutsig_0_7z[0], celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_0_23z[13:7], celloutsig_0_23z[5:3], celloutsig_0_23z[1:0] } = { in_data[64:58], in_data[56:54], in_data[52:51] } | { celloutsig_0_19z[9:3], celloutsig_0_9z[4:2], celloutsig_0_9z[0], celloutsig_0_5z };
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign { celloutsig_0_16z[2], celloutsig_0_16z[0] } = 2'h3;
  assign { celloutsig_0_19z[2], celloutsig_0_19z[0] } = 2'h0;
  assign { celloutsig_0_23z[6], celloutsig_0_23z[2] } = { in_data[57], 1'h1 };
  assign celloutsig_0_7z[3:1] = { 1'h0, celloutsig_0_7z[5], 1'h0 };
  assign celloutsig_0_9z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
