Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Apr 10 09:55:48 2023
| Host         : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.336ns  (logic 4.080ns (64.403%)  route 2.255ns (35.597%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856     7.116    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y80        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.524     7.640 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.255     9.896    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.452 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.452    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.336ns  (logic 4.080ns (64.403%)  route 2.255ns (35.597%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856     7.116    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y80        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.524     7.640 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.255     9.896    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.452 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.452    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.523ns  (logic 1.666ns (66.018%)  route 0.857ns (33.982%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.900     3.147    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y80        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.208     3.355 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.857     4.213    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.670 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.670    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.523ns  (logic 1.666ns (66.018%)  route 0.857ns (33.982%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.900     3.147    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y80        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.208     3.355 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.857     4.213    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.670 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.670    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.141ns  (logic 0.419ns (36.706%)  route 0.722ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        -8.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.722   108.281    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X104Y48        FDCE (Setup_fdce_C_D)       -0.203   117.675    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.675    
                         arrival time                        -108.281    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.141ns  (logic 0.419ns (36.706%)  route 0.722ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        -8.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.722   108.281    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X104Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X104Y48        FDCE (Setup_fdce_C_D)       -0.203   117.675    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.675    
                         arrival time                        -108.281    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.133%)  route 0.740ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDCE (Prop_fdce_C_Q)         0.456   107.583 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.740   108.323    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X103Y52        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X103Y52        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.062   117.798    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.798    
                         arrival time                        -108.323    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.133%)  route 0.740ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        -8.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDCE (Prop_fdce_C_Q)         0.456   107.583 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.740   108.323    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X103Y52        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X103Y52        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y52        FDCE (Setup_fdce_C_D)       -0.062   117.798    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.798    
                         arrival time                        -108.323    
  -------------------------------------------------------------------
                         slack                                  9.475    

Slack (MET) :             9.513ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.196%)  route 0.629ns (56.804%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.478   107.605 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.629   108.234    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.187   117.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.747    
                         arrival time                        -108.234    
  -------------------------------------------------------------------
                         slack                                  9.513    

Slack (MET) :             9.513ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.196%)  route 0.629ns (56.804%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.478   107.605 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.629   108.234    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.187   117.747    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.747    
                         arrival time                        -108.234    
  -------------------------------------------------------------------
                         slack                                  9.513    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.691%)  route 0.637ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.637   108.195    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.235   117.717    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.717    
                         arrival time                        -108.195    
  -------------------------------------------------------------------
                         slack                                  9.522    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.691%)  route 0.637ns (60.309%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.637   108.195    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.235   117.717    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.717    
                         arrival time                        -108.195    
  -------------------------------------------------------------------
                         slack                                  9.522    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.041%)  route 0.627ns (59.959%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.627   108.095    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.188   117.671    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.671    
                         arrival time                        -108.095    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.041%)  route 0.627ns (59.959%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.627   108.095    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.188   117.671    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.671    
                         arrival time                        -108.095    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.006ns  (logic 0.478ns (47.494%)  route 0.528ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.478   107.605 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.528   108.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.207   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -108.134    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.006ns  (logic 0.478ns (47.494%)  route 0.528ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.478   107.605 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.528   108.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.207   117.727    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.727    
                         arrival time                        -108.134    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.159%)  route 0.580ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.580   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.103   117.774    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.159%)  route 0.580ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.580   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X99Y48         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.103   117.774    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.774    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.027%)  route 0.629ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.629   108.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.093   117.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.859    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.027%)  route 0.629ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.629   108.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.093   117.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.859    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.109%)  route 0.605ns (53.890%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.605   108.251    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.043   117.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.891    
                         arrival time                        -108.251    
  -------------------------------------------------------------------
                         slack                                  9.640    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.109%)  route 0.605ns (53.890%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.605   108.251    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.043   117.891    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.891    
                         arrival time                        -108.251    
  -------------------------------------------------------------------
                         slack                                  9.640    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.160%)  route 0.652ns (58.840%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.652   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.047   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  9.661    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.160%)  route 0.652ns (58.840%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.652   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X99Y48         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.047   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  9.661    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.506%)  route 0.450ns (48.494%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.450   107.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.220   117.640    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.640    
                         arrival time                        -107.978    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.506%)  route 0.450ns (48.494%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.450   107.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.220   117.640    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.640    
                         arrival time                        -107.978    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.680ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.026%)  route 0.491ns (53.974%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.491   108.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.222   117.730    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.730    
                         arrival time                        -108.050    
  -------------------------------------------------------------------
                         slack                                  9.680    

Slack (MET) :             9.680ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.026%)  route 0.491ns (53.974%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.491   108.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.222   117.730    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.730    
                         arrival time                        -108.050    
  -------------------------------------------------------------------
                         slack                                  9.680    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.401%)  route 0.525ns (55.599%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.525   107.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.186   117.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.673    
                         arrival time                        -107.992    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.401%)  route 0.525ns (55.599%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.525   107.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.186   117.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.673    
                         arrival time                        -107.992    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.454%)  route 0.618ns (57.546%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.618   108.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.123    
  -------------------------------------------------------------------
                         slack                                  9.691    

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.454%)  route 0.618ns (57.546%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.618   108.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -108.123    
  -------------------------------------------------------------------
                         slack                                  9.691    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.671%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.588   108.093    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.047   117.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.812    
                         arrival time                        -108.093    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.671%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.588   108.093    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.047   117.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.812    
                         arrival time                        -108.093    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.860%)  route 0.500ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.500   108.068    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.045   117.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.815    
                         arrival time                        -108.068    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.860%)  route 0.500ns (49.140%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.500   108.068    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.045   117.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.815    
                         arrival time                        -108.068    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             9.748ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.954%)  route 0.519ns (50.046%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.519   108.097    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.031   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.097    
  -------------------------------------------------------------------
                         slack                                  9.748    

Slack (MET) :             9.748ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.954%)  route 0.519ns (50.046%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.519   108.097    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X100Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.031   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.097    
  -------------------------------------------------------------------
                         slack                                  9.748    

Slack (MET) :             9.761ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.020ns  (logic 0.518ns (50.784%)  route 0.502ns (49.216%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.502   108.069    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.030   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.761    

Slack (MET) :             9.761ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.020ns  (logic 0.518ns (50.784%)  route 0.502ns (49.216%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.502   108.069    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.030   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.761    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.806%)  route 0.482ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.482   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.045   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.806%)  route 0.482ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.482   108.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X100Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.045   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.060    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.123%)  route 0.492ns (51.877%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.492   108.087    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.093   117.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.859    
                         arrival time                        -108.087    
  -------------------------------------------------------------------
                         slack                                  9.772    

Slack (MET) :             9.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.123%)  route 0.492ns (51.877%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.492   108.087    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.093   117.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.859    
                         arrival time                        -108.087    
  -------------------------------------------------------------------
                         slack                                  9.772    

Slack (MET) :             9.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.702%)  route 0.465ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.465   108.043    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.061   117.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.816    
                         arrival time                        -108.043    
  -------------------------------------------------------------------
                         slack                                  9.772    

Slack (MET) :             9.772ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.702%)  route 0.465ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.518   107.578 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.465   108.043    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X99Y48         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.061   117.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.816    
                         arrival time                        -108.043    
  -------------------------------------------------------------------
                         slack                                  9.772    

Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.282%)  route 0.529ns (53.718%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.529   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.058   117.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.819    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.773    

Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.282%)  route 0.529ns (53.718%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.529   108.046    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X99Y48         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.058   117.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.819    
                         arrival time                        -108.046    
  -------------------------------------------------------------------
                         slack                                  9.773    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.472%)  route 0.433ns (45.528%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.433   108.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X103Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y51        FDCE (Setup_fdce_C_D)       -0.071   117.789    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.789    
                         arrival time                        -108.000    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.472%)  route 0.433ns (45.528%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.433   108.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X103Y51        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X103Y51        FDCE (Setup_fdce_C_D)       -0.071   117.789    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.789    
                         arrival time                        -108.000    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.174%)  route 0.344ns (41.826%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.344   107.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.187   117.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.673    
                         arrival time                        -107.871    
  -------------------------------------------------------------------
                         slack                                  9.802    

Slack (MET) :             9.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.174%)  route 0.344ns (41.826%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.344   107.871    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.187   117.673    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.673    
                         arrival time                        -107.871    
  -------------------------------------------------------------------
                         slack                                  9.802    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.478   107.538 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.334   107.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.199   117.678    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.678    
                         arrival time                        -107.873    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X100Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y49        FDCE (Prop_fdce_C_Q)         0.478   107.538 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.334   107.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X100Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X100Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X100Y48        FDCE (Setup_fdce_C_D)       -0.199   117.678    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.678    
                         arrival time                        -107.873    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.689%)  route 0.310ns (39.311%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.310   107.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.218   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -107.837    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.689%)  route 0.310ns (39.311%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.310   107.837    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.218   117.642    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.642    
                         arrival time                        -107.837    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.334   107.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.188   117.672    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                        -107.862    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.478ns (58.834%)  route 0.334ns (41.166%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.478   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.334   107.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.188   117.672    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.672    
                         arrival time                        -107.862    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.382   107.850    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.191   117.668    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.668    
                         arrival time                        -107.850    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.382   107.850    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.191   117.668    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.668    
                         arrival time                        -107.850    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.820ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.491   107.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.043   117.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.816    
                         arrival time                        -107.996    
  -------------------------------------------------------------------
                         slack                                  9.820    

Slack (MET) :             9.820ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.491   107.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.043   117.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.816    
                         arrival time                        -107.996    
  -------------------------------------------------------------------
                         slack                                  9.820    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.773%)  route 0.346ns (45.227%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.346   107.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.218   117.734    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.734    
                         arrival time                        -107.904    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.773%)  route 0.346ns (45.227%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.419   107.558 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.346   107.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.218   117.734    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.734    
                         arrival time                        -107.904    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.833ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.620%)  route 0.482ns (51.380%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.482   107.999    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X104Y48        FDCE (Setup_fdce_C_D)       -0.045   117.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.833    
                         arrival time                        -107.999    
  -------------------------------------------------------------------
                         slack                                  9.833    

Slack (MET) :             9.833ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.620%)  route 0.482ns (51.380%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.482   107.999    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X104Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X104Y48        FDCE (Setup_fdce_C_D)       -0.045   117.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.833    
                         arrival time                        -107.999    
  -------------------------------------------------------------------
                         slack                                  9.833    

Slack (MET) :             9.854ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.515%)  route 0.336ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.336   107.803    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.202   117.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.657    
                         arrival time                        -107.803    
  -------------------------------------------------------------------
                         slack                                  9.854    

Slack (MET) :             9.854ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.515%)  route 0.336ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.419   107.467 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.336   107.803    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.202   117.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.657    
                         arrival time                        -107.803    
  -------------------------------------------------------------------
                         slack                                  9.854    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.331   107.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.028   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -107.976    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.331   107.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.028   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -107.976    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.331   107.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.028   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -107.976    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.331   107.976    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.028   117.906    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.906    
                         arrival time                        -107.976    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.331   107.898    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.028   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -107.898    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 118.465 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDCE (Prop_fdce_C_Q)         0.518   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.331   107.898    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X104Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.610   118.465    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.465    
                         clock uncertainty           -0.605   117.860    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.028   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -107.898    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.307   107.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.047   117.887    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.887    
                         arrival time                        -107.953    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 118.539 - 120.000 ) 
    Source Clock Delay      (SCD):    7.127ns = ( 107.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.867   107.127    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y51        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDCE (Prop_fdce_C_Q)         0.518   107.645 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.307   107.953    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X108Y50        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.684   118.539    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.539    
                         clock uncertainty           -0.605   117.934    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.047   117.887    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.887    
                         arrival time                        -107.953    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.332   107.849    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.081   117.796    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.796    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.060ns = ( 107.060 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.800   107.060    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDCE (Prop_fdce_C_Q)         0.456   107.516 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.332   107.849    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X99Y48         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X99Y48         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X99Y48         FDCE (Setup_fdce_C_D)       -0.081   117.796    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.796    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.331   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X105Y48        FDCE (Setup_fdce_C_D)       -0.081   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.948ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.331   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X105Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X105Y48        FDCE (Setup_fdce_C_D)       -0.081   117.797    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.797    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.948    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.856%)  route 0.360ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.360   107.865    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.865    
  -------------------------------------------------------------------
                         slack                                  9.949    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.816ns  (logic 0.456ns (55.856%)  route 0.360ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 118.464 - 120.000 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X97Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.360   107.865    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X96Y50         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.609   118.464    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X96Y50         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.464    
                         clock uncertainty           -0.605   117.859    
    SLICE_X96Y50         FDCE (Setup_fdce_C_D)       -0.045   117.814    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.814    
                         arrival time                        -107.865    
  -------------------------------------------------------------------
                         slack                                  9.949    

Slack (MET) :             9.954ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.754%)  route 0.307ns (40.246%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.307   107.903    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.095   117.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.857    
                         arrival time                        -107.903    
  -------------------------------------------------------------------
                         slack                                  9.954    

Slack (MET) :             9.954ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.754%)  route 0.307ns (40.246%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.307   107.903    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.095   117.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.857    
                         arrival time                        -107.903    
  -------------------------------------------------------------------
                         slack                                  9.954    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.520%)  route 0.337ns (42.480%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.337   107.932    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.058   117.894    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.894    
                         arrival time                        -107.932    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.520%)  route 0.337ns (42.480%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 118.556 - 120.000 ) 
    Source Clock Delay      (SCD):    7.139ns = ( 107.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.879   107.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.456   107.595 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.337   107.932    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X106Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.701   118.556    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.556    
                         clock uncertainty           -0.605   117.952    
    SLICE_X106Y48        FDCE (Setup_fdce_C_D)       -0.058   117.894    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.894    
                         arrival time                        -107.932    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.331   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X105Y48        FDCE (Setup_fdce_C_D)       -0.067   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 118.482 - 120.000 ) 
    Source Clock Delay      (SCD):    7.061ns = ( 107.061 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.801   107.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X105Y49        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDCE (Prop_fdce_C_Q)         0.456   107.517 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.331   107.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X105Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.627   118.482    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.482    
                         clock uncertainty           -0.605   117.878    
    SLICE_X105Y48        FDCE (Setup_fdce_C_D)       -0.067   117.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.811    
                         arrival time                        -107.849    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             9.969ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.791ns  (logic 0.456ns (57.614%)  route 0.335ns (42.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDCE (Prop_fdce_C_Q)         0.456   107.505 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.335   107.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X103Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X103Y48        FDCE (Setup_fdce_C_D)       -0.067   117.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.810    
                         arrival time                        -107.841    
  -------------------------------------------------------------------
                         slack                                  9.969    

Slack (MET) :             9.969ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.791ns  (logic 0.456ns (57.614%)  route 0.335ns (42.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 118.481 - 120.000 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y50        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDCE (Prop_fdce_C_Q)         0.456   107.505 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.335   107.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X103Y48        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.626   118.481    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y48        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.481    
                         clock uncertainty           -0.605   117.877    
    SLICE_X103Y48        FDCE (Setup_fdce_C_D)       -0.067   117.810    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.810    
                         arrival time                        -107.841    
  -------------------------------------------------------------------
                         slack                                  9.969    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 f  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 f  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 r  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.022ns  (logic 4.261ns (16.375%)  route 21.761ns (83.625%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 38.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q
                         net (fo=143, routed)         1.912     1.391    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1_n_0
    SLICE_X94Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.515 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, routed)           0.000     1.515    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
    SLICE_X94Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     1.756 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=96, routed)          1.492     3.247    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.298     3.545 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_4/O
                         net (fo=44, routed)          0.376     3.921    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_1
    SLICE_X80Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           1.523     5.568    i_ariane/ex_stage_i/csr_buffer_i/stval_q_reg[0]_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  i_ariane/ex_stage_i/csr_buffer_i/stval_q[31]_i_3/O
                         net (fo=69, routed)          1.239     6.930    i_ariane/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X80Y100        LUT5 (Prop_lut5_I4_O)        0.118     7.048 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13/O
                         net (fo=2, routed)           0.488     7.536    i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_13_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.321     7.857 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9/O
                         net (fo=2, routed)           0.789     8.647    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_9_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I2_O)        0.332     8.979 f  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3/O
                         net (fo=69, routed)          0.855     9.833    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_3_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I0_O)        0.124     9.957 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_11/O
                         net (fo=68, routed)          1.909    11.866    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=4, routed)           0.654    12.644    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X92Y69         LUT5 (Prop_lut5_I3_O)        0.124    12.768 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          1.928    14.696    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X90Y98         LUT6 (Prop_lut6_I2_O)        0.124    14.820 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, routed)           0.000    14.820    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
    SLICE_X90Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    15.034 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_68/O
                         net (fo=2, routed)           0.585    15.619    i_ariane/id_stage_i/operand_a_q[31]_i_20
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.297    15.916 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.492    16.408    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.532 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.413    16.946    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X89Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.070 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.433    17.502    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X89Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.626 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.686    18.312    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.124    18.436 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.697    19.133    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X92Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.257 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=12, routed)          0.307    19.564    i_ariane/issue_stage_i/i_scoreboard/issue_q[sbe][pc][31]_i_2_0
    SLICE_X93Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.688 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=2, routed)           0.682    20.370    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X89Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.494 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.516    21.010    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X87Y94         LUT4 (Prop_lut4_I0_O)        0.124    21.134 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=55, routed)          1.692    22.826    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.950 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          2.095    25.044    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22480, routed)       1.530    38.385    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y76         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]/C
                         clock pessimism              0.567    38.952    
                         clock uncertainty           -0.089    38.863    
    SLICE_X80Y76         FDCE (Setup_fdce_C_CE)      -0.205    38.658    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                 13.614    




