{"vcs1":{"timestamp_begin":1682296810.014459455, "rt":1.16, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1682296811.207307454, "rt":1.10, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682296812.332734772, "rt":1.99, "ut":0.07, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682296809.710434185}
{"VCS_COMP_START_TIME": 1682296809.710434185}
{"VCS_COMP_END_TIME": 1682296815.078559013}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341312}}
{"stitch_vcselab": {"peak_mem": 238988}}
