#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 12:34:08 2019
# Process ID: 17990
# Current directory: /home/vlad/Arquitectura2018
# Command line: vivado
# Log file: /home/vlad/Arquitectura2018/vivado.log
# Journal file: /home/vlad/Arquitectura2018/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
relaunch_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_sim simulation_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
relaunch_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
relaunch_sim
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
relaunch_sim
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
relaunch_sim
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_6
undo
current_design impl_1
undo
current_design impl_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/sim_scripts -ip_user_files_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files -ipstatic_source_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/modelsim} {questa=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/questa} {ies=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/ies} {xcelium=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/xcelium} {vcs=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/vcs} {riviera=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_7
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_6
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.RESET_BOARD_INTERFACE {reset}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 2 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/sim_scripts -ip_user_files_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files -ipstatic_source_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/modelsim} {questa=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/questa} {ies=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/ies} {xcelium=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/xcelium} {vcs=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/vcs} {riviera=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_7
refresh_design
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
close_sim
