Analysis & Synthesis report for Mastermind
Thu Dec 03 09:24:00 2015
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Mastermind|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated
 15. Source assignments for textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated
 16. Source assignments for register_file:f1|check:inst1|altsyncram:altsyncram_component|altsyncram_iid1:auto_generated
 17. Source assignments for register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component|altsyncram_mid1:auto_generated
 18. Source assignments for Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component|altsyncram_3j71:auto_generated
 19. Source assignments for Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component|altsyncram_cm71:auto_generated
 20. Source assignments for Decoder:d1|rf_red:inst|altsyncram:altsyncram_component|altsyncram_mf71:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |Mastermind
 22. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: VGA_Controller:u1
 24. Parameter Settings for User Entity Instance: textbox:u3
 25. Parameter Settings for User Entity Instance: textbox:u3|chars:mem1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: textbox:u3|sysfont:mem2|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: boxes:u4
 28. Parameter Settings for User Entity Instance: register_file:f1|check:inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Decoder:d1|rf_red:inst|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component
 34. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "textbox:u3|chars:mem1"
 39. Port Connectivity Checks: "VGA_Controller:u1"
 40. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 03 09:24:00 2015      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Mastermind                                 ;
; Top-level Entity Name              ; Mastermind                                 ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 845                                        ;
;     Total combinational functions  ; 832                                        ;
;     Dedicated logic registers      ; 189                                        ;
; Total registers                    ; 189                                        ;
; Total pins                         ; 85                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 24,044                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Mastermind         ; Mastermind         ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; Register File/Decoder.bdf        ; yes             ; User Block Diagram/Schematic File      ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/Decoder.bdf       ;         ;
; Register File/rng.bdf            ; yes             ; User Block Diagram/Schematic File      ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rng.bdf           ;         ;
; Register File/tries_randoms.v    ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/tries_randoms.v   ;         ;
; Register File/register_file.bdf  ; yes             ; User Block Diagram/Schematic File      ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/register_file.bdf ;         ;
; Register File/check.v            ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/check.v           ;         ;
; Register File/rf_red.v           ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_red.v          ;         ;
; Register File/rf_green.v         ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_green.v        ;         ;
; Register File/rf_blue.v          ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_blue.v         ;         ;
; textbox.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/textbox.v                       ;         ;
; sysfont.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/sysfont.v                       ;         ;
; chars.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/chars.v                         ;         ;
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/VGA_Controller/VGA_Controller.v ;         ;
; VGA_Controller/VGA_Param.h       ; yes             ; User Unspecified File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/VGA_Controller/VGA_Param.h      ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Reset_Delay.v                   ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/VGA_Audio_PLL.v                 ;         ;
; Mastermind.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Mastermind.v                    ;         ;
; chars.mif                        ; yes             ; User Memory Initialization File        ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/chars.mif                       ;         ;
; boxes.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/boxes.v                         ;         ;
; bit_12_counter.vhd               ; yes             ; User Wizard-Generated File             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/bit_12_counter.vhd              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_isc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_isc1.tdf          ;         ;
; db/altsyncram_s181.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_s181.tdf          ;         ;
; sysfont.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/sysfont.mif                     ;         ;
; db/altsyncram_iid1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_iid1.tdf          ;         ;
; db/altsyncram_mid1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_mid1.tdf          ;         ;
; db/altsyncram_3j71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_3j71.tdf          ;         ;
; db/altsyncram_cm71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_cm71.tdf          ;         ;
; db/altsyncram_mf71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/altsyncram_mf71.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                                              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                                                ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;         ;
; db/cntr_uai.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/db/cntr_uai.tdf                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf                                              ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc                                               ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc                                              ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/muleabz.inc                                               ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc                                            ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                                               ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf                                              ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.tdf                                              ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 845                                            ;
;                                             ;                                                ;
; Total combinational functions               ; 832                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 487                                            ;
;     -- 3 input functions                    ; 190                                            ;
;     -- <=2 input functions                  ; 155                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 739                                            ;
;     -- arithmetic mode                      ; 93                                             ;
;                                             ;                                                ;
; Total registers                             ; 189                                            ;
;     -- Dedicated logic registers            ; 189                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 85                                             ;
; Total memory bits                           ; 24044                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 220                                            ;
; Total fan-out                               ; 3863                                           ;
; Average fan-out                             ; 3.34                                           ;
+---------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |Mastermind                                  ; 832 (288)         ; 189 (70)     ; 24044       ; 0            ; 0       ; 0         ; 85   ; 0            ; |Mastermind                                                                                                    ;              ;
;    |Decoder:d1|                              ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1                                                                                         ;              ;
;       |rf_blue:inst3|                        ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_blue:inst3                                                                           ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component                                           ;              ;
;             |altsyncram_3j71:auto_generated| ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component|altsyncram_3j71:auto_generated            ;              ;
;       |rf_green:inst5|                       ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_green:inst5                                                                          ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component                                          ;              ;
;             |altsyncram_cm71:auto_generated| ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component|altsyncram_cm71:auto_generated           ;              ;
;       |rf_red:inst|                          ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_red:inst                                                                             ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_red:inst|altsyncram:altsyncram_component                                             ;              ;
;             |altsyncram_mf71:auto_generated| ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Decoder:d1|rf_red:inst|altsyncram:altsyncram_component|altsyncram_mf71:auto_generated              ;              ;
;    |Reset_Delay:r0|                          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|Reset_Delay:r0                                                                                     ;              ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|VGA_Audio_PLL:p1                                                                                   ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|VGA_Audio_PLL:p1|altpll:altpll_component                                                           ;              ;
;    |VGA_Controller:u1|                       ; 92 (92)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|VGA_Controller:u1                                                                                  ;              ;
;    |boxes:u4|                                ; 408 (408)         ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|boxes:u4                                                                                           ;              ;
;    |register_file:f1|                        ; 0 (0)             ; 0 (0)        ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1                                                                                   ;              ;
;       |check:inst1|                          ; 0 (0)             ; 0 (0)        ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|check:inst1                                                                       ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|check:inst1|altsyncram:altsyncram_component                                       ;              ;
;             |altsyncram_iid1:auto_generated| ; 0 (0)             ; 0 (0)        ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|check:inst1|altsyncram:altsyncram_component|altsyncram_iid1:auto_generated        ;              ;
;       |tries_randoms:inst|                   ; 0 (0)             ; 0 (0)        ; 132         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|tries_randoms:inst                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 132         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_mid1:auto_generated| ; 0 (0)             ; 0 (0)        ; 132         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component|altsyncram_mid1:auto_generated ;              ;
;    |rng:r1|                                  ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|rng:r1                                                                                             ;              ;
;       |bit_12_counter:inst|                  ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|rng:r1|bit_12_counter:inst                                                                         ;              ;
;          |lpm_counter:LPM_COUNTER_component| ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component                                       ;              ;
;             |cntr_uai:auto_generated|        ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_uai:auto_generated               ;              ;
;    |textbox:u3|                              ; 4 (4)             ; 0 (0)        ; 23552       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3                                                                                         ;              ;
;       |chars:mem1|                           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|chars:mem1                                                                              ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|chars:mem1|altsyncram:altsyncram_component                                              ;              ;
;             |altsyncram_isc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated               ;              ;
;       |sysfont:mem2|                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|sysfont:mem2                                                                            ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|sysfont:mem2|altsyncram:altsyncram_component                                            ;              ;
;             |altsyncram_s181:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mastermind|textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated             ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component|altsyncram_3j71:auto_generated|ALTSYNCRAM            ; AUTO ; ROM         ; 8            ; 10           ; --           ; --           ; 80    ; BLUE1.mif         ;
; Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component|altsyncram_cm71:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 8            ; 10           ; --           ; --           ; 80    ; GREEN1.mif        ;
; Decoder:d1|rf_red:inst|altsyncram:altsyncram_component|altsyncram_mf71:auto_generated|ALTSYNCRAM              ; AUTO ; ROM         ; 8            ; 10           ; --           ; --           ; 80    ; RED1.mif          ;
; register_file:f1|check:inst1|altsyncram:altsyncram_component|altsyncram_iid1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 40           ; 3            ; --           ; --           ; 120   ; register_file.mif ;
; register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component|altsyncram_mid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 44           ; 3            ; --           ; --           ; 132   ; register_file.mif ;
; textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192  ; chars.mif         ;
; textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ALTSYNCRAM             ; AUTO ; ROM         ; 2048         ; 8            ; --           ; --           ; 16384 ; sysfont.mif       ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Mastermind|Decoder:d1|rf_red:inst              ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_red.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Mastermind|Decoder:d1|rf_blue:inst3            ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_blue.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Mastermind|Decoder:d1|rf_green:inst5           ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/rf_green.v      ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Mastermind|register_file:f1|tries_randoms:inst ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/tries_randoms.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Mastermind|register_file:f1|check:inst1        ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Register File/check.v         ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Mastermind|VGA_Audio_PLL:p1                    ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/VGA_Audio_PLL.v               ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |Mastermind|rng:r1|bit_12_counter:inst          ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/bit_12_counter.vhd            ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Mastermind|textbox:u3|chars:mem1               ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/chars.v                       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Mastermind|textbox:u3|sysfont:mem2             ; C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/sysfont.v                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mastermind|state                                                                                                                                       ;
+-------------------+------------+-----------+------------+----------------+-----------------+-------------------+---------------+-------------+------------+-------------+
; Name              ; state.lose ; state.win ; state.ends ; state.check_cc ; state.check_ccp ; state.check_count ; state.compare ; state.tries ; state.init ; state.clear ;
+-------------------+------------+-----------+------------+----------------+-----------------+-------------------+---------------+-------------+------------+-------------+
; state.clear       ; 0          ; 0         ; 0          ; 0              ; 0               ; 0                 ; 0             ; 0           ; 0          ; 0           ;
; state.init        ; 0          ; 0         ; 0          ; 0              ; 0               ; 0                 ; 0             ; 0           ; 1          ; 1           ;
; state.tries       ; 0          ; 0         ; 0          ; 0              ; 0               ; 0                 ; 0             ; 1           ; 0          ; 1           ;
; state.compare     ; 0          ; 0         ; 0          ; 0              ; 0               ; 0                 ; 1             ; 0           ; 0          ; 1           ;
; state.check_count ; 0          ; 0         ; 0          ; 0              ; 0               ; 1                 ; 0             ; 0           ; 0          ; 1           ;
; state.check_ccp   ; 0          ; 0         ; 0          ; 0              ; 1               ; 0                 ; 0             ; 0           ; 0          ; 1           ;
; state.check_cc    ; 0          ; 0         ; 0          ; 1              ; 0               ; 0                 ; 0             ; 0           ; 0          ; 1           ;
; state.ends        ; 0          ; 0         ; 1          ; 0              ; 0               ; 0                 ; 0             ; 0           ; 0          ; 1           ;
; state.win         ; 0          ; 1         ; 0          ; 0              ; 0               ; 0                 ; 0             ; 0           ; 0          ; 1           ;
; state.lose        ; 1          ; 0         ; 0          ; 0              ; 0               ; 0                 ; 0             ; 0           ; 0          ; 1           ;
+-------------------+------------+-----------+------------+----------------+-----------------+-------------------+---------------+-------------+------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; LEDR[1]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[3]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[5]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[7]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[9]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDR[11]~reg0                          ; Stuck at GND due to stuck port data_in ;
; LEDR[13]~reg0                          ; Stuck at GND due to stuck port data_in ;
; LEDR[15]~reg0                          ; Stuck at GND due to stuck port data_in ;
; LEDR[17]~reg0                          ; Stuck at GND due to stuck port data_in ;
; LEDG[0]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDG[2]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDG[4]~reg0                           ; Stuck at GND due to stuck port data_in ;
; LEDG[6]~reg0                           ; Stuck at GND due to stuck port data_in ;
; multiplier[1,3]                        ; Merged with multiplier[0]              ;
; LEDR[10]~reg0                          ; Merged with LEDR[0]~reg0               ;
; LEDR[12]~reg0                          ; Merged with LEDR[0]~reg0               ;
; LEDR[14]~reg0                          ; Merged with LEDR[0]~reg0               ;
; LEDR[16]~reg0                          ; Merged with LEDR[0]~reg0               ;
; LEDR[2]~reg0                           ; Merged with LEDR[0]~reg0               ;
; LEDR[4]~reg0                           ; Merged with LEDR[0]~reg0               ;
; LEDR[6]~reg0                           ; Merged with LEDR[0]~reg0               ;
; LEDR[8]~reg0                           ; Merged with LEDR[0]~reg0               ;
; LEDG[3]~reg0                           ; Merged with LEDG[1]~reg0               ;
; LEDG[5]~reg0                           ; Merged with LEDG[1]~reg0               ;
; LEDG[7]~reg0                           ; Merged with LEDG[1]~reg0               ;
; check_rgb[1]                           ; Merged with check_rgb[0]               ;
; multiplier[0]                          ; Stuck at GND due to stuck port data_in ;
; multiplier[2]                          ; Stuck at VCC due to stuck port data_in ;
; state~12                               ; Lost fanout                            ;
; state~13                               ; Lost fanout                            ;
; state~14                               ; Lost fanout                            ;
; state~15                               ; Lost fanout                            ;
; state~16                               ; Lost fanout                            ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 189   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 72    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 131   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Mastermind|VGA_Controller:u1|Cur_Color_B[9] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mastermind|boxes:u4|oTries_Address[5]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mastermind|sram_counter[0]                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Mastermind|check_cc_num[2]                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Mastermind|color_counter1[0]                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |Mastermind|color_counter2[0]                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Mastermind|check_address[5]                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |Mastermind|color_counter3[0]                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |Mastermind|color_counter4[1]                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Mastermind|check_rgb[0]                     ;
; 14:1               ; 3 bits    ; 27 LEs        ; 3 LEs                ; 24 LEs                 ; Yes        ; |Mastermind|ccp[1]                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |Mastermind|tries_rands_address[0]           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Mastermind|tries_rands_address[2]           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; Yes        ; |Mastermind|tries_rands_rgb[1]               ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |Mastermind|i[4]                             ;
; 22:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; Yes        ; |Mastermind|write_check                      ;
; 26:1               ; 2 bits    ; 34 LEs        ; 4 LEs                ; 30 LEs                 ; Yes        ; |Mastermind|cc[1]                            ;
; 72:1               ; 4 bits    ; 192 LEs       ; 116 LEs              ; 76 LEs                 ; Yes        ; |Mastermind|boxes:u4|oTries_Address[0]       ;
; 77:1               ; 2 bits    ; 102 LEs       ; 52 LEs               ; 50 LEs                 ; Yes        ; |Mastermind|boxes:u4|oCheck_Address[0]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mastermind|count_tries[3]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_or_Try           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mastermind|boxes:u4|oCheck_Address          ;
; 67:1               ; 2 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; No         ; |Mastermind|boxes:u4|oTries_Address          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for register_file:f1|check:inst1|altsyncram:altsyncram_component|altsyncram_iid1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component|altsyncram_mid1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component|altsyncram_3j71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component|altsyncram_cm71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Decoder:d1|rf_red:inst|altsyncram:altsyncram_component|altsyncram_mf71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Mastermind ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; clear          ; 0000       ; Unsigned Binary                              ;
; init           ; 0001       ; Unsigned Binary                              ;
; tries          ; 0010       ; Unsigned Binary                              ;
; compare        ; 0011       ; Unsigned Binary                              ;
; check_count    ; 0100       ; Unsigned Binary                              ;
; check_ccp      ; 0101       ; Unsigned Binary                              ;
; check_cc       ; 0110       ; Unsigned Binary                              ;
; ends           ; 0111       ; Unsigned Binary                              ;
; win            ; 1000       ; Unsigned Binary                              ;
; lose           ; 1001       ; Unsigned Binary                              ;
; WHITE          ; 1111111111 ; Unsigned Binary                              ;
; BLACK          ; 0000000000 ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: textbox:u3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; COLS           ; 64    ; Signed Integer                 ;
; ROWS           ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textbox:u3|chars:mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; chars.mif            ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_isc1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textbox:u3|sysfont:mem2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; sysfont.mif          ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_s181      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: boxes:u4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; COLS           ; 4     ; Signed Integer               ;
; ROWS           ; 11    ; Signed Integer               ;
; box_width      ; 30    ; Signed Integer               ;
; box_height     ; 30    ; Signed Integer               ;
; box_spacex     ; 15    ; Signed Integer               ;
; box_spacey     ; 10    ; Signed Integer               ;
; checks_width   ; 12    ; Signed Integer               ;
; checks_height  ; 12    ; Signed Integer               ;
; checks_spacex  ; 20    ; Signed Integer               ;
; checks_spacey  ; 18    ; Signed Integer               ;
; row_pos        ; 15    ; Signed Integer               ;
; col_pos        ; 15    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:f1|check:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 40                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; register_file.mif    ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_iid1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 3                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 44                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; register_file.mif    ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_mid1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 10                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; BLUE1.mif            ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_3j71      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; GREEN1.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_cm71      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decoder:d1|rf_red:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 10                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; RED1.mif             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mf71      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 12          ; Signed Integer                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                            ;
; LPM_MODULUS            ; 0           ; Untyped                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                            ;
; CBXI_PARAMETER         ; cntr_uai    ; Untyped                                                            ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 3          ; Untyped             ;
; LPM_WIDTHP                                     ; 7          ; Untyped             ;
; LPM_WIDTHR                                     ; 7          ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; FAST                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                   ;
; Entity Instance                           ; textbox:u3|chars:mem1|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; textbox:u3|sysfont:mem2|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; register_file:f1|check:inst1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 3                                                                   ;
;     -- NUMWORDS_A                         ; 40                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 3                                                                   ;
;     -- NUMWORDS_A                         ; 44                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Decoder:d1|rf_red:inst|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4              ;
;     -- LPM_WIDTHB                     ; 3              ;
;     -- LPM_WIDTHP                     ; 7              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textbox:u3|chars:mem1"                                                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; q[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Dec 03 09:23:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mastermind -c Mastermind
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file register file/decoder.bdf
    Info (12023): Found entity 1: Decoder
Info (12021): Found 1 design units, including 1 entities, in source file register file/rng.bdf
    Info (12023): Found entity 1: rng
Info (12021): Found 1 design units, including 1 entities, in source file register file/tries_randoms.v
    Info (12023): Found entity 1: tries_randoms
Info (12021): Found 1 design units, including 1 entities, in source file register file/register_file.bdf
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file register file/check.v
    Info (12023): Found entity 1: check
Info (12021): Found 1 design units, including 1 entities, in source file register file/rf_red.v
    Info (12023): Found entity 1: rf_red
Info (12021): Found 1 design units, including 1 entities, in source file register file/rf_green.v
    Info (12023): Found entity 1: rf_green
Info (12021): Found 1 design units, including 1 entities, in source file register file/rf_blue.v
    Info (12023): Found entity 1: rf_blue
Info (12021): Found 1 design units, including 1 entities, in source file textbox.v
    Info (12023): Found entity 1: textbox
Info (12021): Found 1 design units, including 1 entities, in source file sysfont.v
    Info (12023): Found entity 1: sysfont
Info (12021): Found 1 design units, including 1 entities, in source file chars.v
    Info (12023): Found entity 1: chars
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Warning (10275): Verilog HDL Module Instantiation warning at Mastermind.v(529): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at Mastermind.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Mastermind"
Info (12021): Found 1 design units, including 1 entities, in source file mastermind.v
    Info (12023): Found entity 1: Mastermind
Info (12021): Found 1 design units, including 1 entities, in source file boxes.v
    Info (12023): Found entity 1: boxes
Info (12021): Found 2 design units, including 1 entities, in source file bit_12_counter.vhd
    Info (12022): Found design unit 1: bit_12_counter-SYN
    Info (12023): Found entity 1: bit_12_counter
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(90): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(90): created implicit net for "AUD_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at Mastermind.v(162): created implicit net for "set"
Info (12127): Elaborating entity "Mastermind" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Mastermind.v(203): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(233): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(241): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(249): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(281): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(283): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(287): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(289): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(293): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(295): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(299): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(301): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(304): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(318): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(322): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(326): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(329): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(343): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(346): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(362): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(365): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(376): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Mastermind.v(416): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "textbox" for hierarchy "textbox:u3"
Warning (10240): Verilog HDL Always Construct warning at textbox.v(16): inferring latch(es) for variable "oR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at textbox.v(16): inferring latch(es) for variable "oG", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at textbox.v(16): inferring latch(es) for variable "oB", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "oB[0]" at textbox.v(16)
Info (10041): Inferred latch for "oB[1]" at textbox.v(16)
Info (10041): Inferred latch for "oB[2]" at textbox.v(16)
Info (10041): Inferred latch for "oB[3]" at textbox.v(16)
Info (10041): Inferred latch for "oB[4]" at textbox.v(16)
Info (10041): Inferred latch for "oB[5]" at textbox.v(16)
Info (10041): Inferred latch for "oB[6]" at textbox.v(16)
Info (10041): Inferred latch for "oB[7]" at textbox.v(16)
Info (10041): Inferred latch for "oB[8]" at textbox.v(16)
Info (10041): Inferred latch for "oB[9]" at textbox.v(16)
Info (10041): Inferred latch for "oG[0]" at textbox.v(16)
Info (10041): Inferred latch for "oG[1]" at textbox.v(16)
Info (10041): Inferred latch for "oG[2]" at textbox.v(16)
Info (10041): Inferred latch for "oG[3]" at textbox.v(16)
Info (10041): Inferred latch for "oG[4]" at textbox.v(16)
Info (10041): Inferred latch for "oG[5]" at textbox.v(16)
Info (10041): Inferred latch for "oG[6]" at textbox.v(16)
Info (10041): Inferred latch for "oG[7]" at textbox.v(16)
Info (10041): Inferred latch for "oG[8]" at textbox.v(16)
Info (10041): Inferred latch for "oG[9]" at textbox.v(16)
Info (10041): Inferred latch for "oR[0]" at textbox.v(16)
Info (10041): Inferred latch for "oR[1]" at textbox.v(16)
Info (10041): Inferred latch for "oR[2]" at textbox.v(16)
Info (10041): Inferred latch for "oR[3]" at textbox.v(16)
Info (10041): Inferred latch for "oR[4]" at textbox.v(16)
Info (10041): Inferred latch for "oR[5]" at textbox.v(16)
Info (10041): Inferred latch for "oR[6]" at textbox.v(16)
Info (10041): Inferred latch for "oR[7]" at textbox.v(16)
Info (10041): Inferred latch for "oR[8]" at textbox.v(16)
Info (10041): Inferred latch for "oR[9]" at textbox.v(16)
Info (12128): Elaborating entity "chars" for hierarchy "textbox:u3|chars:mem1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "textbox:u3|chars:mem1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "textbox:u3|chars:mem1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "textbox:u3|chars:mem1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "chars.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isc1.tdf
    Info (12023): Found entity 1: altsyncram_isc1
Info (12128): Elaborating entity "altsyncram_isc1" for hierarchy "textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated"
Info (12128): Elaborating entity "sysfont" for hierarchy "textbox:u3|sysfont:mem2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "textbox:u3|sysfont:mem2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "textbox:u3|sysfont:mem2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "textbox:u3|sysfont:mem2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sysfont.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s181.tdf
    Info (12023): Found entity 1: altsyncram_s181
Info (12128): Elaborating entity "altsyncram_s181" for hierarchy "textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated"
Info (12128): Elaborating entity "boxes" for hierarchy "boxes:u4"
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:f1"
Info (12128): Elaborating entity "check" for hierarchy "register_file:f1|check:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "register_file:f1|check:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "register_file:f1|check:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "register_file:f1|check:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "register_file.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "40"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iid1.tdf
    Info (12023): Found entity 1: altsyncram_iid1
Info (12128): Elaborating entity "altsyncram_iid1" for hierarchy "register_file:f1|check:inst1|altsyncram:altsyncram_component|altsyncram_iid1:auto_generated"
Info (12128): Elaborating entity "tries_randoms" for hierarchy "register_file:f1|tries_randoms:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "register_file.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "44"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mid1.tdf
    Info (12023): Found entity 1: altsyncram_mid1
Info (12128): Elaborating entity "altsyncram_mid1" for hierarchy "register_file:f1|tries_randoms:inst|altsyncram:altsyncram_component|altsyncram_mid1:auto_generated"
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:d1"
Info (12128): Elaborating entity "rf_blue" for hierarchy "Decoder:d1|rf_blue:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "BLUE1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3j71.tdf
    Info (12023): Found entity 1: altsyncram_3j71
Info (12128): Elaborating entity "altsyncram_3j71" for hierarchy "Decoder:d1|rf_blue:inst3|altsyncram:altsyncram_component|altsyncram_3j71:auto_generated"
Info (12128): Elaborating entity "rf_green" for hierarchy "Decoder:d1|rf_green:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "GREEN1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm71.tdf
    Info (12023): Found entity 1: altsyncram_cm71
Info (12128): Elaborating entity "altsyncram_cm71" for hierarchy "Decoder:d1|rf_green:inst5|altsyncram:altsyncram_component|altsyncram_cm71:auto_generated"
Info (12128): Elaborating entity "rf_red" for hierarchy "Decoder:d1|rf_red:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Decoder:d1|rf_red:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Decoder:d1|rf_red:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Decoder:d1|rf_red:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RED1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf71.tdf
    Info (12023): Found entity 1: altsyncram_mf71
Info (12128): Elaborating entity "altsyncram_mf71" for hierarchy "Decoder:d1|rf_red:inst|altsyncram:altsyncram_component|altsyncram_mf71:auto_generated"
Info (12128): Elaborating entity "rng" for hierarchy "rng:r1"
Info (12128): Elaborating entity "bit_12_counter" for hierarchy "rng:r1|bit_12_counter:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uai.tdf
    Info (12023): Found entity 1: cntr_uai
Info (12128): Elaborating entity "cntr_uai" for hierarchy "rng:r1|bit_12_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_uai:auto_generated"
Warning (12020): Port "CHECK_RGB" on the entity instantiation of "f1" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "TRIES_RANDS_RGB" on the entity instantiation of "f1" is connected to a signal of width 6. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "textbox:u3|chars:mem1|altsyncram:altsyncram_component|altsyncram_isc1:auto_generated|q_a[7]"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Mastermind.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
Info (21057): Implemented 986 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 849 logic cells
    Info (21064): Implemented 51 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Thu Dec 03 09:24:00 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/student/Downloads/Mastermind Masterpiece/Mastermind Masterpiece/Mastermind.map.smsg.


