// Seed: 2636382223
module module_0 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  final begin : LABEL_0
    id_1 <= 1;
    @(id_0 or 1 or posedge id_0 or posedge id_0) id_1 <= 1;
  end
  assign id_1 = id_0;
  wire id_3, id_4;
  wire id_5;
  assign module_1.type_1 = 0;
  wor id_6, id_7 = id_7, id_8 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    inout supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input logic id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8
    , id_11,
    output tri1 id_9
);
  logic id_12 = id_4, id_13 = 1;
  initial id_13 <= 1;
  wire id_14, id_15, id_16, id_17, id_18;
  supply0 id_19, id_20;
  wire id_21, id_22, id_23, id_24;
  tri1 id_25 = id_20 !== id_5;
  module_0 modCall_1 (
      id_12,
      id_13
  );
endmodule
