$date
	Tue Apr 22 02:48:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipelineProcessor_tb $end
$var wire 32 ! mem_out [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 4 $ func [3:0] $end
$var reg 5 % rd [4:0] $end
$var reg 1 & reset $end
$var reg 5 ' rs1 [4:0] $end
$var reg 5 ( rs2 [4:0] $end
$scope module DUT $end
$var wire 32 ) addr [31:0] $end
$var wire 1 # clk $end
$var wire 4 * func [3:0] $end
$var wire 32 + mem_out [31:0] $end
$var wire 5 , rd [4:0] $end
$var wire 1 & reset $end
$var wire 5 - rs1 [4:0] $end
$var wire 5 . rs2 [4:0] $end
$var reg 32 / ADDR_EX [31:0] $end
$var reg 32 0 ADDR_MEM [31:0] $end
$var reg 32 1 ALU_OUT_MEM [31:0] $end
$var reg 32 2 A_EX [31:0] $end
$var reg 32 3 B_EX [31:0] $end
$var reg 4 4 FUNC_EX [3:0] $end
$var reg 5 5 RD_EX [4:0] $end
$var reg 5 6 RD_MEM [4:0] $end
$var integer 32 7 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
b0 .
b0 -
b0 ,
bx +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
bx !
$end
#5
b0 /
b0 4
b0 5
b0 !
b0 +
b0 1
1#
#10
0#
1&
#15
b0 0
b0 6
b0 3
b0 2
b100000 7
1#
#20
0#
0&
#25
1#
#30
0#
b1000000000000 "
b1000000000000 )
b101 %
b101 ,
b10 (
b10 .
b1 '
b1 -
#35
b1000000000000 /
b101 5
b1000 3
b10000 2
1#
#40
0#
#45
b1000000000000 0
b101 6
b11000 !
b11000 +
b11000 1
1#
#50
0#
#55
1#
#60
0#
b1000000000100 "
b1000000000100 )
b1 $
b1 *
b110 %
b110 ,
#65
b1000000000100 /
b1 4
b110 5
1#
#70
0#
#75
b1000000000100 0
b110 6
b1000 !
b1000 +
b1000 1
1#
#80
0#
#85
1#
#90
0#
b1000000001000 "
b1000000001000 )
b10 $
b10 *
b111 %
b111 ,
b100 (
b100 .
b11 '
b11 -
#95
b1000000001000 /
b10 4
b111 5
b11110000 3
b1111 2
1#
#100
0#
#105
b1000000001000 0
b111 6
b0 !
b0 +
b0 1
1#
#110
0#
#115
1#
#120
0#
b1000000001100 "
b1000000001100 )
b11 $
b11 *
b1000 %
b1000 ,
#125
b1000000001100 /
b11 4
b1000 5
1#
#130
0#
#135
b1000000001100 0
b1000 6
b11111111 !
b11111111 +
b11111111 1
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
