{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621606510894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606510895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 22:15:10 2021 " "Processing started: Fri May 21 22:15:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606510895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606510895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER " "Command: quartus_map --read_settings_files=on --write_settings_files=off BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606510895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621606512271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621606512271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606521434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606521434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606521481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606521481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUZZER " "Elaborating entity \"BUZZER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621606522175 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 6 BUZZER.sv(47) " "Verilog HDL warning at BUZZER.sv(47): number of words (14) in memory file does not match the number of elements in the address range \[0:6\]" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1621606522232 "|BUZZER"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "BUZZER.sv(124) " "Verilog HDL warning at BUZZER.sv(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 124 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1621606522250 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buzzer BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"buzzer\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522251 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_l_temp BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"rst_l_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522251 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_l_note BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"rst_l_note\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522251 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_temp BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"en_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522252 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_note BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"en_note\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522252 "|BUZZER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BUZZER.sv(122) " "Verilog HDL Always Construct warning at BUZZER.sv(122): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621606522252 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.data_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.data_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522253 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.waddr_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.waddr_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522253 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.data_a 0 BUZZER.sv(43) " "Net \"led.data_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522253 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.waddr_a 0 BUZZER.sv(43) " "Net \"led.waddr_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522253 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "note_frecuncy.we_a 0 BUZZER.sv(42) " "Net \"note_frecuncy.we_a\" at BUZZER.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.we_a 0 BUZZER.sv(43) " "Net \"led.we_a\" at BUZZER.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] BUZZER.sv(122) " "Inferred latch for \"i\[0\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] BUZZER.sv(122) " "Inferred latch for \"i\[1\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] BUZZER.sv(122) " "Inferred latch for \"i\[2\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] BUZZER.sv(122) " "Inferred latch for \"i\[3\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522254 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] BUZZER.sv(122) " "Inferred latch for \"i\[4\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] BUZZER.sv(122) " "Inferred latch for \"i\[5\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] BUZZER.sv(122) " "Inferred latch for \"i\[6\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] BUZZER.sv(122) " "Inferred latch for \"i\[7\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] BUZZER.sv(122) " "Inferred latch for \"i\[8\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] BUZZER.sv(122) " "Inferred latch for \"i\[9\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] BUZZER.sv(122) " "Inferred latch for \"i\[10\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] BUZZER.sv(122) " "Inferred latch for \"i\[11\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] BUZZER.sv(122) " "Inferred latch for \"i\[12\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] BUZZER.sv(122) " "Inferred latch for \"i\[13\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] BUZZER.sv(122) " "Inferred latch for \"i\[14\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] BUZZER.sv(122) " "Inferred latch for \"i\[15\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] BUZZER.sv(122) " "Inferred latch for \"i\[16\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] BUZZER.sv(122) " "Inferred latch for \"i\[17\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522255 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] BUZZER.sv(122) " "Inferred latch for \"i\[18\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] BUZZER.sv(122) " "Inferred latch for \"i\[19\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] BUZZER.sv(122) " "Inferred latch for \"i\[20\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] BUZZER.sv(122) " "Inferred latch for \"i\[21\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] BUZZER.sv(122) " "Inferred latch for \"i\[22\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] BUZZER.sv(122) " "Inferred latch for \"i\[23\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] BUZZER.sv(122) " "Inferred latch for \"i\[24\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] BUZZER.sv(122) " "Inferred latch for \"i\[25\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] BUZZER.sv(122) " "Inferred latch for \"i\[26\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] BUZZER.sv(122) " "Inferred latch for \"i\[27\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] BUZZER.sv(122) " "Inferred latch for \"i\[28\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522256 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] BUZZER.sv(122) " "Inferred latch for \"i\[29\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] BUZZER.sv(122) " "Inferred latch for \"i\[30\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] BUZZER.sv(122) " "Inferred latch for \"i\[31\]\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_note BUZZER.sv(122) " "Inferred latch for \"en_note\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_temp BUZZER.sv(122) " "Inferred latch for \"en_temp\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_l_note BUZZER.sv(122) " "Inferred latch for \"rst_l_note\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_l_temp BUZZER.sv(122) " "Inferred latch for \"rst_l_temp\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzer BUZZER.sv(122) " "Inferred latch for \"buzzer\" at BUZZER.sv(122)" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606522257 "|BUZZER"}
{ "Warning" "WSGN_SEARCH_FILE" "count.sv 1 1 " "Using design file count.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNT " "Found entity 1: COUNT" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606522439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621606522439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntSec " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntSec\"" {  } { { "BUZZER.sv" "cntSec" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606522439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (26)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621606522508 "|BUZZER|COUNT:cntSec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntTemp " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntTemp\"" {  } { { "BUZZER.sv" "cntTemp" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606522508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (25)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621606522562 "|BUZZER|COUNT:cntTemp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:cntNote " "Elaborating entity \"COUNT\" for hierarchy \"COUNT:cntNote\"" {  } { { "BUZZER.sv" "cntNote" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606522562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 count.sv(17) " "Verilog HDL assignment warning at count.sv(17): truncated value with size 32 to match size of target (22)" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621606522615 "|BUZZER|COUNT:cntNote"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "led " "RAM logic \"led\" is uninferred due to inappropriate RAM size" {  } { { "BUZZER.sv" "led" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621606524231 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "note_frecuncy " "RAM logic \"note_frecuncy\" is uninferred due to inappropriate RAM size" {  } { { "BUZZER.sv" "note_frecuncy" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 42 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621606524231 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621606524231 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram1_BUZZER_8acabe27.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram1_BUZZER_8acabe27.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1621606524285 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram0_BUZZER_8acabe27.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/intelFPGA/18.1/BUZZER/db/BUZZER.ram0_BUZZER_8acabe27.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1621606524285 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BUZZER.sv" "Div0" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606524368 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621606524368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606524996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621606524997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621606524997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621606524997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621606524997 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621606524997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606525192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606525192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606525236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606525236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606525301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606525301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606525409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606525409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA/18.1/BUZZER/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621606525522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606525522 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buzzer buzzer_o " "Converted the fan-out from the tri-state buffer \"buzzer\" to the node \"buzzer_o\" into an OR gate" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1621606525908 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1621606525908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzer " "Latch buzzer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector0~0 " "Ports D and ENA on the latch are fed by the same signal Selector0~0" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621606525909 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621606525909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buzzer_737 " "Latch buzzer_737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_l " "Ports D and ENA on the latch are fed by the same signal rst_l" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621606525909 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621606525909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rst_l_note " "Latch rst_l_note has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selector0~2 " "Ports D and ENA on the latch are fed by the same signal Selector0~2" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621606525910 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621606525910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rst_l_temp " "Latch rst_l_temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_l " "Ports D and ENA on the latch are fed by the same signal rst_l" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621606525910 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621606525910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621606527035 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621606527848 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 127 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 132 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 137 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 147 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_11_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_11_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_11_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_12_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_12_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_12_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_13_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_13_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_13_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_18_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_gkm:auto_generated\|sign_div_unsign_8nh:divider\|alt_u_div_4af:divider\|add_sub_18_result_int\[0\]~22\"" {  } { { "db/alt_u_div_4af.tdf" "add_sub_18_result_int\[0\]~22" { Text "C:/intelFPGA/18.1/BUZZER/db/alt_u_div_4af.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606528034 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1621606528034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621606528948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621606528948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "737 " "Implemented 737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621606530306 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621606530306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "729 " "Implemented 729 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621606530306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621606530306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606530335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 22:15:30 2021 " "Processing ended: Fri May 21 22:15:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606530335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606530335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606530335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621606530335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621606535489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606535490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 22:15:32 2021 " "Processing started: Fri May 21 22:15:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606535490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621606535490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BUZZER -c BUZZER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621606535490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621606537987 ""}
{ "Info" "0" "" "Project  = BUZZER" {  } {  } 0 0 "Project  = BUZZER" 0 0 "Fitter" 0 0 1621606538021 ""}
{ "Info" "0" "" "Revision = BUZZER" {  } {  } 0 0 "Revision = BUZZER" 0 0 "Fitter" 0 0 1621606538022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621606538190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621606538191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BUZZER EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"BUZZER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621606538303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621606538451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621606538451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621606539372 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621606539499 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621606540464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621606540464 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621606540464 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621606540464 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621606540568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621606540568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621606540568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621606540568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621606540568 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621606540568 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621606540641 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621606543591 ""}
{ "Info" "ISTA_SDC_FOUND" "BUZZERsdc.sdc " "Reading SDC File: 'BUZZERsdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1621606543591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 40 key1 clock " "Ignored filter at BUZZERsdc.sdc(40): key1 could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621606543595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BUZZERsdc.sdc 40 Argument -clock is not an object ID " "Ignored set_input_delay at BUZZERsdc.sdc(40): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock key1 -max 2.540 \[get_ports key1\] " "set_input_delay -clock key1 -max 2.540 \[get_ports key1\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606543595 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621606543595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 41 rst_l clock " "Ignored filter at BUZZERsdc.sdc(41): rst_l could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621606543596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BUZZERsdc.sdc 41 Argument -clock is not an object ID " "Ignored set_input_delay at BUZZERsdc.sdc(41): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock rst_l -max 2.540 \[get_ports rst_l\] " "set_input_delay -clock rst_l -max 2.540 \[get_ports rst_l\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606543596 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621606543596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 47 buzzer port " "Ignored filter at BUZZERsdc.sdc(47): buzzer could not be matched with a port" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621606543596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 47 buzzer clock " "Ignored filter at BUZZERsdc.sdc(47): buzzer could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1621606543596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay BUZZERsdc.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at BUZZERsdc.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock buzzer -max  0.880 \[get_ports buzzer\] " "set_output_delay -clock buzzer -max  0.880 \[get_ports buzzer\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606543597 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621606543597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay BUZZERsdc.sdc 47 Argument -clock is not an object ID " "Ignored set_output_delay at BUZZERsdc.sdc(47): Argument -clock is not an object ID" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1621606543597 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector2~0\|combout " "Node \"Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543613 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~0\|datad " "Node \"Selector11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543613 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~0\|combout " "Node \"Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543613 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datad " "Node \"Selector2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543613 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606543613 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "i\[4\]~0\|combout " "Node \"i\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|dataa " "Node \"Selector0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|combout " "Node \"Selector0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datad " "Node \"Selector1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|combout " "Node \"Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|dataa " "Node \"Selector1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|combout " "Node \"Selector1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "i\[4\]~0\|dataa " "Node \"i\[4\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|dataa " "Node \"Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|datad " "Node \"Selector1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|combout " "Node \"Selector1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|datac " "Node \"Selector1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~1\|dataa " "Node \"Selector1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~1\|combout " "Node \"Selector1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|datab " "Node \"Selector1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|datab " "Node \"Selector0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|datac " "Node \"Selector1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606543614 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 -1 0 } } { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621606543614 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_l " "Node: rst_l was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i\[0\] rst_l " "Latch i\[0\] is being clocked by rst_l" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606543616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621606543616 "|BUZZER|rst_l"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNT:cntSec\|count\[25\] " "Node: COUNT:cntSec\|count\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register j\[0\] COUNT:cntSec\|count\[25\] " "Register j\[0\] is being clocked by COUNT:cntSec\|count\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606543616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1621606543616 "|BUZZER|COUNT:cntSec|count[25]"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk rising clk fall min " "Port \"clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1621606543617 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk rising clk rise min " "Port \"clk\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1621606543617 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1621606543657 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621606543657 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621606543657 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1621606543657 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1621606543657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable " "Destination node enable" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[0\] " "Destination node COUNT:cntTemp\|count\[0\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntNote\|count\[0\] " "Destination node COUNT:cntNote\|count\[0\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntSec\|count\[25\] " "Destination node COUNT:cntSec\|count\[25\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[1\] " "Destination node COUNT:cntTemp\|count\[1\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[2\] " "Destination node COUNT:cntTemp\|count\[2\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[3\] " "Destination node COUNT:cntTemp\|count\[3\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[4\] " "Destination node COUNT:cntTemp\|count\[4\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[5\] " "Destination node COUNT:cntTemp\|count\[5\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntTemp\|count\[6\] " "Destination node COUNT:cntTemp\|count\[6\]" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1621606543795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621606543795 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i\[4\]~0  " "Automatically promoted node i\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~3 " "Destination node Selector0~3" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[2\] " "Destination node i\[2\]" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621606543796 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COUNT:cntSec\|count\[25\]  " "Automatically promoted node COUNT:cntSec\|count\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNT:cntSec\|count\[25\]~73 " "Destination node COUNT:cntSec\|count\[25\]~73" {  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621606543796 ""}  } { { "count.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/count.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector10~0  " "Automatically promoted node Selector10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543797 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_l_temp  " "Automatically promoted node rst_l_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_l_temp " "Destination node rst_l_temp" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621606543797 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_l_note  " "Automatically promoted node rst_l_note " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621606543797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_l_note " "Destination node rst_l_note" {  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1621606543797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1621606543797 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621606543797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621606544438 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621606544438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621606544439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621606544439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621606544450 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621606544451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621606544451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621606544451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621606544474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621606544475 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621606544475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606544581 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621606544682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621606545626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606546128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621606546233 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621606546596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606546596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621606547026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621606548044 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621606548044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621606548871 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1621606548871 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621606548871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606548875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621606549110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621606549146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621606550142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621606550142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621606550522 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621606551016 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_l 3.3-V LVTTL N13 " "Pin rst_l uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst_l } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_l" } } } } { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621606551522 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621606551522 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL M15 " "Pin key1 uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/BUZZER/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1621606551522 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1621606551522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/18.1/BUZZER/output_files/BUZZER.fit.smsg " "Generated suppressed messages file C:/intelFPGA/18.1/BUZZER/output_files/BUZZER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621606551686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606552148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 22:15:52 2021 " "Processing ended: Fri May 21 22:15:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606552148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606552148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606552148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621606552148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621606555962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606555963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 22:15:55 2021 " "Processing started: Fri May 21 22:15:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606555963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621606555963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BUZZER -c BUZZER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621606555963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621606556392 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621606557301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621606557348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606557940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 22:15:57 2021 " "Processing ended: Fri May 21 22:15:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606557940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606557940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606557940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621606557940 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621606558936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621606559967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606559967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 22:15:59 2021 " "Processing started: Fri May 21 22:15:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606559967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621606559967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BUZZER -c BUZZER " "Command: quartus_sta BUZZER -c BUZZER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621606559967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621606560235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621606560405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621606560405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606560486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606560486 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1621606560643 ""}
{ "Info" "ISTA_SDC_FOUND" "BUZZERsdc.sdc " "Reading SDC File: 'BUZZERsdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1621606560683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 40 key1 clock " "Ignored filter at BUZZERsdc.sdc(40): key1 could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BUZZERsdc.sdc 40 Argument -clock is not an object ID " "Ignored set_input_delay at BUZZERsdc.sdc(40): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock key1 -max 2.540 \[get_ports key1\] " "set_input_delay -clock key1 -max 2.540 \[get_ports key1\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606560688 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 41 rst_l clock " "Ignored filter at BUZZERsdc.sdc(41): rst_l could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay BUZZERsdc.sdc 41 Argument -clock is not an object ID " "Ignored set_input_delay at BUZZERsdc.sdc(41): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock rst_l -max 2.540 \[get_ports rst_l\] " "set_input_delay -clock rst_l -max 2.540 \[get_ports rst_l\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606560689 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 47 buzzer port " "Ignored filter at BUZZERsdc.sdc(47): buzzer could not be matched with a port" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BUZZERsdc.sdc 47 buzzer clock " "Ignored filter at BUZZERsdc.sdc(47): buzzer could not be matched with a clock" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay BUZZERsdc.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at BUZZERsdc.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock buzzer -max  0.880 \[get_ports buzzer\] " "set_output_delay -clock buzzer -max  0.880 \[get_ports buzzer\]" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1621606560690 ""}  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay BUZZERsdc.sdc 47 Argument -clock is not an object ID " "Ignored set_output_delay at BUZZERsdc.sdc(47): Argument -clock is not an object ID" {  } { { "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZERsdc.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1621606560690 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector2~0\|combout " "Node \"Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560693 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~0\|datab " "Node \"Selector11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560693 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~0\|combout " "Node \"Selector11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560693 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datab " "Node \"Selector2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560693 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606560693 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "i\[4\]~0\|combout " "Node \"i\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|datab " "Node \"Selector0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|combout " "Node \"Selector0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~1\|dataa " "Node \"Selector1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~1\|combout " "Node \"Selector1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|dataa " "Node \"Selector1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|combout " "Node \"Selector1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "i\[4\]~0\|datac " "Node \"i\[4\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|dataa " "Node \"Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|combout " "Node \"Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|datab " "Node \"Selector1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|datab " "Node \"Selector1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|combout " "Node \"Selector1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~3\|datad " "Node \"Selector1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datab " "Node \"Selector1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~3\|datad " "Node \"Selector0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~2\|datad " "Node \"Selector1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606560694 ""}  } { { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 122 -1 0 } } { "BUZZER.sv" "" { Text "C:/intelFPGA/18.1/BUZZER/BUZZER.sv" 125 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606560694 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_l " "Node: rst_l was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i\[0\] rst_l " "Latch i\[0\] is being clocked by rst_l" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606560695 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606560695 "|BUZZER|rst_l"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNT:cntSec\|count\[25\] " "Node: COUNT:cntSec\|count\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register j\[1\] COUNT:cntSec\|count\[25\] " "Register j\[1\] is being clocked by COUNT:cntSec\|count\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606560695 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606560695 "|BUZZER|COUNT:cntSec|count[25]"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk rising clk fall min " "Port \"clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1621606560696 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input clk rising clk rise min " "Port \"clk\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1621606560696 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621606560716 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621606560767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.592 " "Worst-case setup slack is 15.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.592               0.000 clk  " "   15.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606560816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.497 " "Worst-case hold slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk  " "    0.497               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606560820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606560824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606560826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.593 " "Worst-case minimum pulse width slack is 9.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.593               0.000 clk  " "    9.593               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606560828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606560828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621606560916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621606560957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621606561480 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_l " "Node: rst_l was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i\[0\] rst_l " "Latch i\[0\] is being clocked by rst_l" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606561557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606561557 "|BUZZER|rst_l"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNT:cntSec\|count\[25\] " "Node: COUNT:cntSec\|count\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register j\[1\] COUNT:cntSec\|count\[25\] " "Register j\[1\] is being clocked by COUNT:cntSec\|count\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606561557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606561557 "|BUZZER|COUNT:cntSec|count[25]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.013 " "Worst-case setup slack is 16.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.013               0.000 clk  " "   16.013               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk  " "    0.445               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606561578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606561581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.512 " "Worst-case minimum pulse width slack is 9.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.512               0.000 clk  " "    9.512               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561583 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621606561654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_l " "Node: rst_l was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch i\[0\] rst_l " "Latch i\[0\] is being clocked by rst_l" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606561784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606561784 "|BUZZER|rst_l"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COUNT:cntSec\|count\[25\] " "Node: COUNT:cntSec\|count\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register j\[1\] COUNT:cntSec\|count\[25\] " "Register j\[1\] is being clocked by COUNT:cntSec\|count\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621606561784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1621606561784 "|BUZZER|COUNT:cntSec|count[25]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.107 " "Worst-case setup slack is 18.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.107               0.000 clk  " "   18.107               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk  " "    0.208               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606561831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606561834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.262 " "Worst-case minimum pulse width slack is 9.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 clk  " "    9.262               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606561836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606561836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621606562409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621606562409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606562453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 22:16:02 2021 " "Processing ended: Fri May 21 22:16:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606562453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606562453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606562453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621606562453 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621606563147 ""}
