#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 17 12:19:36 2023
# Process ID: 1500490
# Current directory: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy
# Command line: vivado ./Arty_A7/Arty_A7.xpr
# Log file: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project ./Arty_A7/Arty_A7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/binhkieudo/Workspace/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store'; using path '/home/binhkieudo/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-35:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 7376.547 ; gain = 284.695 ; free physical = 103178 ; free virtual = 123234
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B4A283A
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {6} \
  CONFIG.C_PROBE0_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {32} \
  CONFIG.C_PROBE3_WIDTH {32} \
  CONFIG.C_PROBE4_WIDTH {32} \
  CONFIG.C_PROBE5_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Thu Aug 17 12:55:57 2023] Launched ila_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {7} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {1} \
  CONFIG.C_PROBE6_WIDTH {32} \
] [get_ips ila_0]
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs ila_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Thu Aug 17 12:58:25 2023] Launched ila_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/ila_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 9735.215 ; gain = 12.008 ; free physical = 98805 ; free virtual = 119356
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run ila_0_synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.C_PROBE0_WIDTH {6} [get_ips ila_0]
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
launch_runs ila_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Thu Aug 17 13:00:10 2023] Launched ila_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/ila_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 9814.398 ; gain = 33.016 ; free physical = 98780 ; free virtual = 119307
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run ila_0_synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {10} \
  CONFIG.C_PROBE1_WIDTH {2} \
  CONFIG.C_PROBE4_WIDTH {1} \
  CONFIG.C_PROBE7_WIDTH {32} \
  CONFIG.C_PROBE8_WIDTH {32} \
  CONFIG.C_PROBE9_WIDTH {32} \
] [get_ips ila_0]
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
launch_runs ila_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Thu Aug 17 13:02:33 2023] Launched ila_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/ila_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 9868.234 ; gain = 49.832 ; free physical = 98767 ; free virtual = 119291
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/utils_1/imports/synth_1/clock_gen.dcp with file /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/top_artya7.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Aug 17 13:06:09 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/runme.log
[Thu Aug 17 13:06:09 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/runme.log
set_property PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u0/serv_dm/i_dmi_req_valid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
set_property TRIGGER_COMPARE_VALUE eq2'h2 [get_hw_probes u0/serv_dm/i_dmi_req_op -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Aug-17 13:13:40
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Aug-17 13:14:09
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq2'hX [get_hw_probes u0/serv_dm/i_dmi_req_op -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Aug-17 13:14:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Aug-17 13:14:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Aug-17 13:14:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Aug-17 13:14:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u0/serv_dm/i_dmi_req_valid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
set_property PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XX9F [get_hw_probes u0/serv_dm/i_dmi_req_data -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Aug-17 13:47:41
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Aug-17 13:48:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Aug-17 13:48:31
set_property TRIGGER_COMPARE_VALUE eq32'h9FXX_XXXX [get_hw_probes u0/serv_dm/i_dmi_req_data -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u0/serv_dm/ila0_inst"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
set_property PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.ltx} [get_hw_devices xc7a35t_0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
save_wave_config {/home/binhkieudo/Workspace/XRPIX/urisc-serv/serial_riscv/deploy/Arty_A7/Arty_A7.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw_manager
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw_manager
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw_manager
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 17 13:54:56 2023...
