10:27:42 INFO  : Registering command handlers for SDK TCF services
10:27:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
10:27:48 INFO  : XSCT server has started successfully.
10:28:01 INFO  : Successfully done setting XSCT server connection channel  
10:28:01 INFO  : Successfully done setting SDK workspace  
10:28:01 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
10:51:26 INFO  : No changes in MSS file content so not generating sources.
11:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:07:41 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:08:27 INFO  : ps7_init is completed.
11:08:27 INFO  : ps7_post_config is completed.
11:08:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:39 INFO  : Inferring section assignments and sizes from elf file: D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\Debug\lab4.elf
11:12:28 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\src\lscript.ld.
11:12:28 INFO  : Applying linker script to all configurations of project lab4.
11:12:28 INFO  : Setting rebuild state to true for all configurations of project lab4.
11:13:42 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\src\lscript.ld.
11:13:42 INFO  : Applying linker script to all configurations of project lab4.
11:13:42 INFO  : Setting rebuild state to true for all configurations of project lab4.
11:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:15:06 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:15:12 INFO  : ps7_init is completed.
11:15:12 INFO  : ps7_post_config is completed.
11:15:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:21:24 INFO  : Registering command handlers for SDK TCF services
09:21:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
09:21:29 INFO  : XSCT server has started successfully.
09:21:40 INFO  : Successfully done setting XSCT server connection channel  
09:21:40 INFO  : Successfully done setting SDK workspace  
09:21:40 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
09:21:40 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
09:24:28 INFO  : Inferring section assignments and sizes from elf file: D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\Debug\lab4.elf
09:24:48 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\src\lscript.ld.
09:24:48 INFO  : Applying linker script to all configurations of project lab4.
09:24:48 INFO  : Setting rebuild state to true for all configurations of project lab4.
09:34:47 INFO  : Successfully generated D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\lab4\src\lscript.ld.
09:34:47 INFO  : Applying linker script to all configurations of project lab4.
09:34:47 INFO  : Setting rebuild state to true for all configurations of project lab4.
10:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:55:40 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:56:38 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:57:19 INFO  : ps7_init is completed.
10:57:19 INFO  : ps7_post_config is completed.
10:57:19 INFO  : Processor reset is completed for ps7_cortexa9_0
11:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:01:27 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:01:37 INFO  : ps7_init is completed.
11:01:37 INFO  : ps7_post_config is completed.
11:01:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:03:13 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:03:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:03:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:03:46 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:03:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:06:15 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:06:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:06:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:08:00 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:08:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:08:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:11:08 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:11:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:11:20 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:18:49 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:18:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:19:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:20:39 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:20:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:51 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:22:09 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:22:47 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:22:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:23:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:23:28 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:23:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:23:51 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:24:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:25:08 INFO  : Registering command handlers for SDK TCF services
11:25:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
11:25:17 INFO  : XSCT server has started successfully.
11:25:17 INFO  : Successfully done setting XSCT server connection channel  
11:25:23 INFO  : Successfully done setting SDK workspace  
11:25:23 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
11:25:23 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:28:14 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:28:36 INFO  : ps7_init is completed.
11:28:36 INFO  : ps7_post_config is completed.
11:28:36 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:29:16 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:29:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:29:47 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:29:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:29:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:12:53 INFO  : Registering command handlers for SDK TCF services
10:12:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\Xilinx\Assignment_2\EmbeddedSystem_labs\lab_4\lab_4.sdk\temp_xsdb_launch_script.tcl
10:12:58 INFO  : XSCT server has started successfully.
10:12:58 INFO  : Successfully done setting XSCT server connection channel  
10:13:09 INFO  : Processing command line option -hwspec D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper.hdf.
10:13:09 INFO  : Successfully done setting SDK workspace  
10:13:09 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
10:59:05 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:59:30 INFO  : ps7_init is completed.
10:59:30 INFO  : ps7_post_config is completed.
10:59:30 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:23:13 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:23:28 INFO  : ps7_init is completed.
11:23:28 INFO  : ps7_post_config is completed.
11:23:29 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:26:08 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:26:16 INFO  : Processor reset is completed for ps7_cortexa9_0
11:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:26:41 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:26:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:35:52 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:36:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655797A" && level==0} -index 1' command is executed.
11:40:20 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/Assignment_2/EmbeddedSystem_labs/lab_4/lab_4.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:40:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
