#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  7 16:14:21 2024
# Process ID: 125573
# Current directory: /home/minh/Documents/UTU-work-related/VHDL_2024/exercise_5/vending-machine/pulse_detector-vitishls-ip/pulse_detector-vitishls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/pulse_detector/xsim_script.tcl}
# Log file: /home/minh/Documents/UTU-work-related/VHDL_2024/exercise_5/vending-machine/pulse_detector-vitishls-ip/pulse_detector-vitishls/solution1/sim/verilog/xsim.log
# Journal file: /home/minh/Documents/UTU-work-related/VHDL_2024/exercise_5/vending-machine/pulse_detector-vitishls-ip/pulse_detector-vitishls/solution1/sim/verilog/xsim.jou
# Running On: minhLenovo, OS: Linux, CPU Frequency: 4116.623 MHz, CPU Physical cores: 16, Host memory: 16628 MB
#-----------------------------------------------------------
source xsim.dir/pulse_detector/xsim_script.tcl
# xsim {pulse_detector} -view {{pulse_detector_dataflow_ana.wcfg}} -tclbatch {pulse_detector.tcl} -protoinst {pulse_detector.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file pulse_detector.protoinst
Time resolution is 1 ps
open_wave_config pulse_detector_dataflow_ana.wcfg
source pulse_detector.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_pulse_detector_top/AESL_inst_pulse_detector/out_r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_pulse_detector_top/AESL_inst_pulse_detector/reset -into $return_group -radix hex
## add_wave /apatb_pulse_detector_top/AESL_inst_pulse_detector/pulse -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_pulse_detector_top/AESL_inst_pulse_detector/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_pulse_detector_top/AESL_inst_pulse_detector/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_pulse_detector_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_pulse_detector_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pulse_detector_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pulse_detector_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_pulse_detector_top/LENGTH_pulse -into $tb_portdepth_group -radix hex
## add_wave /apatb_pulse_detector_top/LENGTH_reset -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_pulse_detector_top/out_r -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_pulse_detector_top/reset -into $tb_return_group -radix hex
## add_wave /apatb_pulse_detector_top/pulse -into $tb_return_group -radix hex
## save_wave_config pulse_detector.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 17 [n/a] @ "125000"
// RTL Simulation : 1 / 17 [n/a] @ "145000"
// RTL Simulation : 2 / 17 [n/a] @ "155000"
// RTL Simulation : 3 / 17 [n/a] @ "165000"
// RTL Simulation : 4 / 17 [n/a] @ "175000"
// RTL Simulation : 5 / 17 [n/a] @ "185000"
// RTL Simulation : 6 / 17 [n/a] @ "195000"
// RTL Simulation : 7 / 17 [n/a] @ "205000"
// RTL Simulation : 8 / 17 [n/a] @ "215000"
// RTL Simulation : 9 / 17 [n/a] @ "225000"
// RTL Simulation : 10 / 17 [n/a] @ "235000"
// RTL Simulation : 11 / 17 [n/a] @ "245000"
// RTL Simulation : 12 / 17 [n/a] @ "255000"
// RTL Simulation : 13 / 17 [n/a] @ "265000"
// RTL Simulation : 14 / 17 [n/a] @ "275000"
// RTL Simulation : 15 / 17 [n/a] @ "285000"
// RTL Simulation : 16 / 17 [n/a] @ "295000"
// RTL Simulation : 17 / 17 [n/a] @ "305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 355 ns : File "/home/minh/Documents/UTU-work-related/VHDL_2024/exercise_5/vending-machine/pulse_detector-vitishls-ip/pulse_detector-vitishls/solution1/sim/verilog/pulse_detector.autotb.v" Line 308
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov  7 16:14:24 2024...
