=====
SETUP
-3.055
12.330
9.275
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8
8.068
8.617
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9
8.619
9.072
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s33
9.279
9.732
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0
10.630
11.200
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0
11.200
11.235
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0
11.235
11.271
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0
11.271
11.306
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0
11.306
11.341
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0
11.341
11.376
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0
11.376
11.411
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0
11.411
11.447
u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s
12.330
=====
SETUP
-2.520
7.815
5.295
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0
6.087
6.319
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen
7.815
=====
SETUP
-2.343
10.130
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_66_s0
10.130
=====
SETUP
-2.343
10.130
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_69_s0
10.130
=====
SETUP
-2.343
10.130
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_70_s0
10.130
=====
SETUP
-2.340
10.127
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_68_s0
10.127
=====
SETUP
-2.340
10.127
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_65_s0
10.127
=====
SETUP
-2.340
10.127
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_64_s0
10.127
=====
SETUP
-2.262
10.050
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_67_s0
10.050
=====
SETUP
-2.262
10.050
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2244_s5
7.578
8.040
u_test_controller/ff_wdata_71_s0
10.050
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_41_s0
9.816
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_42_s0
9.816
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_43_s0
9.816
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_44_s0
9.816
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_45_s0
9.816
=====
SETUP
-2.028
9.816
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2292_s0
7.253
7.802
u_test_controller/ff_wdata_46_s0
9.816
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_111_s0
9.691
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_110_s0
9.691
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_109_s0
9.691
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_108_s0
9.691
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_105_s0
9.691
=====
SETUP
-1.903
9.691
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2164_s5
7.268
7.817
u_test_controller/ff_wdata_104_s0
9.691
=====
SETUP
-1.894
9.681
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.336
7.798
u_test_controller/ff_wdata_96_s0
9.681
=====
SETUP
-1.894
9.681
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.336
7.798
u_test_controller/ff_wdata_97_s0
9.681
=====
SETUP
-1.894
9.681
7.788
clk27m_ibuf
0.000
2.088
ff_reset_n_s0
4.359
4.591
u_test_controller/n581_s1
5.919
6.290
u_test_controller/n2180_s5
7.336
7.798
u_test_controller/ff_wdata_98_s0
9.681
=====
HOLD
-2.824
2.549
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0
2.549
=====
HOLD
-2.684
2.689
5.373
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
2.325
2.689
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
2.689
=====
HOLD
-1.360
2.757
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
2.757
=====
HOLD
-1.354
2.763
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
2.763
=====
HOLD
-1.349
2.767
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
2.767
=====
HOLD
-1.227
2.889
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem
2.889
=====
HOLD
-1.217
2.899
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem
2.899
=====
HOLD
-1.215
2.561
3.777
u_sdram/ff_rdata_70_s3
1.851
2.053
u_test_controller/ff_rdata_70_s0
2.561
=====
HOLD
-1.202
2.914
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem
2.914
=====
HOLD
-1.200
2.917
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
2.917
=====
HOLD
-1.195
2.921
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem
2.921
=====
HOLD
-1.093
2.683
3.777
u_sdram/ff_rdata_66_s3
1.851
2.053
u_test_controller/ff_rdata_66_s0
2.683
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_65_s3
1.851
2.053
u_test_controller/ff_rdata_65_s0
2.699
=====
HOLD
-1.078
2.699
3.777
u_sdram/ff_rdata_82_s3
1.851
2.053
u_test_controller/ff_rdata_82_s0
2.699
=====
HOLD
-1.066
2.711
3.777
u_sdram/ff_rdata_89_s3
1.851
2.053
u_test_controller/ff_rdata_89_s0
2.711
=====
HOLD
-1.063
2.714
3.777
u_sdram/ff_rdata_74_s3
1.851
2.053
u_test_controller/ff_rdata_74_s0
2.714
=====
HOLD
-1.063
2.714
3.777
u_sdram/ff_rdata_86_s3
1.851
2.053
u_test_controller/ff_rdata_86_s0
2.714
=====
HOLD
-1.053
3.064
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem
3.064
=====
HOLD
-1.051
2.726
3.777
u_sdram/ff_rdata_67_s3
1.851
2.053
u_test_controller/ff_rdata_67_s0
2.726
=====
HOLD
-1.036
3.080
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem
3.080
=====
HOLD
-1.034
3.082
4.116
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
1.851
2.053
u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem
3.082
=====
HOLD
-0.956
2.821
3.777
u_sdram/ff_rdata_64_s3
1.851
2.053
u_test_controller/ff_rdata_64_s0
2.821
=====
HOLD
-0.956
2.821
3.777
u_sdram/ff_rdata_68_s3
1.851
2.053
u_test_controller/ff_rdata_68_s0
2.821
=====
HOLD
-0.956
2.821
3.777
u_sdram/ff_rdata_73_s3
1.851
2.053
u_test_controller/ff_rdata_73_s0
2.821
=====
HOLD
-0.956
2.821
3.777
u_sdram/ff_rdata_90_s3
1.851
2.053
u_test_controller/ff_rdata_90_s0
2.821
