//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:34 AM
//
//
module testbench;
	reg [0:7] indata_array;
	reg bench_reset;
	wire [2:0]bench_cor_num;
	wire bench_inc_dec_b;
	wire bench_reg_decr_cor;
	wire bench_add_input_one;
	wire bench_add_input_two_n;
	wire bench_add_input_three_n;
	wire bench_add_input_four_n;
	wire bench_add_input_five_n;
	wire bench_add_input_six_n;
	wire bench_decr_cor;
	wire bench_rst;
	wire bench_clk;



	assign bench_add_input_one = indata_array[0:0];
	assign bench_add_input_two_n = indata_array[1:1];
	assign bench_add_input_three_n = indata_array[2:2];
	assign bench_add_input_four_n = indata_array[3:3];
	assign bench_add_input_five_n = indata_array[4:4];
	assign bench_add_input_six_n = indata_array[5:5];
	assign bench_decr_cor = indata_array[6:6];
	assign bench_rst = indata_array[7:7];
	assign bench_clk = indata_array[8:8];

	initial
	begin
    $dumpfile("95.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	cmm_errman_cor inst(
        .cor_num(bench_cor_num), 
        .inc_dec_b(bench_inc_dec_b), 
        .reg_decr_cor(bench_reg_decr_cor), 
        .add_input_one(bench_add_input_one), 
        .add_input_two_n(bench_add_input_two_n), 
        .add_input_three_n(bench_add_input_three_n), 
        .add_input_four_n(bench_add_input_four_n), 
        .add_input_five_n(bench_add_input_five_n), 
        .add_input_six_n(bench_add_input_six_n), 
        .decr_cor(bench_decr_cor), 
        .rst(bench_rst), 
        .clk(bench_clk)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, add_input_one = %b , add_input_two_n = %b , add_input_three_n = %b , add_input_four_n = %b , add_input_five_n = %b , add_input_six_n = %b , decr_cor = %b , rst = %b , clk = %b , cor_num = %b , inc_dec_b = %b , reg_decr_cor = %b  ",
			bench_reset, bench_add_input_one, bench_add_input_two_n, bench_add_input_three_n, bench_add_input_four_n, bench_add_input_five_n, bench_add_input_six_n, bench_decr_cor, bench_rst, bench_clk, bench_cor_num, bench_inc_dec_b, bench_reg_decr_cor);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
