<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::dispatch_policy_stream_k&lt; arch_tag_ &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::dispatch_policy_stream_k&lt; arch_tag_ &gt; Struct Template Reference<div class="ingroups"><a class="el" href="group__xetla__gemm__universal.html">XeTLA GEMM_UNIVERSAL</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>StreamK GEMM implementation.  
 <a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="kernel_2gemm_2dispatch__policy_8hpp_source.html">dispatch_policy.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for gpu::xetla::kernel::dispatch_policy_stream_k&lt; arch_tag_ &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k__coll__graph.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k_3_01arch__tag___01_4_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9f4e54822b662cf5bdbccbd562ecd354"><td class="memItemLeft" align="right" valign="top">cl::sycl::range&lt; 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a9f4e54822b662cf5bdbccbd562ecd354">get_group_range</a> () const</td></tr>
<tr class="memdesc:a9f4e54822b662cf5bdbccbd562ecd354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host helper function to get the expected nd_range under the current GEMM config.  <br /></td></tr>
<tr class="separator:a9f4e54822b662cf5bdbccbd562ecd354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c2f5f851ab8c3f13c9e0c94266b653"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a04c2f5f851ab8c3f13c9e0c94266b653">get_sk_workgroups</a> (int &amp;sk_groups, int &amp;savings_iters, int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#aa7d86bcbe40176339bee44dc56c9a460">sk_tiles</a>, int iters_per_tile, int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#afae0e7fe27987d6956890119366858b9">avail_xecores</a>, bool allow_partial_wave) const</td></tr>
<tr class="memdesc:a04c2f5f851ab8c3f13c9e0c94266b653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host helper function to compute sk_groups to dispatch for a given number of sk_tiles.  <br /></td></tr>
<tr class="separator:a04c2f5f851ab8c3f13c9e0c94266b653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb47563d3c6b646163b176342c6f4ddf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#adb47563d3c6b646163b176342c6f4ddf">get_groups</a> (int &amp;dp_tiles, int &amp;sk_groups, int output_tiles, int iters_per_tile, int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#afae0e7fe27987d6956890119366858b9">avail_xecores</a>)</td></tr>
<tr class="memdesc:adb47563d3c6b646163b176342c6f4ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine the populations of DP and SK groups to invoke for the given number of output tiles.  <br /></td></tr>
<tr class="separator:adb47563d3c6b646163b176342c6f4ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b62230c164f4282338683f1e7b9fc28"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a9b62230c164f4282338683f1e7b9fc28">dispatch_policy_stream_k</a> ()=default</td></tr>
<tr class="memdesc:a9b62230c164f4282338683f1e7b9fc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <br /></td></tr>
<tr class="separator:a9b62230c164f4282338683f1e7b9fc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84502dbf8701f2ae1bb228a49fe6c3d4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a84502dbf8701f2ae1bb228a49fe6c3d4">dispatch_policy_stream_k</a> (uint32_t matrix_m_, uint32_t matrix_k_, uint32_t matrix_n_, uint32_t wg_tile_m_, uint32_t wg_tile_k_, uint32_t wg_tile_n_, uint32_t sg_tile_m_, uint32_t sg_tile_n_, uint32_t avail_xecores_=<a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#ad9d3d550a1277612e6c2854630a244f9">arch_tag</a> &gt;::max_wg_num)</td></tr>
<tr class="memdesc:a84502dbf8701f2ae1bb228a49fe6c3d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set for device copyable.  <br /></td></tr>
<tr class="separator:a84502dbf8701f2ae1bb228a49fe6c3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb847335dda6d59bc9738ba880f6bd0e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#abb847335dda6d59bc9738ba880f6bd0e">get_num_active_groups</a> () const</td></tr>
<tr class="memdesc:abb847335dda6d59bc9738ba880f6bd0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host helper function to return number of groups after stream_k split.  <br /></td></tr>
<tr class="separator:abb847335dda6d59bc9738ba880f6bd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff0392c6263bfb0f024b1e81b4f20ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a7ff0392c6263bfb0f024b1e81b4f20ed">get_iters_per_tile</a> () const</td></tr>
<tr class="memdesc:a7ff0392c6263bfb0f024b1e81b4f20ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel helper function to return number of K-iters per output tile.  <br /></td></tr>
<tr class="separator:a7ff0392c6263bfb0f024b1e81b4f20ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8ea08be3513b85adc50f973e9d7034"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a4a8ea08be3513b85adc50f973e9d7034">get_sk_iters_per_normal_group</a> () const</td></tr>
<tr class="memdesc:a4a8ea08be3513b85adc50f973e9d7034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel helper function to return number of K-iters for normal sk groups.  <br /></td></tr>
<tr class="separator:a4a8ea08be3513b85adc50f973e9d7034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9563d198d63ca4058109495796bfcf16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a9563d198d63ca4058109495796bfcf16">get_sk_regions</a> () const</td></tr>
<tr class="memdesc:a9563d198d63ca4058109495796bfcf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel helper function to return number of SK regions.  <br /></td></tr>
<tr class="separator:a9563d198d63ca4058109495796bfcf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f2c2f156b2a8c44f88eef340d327e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#ae4f2c2f156b2a8c44f88eef340d327e4">get_sk_groups_per_region</a> () const</td></tr>
<tr class="memdesc:ae4f2c2f156b2a8c44f88eef340d327e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel helper function to return number of SK groups per region.  <br /></td></tr>
<tr class="separator:ae4f2c2f156b2a8c44f88eef340d327e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ed643acb3a1c0324e8eac534ab5541"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a41ed643acb3a1c0324e8eac534ab5541">get_tile_offsets</a> (int tile_idx, int &amp;tile_offset_m, int &amp;tile_offset_n) const</td></tr>
<tr class="memdesc:a41ed643acb3a1c0324e8eac534ab5541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel function to get tile offset for m and n.  <br /></td></tr>
<tr class="separator:a41ed643acb3a1c0324e8eac534ab5541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0993b279d313beb59fedc0694c6556f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a0993b279d313beb59fedc0694c6556f7">get_sk_tile_idx</a> (int iter) const</td></tr>
<tr class="memdesc:a0993b279d313beb59fedc0694c6556f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel function to return tile idx for current sk iteration.  <br /></td></tr>
<tr class="separator:a0993b279d313beb59fedc0694c6556f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef915c8beb58aac3736fb6b1a480352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a0ef915c8beb58aac3736fb6b1a480352">get_iter_extents</a> (int sk_group_idx, int &amp;group_iter_begin, int &amp;group_iter_end) const</td></tr>
<tr class="memdesc:a0ef915c8beb58aac3736fb6b1a480352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel function to get iteration extends for stream_k split.  <br /></td></tr>
<tr class="separator:a0ef915c8beb58aac3736fb6b1a480352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8920c247dcd7fab5447c84cfd7e6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a5b8920c247dcd7fab5447c84cfd7e6c1">get_first_group_idx</a> (int tile_idx, int group_idx) const</td></tr>
<tr class="memdesc:a5b8920c247dcd7fab5447c84cfd7e6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">kernel function to get the first sk group index writing the sliced output tile;  <br /></td></tr>
<tr class="separator:a5b8920c247dcd7fab5447c84cfd7e6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a78f0e5b3bd236f62bcd97a28ca349639"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a78f0e5b3bd236f62bcd97a28ca349639">matrix_m</a></td></tr>
<tr class="separator:a78f0e5b3bd236f62bcd97a28ca349639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91f9b5bc6fe3c7d9a6d1169515c274b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#ac91f9b5bc6fe3c7d9a6d1169515c274b">matrix_k</a></td></tr>
<tr class="separator:ac91f9b5bc6fe3c7d9a6d1169515c274b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422504d8bd3b71f08cb4bbbb33f263c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a422504d8bd3b71f08cb4bbbb33f263c9">matrix_n</a></td></tr>
<tr class="separator:a422504d8bd3b71f08cb4bbbb33f263c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbea2a36797678a84c6aa2591482e59a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#adbea2a36797678a84c6aa2591482e59a">wg_tile_m</a></td></tr>
<tr class="separator:adbea2a36797678a84c6aa2591482e59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780d0506d6910a39e4a5350d71f67ff2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a780d0506d6910a39e4a5350d71f67ff2">wg_tile_k</a></td></tr>
<tr class="separator:a780d0506d6910a39e4a5350d71f67ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c87259f8eeebca2fbef8ba9116ba634"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a6c87259f8eeebca2fbef8ba9116ba634">wg_tile_n</a></td></tr>
<tr class="separator:a6c87259f8eeebca2fbef8ba9116ba634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd989ba9a2c555c1eea3763037e46b1d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#abd989ba9a2c555c1eea3763037e46b1d">sg_tile_m</a></td></tr>
<tr class="separator:abd989ba9a2c555c1eea3763037e46b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d88d3de1fcb2fe5e31c3370ffd278a7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a4d88d3de1fcb2fe5e31c3370ffd278a7">sg_tile_n</a></td></tr>
<tr class="separator:a4d88d3de1fcb2fe5e31c3370ffd278a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae0e7fe27987d6956890119366858b9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#afae0e7fe27987d6956890119366858b9">avail_xecores</a></td></tr>
<tr class="memdesc:afae0e7fe27987d6956890119366858b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of xecores available for stream_k load balancing.  <br /></td></tr>
<tr class="separator:afae0e7fe27987d6956890119366858b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c5ec491d2634d75baf6e6b25de449e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a17c5ec491d2634d75baf6e6b25de449e">num_workgroups</a></td></tr>
<tr class="separator:a17c5ec491d2634d75baf6e6b25de449e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8628b6625009709bd4c9ebe7df4232fe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a8628b6625009709bd4c9ebe7df4232fe">dp_groups</a></td></tr>
<tr class="separator:a8628b6625009709bd4c9ebe7df4232fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d86bcbe40176339bee44dc56c9a460"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#aa7d86bcbe40176339bee44dc56c9a460">sk_tiles</a></td></tr>
<tr class="memdesc:aa7d86bcbe40176339bee44dc56c9a460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data-parallel workgroups.  <br /></td></tr>
<tr class="separator:aa7d86bcbe40176339bee44dc56c9a460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62bae525e3ec71e877cb754a3a94fba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#aa62bae525e3ec71e877cb754a3a94fba">sk_waves</a></td></tr>
<tr class="separator:aa62bae525e3ec71e877cb754a3a94fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bba9efe22a77d2aeb3688293fd9182"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a33bba9efe22a77d2aeb3688293fd9182">sk_big_groups_per_region</a></td></tr>
<tr class="separator:a33bba9efe22a77d2aeb3688293fd9182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de0d048425853a8fe102e50cd70ff09"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a6de0d048425853a8fe102e50cd70ff09">sk_iters_per_region</a></td></tr>
<tr class="separator:a6de0d048425853a8fe102e50cd70ff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f296d2658eee36d8ae5d82bf18bf3c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#aa5f296d2658eee36d8ae5d82bf18bf3c">sk_regions</a></td></tr>
<tr class="separator:aa5f296d2658eee36d8ae5d82bf18bf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0cf57885988abbee0a49a6f96e4929"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#aef0cf57885988abbee0a49a6f96e4929">sk_groups_per_region</a></td></tr>
<tr class="separator:aef0cf57885988abbee0a49a6f96e4929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04799510b60ce10be3a8c5573ddedb40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a04799510b60ce10be3a8c5573ddedb40">div_mod_tiles_m</a></td></tr>
<tr class="separator:a04799510b60ce10be3a8c5573ddedb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5403e6fbdb4c8a578bd6cad9d1cc9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a5d5403e6fbdb4c8a578bd6cad9d1cc9d">div_mod_tiles_n</a></td></tr>
<tr class="separator:a5d5403e6fbdb4c8a578bd6cad9d1cc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bcc1dd62806a9aa12e0ade98206c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a10bcc1dd62806a9aa12e0ade98206c2d">div_mod_iters_per_tile</a></td></tr>
<tr class="separator:a10bcc1dd62806a9aa12e0ade98206c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8f13f212cff45c6957ccfa571745e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a6d8f13f212cff45c6957ccfa571745e5">div_mod_sk_regions</a></td></tr>
<tr class="separator:a6d8f13f212cff45c6957ccfa571745e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c1641d95e9f36396cbd5babec34ed6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a61c1641d95e9f36396cbd5babec34ed6">div_mod_sk_groups_per_region</a></td></tr>
<tr class="separator:a61c1641d95e9f36396cbd5babec34ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f53a881e36aa2b34d878c3648fcdc03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a9f53a881e36aa2b34d878c3648fcdc03">div_mod_sk_iters_per_normal_group</a></td></tr>
<tr class="separator:a9f53a881e36aa2b34d878c3648fcdc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fe8f650e6aafae603bc24ce2440c59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a02fe8f650e6aafae603bc24ce2440c59">div_mod_sk_iters_per_region</a></td></tr>
<tr class="separator:a02fe8f650e6aafae603bc24ce2440c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f613b3d6e9914ce743bd787973e8d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#a50f613b3d6e9914ce743bd787973e8d4">div_mod_sk_iters_per_big_group</a></td></tr>
<tr class="separator:a50f613b3d6e9914ce743bd787973e8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:ad9d3d550a1277612e6c2854630a244f9"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#ad9d3d550a1277612e6c2854630a244f9">arch_tag</a> = arch_tag_</td></tr>
<tr class="separator:ad9d3d550a1277612e6c2854630a244f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb18e53aa30786b193c1eb31c885ab6"><td class="memItemLeft" align="right" valign="top">static int const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#acfb18e53aa30786b193c1eb31c885ab6">kMinItersPerSkGroup</a> = 2</td></tr>
<tr class="memdesc:acfb18e53aa30786b193c1eb31c885ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum number of MAC-iterations per streamk group.  <br /></td></tr>
<tr class="separator:acfb18e53aa30786b193c1eb31c885ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt;<br />
struct gpu::xetla::kernel::dispatch_policy_stream_k&lt; arch_tag_ &gt;</div><p>StreamK GEMM implementation. </p>
<p>A special GEMM implementation to avoid tail effects when GEMM shape does not fit the machine Implements variable K-slicing for effective load-balancing and performs inter-group reduction. Implementation loosely based on this paper - <a href="https://arxiv.org/pdf/2301.03598.pdf">https://arxiv.org/pdf/2301.03598.pdf</a> </p><dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">arch_tag_</td><td>Is the HW architecture. </td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a9b62230c164f4282338683f1e7b9fc28" name="a9b62230c164f4282338683f1e7b9fc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b62230c164f4282338683f1e7b9fc28">&#9670;&#160;</a></span>dispatch_policy_stream_k() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::dispatch_policy_stream_k </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor. </p>

</div>
</div>
<a id="a84502dbf8701f2ae1bb228a49fe6c3d4" name="a84502dbf8701f2ae1bb228a49fe6c3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84502dbf8701f2ae1bb228a49fe6c3d4">&#9670;&#160;</a></span>dispatch_policy_stream_k() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::dispatch_policy_stream_k </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>matrix_m_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>matrix_k_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>matrix_n_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wg_tile_m_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wg_tile_k_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wg_tile_n_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_tile_m_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sg_tile_n_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>avail_xecores_</em> = <code><a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#ad9d3d550a1277612e6c2854630a244f9">arch_tag</a>&gt;::max_wg_num</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set for device copyable. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a5b8920c247dcd7fab5447c84cfd7e6c1" name="a5b8920c247dcd7fab5447c84cfd7e6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8920c247dcd7fab5447c84cfd7e6c1">&#9670;&#160;</a></span>get_first_group_idx()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_first_group_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>tile_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>group_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>kernel function to get the first sk group index writing the sliced output tile; </p>

</div>
</div>
<a id="a9f4e54822b662cf5bdbccbd562ecd354" name="a9f4e54822b662cf5bdbccbd562ecd354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4e54822b662cf5bdbccbd562ecd354">&#9670;&#160;</a></span>get_group_range()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">cl::sycl::range&lt; 3 &gt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_group_range </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Host helper function to get the expected nd_range under the current GEMM config. </p>
<dl class="section return"><dt>Returns</dt><dd>Expected nd_range. </dd></dl>

</div>
</div>
<a id="adb47563d3c6b646163b176342c6f4ddf" name="adb47563d3c6b646163b176342c6f4ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb47563d3c6b646163b176342c6f4ddf">&#9670;&#160;</a></span>get_groups()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_groups </td>
          <td>(</td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>dp_tiles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>sk_groups</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>output_tiles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>iters_per_tile</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>avail_xecores</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine the populations of DP and SK groups to invoke for the given number of output tiles. </p>

</div>
</div>
<a id="a0ef915c8beb58aac3736fb6b1a480352" name="a0ef915c8beb58aac3736fb6b1a480352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef915c8beb58aac3736fb6b1a480352">&#9670;&#160;</a></span>get_iter_extents()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_iter_extents </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sk_group_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>group_iter_begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>group_iter_end</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel function to get iteration extends for stream_k split. </p>

</div>
</div>
<a id="a7ff0392c6263bfb0f024b1e81b4f20ed" name="a7ff0392c6263bfb0f024b1e81b4f20ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff0392c6263bfb0f024b1e81b4f20ed">&#9670;&#160;</a></span>get_iters_per_tile()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_iters_per_tile </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel helper function to return number of K-iters per output tile. </p>

</div>
</div>
<a id="abb847335dda6d59bc9738ba880f6bd0e" name="abb847335dda6d59bc9738ba880f6bd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb847335dda6d59bc9738ba880f6bd0e">&#9670;&#160;</a></span>get_num_active_groups()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_num_active_groups </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Host helper function to return number of groups after stream_k split. </p>

</div>
</div>
<a id="ae4f2c2f156b2a8c44f88eef340d327e4" name="ae4f2c2f156b2a8c44f88eef340d327e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f2c2f156b2a8c44f88eef340d327e4">&#9670;&#160;</a></span>get_sk_groups_per_region()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_sk_groups_per_region </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel helper function to return number of SK groups per region. </p>

</div>
</div>
<a id="a4a8ea08be3513b85adc50f973e9d7034" name="a4a8ea08be3513b85adc50f973e9d7034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8ea08be3513b85adc50f973e9d7034">&#9670;&#160;</a></span>get_sk_iters_per_normal_group()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_sk_iters_per_normal_group </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel helper function to return number of K-iters for normal sk groups. </p>

</div>
</div>
<a id="a9563d198d63ca4058109495796bfcf16" name="a9563d198d63ca4058109495796bfcf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9563d198d63ca4058109495796bfcf16">&#9670;&#160;</a></span>get_sk_regions()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_sk_regions </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel helper function to return number of SK regions. </p>

</div>
</div>
<a id="a0993b279d313beb59fedc0694c6556f7" name="a0993b279d313beb59fedc0694c6556f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0993b279d313beb59fedc0694c6556f7">&#9670;&#160;</a></span>get_sk_tile_idx()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_sk_tile_idx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>iter</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel function to return tile idx for current sk iteration. </p>

</div>
</div>
<a id="a04c2f5f851ab8c3f13c9e0c94266b653" name="a04c2f5f851ab8c3f13c9e0c94266b653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c2f5f851ab8c3f13c9e0c94266b653">&#9670;&#160;</a></span>get_sk_workgroups()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_sk_workgroups </td>
          <td>(</td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>sk_groups</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>savings_iters</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>sk_tiles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>iters_per_tile</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>avail_xecores</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>allow_partial_wave</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Host helper function to compute sk_groups to dispatch for a given number of sk_tiles. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">savings_iters</td><td></td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">sk_tiles</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a41ed643acb3a1c0324e8eac534ab5541" name="a41ed643acb3a1c0324e8eac534ab5541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ed643acb3a1c0324e8eac534ab5541">&#9670;&#160;</a></span>get_tile_offsets()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="el" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::get_tile_offsets </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>tile_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>tile_offset_m</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>tile_offset_n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Kernel function to get tile offset for m and n. </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad9d3d550a1277612e6c2854630a244f9" name="ad9d3d550a1277612e6c2854630a244f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d3d550a1277612e6c2854630a244f9">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::arch_tag = arch_tag_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afae0e7fe27987d6956890119366858b9" name="afae0e7fe27987d6956890119366858b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae0e7fe27987d6956890119366858b9">&#9670;&#160;</a></span>avail_xecores</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::avail_xecores</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of xecores available for stream_k load balancing. </p>

</div>
</div>
<a id="a10bcc1dd62806a9aa12e0ade98206c2d" name="a10bcc1dd62806a9aa12e0ade98206c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bcc1dd62806a9aa12e0ade98206c2d">&#9670;&#160;</a></span>div_mod_iters_per_tile</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_iters_per_tile</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c1641d95e9f36396cbd5babec34ed6" name="a61c1641d95e9f36396cbd5babec34ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c1641d95e9f36396cbd5babec34ed6">&#9670;&#160;</a></span>div_mod_sk_groups_per_region</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_sk_groups_per_region</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50f613b3d6e9914ce743bd787973e8d4" name="a50f613b3d6e9914ce743bd787973e8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f613b3d6e9914ce743bd787973e8d4">&#9670;&#160;</a></span>div_mod_sk_iters_per_big_group</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_sk_iters_per_big_group</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f53a881e36aa2b34d878c3648fcdc03" name="a9f53a881e36aa2b34d878c3648fcdc03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f53a881e36aa2b34d878c3648fcdc03">&#9670;&#160;</a></span>div_mod_sk_iters_per_normal_group</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_sk_iters_per_normal_group</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02fe8f650e6aafae603bc24ce2440c59" name="a02fe8f650e6aafae603bc24ce2440c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fe8f650e6aafae603bc24ce2440c59">&#9670;&#160;</a></span>div_mod_sk_iters_per_region</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_sk_iters_per_region</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d8f13f212cff45c6957ccfa571745e5" name="a6d8f13f212cff45c6957ccfa571745e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8f13f212cff45c6957ccfa571745e5">&#9670;&#160;</a></span>div_mod_sk_regions</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_sk_regions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04799510b60ce10be3a8c5573ddedb40" name="a04799510b60ce10be3a8c5573ddedb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04799510b60ce10be3a8c5573ddedb40">&#9670;&#160;</a></span>div_mod_tiles_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_tiles_m</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d5403e6fbdb4c8a578bd6cad9d1cc9d" name="a5d5403e6fbdb4c8a578bd6cad9d1cc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5403e6fbdb4c8a578bd6cad9d1cc9d">&#9670;&#160;</a></span>div_mod_tiles_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::div_mod_tiles_n</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8628b6625009709bd4c9ebe7df4232fe" name="a8628b6625009709bd4c9ebe7df4232fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8628b6625009709bd4c9ebe7df4232fe">&#9670;&#160;</a></span>dp_groups</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::dp_groups</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb18e53aa30786b193c1eb31c885ab6" name="acfb18e53aa30786b193c1eb31c885ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb18e53aa30786b193c1eb31c885ab6">&#9670;&#160;</a></span>kMinItersPerSkGroup</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int const <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::kMinItersPerSkGroup = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Minimum number of MAC-iterations per streamk group. </p>

</div>
</div>
<a id="ac91f9b5bc6fe3c7d9a6d1169515c274b" name="ac91f9b5bc6fe3c7d9a6d1169515c274b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91f9b5bc6fe3c7d9a6d1169515c274b">&#9670;&#160;</a></span>matrix_k</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::matrix_k</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78f0e5b3bd236f62bcd97a28ca349639" name="a78f0e5b3bd236f62bcd97a28ca349639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f0e5b3bd236f62bcd97a28ca349639">&#9670;&#160;</a></span>matrix_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::matrix_m</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422504d8bd3b71f08cb4bbbb33f263c9" name="a422504d8bd3b71f08cb4bbbb33f263c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422504d8bd3b71f08cb4bbbb33f263c9">&#9670;&#160;</a></span>matrix_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::matrix_n</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17c5ec491d2634d75baf6e6b25de449e" name="a17c5ec491d2634d75baf6e6b25de449e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c5ec491d2634d75baf6e6b25de449e">&#9670;&#160;</a></span>num_workgroups</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::num_workgroups</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd989ba9a2c555c1eea3763037e46b1d" name="abd989ba9a2c555c1eea3763037e46b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd989ba9a2c555c1eea3763037e46b1d">&#9670;&#160;</a></span>sg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sg_tile_m</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d88d3de1fcb2fe5e31c3370ffd278a7" name="a4d88d3de1fcb2fe5e31c3370ffd278a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d88d3de1fcb2fe5e31c3370ffd278a7">&#9670;&#160;</a></span>sg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sg_tile_n</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33bba9efe22a77d2aeb3688293fd9182" name="a33bba9efe22a77d2aeb3688293fd9182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33bba9efe22a77d2aeb3688293fd9182">&#9670;&#160;</a></span>sk_big_groups_per_region</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_big_groups_per_region</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef0cf57885988abbee0a49a6f96e4929" name="aef0cf57885988abbee0a49a6f96e4929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0cf57885988abbee0a49a6f96e4929">&#9670;&#160;</a></span>sk_groups_per_region</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_groups_per_region</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de0d048425853a8fe102e50cd70ff09" name="a6de0d048425853a8fe102e50cd70ff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de0d048425853a8fe102e50cd70ff09">&#9670;&#160;</a></span>sk_iters_per_region</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_iters_per_region</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5f296d2658eee36d8ae5d82bf18bf3c" name="aa5f296d2658eee36d8ae5d82bf18bf3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f296d2658eee36d8ae5d82bf18bf3c">&#9670;&#160;</a></span>sk_regions</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_regions</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7d86bcbe40176339bee44dc56c9a460" name="aa7d86bcbe40176339bee44dc56c9a460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d86bcbe40176339bee44dc56c9a460">&#9670;&#160;</a></span>sk_tiles</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_tiles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of data-parallel workgroups. </p>

</div>
</div>
<a id="aa62bae525e3ec71e877cb754a3a94fba" name="aa62bae525e3ec71e877cb754a3a94fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62bae525e3ec71e877cb754a3a94fba">&#9670;&#160;</a></span>sk_waves</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::sk_waves</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a780d0506d6910a39e4a5350d71f67ff2" name="a780d0506d6910a39e4a5350d71f67ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780d0506d6910a39e4a5350d71f67ff2">&#9670;&#160;</a></span>wg_tile_k</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::wg_tile_k</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbea2a36797678a84c6aa2591482e59a" name="adbea2a36797678a84c6aa2591482e59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbea2a36797678a84c6aa2591482e59a">&#9670;&#160;</a></span>wg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::wg_tile_m</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c87259f8eeebca2fbef8ba9116ba634" name="a6c87259f8eeebca2fbef8ba9116ba634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c87259f8eeebca2fbef8ba9116ba634">&#9670;&#160;</a></span>wg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_ = gpu_arch::Xe&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">gpu::xetla::kernel::dispatch_policy_stream_k</a>&lt; arch_tag_ &gt;::wg_tile_n</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">dispatch_policy_stream_k</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
