#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 11 15:37:26 2023
# Process ID: 2016
# Current directory: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1
# Command line: vivado.exe -log audio_testbench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_testbench.tcl -notrace
# Log file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench.vdi
# Journal file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source audio_testbench.tcl -notrace
Command: link_design -top audio_testbench -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'equalizer_left/filter0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp' for cell 'equalizer_left/filter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2.dcp' for cell 'equalizer_left/filter2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3.dcp' for cell 'equalizer_left/filter3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4.dcp' for cell 'equalizer_left/filter4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5.dcp' for cell 'equalizer_left/filter5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6.dcp' for cell 'equalizer_left/filter6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7.dcp' for cell 'equalizer_left/filter7'
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter0/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter0/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter0/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter0/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter1/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter1/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter1/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter1/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter2/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter2/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter2/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter2/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter3/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter3/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter3/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter3/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter4/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter4/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter4/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter4/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter5/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter5/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter5/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter5/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter6/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter6/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter6/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter6/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter7/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter7/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter7/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter7/U0'
Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1271.441 ; gain = 571.121
Finished Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1271.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1271.441 ; gain = 981.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[4] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 5 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1271.441 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22e460dbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1284.406 ; gain = 12.965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2536798a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dee47d3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d4ba6821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d4ba6821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d4ba6821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d4ba6821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               2  |                                              0  |
|  Constant propagation         |               1  |               1  |                                              0  |
|  Sweep                        |               0  |              15  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1422.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14d3b1983

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.074 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.308 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 36
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1f415a689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1590.625 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f415a689

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1590.625 ; gain = 168.551

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1ca4feaf0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1590.625 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1ca4feaf0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1590.625 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1590.625 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ca4feaf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1590.625 ; gain = 319.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_testbench_drc_opted.rpt -pb audio_testbench_drc_opted.pb -rpx audio_testbench_drc_opted.rpx
Command: report_drc -file audio_testbench_drc_opted.rpt -pb audio_testbench_drc_opted.pb -rpx audio_testbench_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[4] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11045beeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1590.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9b40c70

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1362f9031

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1362f9031

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1362f9031

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f9f3f7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1590.625 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bd88efdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 109be6bf5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 2 Global Placement | Checksum: 109be6bf5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bb784214

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b47782c8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed3a31de

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b79c4e2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1941b6ee5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13c7c6ae7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1372a4402

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1372a4402

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 152ee8cc8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 152ee8cc8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.543. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27d52314f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 27d52314f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d52314f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27d52314f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 22dd3060a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22dd3060a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000
Ending Placer Task | Checksum: 1a2231d40

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1590.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.956 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audio_testbench_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1590.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file audio_testbench_utilization_placed.rpt -pb audio_testbench_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file audio_testbench_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.630 . Memory (MB): peak = 1590.625 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f3619458 ConstDB: 0 ShapeSum: aec188e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be4172be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1590.625 ; gain = 0.000
Post Restoration Checksum: NetGraph: 28d42e0a NumContArr: 956d44b4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be4172be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1595.285 ; gain = 4.660

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be4172be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1603.180 ; gain = 12.555

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be4172be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1603.180 ; gain = 12.555
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c556ebac

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1620.625 ; gain = 30.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.492  | TNS=0.000  | WHS=-0.362 | THS=-345.339|

Phase 2 Router Initialization | Checksum: 232fad024

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1631.852 ; gain = 41.227

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000103552 %
  Global Horizontal Routing Utilization  = 8.45166e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7192
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7190
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19740bbf7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1237
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 194d628bf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.047 ; gain = 41.422
Phase 4 Rip-up And Reroute | Checksum: 194d628bf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1af1fe4a5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.607  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1af1fe4a5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1af1fe4a5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422
Phase 5 Delay and Skew Optimization | Checksum: 1af1fe4a5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 189ba94a1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.607  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2103b7b35

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422
Phase 6 Post Hold Fix | Checksum: 2103b7b35

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.30625 %
  Global Horizontal Routing Utilization  = 2.27806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 251bc3ee2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.047 ; gain = 41.422

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 251bc3ee2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1634.074 ; gain = 43.449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 189ae2010

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.074 ; gain = 43.449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.607  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 189ae2010

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.074 ; gain = 43.449
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1634.074 ; gain = 43.449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1634.074 ; gain = 43.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1634.074 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.840 ; gain = 17.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_testbench_drc_routed.rpt -pb audio_testbench_drc_routed.pb -rpx audio_testbench_drc_routed.rpx
Command: report_drc -file audio_testbench_drc_routed.rpt -pb audio_testbench_drc_routed.pb -rpx audio_testbench_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1652.895 ; gain = 1.055
INFO: [runtcl-4] Executing : report_methodology -file audio_testbench_methodology_drc_routed.rpt -pb audio_testbench_methodology_drc_routed.pb -rpx audio_testbench_methodology_drc_routed.rpx
Command: report_methodology -file audio_testbench_methodology_drc_routed.rpt -pb audio_testbench_methodology_drc_routed.pb -rpx audio_testbench_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audio_testbench_power_routed.rpt -pb audio_testbench_power_summary_routed.pb -rpx audio_testbench_power_routed.rpx
Command: report_power -file audio_testbench_power_routed.rpt -pb audio_testbench_power_summary_routed.pb -rpx audio_testbench_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audio_testbench_route_status.rpt -pb audio_testbench_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file audio_testbench_timing_summary_routed.rpt -pb audio_testbench_timing_summary_routed.pb -rpx audio_testbench_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_testbench_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_testbench_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file audio_testbench_bus_skew_routed.rpt -pb audio_testbench_bus_skew_routed.pb -rpx audio_testbench_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force audio_testbench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_testbench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jun 11 15:40:22 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2118.250 ; gain = 453.082
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 15:40:22 2023...
