Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3bd854754a4d47e8bf64d6f9668ce7de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decode_And_Execute_t_behav xil_defaultlib.Decode_And_Execute_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Universal_Gate
Compiling module xil_defaultlib.Uni_NOT
Compiling module xil_defaultlib.Uni_AND
Compiling module xil_defaultlib.Uni_OR
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Uni_XOR
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.BITWISE_OR
Compiling module xil_defaultlib.BITWISE_AND
Compiling module xil_defaultlib.RT_ARI_RIGHT_SHIFT
Compiling module xil_defaultlib.RS_CIR_LEFT_SHIFT
Compiling module xil_defaultlib.Uni_XNOR
Compiling module xil_defaultlib.COMPARE_LT
Compiling module xil_defaultlib.COMPARE_EQ
Compiling module xil_defaultlib.Mux_2x1_1bit
Compiling module xil_defaultlib.Mux_8x1_1bit
Compiling module xil_defaultlib.Mux_8x1_4bit
Compiling module xil_defaultlib.Decode_And_Execute
Compiling module xil_defaultlib.Decode_And_Execute_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decode_And_Execute_t_behav
