
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `test_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../test_wrapper.v
Parsing Verilog input from `../../../test_wrapper.v' to AST representation.
Generating RTLIL representation for module `\test_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../test_wrapper.v:78
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v' to AST representation.
Generating RTLIL representation for module `\test'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v' to AST representation.
Generating RTLIL representation for module `\test_flow_control_loop_delay_pipe'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \test_wrapper
Used module:     \test
Used module:         \test_flow_control_loop_delay_pipe

4.2. Analyzing design hierarchy..
Top module:  \test_wrapper
Used module:     \test
Used module:         \test_flow_control_loop_delay_pipe
Removed 0 unused modules.

5. Executing SYNTH_XILINX pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.3.1. Analyzing design hierarchy..
Top module:  \test_wrapper
Used module:     \test
Used module:         \test_flow_control_loop_delay_pipe

5.3.2. Analyzing design hierarchy..
Top module:  \test_wrapper
Used module:     \test
Used module:         \test_flow_control_loop_delay_pipe
Removed 0 unused modules.

5.4. Executing PROC pass (convert processes to netlists).

5.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$715 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$711 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$693 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$689 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:95$141 in module test_flow_control_loop_delay_pipe.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85$131 in module test_flow_control_loop_delay_pipe.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74$127 in module test_flow_control_loop_delay_pipe.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:226$114 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:218$106 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:210$100 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:202$94 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:194$90 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:186$84 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:178$78 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:170$70 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:162$64 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140$50 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130$44 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120$39 in module test.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:108$31 in module test.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:100$29 in module test.
Marked 3 switch rules as full_case in process $proc$../../../test_wrapper.v:68$5 in module test_wrapper.
Removed a total of 0 dead cases.

5.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 88 assignments to connections.

5.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1189'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1182'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1175'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1172'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1165'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1138'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1137'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1136'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1135'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1038'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1037'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1036'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1035'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$917'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$880'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$844'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$826'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$754'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$696'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$692'.
  Set init value: \Q = 1'0
Found init rule in `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:0$145'.
  Set init value: \ap_loop_init = 1'1
  Set init value: \rewind_ap_ready_reg = 1'0
Found init rule in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:0$126'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \x1_fu_42 = 4'0000
  Set init value: \out_accum2_fu_46 = 12'000000000000
  Set init value: \ap_done_reg = 1'0

5.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730'.

5.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~54 debug messages>

5.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1189'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1188'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1182'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1181'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1175'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1174'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1172'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1171'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1165'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1164'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1138'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1137'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1136'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1135'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
     1/8: $1$lookahead\mem_d$1059[63:0]$1076
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1050[5:0]$1072
     3/8: $1$lookahead\mem_c$1058[63:0]$1075
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1049[5:0]$1071
     5/8: $1$lookahead\mem_b$1057[63:0]$1074
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1048[5:0]$1070
     7/8: $1$lookahead\mem_a$1056[63:0]$1073
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1047[5:0]$1069
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1038'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1037'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1036'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1035'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
     1/8: $1$lookahead\mem_d$939[63:0]$956
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$922[31:0]$952
     3/8: $1$lookahead\mem_c$938[63:0]$955
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$921[31:0]$951
     5/8: $1$lookahead\mem_b$937[63:0]$954
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$920[31:0]$950
     7/8: $1$lookahead\mem_a$936[63:0]$953
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$919[31:0]$949
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$917'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
     1/2: $1$lookahead\mem$886[127:0]$891
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$882[6:0]$890
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$880'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
     1/2: $1$lookahead\mem$849[63:0]$854
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$845[5:0]$853
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$844'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
     1/2: $1$lookahead\mem$831[31:0]$836
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$827[4:0]$835
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$826'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
     1/2: $1$lookahead\mem$801[31:0]$806
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$797[4:0]$805
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$754'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$715'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$711'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$696'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$693'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$692'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:0$145'.
Creating decoders for process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:95$141'.
     1/1: $1\ap_start_int[0:0]
Creating decoders for process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85$131'.
     1/1: $0\rewind_ap_ready_reg[0:0]
Creating decoders for process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74$127'.
     1/1: $0\ap_loop_init[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:0$126'.
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:249$115'.
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:226$114'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:218$106'.
     1/1: $1\ap_sig_allocacmp_x1_load[3:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:210$100'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:202$94'.
     1/1: $1\ap_loop_exit_ready_delayed[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:194$90'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:186$84'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:178$78'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:170$70'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:162$64'.
     1/1: $1\A_ce0_local[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:156$60'.
     1/1: $0\ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150$58'.
     1/1: $0\x1_fu_42[3:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140$50'.
     1/1: $0\out_accum2_fu_46[11:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130$44'.
     1/1: $0\ap_loop_exit_ready_pp0_iter1_reg[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120$39'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:108$31'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:100$29'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
     1/24: $3$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_DATA[7:0]$28
     2/24: $0\vectOut[0][7:0] [7:4]
     3/24: $0\vectOut[0][7:0] [3]
     4/24: $0\vectOut[0][7:0] [2]
     5/24: $0\vectOut[0][7:0] [1]
     6/24: $0\vectOut[0][7:0] [0]
     7/24: $2$memwr$\stimIn$../../../test_wrapper.v:88$4_DATA[7:0]$26
     8/24: $2$memwr$\stimIn$../../../test_wrapper.v:88$4_ADDR[2:0]$25
     9/24: $2$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_DATA[7:0]$24
    10/24: $2$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_ADDR[1:0]$23
    11/24: $1$mem2bits$\stimIn$../../../test_wrapper.v:73$3[7:0]$16
    12/24: $1$mem2bits$\stimIn$../../../test_wrapper.v:72$2[7:0]$15
    13/24: $1$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$19
    14/24: $1$memwr$\stimIn$../../../test_wrapper.v:88$4_DATA[7:0]$18
    15/24: $1$memwr$\stimIn$../../../test_wrapper.v:88$4_ADDR[2:0]$17
    16/24: $1$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_DATA[7:0]$14
    17/24: $1$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_ADDR[1:0]$13
    18/24: $0\vectOut[2][4:0]
    19/24: $0\vectOut[1][7:0]
    20/24: $2$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$27
    21/24: $0\A_q0[7:0]
    22/24: $0\ap_start[0:0]
    23/24: $0\ap_rst[0:0]
    24/24: $0\Dout_emu[7:0]

5.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\test_flow_control_loop_delay_pipe.\ap_start_int' from process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:95$141'.
No latch inferred for signal `\test.\ap_condition_75' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:249$115'.
No latch inferred for signal `\test.\ap_NS_fsm' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:226$114'.
No latch inferred for signal `\test.\ap_sig_allocacmp_x1_load' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:218$106'.
No latch inferred for signal `\test.\ap_ready_int' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:210$100'.
No latch inferred for signal `\test.\ap_loop_exit_ready_delayed' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:202$94'.
No latch inferred for signal `\test.\ap_idle_pp0' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:194$90'.
No latch inferred for signal `\test.\ap_idle' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:186$84'.
No latch inferred for signal `\test.\ap_done_int' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:178$78'.
No latch inferred for signal `\test.\ap_condition_exit_pp0_iter0_stage0' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:170$70'.
No latch inferred for signal `\test.\A_ce0_local' from process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:162$64'.

5.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1188'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1181'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1174'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1171'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1164'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1047' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1048' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1049' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1050' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1056' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1057' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1058' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1059' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$919' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$920' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$921' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$922' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$936' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$937' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$938' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$939' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$882' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$886' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$845' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$849' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
  created $dff cell `$procdff$1582' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$827' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
  created $dff cell `$procdff$1583' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$831' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
  created $dff cell `$procdff$1584' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$pos$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$797' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$801' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751'.
  created $adff cell `$procdff$1590' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748'.
  created $adff cell `$procdff$1593' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733'.
  created $adff cell `$procdff$1596' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730'.
  created $adff cell `$procdff$1599' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$715'.
  created $dff cell `$procdff$1600' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$711'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$693'.
  created $dff cell `$procdff$1602' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$689'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\test_flow_control_loop_delay_pipe.\rewind_ap_ready_reg' using process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85$131'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\test_flow_control_loop_delay_pipe.\ap_loop_init' using process `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74$127'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\test.\ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:156$60'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\test.\x1_fu_42' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150$58'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\test.\out_accum2_fu_46' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140$50'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\test.\ap_loop_exit_ready_pp0_iter1_reg' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130$44'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\test.\ap_enable_reg_pp0_iter1' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120$39'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\test.\ap_done_reg' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:108$31'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\test.\ap_CS_fsm' using process `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:100$29'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\test_wrapper.\Dout_emu' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\test_wrapper.\ap_rst' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\test_wrapper.\ap_start' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\test_wrapper.\A_q0' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\test_wrapper.\vectOut[0]' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\test_wrapper.\vectOut[1]' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\test_wrapper.\vectOut[2] [4:0]' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\test_wrapper.$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_ADDR' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\test_wrapper.$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_DATA' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\test_wrapper.$mem2bits$\stimIn$../../../test_wrapper.v:72$2' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\test_wrapper.$mem2bits$\stimIn$../../../test_wrapper.v:73$3' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\test_wrapper.$memwr$\stimIn$../../../test_wrapper.v:88$4_ADDR' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\test_wrapper.$memwr$\stimIn$../../../test_wrapper.v:88$4_DATA' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\test_wrapper.$memwr$\stimIn$../../../test_wrapper.v:88$4_EN' using process `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
  created $dff cell `$procdff$1626' with positive edge clock.

5.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$1189'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1188'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$1188'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$1182'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1181'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$1181'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$1175'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$1174'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$1172'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1171'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$1171'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$1165'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$1164'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1138'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1137'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1136'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1135'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1060'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1038'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1037'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1036'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1035'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$940'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$917'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$887'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$880'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$850'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$844'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$832'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$826'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$802'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$754'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$751'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$748'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$733'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$730'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$715'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$715'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$711'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$711'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$696'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$693'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$693'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$692'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$689'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$689'.
Removing empty process `test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:0$145'.
Found and cleaned up 1 empty switch in `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:95$141'.
Removing empty process `test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:95$141'.
Found and cleaned up 3 empty switches in `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85$131'.
Removing empty process `test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:85$131'.
Found and cleaned up 3 empty switches in `\test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74$127'.
Removing empty process `test_flow_control_loop_delay_pipe.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test_flow_control_loop_delay_pipe.v:74$127'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:0$126'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:249$115'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:226$114'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:226$114'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:218$106'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:218$106'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:210$100'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:210$100'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:202$94'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:202$94'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:194$90'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:194$90'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:186$84'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:186$84'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:178$78'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:178$78'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:170$70'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:170$70'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:162$64'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:162$64'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:156$60'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:156$60'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150$58'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:150$58'.
Found and cleaned up 3 empty switches in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140$50'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:140$50'.
Found and cleaned up 3 empty switches in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130$44'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:130$44'.
Found and cleaned up 2 empty switches in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120$39'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:120$39'.
Found and cleaned up 3 empty switches in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:108$31'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:108$31'.
Found and cleaned up 1 empty switch in `\test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:100$29'.
Removing empty process `test.$proc$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:100$29'.
Found and cleaned up 3 empty switches in `\test_wrapper.$proc$../../../test_wrapper.v:68$5'.
Removing empty process `test_wrapper.$proc$../../../test_wrapper.v:68$5'.
Cleaned up 54 empty switches.

5.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_flow_control_loop_delay_pipe.
<suppressed ~11 debug messages>
Optimizing module test.
<suppressed ~77 debug messages>
Optimizing module test_wrapper.
<suppressed ~1 debug messages>

5.5. Executing FLATTEN pass (flatten design).
Deleting now unused module test_flow_control_loop_delay_pipe.
Deleting now unused module test.
<suppressed ~2 debug messages>

5.6. Executing TRIBUF pass.

5.7. Executing DEMINOUT pass (demote inout ports to input or output).

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~2 debug messages>

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 19 unused cells and 241 unused wires.
<suppressed ~22 debug messages>

5.10. Executing CHECK pass (checking for obvious problems).
Checking module test_wrapper...
Warning: Wire test_wrapper.\vectOut[2] [7] is used but has no driver.
Warning: Wire test_wrapper.\vectOut[2] [6] is used but has no driver.
Warning: Wire test_wrapper.\vectOut[2] [5] is used but has no driver.
Found and reported 3 problems.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_test.$procmux$1408: \u_test.ap_condition_exit_pp0_iter0_stage0 -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1434.
    dead port 1/2 on $mux $procmux$1437.
    dead port 1/2 on $mux $procmux$1473.
    dead port 1/2 on $mux $procmux$1479.
    dead port 1/2 on $mux $procmux$1530.
Removed 5 multiplexer ports.
<suppressed ~29 debug messages>

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1527:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1527_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1527_Y [0]
      New connections: $procmux$1527_Y [7:1] = { $procmux$1527_Y [0] $procmux$1527_Y [0] $procmux$1527_Y [0] $procmux$1527_Y [0] $procmux$1527_Y [0] $procmux$1527_Y [0] $procmux$1527_Y [0] }
  Optimizing cells in module \test_wrapper.
    Consolidated identical input bits for $mux cell $procmux$1500:
      Old ports: A=$2$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$27, B=8'00000000, Y=$0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12
      New ports: A=$procmux$1527_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0]
      New connections: $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [7:1] = { $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../test_wrapper.v:88$4_EN[7:0]$12 [0] }
  Optimizing cells in module \test_wrapper.
Performed a total of 2 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_test.$procdff$1611 ($dff) from module test_wrapper.

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.11.13. Executing OPT_DFF pass (perform DFF optimizations).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.11.16. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

5.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1619 ($dff) from module test_wrapper (D = { \u_test.out_accum_fu_105_p2 [11] \u_test.out_accum_fu_105_p2 [11:8] }, Q = \vectOut[2] [4:0]).
Adding EN signal on $procdff$1618 ($dff) from module test_wrapper (D = \u_test.out_accum_fu_105_p2 [7:0], Q = \vectOut[1]).
Adding EN signal on $procdff$1617 ($dff) from module test_wrapper (D = { \A_address0 \A_ce0 \ap_ready \ap_idle \ap_done }, Q = \vectOut[0]).
Adding EN signal on $procdff$1616 ($dff) from module test_wrapper (D = $memrd$\stimIn$../../../test_wrapper.v:74$22_DATA, Q = \A_q0).
Adding EN signal on $procdff$1615 ($dff) from module test_wrapper (D = $memrd$\stimIn$../../../test_wrapper.v:72$20_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$1614 ($dff) from module test_wrapper (D = $memrd$\stimIn$../../../test_wrapper.v:72$20_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$1613 ($dff) from module test_wrapper (D = $3$mem2reg_rd$\vectOut$../../../test_wrapper.v:89$1_DATA[7:0]$28, Q = \Dout_emu).
Adding SRST signal on $flatten\u_test.\flow_control_loop_delay_pipe_U.$procdff$1605 ($dff) from module test_wrapper (D = $flatten\u_test.\flow_control_loop_delay_pipe_U.$procmux$1359_Y, Q = \u_test.flow_control_loop_delay_pipe_U.ap_loop_init, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1657 ($sdff) from module test_wrapper (D = 1'0, Q = \u_test.flow_control_loop_delay_pipe_U.ap_loop_init).
Adding SRST signal on $flatten\u_test.\flow_control_loop_delay_pipe_U.$procdff$1604 ($dff) from module test_wrapper (D = $flatten\u_test.\flow_control_loop_delay_pipe_U.$procmux$1354_Y, Q = \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1661 ($sdff) from module test_wrapper (D = $flatten\u_test.\flow_control_loop_delay_pipe_U.$procmux$1354_Y, Q = \u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg).
Adding SRST signal on $flatten\u_test.$procdff$1612 ($dff) from module test_wrapper (D = 1'x, Q = \u_test.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_test.$procdff$1610 ($dff) from module test_wrapper (D = $flatten\u_test.$procmux$1412_Y, Q = \u_test.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1668 ($sdff) from module test_wrapper (D = \u_test.ap_enable_reg_pp0_iter0, Q = \u_test.ap_enable_reg_pp0_iter1).
Adding EN signal on $flatten\u_test.$procdff$1609 ($dff) from module test_wrapper (D = $flatten\u_test.$procmux$1408_Y, Q = \u_test.ap_loop_exit_ready_pp0_iter1_reg).
Adding EN signal on $flatten\u_test.$procdff$1608 ($dff) from module test_wrapper (D = $flatten\u_test.$procmux$1401_Y, Q = \u_test.out_accum2_fu_46).
Adding SRST signal on $auto$ff.cc:266:slice$1671 ($dffe) from module test_wrapper (D = $flatten\u_test.$procmux$1398_Y, Q = \u_test.out_accum2_fu_46, rval = 12'000000000000).
Adding EN signal on $flatten\u_test.$procdff$1607 ($dff) from module test_wrapper (D = \u_test.x_fu_81_p2, Q = \u_test.x1_fu_42).
Adding EN signal on $flatten\u_test.$procdff$1606 ($dff) from module test_wrapper (D = \u_test.ap_condition_exit_pp0_iter0_stage0, Q = \u_test.ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1665 ($sdff) from module test_wrapper.

5.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 33 unused cells and 29 unused wires.
<suppressed ~35 debug messages>

5.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~9 debug messages>

5.13.9. Rerunning OPT passes. (Maybe there is more to do..)

5.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

5.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$1670 ($dffe) from module test_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1669 ($sdffe) from module test_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1678 ($dffe) from module test_wrapper.

5.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

5.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.13.16. Rerunning OPT passes. (Maybe there is more to do..)

5.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

5.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.13.20. Executing OPT_DFF pass (perform DFF optimizations).

5.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.13.23. Finished OPT passes. (There is nothing left to do.)

5.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 address bits (of 3) from memory init port test_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1627 (stimIn).
Removed top 31 address bits (of 32) from memory read port test_wrapper.$memrd$\stimIn$../../../test_wrapper.v:72$20 (stimIn).
Removed top 31 address bits (of 32) from memory read port test_wrapper.$memrd$\stimIn$../../../test_wrapper.v:74$22 (stimIn).
Removed top 1 bits (of 2) from port B of cell test_wrapper.$procmux$1431_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell test_wrapper.$procmux$1506 ($mux).
Removed top 1 bits (of 5) from FF cell test_wrapper.$auto$ff.cc:266:slice$1632 ($dffe).
Removed top 3 bits (of 4) from port B of cell test_wrapper.$flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:271$125 ($add).
Removed top 4 bits (of 12) from port A of cell test_wrapper.$flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:267$124 ($add).
Removed top 2 bits (of 3) from mux cell test_wrapper.$procmux$1476 ($mux).
Removed top 2 bits (of 3) from wire test_wrapper.$0$memwr$\stimIn$../../../test_wrapper.v:88$4_ADDR[2:0]$10.
Removed top 2 bits (of 3) from wire test_wrapper.$2$memwr$\stimIn$../../../test_wrapper.v:88$4_ADDR[2:0]$25.

5.15. Executing PEEPOPT pass (run peephole optimizers).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.17. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell test_wrapper/$procmux$1429.
  data width: 8 (next power-of-2 = 8, log2 = 3)
  checking ctrl signal \Addr_emu [1:0]
    best permutation: \Addr_emu [1:0]
    best xor mask: 2'00
      0: 2'10 -> 2'10 -> 2'10: { \vectOut[2] [7:5] \vectOut[2] [3] \vectOut[2] [3:0] }
      1: 2'01 -> 2'01 -> 2'01: \vectOut[1]
      2: 2'00 -> 2'00 -> 2'00: \vectOut[0]
    choices: 3
    min choice: 0
    max choice: 2
    range density: 100%
    absolute density: 100%
    full density: 75%
    update to full case.
    new min choice: 0
    new max choice: 3
    full case: true
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$1682.
Removed 3 unused cells and 3 unused wires.

5.18. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\test_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\test_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

5.19.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).

5.21. Executing WREDUCE pass (reducing word size of cells).

5.22. Executing XILINX_DSP pass (pack resources into DSPs).

5.23. Executing TECHMAP pass (map to technology primitives).

5.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

5.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

5.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module test_wrapper:
  creating $macc model for $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:267$124 ($add).
  creating $macc model for $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:271$125 ($add).
  creating $alu model for $macc $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:271$125.
  creating $alu model for $macc $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:267$124.
  creating $alu cell for $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:267$124: $auto$alumacc.cc:495:replace_alu$1697
  creating $alu cell for $flatten\u_test.$add$../../../../Vitis-HLS/hls_component/test/hls/syn/verilog/test.v:271$125: $auto$alumacc.cc:495:replace_alu$1700
  created 2 $alu and 0 $macc cells.

5.25. Executing SHARE pass (SAT-based resource sharing).

5.26. Executing OPT pass (performing simple optimizations).

5.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$1429.
    dead port 2/5 on $pmux $procmux$1429.
    dead port 3/5 on $pmux $procmux$1429.
    dead port 5/5 on $pmux $procmux$1429.
Removed 4 multiplexer ports.
<suppressed ~16 debug messages>

5.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.26.6. Executing OPT_DFF pass (perform DFF optimizations).

5.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 3 unused cells and 12 unused wires.
<suppressed ~4 debug messages>

5.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.26.9. Rerunning OPT passes. (Maybe there is more to do..)

5.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

5.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.26.13. Executing OPT_DFF pass (perform DFF optimizations).

5.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.26.16. Finished OPT passes. (There is nothing left to do.)

5.27. Executing MEMORY pass.

5.27.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.27.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.27.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.27.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.27.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.27.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.27.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory test_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

5.27.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.27.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.29. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory test_wrapper.stimIn
<suppressed ~1799 debug messages>

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

5.31. Executing TECHMAP pass (map to technology primitives).

5.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

5.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.32. Executing OPT pass (performing simple optimizations).

5.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~21 debug messages>

5.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.32.3. Executing OPT_DFF pass (perform DFF optimizations).

5.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

5.32.5. Finished fast OPT passes.

5.33. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \test_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of test_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

5.34. Executing OPT pass (performing simple optimizations).

5.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~6 debug messages>

5.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.34.6. Executing OPT_SHARE pass.

5.34.7. Executing OPT_DFF pass (perform DFF optimizations).

5.34.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.34.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.34.10. Rerunning OPT passes. (Maybe there is more to do..)

5.34.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.34.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.34.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.34.14. Executing OPT_SHARE pass.

5.34.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[1]$2041 ($dff) from module test_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$2039 ($dff) from module test_wrapper (D = \Din_emu, Q = \stimIn[0]).

5.34.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.34.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.34.18. Rerunning OPT passes. (Maybe there is more to do..)

5.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \test_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.34.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \test_wrapper.
Performed a total of 0 changes.

5.34.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
Removed a total of 0 cells.

5.34.22. Executing OPT_SHARE pass.

5.34.23. Executing OPT_DFF pass (perform DFF optimizations).

5.34.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..

5.34.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.

5.34.26. Finished OPT passes. (There is nothing left to do.)

5.35. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.36.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

5.36.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using template $paramod$constmap:ee5183c423e1cdfd7f75c245e8e1b50921fcfaca$paramod$d755db241687c43f36d2b66e5cf28fbcb94c1001\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$fca88ce2f3816b4e18ee12ceef1a8ab49cb59466\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$674141544fade965cf052b5e9d5b65813fc4e151\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~327 debug messages>

5.37. Executing OPT pass (performing simple optimizations).

5.37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~24 debug messages>

5.37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\test_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.37.3. Executing OPT_DFF pass (perform DFF optimizations).

5.37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \test_wrapper..
Removed 46 unused cells and 54 unused wires.
<suppressed ~47 debug messages>

5.37.5. Finished fast OPT passes.

5.38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port test_wrapper.Addr_emu using IBUF.
Mapping port test_wrapper.Din_emu using IBUF.
Mapping port test_wrapper.Dout_emu using OBUF.
Mapping port test_wrapper.clk_dut using IBUF.
Mapping port test_wrapper.clk_emu using IBUF.
Mapping port test_wrapper.get_emu using IBUF.
Mapping port test_wrapper.load_emu using IBUF.

5.39. Executing TECHMAP pass (map to technology primitives).

5.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.39.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.39.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>
Removed 0 unused cells and 1 unused wires.

5.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module test_wrapper.
<suppressed ~7 debug messages>

5.42. Executing ABC pass (technology mapping using ABC).

5.42.1. Extracting gate netlist of module `\test_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 70 gates and 124 wires to a netlist network with 53 inputs and 48 outputs.

5.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       48
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       48
Removing temp directory.
Removed 0 unused cells and 117 unused wires.

5.43. Executing TECHMAP pass (map to technology primitives).

5.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

5.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~118 debug messages>

5.44. Executing XILINX_SRL pass (Xilinx shift register extraction).

5.45. Executing TECHMAP pass (map to technology primitives).

5.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.45.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

5.45.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6fea95d89fd8b2c53a466dad00d5e74a1539d78c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$b06b8d5962bbbc4284de85de60a93b83d7ce3954\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$2f12f6ad65bb6b3f80c9f21484f3a5583d79343a\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$a52099cef019bbe114de53cfbdef9b6de0e07cac\$lut for cells of type $lut.
Using template $paramod$0159380af8329fae28c543c297ff40e7b4908411\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$e961da90a771f5989ad3eb701bff5437ac65eaae\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~399 debug messages>

5.46. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in test_wrapper.
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2208/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2209/$iopadmap$Dout_emu (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2211/vectOut[0] (3 -> 6)
  Merging D + CE LUTs for $auto$ff.cc:266:slice$2207/$iopadmap$Dout_emu (3 -> 6)

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in test_wrapper.
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2515$auto$blifparse.cc:535:parse_blif$2521.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)

5.48. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on test_wrapper.$iopadmap$clk_emu[0].
Inserting BUFG on test_wrapper.u_test.ap_clk[0].
Removed 4 unused cells and 551 unused wires.

5.49. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `test_wrapper'. Setting top module to test_wrapper.

5.49.1. Analyzing design hierarchy..
Top module:  \test_wrapper

5.49.2. Analyzing design hierarchy..
Top module:  \test_wrapper
Removed 0 unused modules.

5.50. Printing statistics.

=== test_wrapper ===

   Number of wires:                121
   Number of wire bits:            380
   Number of public wires:          73
   Number of public wire bits:     273
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $scopeinfo                      2
     BUFG                            2
     CARRY4                          4
     FDRE                           66
     FDSE                            1
     IBUF                           15
     LUT2                           15
     LUT3                           14
     LUT4                            6
     LUT5                            5
     LUT6                            8
     MUXF7                           7
     MUXF8                           3
     OBUF                            8

   Estimated number of LCs:         33

5.51. Executing CHECK pass (checking for obvious problems).
Checking module test_wrapper...
Found and reported 0 problems.

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\test_wrapper'.

7. Printing statistics.

=== test_wrapper ===

   Number of wires:                121
   Number of wire bits:            380
   Number of public wires:          73
   Number of public wire bits:     273
   Number of ports:                  7
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $scopeinfo                      2
     BUFG                            2
     CARRY4                          4
     FDRE                           66
     FDSE                            1
     IBUF                           15
     LUT2                           15
     LUT3                           14
     LUT4                            6
     LUT5                            5
     LUT6                            8
     MUXF7                           7
     MUXF8                           3
     OBUF                            8

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 8f6ad5a00a, CPU: user 2.67s system 0.02s, MEM: 128.14 MB peak
Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 60% 23x read_verilog (1 sec), 9% 18x opt_clean (0 sec), ...
