# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../p_3.srcs/sources_1/new/and_gate.v" \
"../../../../p_3.srcs/sources_1/new/gate.v" \
"../../../../../p_1/p_1.srcs/sim_1/new/gen1.v" \
"../../../../p_3.srcs/sources_1/new/or_gate.v" \
"../../../../p_3.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
