$comment
	File created using the following command:
		vcd file aula13.msim.vcd -direction
$end
$date
	Thu May 11 22:33:17 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula13_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Funct [5] $end
$var wire 1 # Funct [4] $end
$var wire 1 $ Funct [3] $end
$var wire 1 % Funct [2] $end
$var wire 1 & Funct [1] $end
$var wire 1 ' Funct [0] $end
$var wire 1 ( Instru_opcode [5] $end
$var wire 1 ) Instru_opcode [4] $end
$var wire 1 * Instru_opcode [3] $end
$var wire 1 + Instru_opcode [2] $end
$var wire 1 , Instru_opcode [1] $end
$var wire 1 - Instru_opcode [0] $end
$var wire 1 . PC_OUT [31] $end
$var wire 1 / PC_OUT [30] $end
$var wire 1 0 PC_OUT [29] $end
$var wire 1 1 PC_OUT [28] $end
$var wire 1 2 PC_OUT [27] $end
$var wire 1 3 PC_OUT [26] $end
$var wire 1 4 PC_OUT [25] $end
$var wire 1 5 PC_OUT [24] $end
$var wire 1 6 PC_OUT [23] $end
$var wire 1 7 PC_OUT [22] $end
$var wire 1 8 PC_OUT [21] $end
$var wire 1 9 PC_OUT [20] $end
$var wire 1 : PC_OUT [19] $end
$var wire 1 ; PC_OUT [18] $end
$var wire 1 < PC_OUT [17] $end
$var wire 1 = PC_OUT [16] $end
$var wire 1 > PC_OUT [15] $end
$var wire 1 ? PC_OUT [14] $end
$var wire 1 @ PC_OUT [13] $end
$var wire 1 A PC_OUT [12] $end
$var wire 1 B PC_OUT [11] $end
$var wire 1 C PC_OUT [10] $end
$var wire 1 D PC_OUT [9] $end
$var wire 1 E PC_OUT [8] $end
$var wire 1 F PC_OUT [7] $end
$var wire 1 G PC_OUT [6] $end
$var wire 1 H PC_OUT [5] $end
$var wire 1 I PC_OUT [4] $end
$var wire 1 J PC_OUT [3] $end
$var wire 1 K PC_OUT [2] $end
$var wire 1 L PC_OUT [1] $end
$var wire 1 M PC_OUT [0] $end
$var wire 1 N Rd_End [4] $end
$var wire 1 O Rd_End [3] $end
$var wire 1 P Rd_End [2] $end
$var wire 1 Q Rd_End [1] $end
$var wire 1 R Rd_End [0] $end
$var wire 1 S Rs_End [4] $end
$var wire 1 T Rs_End [3] $end
$var wire 1 U Rs_End [2] $end
$var wire 1 V Rs_End [1] $end
$var wire 1 W Rs_End [0] $end
$var wire 1 X RS_OUT [31] $end
$var wire 1 Y RS_OUT [30] $end
$var wire 1 Z RS_OUT [29] $end
$var wire 1 [ RS_OUT [28] $end
$var wire 1 \ RS_OUT [27] $end
$var wire 1 ] RS_OUT [26] $end
$var wire 1 ^ RS_OUT [25] $end
$var wire 1 _ RS_OUT [24] $end
$var wire 1 ` RS_OUT [23] $end
$var wire 1 a RS_OUT [22] $end
$var wire 1 b RS_OUT [21] $end
$var wire 1 c RS_OUT [20] $end
$var wire 1 d RS_OUT [19] $end
$var wire 1 e RS_OUT [18] $end
$var wire 1 f RS_OUT [17] $end
$var wire 1 g RS_OUT [16] $end
$var wire 1 h RS_OUT [15] $end
$var wire 1 i RS_OUT [14] $end
$var wire 1 j RS_OUT [13] $end
$var wire 1 k RS_OUT [12] $end
$var wire 1 l RS_OUT [11] $end
$var wire 1 m RS_OUT [10] $end
$var wire 1 n RS_OUT [9] $end
$var wire 1 o RS_OUT [8] $end
$var wire 1 p RS_OUT [7] $end
$var wire 1 q RS_OUT [6] $end
$var wire 1 r RS_OUT [5] $end
$var wire 1 s RS_OUT [4] $end
$var wire 1 t RS_OUT [3] $end
$var wire 1 u RS_OUT [2] $end
$var wire 1 v RS_OUT [1] $end
$var wire 1 w RS_OUT [0] $end
$var wire 1 x Rt_End [4] $end
$var wire 1 y Rt_End [3] $end
$var wire 1 z Rt_End [2] $end
$var wire 1 { Rt_End [1] $end
$var wire 1 | Rt_End [0] $end
$var wire 1 } RT_OUT [31] $end
$var wire 1 ~ RT_OUT [30] $end
$var wire 1 !! RT_OUT [29] $end
$var wire 1 "! RT_OUT [28] $end
$var wire 1 #! RT_OUT [27] $end
$var wire 1 $! RT_OUT [26] $end
$var wire 1 %! RT_OUT [25] $end
$var wire 1 &! RT_OUT [24] $end
$var wire 1 '! RT_OUT [23] $end
$var wire 1 (! RT_OUT [22] $end
$var wire 1 )! RT_OUT [21] $end
$var wire 1 *! RT_OUT [20] $end
$var wire 1 +! RT_OUT [19] $end
$var wire 1 ,! RT_OUT [18] $end
$var wire 1 -! RT_OUT [17] $end
$var wire 1 .! RT_OUT [16] $end
$var wire 1 /! RT_OUT [15] $end
$var wire 1 0! RT_OUT [14] $end
$var wire 1 1! RT_OUT [13] $end
$var wire 1 2! RT_OUT [12] $end
$var wire 1 3! RT_OUT [11] $end
$var wire 1 4! RT_OUT [10] $end
$var wire 1 5! RT_OUT [9] $end
$var wire 1 6! RT_OUT [8] $end
$var wire 1 7! RT_OUT [7] $end
$var wire 1 8! RT_OUT [6] $end
$var wire 1 9! RT_OUT [5] $end
$var wire 1 :! RT_OUT [4] $end
$var wire 1 ;! RT_OUT [3] $end
$var wire 1 <! RT_OUT [2] $end
$var wire 1 =! RT_OUT [1] $end
$var wire 1 >! RT_OUT [0] $end
$var wire 1 ?! Sel_ULA [1] $end
$var wire 1 @! Sel_ULA [0] $end
$var wire 1 A! ULAA_OUT [31] $end
$var wire 1 B! ULAA_OUT [30] $end
$var wire 1 C! ULAA_OUT [29] $end
$var wire 1 D! ULAA_OUT [28] $end
$var wire 1 E! ULAA_OUT [27] $end
$var wire 1 F! ULAA_OUT [26] $end
$var wire 1 G! ULAA_OUT [25] $end
$var wire 1 H! ULAA_OUT [24] $end
$var wire 1 I! ULAA_OUT [23] $end
$var wire 1 J! ULAA_OUT [22] $end
$var wire 1 K! ULAA_OUT [21] $end
$var wire 1 L! ULAA_OUT [20] $end
$var wire 1 M! ULAA_OUT [19] $end
$var wire 1 N! ULAA_OUT [18] $end
$var wire 1 O! ULAA_OUT [17] $end
$var wire 1 P! ULAA_OUT [16] $end
$var wire 1 Q! ULAA_OUT [15] $end
$var wire 1 R! ULAA_OUT [14] $end
$var wire 1 S! ULAA_OUT [13] $end
$var wire 1 T! ULAA_OUT [12] $end
$var wire 1 U! ULAA_OUT [11] $end
$var wire 1 V! ULAA_OUT [10] $end
$var wire 1 W! ULAA_OUT [9] $end
$var wire 1 X! ULAA_OUT [8] $end
$var wire 1 Y! ULAA_OUT [7] $end
$var wire 1 Z! ULAA_OUT [6] $end
$var wire 1 [! ULAA_OUT [5] $end
$var wire 1 \! ULAA_OUT [4] $end
$var wire 1 ]! ULAA_OUT [3] $end
$var wire 1 ^! ULAA_OUT [2] $end
$var wire 1 _! ULAA_OUT [1] $end
$var wire 1 `! ULAA_OUT [0] $end
$var wire 1 a! Write_Rd $end

$scope module i1 $end
$var wire 1 b! gnd $end
$var wire 1 c! vcc $end
$var wire 1 d! unknown $end
$var wire 1 e! devoe $end
$var wire 1 f! devclrn $end
$var wire 1 g! devpor $end
$var wire 1 h! ww_devoe $end
$var wire 1 i! ww_devclrn $end
$var wire 1 j! ww_devpor $end
$var wire 1 k! ww_CLOCK_50 $end
$var wire 1 l! ww_Write_Rd $end
$var wire 1 m! ww_Sel_ULA [1] $end
$var wire 1 n! ww_Sel_ULA [0] $end
$var wire 1 o! ww_Instru_opcode [5] $end
$var wire 1 p! ww_Instru_opcode [4] $end
$var wire 1 q! ww_Instru_opcode [3] $end
$var wire 1 r! ww_Instru_opcode [2] $end
$var wire 1 s! ww_Instru_opcode [1] $end
$var wire 1 t! ww_Instru_opcode [0] $end
$var wire 1 u! ww_Funct [5] $end
$var wire 1 v! ww_Funct [4] $end
$var wire 1 w! ww_Funct [3] $end
$var wire 1 x! ww_Funct [2] $end
$var wire 1 y! ww_Funct [1] $end
$var wire 1 z! ww_Funct [0] $end
$var wire 1 {! ww_ULAA_OUT [31] $end
$var wire 1 |! ww_ULAA_OUT [30] $end
$var wire 1 }! ww_ULAA_OUT [29] $end
$var wire 1 ~! ww_ULAA_OUT [28] $end
$var wire 1 !" ww_ULAA_OUT [27] $end
$var wire 1 "" ww_ULAA_OUT [26] $end
$var wire 1 #" ww_ULAA_OUT [25] $end
$var wire 1 $" ww_ULAA_OUT [24] $end
$var wire 1 %" ww_ULAA_OUT [23] $end
$var wire 1 &" ww_ULAA_OUT [22] $end
$var wire 1 '" ww_ULAA_OUT [21] $end
$var wire 1 (" ww_ULAA_OUT [20] $end
$var wire 1 )" ww_ULAA_OUT [19] $end
$var wire 1 *" ww_ULAA_OUT [18] $end
$var wire 1 +" ww_ULAA_OUT [17] $end
$var wire 1 ," ww_ULAA_OUT [16] $end
$var wire 1 -" ww_ULAA_OUT [15] $end
$var wire 1 ." ww_ULAA_OUT [14] $end
$var wire 1 /" ww_ULAA_OUT [13] $end
$var wire 1 0" ww_ULAA_OUT [12] $end
$var wire 1 1" ww_ULAA_OUT [11] $end
$var wire 1 2" ww_ULAA_OUT [10] $end
$var wire 1 3" ww_ULAA_OUT [9] $end
$var wire 1 4" ww_ULAA_OUT [8] $end
$var wire 1 5" ww_ULAA_OUT [7] $end
$var wire 1 6" ww_ULAA_OUT [6] $end
$var wire 1 7" ww_ULAA_OUT [5] $end
$var wire 1 8" ww_ULAA_OUT [4] $end
$var wire 1 9" ww_ULAA_OUT [3] $end
$var wire 1 :" ww_ULAA_OUT [2] $end
$var wire 1 ;" ww_ULAA_OUT [1] $end
$var wire 1 <" ww_ULAA_OUT [0] $end
$var wire 1 =" ww_RS_OUT [31] $end
$var wire 1 >" ww_RS_OUT [30] $end
$var wire 1 ?" ww_RS_OUT [29] $end
$var wire 1 @" ww_RS_OUT [28] $end
$var wire 1 A" ww_RS_OUT [27] $end
$var wire 1 B" ww_RS_OUT [26] $end
$var wire 1 C" ww_RS_OUT [25] $end
$var wire 1 D" ww_RS_OUT [24] $end
$var wire 1 E" ww_RS_OUT [23] $end
$var wire 1 F" ww_RS_OUT [22] $end
$var wire 1 G" ww_RS_OUT [21] $end
$var wire 1 H" ww_RS_OUT [20] $end
$var wire 1 I" ww_RS_OUT [19] $end
$var wire 1 J" ww_RS_OUT [18] $end
$var wire 1 K" ww_RS_OUT [17] $end
$var wire 1 L" ww_RS_OUT [16] $end
$var wire 1 M" ww_RS_OUT [15] $end
$var wire 1 N" ww_RS_OUT [14] $end
$var wire 1 O" ww_RS_OUT [13] $end
$var wire 1 P" ww_RS_OUT [12] $end
$var wire 1 Q" ww_RS_OUT [11] $end
$var wire 1 R" ww_RS_OUT [10] $end
$var wire 1 S" ww_RS_OUT [9] $end
$var wire 1 T" ww_RS_OUT [8] $end
$var wire 1 U" ww_RS_OUT [7] $end
$var wire 1 V" ww_RS_OUT [6] $end
$var wire 1 W" ww_RS_OUT [5] $end
$var wire 1 X" ww_RS_OUT [4] $end
$var wire 1 Y" ww_RS_OUT [3] $end
$var wire 1 Z" ww_RS_OUT [2] $end
$var wire 1 [" ww_RS_OUT [1] $end
$var wire 1 \" ww_RS_OUT [0] $end
$var wire 1 ]" ww_RT_OUT [31] $end
$var wire 1 ^" ww_RT_OUT [30] $end
$var wire 1 _" ww_RT_OUT [29] $end
$var wire 1 `" ww_RT_OUT [28] $end
$var wire 1 a" ww_RT_OUT [27] $end
$var wire 1 b" ww_RT_OUT [26] $end
$var wire 1 c" ww_RT_OUT [25] $end
$var wire 1 d" ww_RT_OUT [24] $end
$var wire 1 e" ww_RT_OUT [23] $end
$var wire 1 f" ww_RT_OUT [22] $end
$var wire 1 g" ww_RT_OUT [21] $end
$var wire 1 h" ww_RT_OUT [20] $end
$var wire 1 i" ww_RT_OUT [19] $end
$var wire 1 j" ww_RT_OUT [18] $end
$var wire 1 k" ww_RT_OUT [17] $end
$var wire 1 l" ww_RT_OUT [16] $end
$var wire 1 m" ww_RT_OUT [15] $end
$var wire 1 n" ww_RT_OUT [14] $end
$var wire 1 o" ww_RT_OUT [13] $end
$var wire 1 p" ww_RT_OUT [12] $end
$var wire 1 q" ww_RT_OUT [11] $end
$var wire 1 r" ww_RT_OUT [10] $end
$var wire 1 s" ww_RT_OUT [9] $end
$var wire 1 t" ww_RT_OUT [8] $end
$var wire 1 u" ww_RT_OUT [7] $end
$var wire 1 v" ww_RT_OUT [6] $end
$var wire 1 w" ww_RT_OUT [5] $end
$var wire 1 x" ww_RT_OUT [4] $end
$var wire 1 y" ww_RT_OUT [3] $end
$var wire 1 z" ww_RT_OUT [2] $end
$var wire 1 {" ww_RT_OUT [1] $end
$var wire 1 |" ww_RT_OUT [0] $end
$var wire 1 }" ww_Rs_End [4] $end
$var wire 1 ~" ww_Rs_End [3] $end
$var wire 1 !# ww_Rs_End [2] $end
$var wire 1 "# ww_Rs_End [1] $end
$var wire 1 ## ww_Rs_End [0] $end
$var wire 1 $# ww_Rt_End [4] $end
$var wire 1 %# ww_Rt_End [3] $end
$var wire 1 &# ww_Rt_End [2] $end
$var wire 1 '# ww_Rt_End [1] $end
$var wire 1 (# ww_Rt_End [0] $end
$var wire 1 )# ww_Rd_End [4] $end
$var wire 1 *# ww_Rd_End [3] $end
$var wire 1 +# ww_Rd_End [2] $end
$var wire 1 ,# ww_Rd_End [1] $end
$var wire 1 -# ww_Rd_End [0] $end
$var wire 1 .# ww_PC_OUT [31] $end
$var wire 1 /# ww_PC_OUT [30] $end
$var wire 1 0# ww_PC_OUT [29] $end
$var wire 1 1# ww_PC_OUT [28] $end
$var wire 1 2# ww_PC_OUT [27] $end
$var wire 1 3# ww_PC_OUT [26] $end
$var wire 1 4# ww_PC_OUT [25] $end
$var wire 1 5# ww_PC_OUT [24] $end
$var wire 1 6# ww_PC_OUT [23] $end
$var wire 1 7# ww_PC_OUT [22] $end
$var wire 1 8# ww_PC_OUT [21] $end
$var wire 1 9# ww_PC_OUT [20] $end
$var wire 1 :# ww_PC_OUT [19] $end
$var wire 1 ;# ww_PC_OUT [18] $end
$var wire 1 <# ww_PC_OUT [17] $end
$var wire 1 =# ww_PC_OUT [16] $end
$var wire 1 ># ww_PC_OUT [15] $end
$var wire 1 ?# ww_PC_OUT [14] $end
$var wire 1 @# ww_PC_OUT [13] $end
$var wire 1 A# ww_PC_OUT [12] $end
$var wire 1 B# ww_PC_OUT [11] $end
$var wire 1 C# ww_PC_OUT [10] $end
$var wire 1 D# ww_PC_OUT [9] $end
$var wire 1 E# ww_PC_OUT [8] $end
$var wire 1 F# ww_PC_OUT [7] $end
$var wire 1 G# ww_PC_OUT [6] $end
$var wire 1 H# ww_PC_OUT [5] $end
$var wire 1 I# ww_PC_OUT [4] $end
$var wire 1 J# ww_PC_OUT [3] $end
$var wire 1 K# ww_PC_OUT [2] $end
$var wire 1 L# ww_PC_OUT [1] $end
$var wire 1 M# ww_PC_OUT [0] $end
$var wire 1 N# \Instru_opcode[0]~output_o\ $end
$var wire 1 O# \Instru_opcode[1]~output_o\ $end
$var wire 1 P# \Instru_opcode[2]~output_o\ $end
$var wire 1 Q# \Instru_opcode[3]~output_o\ $end
$var wire 1 R# \Instru_opcode[4]~output_o\ $end
$var wire 1 S# \Instru_opcode[5]~output_o\ $end
$var wire 1 T# \Funct[0]~output_o\ $end
$var wire 1 U# \Funct[1]~output_o\ $end
$var wire 1 V# \Funct[2]~output_o\ $end
$var wire 1 W# \Funct[3]~output_o\ $end
$var wire 1 X# \Funct[4]~output_o\ $end
$var wire 1 Y# \Funct[5]~output_o\ $end
$var wire 1 Z# \ULAA_OUT[0]~output_o\ $end
$var wire 1 [# \ULAA_OUT[1]~output_o\ $end
$var wire 1 \# \ULAA_OUT[2]~output_o\ $end
$var wire 1 ]# \ULAA_OUT[3]~output_o\ $end
$var wire 1 ^# \ULAA_OUT[4]~output_o\ $end
$var wire 1 _# \ULAA_OUT[5]~output_o\ $end
$var wire 1 `# \ULAA_OUT[6]~output_o\ $end
$var wire 1 a# \ULAA_OUT[7]~output_o\ $end
$var wire 1 b# \ULAA_OUT[8]~output_o\ $end
$var wire 1 c# \ULAA_OUT[9]~output_o\ $end
$var wire 1 d# \ULAA_OUT[10]~output_o\ $end
$var wire 1 e# \ULAA_OUT[11]~output_o\ $end
$var wire 1 f# \ULAA_OUT[12]~output_o\ $end
$var wire 1 g# \ULAA_OUT[13]~output_o\ $end
$var wire 1 h# \ULAA_OUT[14]~output_o\ $end
$var wire 1 i# \ULAA_OUT[15]~output_o\ $end
$var wire 1 j# \ULAA_OUT[16]~output_o\ $end
$var wire 1 k# \ULAA_OUT[17]~output_o\ $end
$var wire 1 l# \ULAA_OUT[18]~output_o\ $end
$var wire 1 m# \ULAA_OUT[19]~output_o\ $end
$var wire 1 n# \ULAA_OUT[20]~output_o\ $end
$var wire 1 o# \ULAA_OUT[21]~output_o\ $end
$var wire 1 p# \ULAA_OUT[22]~output_o\ $end
$var wire 1 q# \ULAA_OUT[23]~output_o\ $end
$var wire 1 r# \ULAA_OUT[24]~output_o\ $end
$var wire 1 s# \ULAA_OUT[25]~output_o\ $end
$var wire 1 t# \ULAA_OUT[26]~output_o\ $end
$var wire 1 u# \ULAA_OUT[27]~output_o\ $end
$var wire 1 v# \ULAA_OUT[28]~output_o\ $end
$var wire 1 w# \ULAA_OUT[29]~output_o\ $end
$var wire 1 x# \ULAA_OUT[30]~output_o\ $end
$var wire 1 y# \ULAA_OUT[31]~output_o\ $end
$var wire 1 z# \RS_OUT[0]~output_o\ $end
$var wire 1 {# \RS_OUT[1]~output_o\ $end
$var wire 1 |# \RS_OUT[2]~output_o\ $end
$var wire 1 }# \RS_OUT[3]~output_o\ $end
$var wire 1 ~# \RS_OUT[4]~output_o\ $end
$var wire 1 !$ \RS_OUT[5]~output_o\ $end
$var wire 1 "$ \RS_OUT[6]~output_o\ $end
$var wire 1 #$ \RS_OUT[7]~output_o\ $end
$var wire 1 $$ \RS_OUT[8]~output_o\ $end
$var wire 1 %$ \RS_OUT[9]~output_o\ $end
$var wire 1 &$ \RS_OUT[10]~output_o\ $end
$var wire 1 '$ \RS_OUT[11]~output_o\ $end
$var wire 1 ($ \RS_OUT[12]~output_o\ $end
$var wire 1 )$ \RS_OUT[13]~output_o\ $end
$var wire 1 *$ \RS_OUT[14]~output_o\ $end
$var wire 1 +$ \RS_OUT[15]~output_o\ $end
$var wire 1 ,$ \RS_OUT[16]~output_o\ $end
$var wire 1 -$ \RS_OUT[17]~output_o\ $end
$var wire 1 .$ \RS_OUT[18]~output_o\ $end
$var wire 1 /$ \RS_OUT[19]~output_o\ $end
$var wire 1 0$ \RS_OUT[20]~output_o\ $end
$var wire 1 1$ \RS_OUT[21]~output_o\ $end
$var wire 1 2$ \RS_OUT[22]~output_o\ $end
$var wire 1 3$ \RS_OUT[23]~output_o\ $end
$var wire 1 4$ \RS_OUT[24]~output_o\ $end
$var wire 1 5$ \RS_OUT[25]~output_o\ $end
$var wire 1 6$ \RS_OUT[26]~output_o\ $end
$var wire 1 7$ \RS_OUT[27]~output_o\ $end
$var wire 1 8$ \RS_OUT[28]~output_o\ $end
$var wire 1 9$ \RS_OUT[29]~output_o\ $end
$var wire 1 :$ \RS_OUT[30]~output_o\ $end
$var wire 1 ;$ \RS_OUT[31]~output_o\ $end
$var wire 1 <$ \RT_OUT[0]~output_o\ $end
$var wire 1 =$ \RT_OUT[1]~output_o\ $end
$var wire 1 >$ \RT_OUT[2]~output_o\ $end
$var wire 1 ?$ \RT_OUT[3]~output_o\ $end
$var wire 1 @$ \RT_OUT[4]~output_o\ $end
$var wire 1 A$ \RT_OUT[5]~output_o\ $end
$var wire 1 B$ \RT_OUT[6]~output_o\ $end
$var wire 1 C$ \RT_OUT[7]~output_o\ $end
$var wire 1 D$ \RT_OUT[8]~output_o\ $end
$var wire 1 E$ \RT_OUT[9]~output_o\ $end
$var wire 1 F$ \RT_OUT[10]~output_o\ $end
$var wire 1 G$ \RT_OUT[11]~output_o\ $end
$var wire 1 H$ \RT_OUT[12]~output_o\ $end
$var wire 1 I$ \RT_OUT[13]~output_o\ $end
$var wire 1 J$ \RT_OUT[14]~output_o\ $end
$var wire 1 K$ \RT_OUT[15]~output_o\ $end
$var wire 1 L$ \RT_OUT[16]~output_o\ $end
$var wire 1 M$ \RT_OUT[17]~output_o\ $end
$var wire 1 N$ \RT_OUT[18]~output_o\ $end
$var wire 1 O$ \RT_OUT[19]~output_o\ $end
$var wire 1 P$ \RT_OUT[20]~output_o\ $end
$var wire 1 Q$ \RT_OUT[21]~output_o\ $end
$var wire 1 R$ \RT_OUT[22]~output_o\ $end
$var wire 1 S$ \RT_OUT[23]~output_o\ $end
$var wire 1 T$ \RT_OUT[24]~output_o\ $end
$var wire 1 U$ \RT_OUT[25]~output_o\ $end
$var wire 1 V$ \RT_OUT[26]~output_o\ $end
$var wire 1 W$ \RT_OUT[27]~output_o\ $end
$var wire 1 X$ \RT_OUT[28]~output_o\ $end
$var wire 1 Y$ \RT_OUT[29]~output_o\ $end
$var wire 1 Z$ \RT_OUT[30]~output_o\ $end
$var wire 1 [$ \RT_OUT[31]~output_o\ $end
$var wire 1 \$ \Rs_End[0]~output_o\ $end
$var wire 1 ]$ \Rs_End[1]~output_o\ $end
$var wire 1 ^$ \Rs_End[2]~output_o\ $end
$var wire 1 _$ \Rs_End[3]~output_o\ $end
$var wire 1 `$ \Rs_End[4]~output_o\ $end
$var wire 1 a$ \Rt_End[0]~output_o\ $end
$var wire 1 b$ \Rt_End[1]~output_o\ $end
$var wire 1 c$ \Rt_End[2]~output_o\ $end
$var wire 1 d$ \Rt_End[3]~output_o\ $end
$var wire 1 e$ \Rt_End[4]~output_o\ $end
$var wire 1 f$ \Rd_End[0]~output_o\ $end
$var wire 1 g$ \Rd_End[1]~output_o\ $end
$var wire 1 h$ \Rd_End[2]~output_o\ $end
$var wire 1 i$ \Rd_End[3]~output_o\ $end
$var wire 1 j$ \Rd_End[4]~output_o\ $end
$var wire 1 k$ \PC_OUT[0]~output_o\ $end
$var wire 1 l$ \PC_OUT[1]~output_o\ $end
$var wire 1 m$ \PC_OUT[2]~output_o\ $end
$var wire 1 n$ \PC_OUT[3]~output_o\ $end
$var wire 1 o$ \PC_OUT[4]~output_o\ $end
$var wire 1 p$ \PC_OUT[5]~output_o\ $end
$var wire 1 q$ \PC_OUT[6]~output_o\ $end
$var wire 1 r$ \PC_OUT[7]~output_o\ $end
$var wire 1 s$ \PC_OUT[8]~output_o\ $end
$var wire 1 t$ \PC_OUT[9]~output_o\ $end
$var wire 1 u$ \PC_OUT[10]~output_o\ $end
$var wire 1 v$ \PC_OUT[11]~output_o\ $end
$var wire 1 w$ \PC_OUT[12]~output_o\ $end
$var wire 1 x$ \PC_OUT[13]~output_o\ $end
$var wire 1 y$ \PC_OUT[14]~output_o\ $end
$var wire 1 z$ \PC_OUT[15]~output_o\ $end
$var wire 1 {$ \PC_OUT[16]~output_o\ $end
$var wire 1 |$ \PC_OUT[17]~output_o\ $end
$var wire 1 }$ \PC_OUT[18]~output_o\ $end
$var wire 1 ~$ \PC_OUT[19]~output_o\ $end
$var wire 1 !% \PC_OUT[20]~output_o\ $end
$var wire 1 "% \PC_OUT[21]~output_o\ $end
$var wire 1 #% \PC_OUT[22]~output_o\ $end
$var wire 1 $% \PC_OUT[23]~output_o\ $end
$var wire 1 %% \PC_OUT[24]~output_o\ $end
$var wire 1 &% \PC_OUT[25]~output_o\ $end
$var wire 1 '% \PC_OUT[26]~output_o\ $end
$var wire 1 (% \PC_OUT[27]~output_o\ $end
$var wire 1 )% \PC_OUT[28]~output_o\ $end
$var wire 1 *% \PC_OUT[29]~output_o\ $end
$var wire 1 +% \PC_OUT[30]~output_o\ $end
$var wire 1 ,% \PC_OUT[31]~output_o\ $end
$var wire 1 -% \CLOCK_50~input_o\ $end
$var wire 1 .% \PC|DOUT[2]~0_combout\ $end
$var wire 1 /% \Somador|Add0~17_sumout\ $end
$var wire 1 0% \Somador|Add0~18\ $end
$var wire 1 1% \Somador|Add0~5_sumout\ $end
$var wire 1 2% \Somador|Add0~6\ $end
$var wire 1 3% \Somador|Add0~1_sumout\ $end
$var wire 1 4% \Somador|Add0~2\ $end
$var wire 1 5% \Somador|Add0~13_sumout\ $end
$var wire 1 6% \Somador|Add0~14\ $end
$var wire 1 7% \Somador|Add0~9_sumout\ $end
$var wire 1 8% \BANCO_REG|saidaA[0]~0_combout\ $end
$var wire 1 9% \ROM1|memROM~0_combout\ $end
$var wire 1 :% \Sel_ULA[1]~input_o\ $end
$var wire 1 ;% \BANCO_REG|Equal0~0_combout\ $end
$var wire 1 <% \ROM1|memROM~1_combout\ $end
$var wire 1 =% \Write_Rd~input_o\ $end
$var wire 1 >% \BANCO_REG|registrador~1096_combout\ $end
$var wire 1 ?% \BANCO_REG|registrador~294_q\ $end
$var wire 1 @% \BANCO_REG|saidaA[0]~1_combout\ $end
$var wire 1 A% \Sel_ULA[0]~input_o\ $end
$var wire 1 B% \ULA1|Add0~130_cout\ $end
$var wire 1 C% \ULA1|Add0~1_sumout\ $end
$var wire 1 D% \BANCO_REG|registrador~1095_combout\ $end
$var wire 1 E% \BANCO_REG|registrador~38_q\ $end
$var wire 1 F% \BANCO_REG|registrador~1062_combout\ $end
$var wire 1 G% \BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 H% \ULA1|saida[0]~0_combout\ $end
$var wire 1 I% \BANCO_REG|registrador~295_q\ $end
$var wire 1 J% \BANCO_REG|saidaA[1]~2_combout\ $end
$var wire 1 K% \ULA1|Add0~2\ $end
$var wire 1 L% \ULA1|Add0~5_sumout\ $end
$var wire 1 M% \ULA1|Add0~5_wirecell_combout\ $end
$var wire 1 N% \BANCO_REG|saidaB[1]~1_wirecell_combout\ $end
$var wire 1 O% \BANCO_REG|registrador~39_q\ $end
$var wire 1 P% \BANCO_REG|registrador~1063_combout\ $end
$var wire 1 Q% \BANCO_REG|saidaB[1]~1_combout\ $end
$var wire 1 R% \ULA1|saida[1]~1_combout\ $end
$var wire 1 S% \BANCO_REG|registrador~296_q\ $end
$var wire 1 T% \BANCO_REG|saidaA[2]~3_combout\ $end
$var wire 1 U% \ULA1|Add0~6\ $end
$var wire 1 V% \ULA1|Add0~9_sumout\ $end
$var wire 1 W% \BANCO_REG|registrador~40_q\ $end
$var wire 1 X% \BANCO_REG|registrador~1064_combout\ $end
$var wire 1 Y% \BANCO_REG|saidaB[2]~2_combout\ $end
$var wire 1 Z% \ULA1|saida[2]~2_combout\ $end
$var wire 1 [% \BANCO_REG|registrador~297_q\ $end
$var wire 1 \% \BANCO_REG|saidaA[3]~4_combout\ $end
$var wire 1 ]% \ULA1|Add0~10\ $end
$var wire 1 ^% \ULA1|Add0~13_sumout\ $end
$var wire 1 _% \ULA1|Add0~13_wirecell_combout\ $end
$var wire 1 `% \BANCO_REG|saidaB[3]~3_wirecell_combout\ $end
$var wire 1 a% \BANCO_REG|registrador~41_q\ $end
$var wire 1 b% \BANCO_REG|registrador~1065_combout\ $end
$var wire 1 c% \BANCO_REG|saidaB[3]~3_combout\ $end
$var wire 1 d% \ULA1|saida[3]~3_combout\ $end
$var wire 1 e% \BANCO_REG|registrador~298_q\ $end
$var wire 1 f% \BANCO_REG|saidaA[4]~5_combout\ $end
$var wire 1 g% \ULA1|Add0~14\ $end
$var wire 1 h% \ULA1|Add0~17_sumout\ $end
$var wire 1 i% \BANCO_REG|registrador~42_q\ $end
$var wire 1 j% \BANCO_REG|registrador~1067_combout\ $end
$var wire 1 k% \BANCO_REG|saidaB[4]~4_combout\ $end
$var wire 1 l% \ULA1|saida[4]~4_combout\ $end
$var wire 1 m% \BANCO_REG|registrador~299_q\ $end
$var wire 1 n% \BANCO_REG|saidaA[5]~6_combout\ $end
$var wire 1 o% \ULA1|Add0~18\ $end
$var wire 1 p% \ULA1|Add0~21_sumout\ $end
$var wire 1 q% \ULA1|Add0~21_wirecell_combout\ $end
$var wire 1 r% \BANCO_REG|saidaB[5]~5_wirecell_combout\ $end
$var wire 1 s% \BANCO_REG|registrador~43_q\ $end
$var wire 1 t% \BANCO_REG|registrador~1068_combout\ $end
$var wire 1 u% \BANCO_REG|saidaB[5]~5_combout\ $end
$var wire 1 v% \ULA1|saida[5]~5_combout\ $end
$var wire 1 w% \BANCO_REG|registrador~300_q\ $end
$var wire 1 x% \BANCO_REG|saidaA[6]~7_combout\ $end
$var wire 1 y% \ULA1|Add0~22\ $end
$var wire 1 z% \ULA1|Add0~25_sumout\ $end
$var wire 1 {% \BANCO_REG|registrador~44_q\ $end
$var wire 1 |% \BANCO_REG|registrador~1069_combout\ $end
$var wire 1 }% \BANCO_REG|saidaB[6]~6_combout\ $end
$var wire 1 ~% \ULA1|saida[6]~6_combout\ $end
$var wire 1 !& \BANCO_REG|registrador~301_q\ $end
$var wire 1 "& \BANCO_REG|saidaA[7]~8_combout\ $end
$var wire 1 #& \ULA1|Add0~26\ $end
$var wire 1 $& \ULA1|Add0~29_sumout\ $end
$var wire 1 %& \ULA1|Add0~29_wirecell_combout\ $end
$var wire 1 && \BANCO_REG|saidaB[7]~7_wirecell_combout\ $end
$var wire 1 '& \BANCO_REG|registrador~45_q\ $end
$var wire 1 (& \BANCO_REG|registrador~1070_combout\ $end
$var wire 1 )& \BANCO_REG|saidaB[7]~7_combout\ $end
$var wire 1 *& \ULA1|saida[7]~7_combout\ $end
$var wire 1 +& \BANCO_REG|registrador~302_q\ $end
$var wire 1 ,& \BANCO_REG|saidaA[8]~9_combout\ $end
$var wire 1 -& \ULA1|Add0~30\ $end
$var wire 1 .& \ULA1|Add0~33_sumout\ $end
$var wire 1 /& \BANCO_REG|registrador~46_q\ $end
$var wire 1 0& \BANCO_REG|registrador~1071_combout\ $end
$var wire 1 1& \BANCO_REG|saidaB[8]~8_combout\ $end
$var wire 1 2& \ULA1|saida[8]~8_combout\ $end
$var wire 1 3& \BANCO_REG|registrador~303_q\ $end
$var wire 1 4& \BANCO_REG|saidaA[9]~10_combout\ $end
$var wire 1 5& \ULA1|Add0~34\ $end
$var wire 1 6& \ULA1|Add0~37_sumout\ $end
$var wire 1 7& \ULA1|Add0~37_wirecell_combout\ $end
$var wire 1 8& \BANCO_REG|saidaB[9]~9_wirecell_combout\ $end
$var wire 1 9& \BANCO_REG|registrador~47_q\ $end
$var wire 1 :& \BANCO_REG|registrador~1072_combout\ $end
$var wire 1 ;& \BANCO_REG|saidaB[9]~9_combout\ $end
$var wire 1 <& \ULA1|saida[9]~9_combout\ $end
$var wire 1 =& \BANCO_REG|registrador~304_q\ $end
$var wire 1 >& \BANCO_REG|saidaA[10]~11_combout\ $end
$var wire 1 ?& \ULA1|Add0~38\ $end
$var wire 1 @& \ULA1|Add0~41_sumout\ $end
$var wire 1 A& \BANCO_REG|registrador~48_q\ $end
$var wire 1 B& \BANCO_REG|registrador~1073_combout\ $end
$var wire 1 C& \BANCO_REG|saidaB[10]~10_combout\ $end
$var wire 1 D& \ULA1|saida[10]~10_combout\ $end
$var wire 1 E& \BANCO_REG|registrador~305_q\ $end
$var wire 1 F& \BANCO_REG|saidaA[11]~12_combout\ $end
$var wire 1 G& \ULA1|Add0~42\ $end
$var wire 1 H& \ULA1|Add0~45_sumout\ $end
$var wire 1 I& \ULA1|Add0~45_wirecell_combout\ $end
$var wire 1 J& \BANCO_REG|saidaB[11]~11_wirecell_combout\ $end
$var wire 1 K& \BANCO_REG|registrador~49_q\ $end
$var wire 1 L& \BANCO_REG|registrador~1074_combout\ $end
$var wire 1 M& \BANCO_REG|saidaB[11]~11_combout\ $end
$var wire 1 N& \ULA1|saida[11]~11_combout\ $end
$var wire 1 O& \BANCO_REG|registrador~1066_combout\ $end
$var wire 1 P& \BANCO_REG|registrador~306_q\ $end
$var wire 1 Q& \BANCO_REG|saidaA[12]~13_combout\ $end
$var wire 1 R& \ULA1|Add0~46\ $end
$var wire 1 S& \ULA1|Add0~49_sumout\ $end
$var wire 1 T& \BANCO_REG|registrador~50_q\ $end
$var wire 1 U& \BANCO_REG|registrador~1075_combout\ $end
$var wire 1 V& \BANCO_REG|saidaB[12]~12_combout\ $end
$var wire 1 W& \ULA1|saida[12]~12_combout\ $end
$var wire 1 X& \BANCO_REG|registrador~307_q\ $end
$var wire 1 Y& \BANCO_REG|saidaA[13]~14_combout\ $end
$var wire 1 Z& \ULA1|Add0~50\ $end
$var wire 1 [& \ULA1|Add0~53_sumout\ $end
$var wire 1 \& \ULA1|Add0~53_wirecell_combout\ $end
$var wire 1 ]& \BANCO_REG|saidaB[13]~13_wirecell_combout\ $end
$var wire 1 ^& \BANCO_REG|registrador~51_q\ $end
$var wire 1 _& \BANCO_REG|registrador~1076_combout\ $end
$var wire 1 `& \BANCO_REG|saidaB[13]~13_combout\ $end
$var wire 1 a& \ULA1|saida[13]~13_combout\ $end
$var wire 1 b& \BANCO_REG|registrador~308_q\ $end
$var wire 1 c& \BANCO_REG|saidaA[14]~15_combout\ $end
$var wire 1 d& \ULA1|Add0~54\ $end
$var wire 1 e& \ULA1|Add0~57_sumout\ $end
$var wire 1 f& \BANCO_REG|registrador~52_q\ $end
$var wire 1 g& \BANCO_REG|registrador~1077_combout\ $end
$var wire 1 h& \BANCO_REG|saidaB[14]~14_combout\ $end
$var wire 1 i& \ULA1|saida[14]~14_combout\ $end
$var wire 1 j& \BANCO_REG|registrador~309_q\ $end
$var wire 1 k& \BANCO_REG|saidaA[15]~16_combout\ $end
$var wire 1 l& \ULA1|Add0~58\ $end
$var wire 1 m& \ULA1|Add0~61_sumout\ $end
$var wire 1 n& \ULA1|Add0~61_wirecell_combout\ $end
$var wire 1 o& \BANCO_REG|saidaB[15]~15_wirecell_combout\ $end
$var wire 1 p& \BANCO_REG|registrador~53_q\ $end
$var wire 1 q& \BANCO_REG|registrador~1078_combout\ $end
$var wire 1 r& \BANCO_REG|saidaB[15]~15_combout\ $end
$var wire 1 s& \ULA1|saida[15]~15_combout\ $end
$var wire 1 t& \BANCO_REG|registrador~310_q\ $end
$var wire 1 u& \BANCO_REG|saidaA[16]~17_combout\ $end
$var wire 1 v& \ULA1|Add0~62\ $end
$var wire 1 w& \ULA1|Add0~65_sumout\ $end
$var wire 1 x& \BANCO_REG|registrador~54_q\ $end
$var wire 1 y& \BANCO_REG|registrador~1079_combout\ $end
$var wire 1 z& \BANCO_REG|saidaB[16]~16_combout\ $end
$var wire 1 {& \ULA1|saida[16]~16_combout\ $end
$var wire 1 |& \BANCO_REG|registrador~311_q\ $end
$var wire 1 }& \BANCO_REG|saidaA[17]~18_combout\ $end
$var wire 1 ~& \ULA1|Add0~66\ $end
$var wire 1 !' \ULA1|Add0~69_sumout\ $end
$var wire 1 "' \ULA1|Add0~69_wirecell_combout\ $end
$var wire 1 #' \BANCO_REG|saidaB[17]~17_wirecell_combout\ $end
$var wire 1 $' \BANCO_REG|registrador~55_q\ $end
$var wire 1 %' \BANCO_REG|registrador~1080_combout\ $end
$var wire 1 &' \BANCO_REG|saidaB[17]~17_combout\ $end
$var wire 1 '' \ULA1|saida[17]~17_combout\ $end
$var wire 1 (' \BANCO_REG|registrador~312_q\ $end
$var wire 1 )' \BANCO_REG|saidaA[18]~19_combout\ $end
$var wire 1 *' \ULA1|Add0~70\ $end
$var wire 1 +' \ULA1|Add0~73_sumout\ $end
$var wire 1 ,' \BANCO_REG|registrador~56_q\ $end
$var wire 1 -' \BANCO_REG|registrador~1081_combout\ $end
$var wire 1 .' \BANCO_REG|saidaB[18]~18_combout\ $end
$var wire 1 /' \ULA1|saida[18]~18_combout\ $end
$var wire 1 0' \BANCO_REG|registrador~313_q\ $end
$var wire 1 1' \BANCO_REG|saidaA[19]~20_combout\ $end
$var wire 1 2' \ULA1|Add0~74\ $end
$var wire 1 3' \ULA1|Add0~77_sumout\ $end
$var wire 1 4' \ULA1|Add0~77_wirecell_combout\ $end
$var wire 1 5' \BANCO_REG|saidaB[19]~19_wirecell_combout\ $end
$var wire 1 6' \BANCO_REG|registrador~57_q\ $end
$var wire 1 7' \BANCO_REG|registrador~1082_combout\ $end
$var wire 1 8' \BANCO_REG|saidaB[19]~19_combout\ $end
$var wire 1 9' \ULA1|saida[19]~19_combout\ $end
$var wire 1 :' \BANCO_REG|registrador~314_q\ $end
$var wire 1 ;' \BANCO_REG|saidaA[20]~21_combout\ $end
$var wire 1 <' \ULA1|Add0~78\ $end
$var wire 1 =' \ULA1|Add0~81_sumout\ $end
$var wire 1 >' \BANCO_REG|registrador~58_q\ $end
$var wire 1 ?' \BANCO_REG|registrador~1083_combout\ $end
$var wire 1 @' \BANCO_REG|saidaB[20]~20_combout\ $end
$var wire 1 A' \ULA1|saida[20]~20_combout\ $end
$var wire 1 B' \BANCO_REG|registrador~315_q\ $end
$var wire 1 C' \BANCO_REG|saidaA[21]~22_combout\ $end
$var wire 1 D' \ULA1|Add0~82\ $end
$var wire 1 E' \ULA1|Add0~85_sumout\ $end
$var wire 1 F' \ULA1|Add0~85_wirecell_combout\ $end
$var wire 1 G' \BANCO_REG|saidaB[21]~21_wirecell_combout\ $end
$var wire 1 H' \BANCO_REG|registrador~59_q\ $end
$var wire 1 I' \BANCO_REG|registrador~1084_combout\ $end
$var wire 1 J' \BANCO_REG|saidaB[21]~21_combout\ $end
$var wire 1 K' \ULA1|saida[21]~21_combout\ $end
$var wire 1 L' \BANCO_REG|registrador~316_q\ $end
$var wire 1 M' \BANCO_REG|saidaA[22]~23_combout\ $end
$var wire 1 N' \ULA1|Add0~86\ $end
$var wire 1 O' \ULA1|Add0~89_sumout\ $end
$var wire 1 P' \BANCO_REG|registrador~60_q\ $end
$var wire 1 Q' \BANCO_REG|registrador~1085_combout\ $end
$var wire 1 R' \BANCO_REG|saidaB[22]~22_combout\ $end
$var wire 1 S' \ULA1|saida[22]~22_combout\ $end
$var wire 1 T' \BANCO_REG|registrador~317_q\ $end
$var wire 1 U' \BANCO_REG|saidaA[23]~24_combout\ $end
$var wire 1 V' \ULA1|Add0~90\ $end
$var wire 1 W' \ULA1|Add0~93_sumout\ $end
$var wire 1 X' \ULA1|Add0~93_wirecell_combout\ $end
$var wire 1 Y' \BANCO_REG|saidaB[23]~23_wirecell_combout\ $end
$var wire 1 Z' \BANCO_REG|registrador~61_q\ $end
$var wire 1 [' \BANCO_REG|registrador~1086_combout\ $end
$var wire 1 \' \BANCO_REG|saidaB[23]~23_combout\ $end
$var wire 1 ]' \ULA1|saida[23]~23_combout\ $end
$var wire 1 ^' \BANCO_REG|registrador~318_q\ $end
$var wire 1 _' \BANCO_REG|saidaA[24]~25_combout\ $end
$var wire 1 `' \ULA1|Add0~94\ $end
$var wire 1 a' \ULA1|Add0~97_sumout\ $end
$var wire 1 b' \BANCO_REG|registrador~62_q\ $end
$var wire 1 c' \BANCO_REG|registrador~1087_combout\ $end
$var wire 1 d' \BANCO_REG|saidaB[24]~24_combout\ $end
$var wire 1 e' \ULA1|saida[24]~24_combout\ $end
$var wire 1 f' \BANCO_REG|registrador~319_q\ $end
$var wire 1 g' \BANCO_REG|saidaA[25]~26_combout\ $end
$var wire 1 h' \ULA1|Add0~98\ $end
$var wire 1 i' \ULA1|Add0~101_sumout\ $end
$var wire 1 j' \ULA1|Add0~101_wirecell_combout\ $end
$var wire 1 k' \BANCO_REG|saidaB[25]~25_wirecell_combout\ $end
$var wire 1 l' \BANCO_REG|registrador~63_q\ $end
$var wire 1 m' \BANCO_REG|registrador~1088_combout\ $end
$var wire 1 n' \BANCO_REG|saidaB[25]~25_combout\ $end
$var wire 1 o' \ULA1|saida[25]~25_combout\ $end
$var wire 1 p' \BANCO_REG|registrador~320_q\ $end
$var wire 1 q' \BANCO_REG|saidaA[26]~27_combout\ $end
$var wire 1 r' \ULA1|Add0~102\ $end
$var wire 1 s' \ULA1|Add0~105_sumout\ $end
$var wire 1 t' \BANCO_REG|registrador~64_q\ $end
$var wire 1 u' \BANCO_REG|registrador~1089_combout\ $end
$var wire 1 v' \BANCO_REG|saidaB[26]~26_combout\ $end
$var wire 1 w' \ULA1|saida[26]~26_combout\ $end
$var wire 1 x' \BANCO_REG|registrador~321_q\ $end
$var wire 1 y' \BANCO_REG|saidaA[27]~28_combout\ $end
$var wire 1 z' \ULA1|Add0~106\ $end
$var wire 1 {' \ULA1|Add0~109_sumout\ $end
$var wire 1 |' \ULA1|Add0~109_wirecell_combout\ $end
$var wire 1 }' \BANCO_REG|saidaB[27]~27_wirecell_combout\ $end
$var wire 1 ~' \BANCO_REG|registrador~65_q\ $end
$var wire 1 !( \BANCO_REG|registrador~1090_combout\ $end
$var wire 1 "( \BANCO_REG|saidaB[27]~27_combout\ $end
$var wire 1 #( \ULA1|saida[27]~27_combout\ $end
$var wire 1 $( \BANCO_REG|registrador~322_q\ $end
$var wire 1 %( \BANCO_REG|saidaA[28]~29_combout\ $end
$var wire 1 &( \ULA1|Add0~110\ $end
$var wire 1 '( \ULA1|Add0~113_sumout\ $end
$var wire 1 (( \BANCO_REG|registrador~66_q\ $end
$var wire 1 )( \BANCO_REG|registrador~1091_combout\ $end
$var wire 1 *( \BANCO_REG|saidaB[28]~28_combout\ $end
$var wire 1 +( \ULA1|saida[28]~28_combout\ $end
$var wire 1 ,( \BANCO_REG|registrador~323_q\ $end
$var wire 1 -( \BANCO_REG|saidaA[29]~30_combout\ $end
$var wire 1 .( \ULA1|Add0~114\ $end
$var wire 1 /( \ULA1|Add0~117_sumout\ $end
$var wire 1 0( \ULA1|Add0~117_wirecell_combout\ $end
$var wire 1 1( \BANCO_REG|saidaB[29]~29_wirecell_combout\ $end
$var wire 1 2( \BANCO_REG|registrador~67_q\ $end
$var wire 1 3( \BANCO_REG|registrador~1092_combout\ $end
$var wire 1 4( \BANCO_REG|saidaB[29]~29_combout\ $end
$var wire 1 5( \ULA1|saida[29]~29_combout\ $end
$var wire 1 6( \BANCO_REG|registrador~324_q\ $end
$var wire 1 7( \BANCO_REG|saidaA[30]~31_combout\ $end
$var wire 1 8( \ULA1|Add0~118\ $end
$var wire 1 9( \ULA1|Add0~121_sumout\ $end
$var wire 1 :( \BANCO_REG|registrador~68_q\ $end
$var wire 1 ;( \BANCO_REG|registrador~1093_combout\ $end
$var wire 1 <( \BANCO_REG|saidaB[30]~30_combout\ $end
$var wire 1 =( \ULA1|saida[30]~30_combout\ $end
$var wire 1 >( \BANCO_REG|registrador~325_q\ $end
$var wire 1 ?( \BANCO_REG|saidaA[31]~32_combout\ $end
$var wire 1 @( \ULA1|Add0~122\ $end
$var wire 1 A( \ULA1|Add0~125_sumout\ $end
$var wire 1 B( \ULA1|Add0~125_wirecell_combout\ $end
$var wire 1 C( \BANCO_REG|saidaB[31]~31_wirecell_combout\ $end
$var wire 1 D( \BANCO_REG|registrador~69_q\ $end
$var wire 1 E( \BANCO_REG|registrador~1094_combout\ $end
$var wire 1 F( \BANCO_REG|saidaB[31]~31_combout\ $end
$var wire 1 G( \ULA1|saida[31]~31_combout\ $end
$var wire 1 H( \ROM1|memROM~4_combout\ $end
$var wire 1 I( \ROM1|memROM~3_combout\ $end
$var wire 1 J( \ROM1|memROM~2_combout\ $end
$var wire 1 K( \Somador|Add0~10\ $end
$var wire 1 L( \Somador|Add0~21_sumout\ $end
$var wire 1 M( \Somador|Add0~22\ $end
$var wire 1 N( \Somador|Add0~25_sumout\ $end
$var wire 1 O( \Somador|Add0~26\ $end
$var wire 1 P( \Somador|Add0~29_sumout\ $end
$var wire 1 Q( \Somador|Add0~30\ $end
$var wire 1 R( \Somador|Add0~33_sumout\ $end
$var wire 1 S( \Somador|Add0~34\ $end
$var wire 1 T( \Somador|Add0~37_sumout\ $end
$var wire 1 U( \Somador|Add0~38\ $end
$var wire 1 V( \Somador|Add0~41_sumout\ $end
$var wire 1 W( \Somador|Add0~42\ $end
$var wire 1 X( \Somador|Add0~45_sumout\ $end
$var wire 1 Y( \Somador|Add0~46\ $end
$var wire 1 Z( \Somador|Add0~49_sumout\ $end
$var wire 1 [( \Somador|Add0~50\ $end
$var wire 1 \( \Somador|Add0~53_sumout\ $end
$var wire 1 ]( \Somador|Add0~54\ $end
$var wire 1 ^( \Somador|Add0~57_sumout\ $end
$var wire 1 _( \Somador|Add0~58\ $end
$var wire 1 `( \Somador|Add0~61_sumout\ $end
$var wire 1 a( \Somador|Add0~62\ $end
$var wire 1 b( \Somador|Add0~65_sumout\ $end
$var wire 1 c( \Somador|Add0~66\ $end
$var wire 1 d( \Somador|Add0~69_sumout\ $end
$var wire 1 e( \Somador|Add0~70\ $end
$var wire 1 f( \Somador|Add0~73_sumout\ $end
$var wire 1 g( \Somador|Add0~74\ $end
$var wire 1 h( \Somador|Add0~77_sumout\ $end
$var wire 1 i( \Somador|Add0~78\ $end
$var wire 1 j( \Somador|Add0~81_sumout\ $end
$var wire 1 k( \Somador|Add0~82\ $end
$var wire 1 l( \Somador|Add0~85_sumout\ $end
$var wire 1 m( \Somador|Add0~86\ $end
$var wire 1 n( \Somador|Add0~89_sumout\ $end
$var wire 1 o( \Somador|Add0~90\ $end
$var wire 1 p( \Somador|Add0~93_sumout\ $end
$var wire 1 q( \Somador|Add0~94\ $end
$var wire 1 r( \Somador|Add0~97_sumout\ $end
$var wire 1 s( \Somador|Add0~98\ $end
$var wire 1 t( \Somador|Add0~101_sumout\ $end
$var wire 1 u( \Somador|Add0~102\ $end
$var wire 1 v( \Somador|Add0~105_sumout\ $end
$var wire 1 w( \Somador|Add0~106\ $end
$var wire 1 x( \Somador|Add0~109_sumout\ $end
$var wire 1 y( \Somador|Add0~110\ $end
$var wire 1 z( \Somador|Add0~113_sumout\ $end
$var wire 1 {( \PC|DOUT\ [31] $end
$var wire 1 |( \PC|DOUT\ [30] $end
$var wire 1 }( \PC|DOUT\ [29] $end
$var wire 1 ~( \PC|DOUT\ [28] $end
$var wire 1 !) \PC|DOUT\ [27] $end
$var wire 1 ") \PC|DOUT\ [26] $end
$var wire 1 #) \PC|DOUT\ [25] $end
$var wire 1 $) \PC|DOUT\ [24] $end
$var wire 1 %) \PC|DOUT\ [23] $end
$var wire 1 &) \PC|DOUT\ [22] $end
$var wire 1 ') \PC|DOUT\ [21] $end
$var wire 1 () \PC|DOUT\ [20] $end
$var wire 1 )) \PC|DOUT\ [19] $end
$var wire 1 *) \PC|DOUT\ [18] $end
$var wire 1 +) \PC|DOUT\ [17] $end
$var wire 1 ,) \PC|DOUT\ [16] $end
$var wire 1 -) \PC|DOUT\ [15] $end
$var wire 1 .) \PC|DOUT\ [14] $end
$var wire 1 /) \PC|DOUT\ [13] $end
$var wire 1 0) \PC|DOUT\ [12] $end
$var wire 1 1) \PC|DOUT\ [11] $end
$var wire 1 2) \PC|DOUT\ [10] $end
$var wire 1 3) \PC|DOUT\ [9] $end
$var wire 1 4) \PC|DOUT\ [8] $end
$var wire 1 5) \PC|DOUT\ [7] $end
$var wire 1 6) \PC|DOUT\ [6] $end
$var wire 1 7) \PC|DOUT\ [5] $end
$var wire 1 8) \PC|DOUT\ [4] $end
$var wire 1 9) \PC|DOUT\ [3] $end
$var wire 1 :) \PC|DOUT\ [2] $end
$var wire 1 ;) \PC|DOUT\ [1] $end
$var wire 1 <) \PC|DOUT\ [0] $end
$var wire 1 =) \BANCO_REG|ALT_INV_registrador~56_q\ $end
$var wire 1 >) \ULA1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 ?) \BANCO_REG|ALT_INV_registrador~311_q\ $end
$var wire 1 @) \BANCO_REG|ALT_INV_registrador~55_q\ $end
$var wire 1 A) \ULA1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 B) \BANCO_REG|ALT_INV_registrador~310_q\ $end
$var wire 1 C) \BANCO_REG|ALT_INV_registrador~54_q\ $end
$var wire 1 D) \ULA1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 E) \BANCO_REG|ALT_INV_registrador~309_q\ $end
$var wire 1 F) \BANCO_REG|ALT_INV_registrador~53_q\ $end
$var wire 1 G) \ULA1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 H) \BANCO_REG|ALT_INV_registrador~308_q\ $end
$var wire 1 I) \BANCO_REG|ALT_INV_registrador~52_q\ $end
$var wire 1 J) \ULA1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 K) \BANCO_REG|ALT_INV_registrador~307_q\ $end
$var wire 1 L) \BANCO_REG|ALT_INV_registrador~51_q\ $end
$var wire 1 M) \ULA1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 N) \BANCO_REG|ALT_INV_registrador~306_q\ $end
$var wire 1 O) \BANCO_REG|ALT_INV_registrador~50_q\ $end
$var wire 1 P) \ULA1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 Q) \BANCO_REG|ALT_INV_registrador~305_q\ $end
$var wire 1 R) \BANCO_REG|ALT_INV_registrador~49_q\ $end
$var wire 1 S) \ULA1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 T) \BANCO_REG|ALT_INV_registrador~304_q\ $end
$var wire 1 U) \BANCO_REG|ALT_INV_registrador~48_q\ $end
$var wire 1 V) \ULA1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 W) \BANCO_REG|ALT_INV_registrador~303_q\ $end
$var wire 1 X) \BANCO_REG|ALT_INV_registrador~47_q\ $end
$var wire 1 Y) \ULA1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 Z) \BANCO_REG|ALT_INV_registrador~302_q\ $end
$var wire 1 [) \BANCO_REG|ALT_INV_registrador~46_q\ $end
$var wire 1 \) \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ]) \BANCO_REG|ALT_INV_registrador~301_q\ $end
$var wire 1 ^) \BANCO_REG|ALT_INV_registrador~45_q\ $end
$var wire 1 _) \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 `) \BANCO_REG|ALT_INV_registrador~300_q\ $end
$var wire 1 a) \BANCO_REG|ALT_INV_registrador~44_q\ $end
$var wire 1 b) \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 c) \BANCO_REG|ALT_INV_registrador~299_q\ $end
$var wire 1 d) \BANCO_REG|ALT_INV_registrador~43_q\ $end
$var wire 1 e) \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 f) \BANCO_REG|ALT_INV_registrador~298_q\ $end
$var wire 1 g) \BANCO_REG|ALT_INV_registrador~42_q\ $end
$var wire 1 h) \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i) \BANCO_REG|ALT_INV_registrador~41_q\ $end
$var wire 1 j) \BANCO_REG|ALT_INV_registrador~297_q\ $end
$var wire 1 k) \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 l) \BANCO_REG|ALT_INV_registrador~296_q\ $end
$var wire 1 m) \BANCO_REG|ALT_INV_registrador~40_q\ $end
$var wire 1 n) \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 o) \BANCO_REG|ALT_INV_registrador~295_q\ $end
$var wire 1 p) \BANCO_REG|ALT_INV_registrador~39_q\ $end
$var wire 1 q) \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 r) \BANCO_REG|ALT_INV_registrador~294_q\ $end
$var wire 1 s) \BANCO_REG|ALT_INV_registrador~38_q\ $end
$var wire 1 t) \BANCO_REG|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 u) \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 v) \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 w) \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 x) \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 y) \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 z) \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 {) \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 |) \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 }) \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 ~) \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 !* \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 "* \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 #* \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 $* \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 %* \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 &* \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 '* \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 (* \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 )* \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 ** \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 +* \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 ,* \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 -* \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 .* \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 /* \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 0* \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 1* \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 2* \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 3* \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 4* \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 5* \ULA1|ALT_INV_Add0~125_sumout\ $end
$var wire 1 6* \BANCO_REG|ALT_INV_registrador~325_q\ $end
$var wire 1 7* \BANCO_REG|ALT_INV_registrador~69_q\ $end
$var wire 1 8* \ULA1|ALT_INV_Add0~121_sumout\ $end
$var wire 1 9* \BANCO_REG|ALT_INV_registrador~324_q\ $end
$var wire 1 :* \BANCO_REG|ALT_INV_registrador~68_q\ $end
$var wire 1 ;* \ULA1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 <* \BANCO_REG|ALT_INV_registrador~323_q\ $end
$var wire 1 =* \BANCO_REG|ALT_INV_registrador~67_q\ $end
$var wire 1 >* \ULA1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 ?* \BANCO_REG|ALT_INV_registrador~322_q\ $end
$var wire 1 @* \BANCO_REG|ALT_INV_registrador~66_q\ $end
$var wire 1 A* \ULA1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 B* \BANCO_REG|ALT_INV_registrador~321_q\ $end
$var wire 1 C* \BANCO_REG|ALT_INV_registrador~65_q\ $end
$var wire 1 D* \ULA1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 E* \BANCO_REG|ALT_INV_registrador~320_q\ $end
$var wire 1 F* \BANCO_REG|ALT_INV_registrador~64_q\ $end
$var wire 1 G* \ULA1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 H* \BANCO_REG|ALT_INV_registrador~319_q\ $end
$var wire 1 I* \BANCO_REG|ALT_INV_registrador~63_q\ $end
$var wire 1 J* \ULA1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 K* \BANCO_REG|ALT_INV_registrador~318_q\ $end
$var wire 1 L* \BANCO_REG|ALT_INV_registrador~62_q\ $end
$var wire 1 M* \ULA1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 N* \BANCO_REG|ALT_INV_registrador~317_q\ $end
$var wire 1 O* \BANCO_REG|ALT_INV_registrador~61_q\ $end
$var wire 1 P* \ULA1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 Q* \BANCO_REG|ALT_INV_registrador~316_q\ $end
$var wire 1 R* \BANCO_REG|ALT_INV_registrador~60_q\ $end
$var wire 1 S* \ULA1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 T* \BANCO_REG|ALT_INV_registrador~315_q\ $end
$var wire 1 U* \BANCO_REG|ALT_INV_registrador~59_q\ $end
$var wire 1 V* \ULA1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 W* \BANCO_REG|ALT_INV_registrador~314_q\ $end
$var wire 1 X* \BANCO_REG|ALT_INV_registrador~58_q\ $end
$var wire 1 Y* \ULA1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 Z* \BANCO_REG|ALT_INV_registrador~313_q\ $end
$var wire 1 [* \BANCO_REG|ALT_INV_registrador~57_q\ $end
$var wire 1 \* \ULA1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 ]* \BANCO_REG|ALT_INV_registrador~312_q\ $end
$var wire 1 ^* \BANCO_REG|ALT_INV_saidaB[31]~31_combout\ $end
$var wire 1 _* \BANCO_REG|ALT_INV_registrador~1094_combout\ $end
$var wire 1 `* \BANCO_REG|ALT_INV_saidaB[30]~30_combout\ $end
$var wire 1 a* \BANCO_REG|ALT_INV_registrador~1093_combout\ $end
$var wire 1 b* \BANCO_REG|ALT_INV_saidaB[29]~29_combout\ $end
$var wire 1 c* \BANCO_REG|ALT_INV_registrador~1092_combout\ $end
$var wire 1 d* \BANCO_REG|ALT_INV_saidaB[28]~28_combout\ $end
$var wire 1 e* \BANCO_REG|ALT_INV_registrador~1091_combout\ $end
$var wire 1 f* \BANCO_REG|ALT_INV_saidaB[27]~27_combout\ $end
$var wire 1 g* \BANCO_REG|ALT_INV_registrador~1090_combout\ $end
$var wire 1 h* \BANCO_REG|ALT_INV_saidaB[26]~26_combout\ $end
$var wire 1 i* \BANCO_REG|ALT_INV_registrador~1089_combout\ $end
$var wire 1 j* \BANCO_REG|ALT_INV_saidaB[25]~25_combout\ $end
$var wire 1 k* \BANCO_REG|ALT_INV_registrador~1088_combout\ $end
$var wire 1 l* \BANCO_REG|ALT_INV_saidaB[24]~24_combout\ $end
$var wire 1 m* \BANCO_REG|ALT_INV_registrador~1087_combout\ $end
$var wire 1 n* \BANCO_REG|ALT_INV_saidaB[23]~23_combout\ $end
$var wire 1 o* \BANCO_REG|ALT_INV_registrador~1086_combout\ $end
$var wire 1 p* \BANCO_REG|ALT_INV_saidaB[22]~22_combout\ $end
$var wire 1 q* \BANCO_REG|ALT_INV_registrador~1085_combout\ $end
$var wire 1 r* \BANCO_REG|ALT_INV_saidaB[21]~21_combout\ $end
$var wire 1 s* \BANCO_REG|ALT_INV_registrador~1084_combout\ $end
$var wire 1 t* \BANCO_REG|ALT_INV_saidaB[20]~20_combout\ $end
$var wire 1 u* \BANCO_REG|ALT_INV_registrador~1083_combout\ $end
$var wire 1 v* \BANCO_REG|ALT_INV_saidaB[19]~19_combout\ $end
$var wire 1 w* \BANCO_REG|ALT_INV_registrador~1082_combout\ $end
$var wire 1 x* \BANCO_REG|ALT_INV_saidaB[18]~18_combout\ $end
$var wire 1 y* \BANCO_REG|ALT_INV_registrador~1081_combout\ $end
$var wire 1 z* \BANCO_REG|ALT_INV_saidaB[17]~17_combout\ $end
$var wire 1 {* \BANCO_REG|ALT_INV_registrador~1080_combout\ $end
$var wire 1 |* \BANCO_REG|ALT_INV_saidaB[16]~16_combout\ $end
$var wire 1 }* \BANCO_REG|ALT_INV_registrador~1079_combout\ $end
$var wire 1 ~* \BANCO_REG|ALT_INV_saidaB[15]~15_combout\ $end
$var wire 1 !+ \BANCO_REG|ALT_INV_registrador~1078_combout\ $end
$var wire 1 "+ \BANCO_REG|ALT_INV_saidaB[14]~14_combout\ $end
$var wire 1 #+ \BANCO_REG|ALT_INV_registrador~1077_combout\ $end
$var wire 1 $+ \BANCO_REG|ALT_INV_saidaB[13]~13_combout\ $end
$var wire 1 %+ \BANCO_REG|ALT_INV_registrador~1076_combout\ $end
$var wire 1 &+ \BANCO_REG|ALT_INV_saidaB[12]~12_combout\ $end
$var wire 1 '+ \BANCO_REG|ALT_INV_registrador~1075_combout\ $end
$var wire 1 (+ \BANCO_REG|ALT_INV_saidaB[11]~11_combout\ $end
$var wire 1 )+ \BANCO_REG|ALT_INV_registrador~1074_combout\ $end
$var wire 1 *+ \BANCO_REG|ALT_INV_saidaB[10]~10_combout\ $end
$var wire 1 ++ \BANCO_REG|ALT_INV_registrador~1073_combout\ $end
$var wire 1 ,+ \BANCO_REG|ALT_INV_saidaB[9]~9_combout\ $end
$var wire 1 -+ \BANCO_REG|ALT_INV_registrador~1072_combout\ $end
$var wire 1 .+ \BANCO_REG|ALT_INV_saidaB[8]~8_combout\ $end
$var wire 1 /+ \BANCO_REG|ALT_INV_registrador~1071_combout\ $end
$var wire 1 0+ \BANCO_REG|ALT_INV_saidaB[7]~7_combout\ $end
$var wire 1 1+ \BANCO_REG|ALT_INV_registrador~1070_combout\ $end
$var wire 1 2+ \BANCO_REG|ALT_INV_saidaB[6]~6_combout\ $end
$var wire 1 3+ \BANCO_REG|ALT_INV_registrador~1069_combout\ $end
$var wire 1 4+ \BANCO_REG|ALT_INV_saidaB[5]~5_combout\ $end
$var wire 1 5+ \BANCO_REG|ALT_INV_registrador~1068_combout\ $end
$var wire 1 6+ \BANCO_REG|ALT_INV_saidaB[4]~4_combout\ $end
$var wire 1 7+ \BANCO_REG|ALT_INV_registrador~1067_combout\ $end
$var wire 1 8+ \BANCO_REG|ALT_INV_registrador~1066_combout\ $end
$var wire 1 9+ \BANCO_REG|ALT_INV_saidaB[3]~3_combout\ $end
$var wire 1 :+ \BANCO_REG|ALT_INV_registrador~1065_combout\ $end
$var wire 1 ;+ \BANCO_REG|ALT_INV_saidaB[2]~2_combout\ $end
$var wire 1 <+ \BANCO_REG|ALT_INV_registrador~1064_combout\ $end
$var wire 1 =+ \BANCO_REG|ALT_INV_saidaB[1]~1_combout\ $end
$var wire 1 >+ \BANCO_REG|ALT_INV_registrador~1063_combout\ $end
$var wire 1 ?+ \BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 @+ \BANCO_REG|ALT_INV_registrador~1062_combout\ $end
$var wire 1 A+ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 B+ \BANCO_REG|ALT_INV_Equal0~0_combout\ $end
$var wire 1 C+ \BANCO_REG|ALT_INV_saidaA[31]~32_combout\ $end
$var wire 1 D+ \BANCO_REG|ALT_INV_saidaA[30]~31_combout\ $end
$var wire 1 E+ \BANCO_REG|ALT_INV_saidaA[29]~30_combout\ $end
$var wire 1 F+ \BANCO_REG|ALT_INV_saidaA[28]~29_combout\ $end
$var wire 1 G+ \BANCO_REG|ALT_INV_saidaA[27]~28_combout\ $end
$var wire 1 H+ \BANCO_REG|ALT_INV_saidaA[26]~27_combout\ $end
$var wire 1 I+ \BANCO_REG|ALT_INV_saidaA[25]~26_combout\ $end
$var wire 1 J+ \BANCO_REG|ALT_INV_saidaA[24]~25_combout\ $end
$var wire 1 K+ \BANCO_REG|ALT_INV_saidaA[23]~24_combout\ $end
$var wire 1 L+ \BANCO_REG|ALT_INV_saidaA[22]~23_combout\ $end
$var wire 1 M+ \BANCO_REG|ALT_INV_saidaA[21]~22_combout\ $end
$var wire 1 N+ \BANCO_REG|ALT_INV_saidaA[20]~21_combout\ $end
$var wire 1 O+ \BANCO_REG|ALT_INV_saidaA[19]~20_combout\ $end
$var wire 1 P+ \BANCO_REG|ALT_INV_saidaA[18]~19_combout\ $end
$var wire 1 Q+ \BANCO_REG|ALT_INV_saidaA[17]~18_combout\ $end
$var wire 1 R+ \BANCO_REG|ALT_INV_saidaA[16]~17_combout\ $end
$var wire 1 S+ \BANCO_REG|ALT_INV_saidaA[15]~16_combout\ $end
$var wire 1 T+ \BANCO_REG|ALT_INV_saidaA[14]~15_combout\ $end
$var wire 1 U+ \BANCO_REG|ALT_INV_saidaA[13]~14_combout\ $end
$var wire 1 V+ \BANCO_REG|ALT_INV_saidaA[12]~13_combout\ $end
$var wire 1 W+ \BANCO_REG|ALT_INV_saidaA[11]~12_combout\ $end
$var wire 1 X+ \BANCO_REG|ALT_INV_saidaA[10]~11_combout\ $end
$var wire 1 Y+ \BANCO_REG|ALT_INV_saidaA[9]~10_combout\ $end
$var wire 1 Z+ \BANCO_REG|ALT_INV_saidaA[8]~9_combout\ $end
$var wire 1 [+ \BANCO_REG|ALT_INV_saidaA[7]~8_combout\ $end
$var wire 1 \+ \BANCO_REG|ALT_INV_saidaA[6]~7_combout\ $end
$var wire 1 ]+ \BANCO_REG|ALT_INV_saidaA[5]~6_combout\ $end
$var wire 1 ^+ \BANCO_REG|ALT_INV_saidaA[4]~5_combout\ $end
$var wire 1 _+ \BANCO_REG|ALT_INV_saidaA[3]~4_combout\ $end
$var wire 1 `+ \BANCO_REG|ALT_INV_saidaA[2]~3_combout\ $end
$var wire 1 a+ \BANCO_REG|ALT_INV_saidaA[1]~2_combout\ $end
$var wire 1 b+ \BANCO_REG|ALT_INV_saidaA[0]~1_combout\ $end
$var wire 1 c+ \ALT_INV_Sel_ULA[0]~input_o\ $end
$var wire 1 d+ \ALT_INV_Write_Rd~input_o\ $end
$var wire 1 e+ \ALT_INV_Sel_ULA[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1a!
0b!
1c!
xd!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
1Y#
1Z#
0[#
1\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
1}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
1<$
1=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
1\$
0]$
0^$
1_$
0`$
0a$
1b$
0c$
1d$
0e$
0f$
0g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
1-%
1.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
18%
09%
0:%
0;%
0<%
1=%
1>%
0?%
0@%
1A%
0B%
1C%
0D%
0E%
1F%
1G%
1H%
0I%
1J%
0K%
0L%
1M%
0N%
0O%
1P%
1Q%
0R%
0S%
0T%
1U%
1V%
0W%
0X%
0Y%
1Z%
0[%
1\%
0]%
0^%
1_%
0`%
0a%
1b%
1c%
0d%
0e%
0f%
1g%
1h%
0i%
0j%
0k%
1l%
0m%
0n%
0o%
0p%
1q%
1r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
1%&
1&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
17&
18&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
1I&
1J&
0K&
0L&
0M&
0N&
1O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
1]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
1n&
1o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
1"'
1#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
14'
15'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
1F'
1G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
1X'
1Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
1j'
1k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
1|'
1}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
10(
11(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
1B(
1C(
0D(
0E(
0F(
0G(
1H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
1=)
1>)
1?)
1@)
1A)
1B)
1C)
1D)
1E)
1F)
1G)
1H)
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
1^)
1_)
1`)
1a)
1b)
1c)
1d)
0e)
1f)
1g)
1h)
1i)
1j)
0k)
1l)
1m)
1n)
1o)
1p)
0q)
1r)
1s)
0t)
15*
16*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
1N*
1O*
1P*
1Q*
1R*
1S*
1T*
1U*
1V*
1W*
1X*
1Y*
1Z*
1[*
1\*
1]*
1^*
1_*
1`*
1a*
1b*
1c*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1t*
1u*
1v*
1w*
1x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
1"+
1#+
1$+
1%+
1&+
1'+
1(+
1)+
1*+
1++
1,+
1-+
1.+
1/+
10+
11+
12+
13+
14+
15+
16+
17+
08+
09+
0:+
1;+
1<+
0=+
0>+
0?+
0@+
1A+
1B+
1C+
1D+
1E+
1F+
1G+
1H+
1I+
1J+
1K+
1L+
1M+
1N+
1O+
1P+
1Q+
1R+
1S+
1T+
1U+
1V+
1W+
1X+
1Y+
1Z+
1[+
1\+
1]+
1^+
0_+
1`+
0a+
1b+
0c+
0d+
1e+
0?!
1@!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
1:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
1{"
1|"
0}"
1~"
0!#
0"#
1##
0$#
1%#
0&#
1'#
0(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
x;)
x<)
1u)
1v)
1w)
1x)
1y)
1z)
1{)
1|)
1})
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
1"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
1T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
0u
1v
0w
0x
1y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
1=!
1>!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
1^!
0_!
1`!
$end
#20000
0!
0k!
0-%
#40000
1!
1k!
1-%
1:)
1?%
1S%
1e%
0f)
0l)
0r)
04*
0.%
1/%
19%
0J%
0\%
0H(
1@%
1T%
1f%
0^+
0`+
0b+
1_+
1a+
1m$
1L%
0U%
1^%
0g%
0C%
1K%
0V%
1]%
0h%
1o%
1K#
1e)
1k)
1q)
0h)
0n)
1K
1~#
1|#
1z#
0\$
0}#
0{#
1T#
1U#
1V#
1p%
0^%
1g%
0L%
1U%
1h%
0o%
1V%
0]%
0M%
1R%
0_%
1d%
0H%
0Z%
0l%
0k)
0e)
1n)
1h)
0b)
1X"
1Z"
1\"
0##
0Y"
0["
1z!
1y!
1x!
1^%
0g%
0p%
0V%
1]%
0h%
1o%
1w
0v
1u
0t
1s
0W
1'
1&
1%
0q%
1v%
1_%
0d%
1M%
0R%
1l%
1Z%
1e)
1k)
1b)
0h)
1p%
0^%
1g%
1h%
0o%
0_%
1d%
1q%
0v%
0Z%
0l%
0e)
1h)
0b)
0^#
0\#
0Z#
1]#
1[#
0p%
0h%
1o%
0q%
1v%
1_%
0d%
1l%
1e)
1b)
08"
0:"
0<"
19"
1;"
1\#
1^#
0[#
0]#
1_#
1p%
0`!
1_!
0^!
1]!
0\!
1q%
0v%
0l%
0b)
1:"
18"
0;"
09"
17"
0^#
0\#
0_#
1]#
0_!
1^!
0]!
1\!
1[!
0q%
1v%
08"
0:"
07"
19"
1^#
0]#
1_#
0^!
1]!
0\!
0[!
18"
09"
17"
0^#
0_#
0]!
1\!
1[!
08"
07"
1_#
0\!
0[!
17"
1[!
#50000
0@!
0n!
0A%
1c+
1B%
1C%
0K%
1L%
0U%
1V%
1^%
0g%
1h%
0p%
1y%
1z%
1$&
1.&
16&
1@&
1H&
1S&
1[&
1e&
1m&
1w&
1!'
1+'
13'
1='
1E'
1O'
1W'
1a'
1i'
1s'
1{'
1'(
1/(
19(
1A(
05*
08*
0;*
0>*
0A*
0D*
0G*
0J*
0M*
0P*
0S*
0V*
0Y*
0\*
0>)
0A)
0D)
0G)
0J)
0M)
0P)
0S)
0V)
0Y)
0\)
0_)
1b)
0e)
0h)
0k)
0n)
0q)
0z%
1#&
0h%
0V%
0L%
0C%
1K%
1H%
0M%
1R%
1Z%
0_%
1d%
1l%
1q%
0v%
1~%
0%&
1*&
12&
07&
1<&
1D&
0I&
1N&
1W&
0\&
1a&
1i&
0n&
1s&
1{&
0"'
1''
1/'
04'
19'
1A'
0F'
1K'
1S'
0X'
1]'
1e'
0j'
1o'
1w'
0|'
1#(
1+(
00(
15(
1=(
0B(
1G(
1q)
1n)
1k)
1e)
1_)
1L%
0$&
1-&
0~%
0l%
0Z%
1M%
0R%
0H%
1\)
0n)
0.&
15&
0M%
1R%
1%&
0*&
1Y)
1y#
1x#
1w#
1v#
1u#
1t#
1s#
1r#
1q#
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
0_#
1^#
1]#
1\#
1[#
1Z#
06&
1?&
02&
1V)
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
07"
18"
19"
1:"
1;"
1<"
0Z#
0[#
0\#
0^#
0`#
0@&
1G&
1`!
1_!
1^!
1]!
1\!
0[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
17&
0<&
1S)
0<"
0;"
0:"
08"
06"
0a#
1[#
0H&
1R&
0`!
0_!
0^!
0\!
0Z!
0D&
1P)
05"
1;"
0b#
0S&
1Z&
1_!
0Y!
1I&
0N&
1M)
04"
0c#
0[&
1d&
0X!
0W&
1J)
03"
0d#
0e&
1l&
0W!
1\&
0a&
1G)
02"
0e#
0m&
1v&
0V!
0i&
1D)
01"
0f#
0w&
1~&
0U!
1n&
0s&
1A)
00"
0g#
0!'
1*'
0T!
0{&
1>)
0/"
0h#
0+'
12'
0S!
1"'
0''
1\*
0."
0i#
03'
1<'
0R!
0/'
1Y*
0-"
0j#
0='
1D'
0Q!
14'
09'
1V*
0,"
0k#
0E'
1N'
0P!
0A'
1S*
0+"
0l#
0O'
1V'
0O!
1F'
0K'
1P*
0*"
0m#
0W'
1`'
0N!
0S'
1M*
0)"
0n#
0a'
1h'
0M!
1X'
0]'
1J*
0("
0o#
0i'
1r'
0L!
0e'
1G*
0'"
0p#
0s'
1z'
0K!
1j'
0o'
1D*
0&"
0q#
0{'
1&(
0J!
0w'
1A*
0%"
0r#
0'(
1.(
0I!
1|'
0#(
1>*
0$"
0s#
0/(
18(
0H!
0+(
1;*
0#"
0t#
09(
1@(
0G!
10(
05(
18*
0""
0u#
0A(
0F!
0=(
15*
0!"
0v#
0E!
1B(
0G(
0~!
0w#
0D!
0}!
0x#
0C!
0|!
0y#
0B!
0{!
0A!
#60000
0!
0k!
0-%
#80000
1!
1k!
1-%
0:)
19)
0?%
1I%
0S%
1[%
0e%
1f)
0j)
1l)
0o)
1r)
03*
14*
1.%
09%
0P%
1X%
1I(
0@%
0F%
1J%
0T%
1\%
0f%
1^+
0_+
1`+
0a+
1@+
1b+
0<+
1>+
1n$
0m$
0Q%
1Y%
0G%
1U%
0]%
0^%
1g%
1h%
0o%
1J#
0K#
0e)
1h)
1?+
0;+
1=+
0K
1J
0~#
1}#
0|#
1{#
0z#
1a$
0T#
0U#
0V#
1p%
0y%
0h%
1o%
1^%
0g%
1V%
1N%
1_%
0d%
1l%
0k)
0h)
1e)
0b)
0X"
1Y"
0Z"
1["
0\"
1(#
0z!
0y!
0x!
1h%
0o%
0p%
1y%
1z%
0#&
0w
1v
0u
1t
0s
1|
0'
0&
0%
0<$
1>$
0=$
0q%
1v%
0l%
0_%
1d%
1Z%
0_)
1b)
0e)
1$&
0-&
0z%
1#&
1p%
0y%
0|"
1z"
0{"
1l%
1q%
0v%
1~%
0b)
1_)
0\)
0>!
0=!
1<!
1^#
0]#
1z%
0#&
0$&
1-&
1.&
05&
0%&
1*&
0~%
0q%
1v%
0Y)
1\)
0_)
18"
09"
1\#
1]#
0^#
1_#
16&
0?&
0.&
15&
1$&
0-&
0]!
1\!
1~%
1%&
0*&
12&
0\)
1Y)
0V)
1:"
19"
08"
17"
1`#
0_#
1^#
1.&
05&
06&
1?&
1@&
0G&
1^!
1]!
0\!
1[!
07&
1<&
02&
0%&
1*&
0S)
1V)
0Y)
16"
07"
18"
1_#
0`#
1a#
1H&
0R&
0@&
1G&
16&
0?&
1\!
0[!
1Z!
12&
17&
0<&
1D&
0V)
1S)
0P)
17"
06"
15"
1b#
0a#
1`#
1@&
0G&
0H&
1R&
1S&
0Z&
1[!
0Z!
1Y!
0I&
1N&
0D&
07&
1<&
0M)
1P)
0S)
14"
05"
16"
1a#
0b#
1c#
1[&
0d&
0S&
1Z&
1H&
0R&
1Z!
0Y!
1X!
1D&
1I&
0N&
1W&
0P)
1M)
0J)
15"
04"
13"
1d#
0c#
1b#
1S&
0Z&
0[&
1d&
1e&
0l&
1Y!
0X!
1W!
0\&
1a&
0W&
0I&
1N&
0G)
1J)
0M)
12"
03"
14"
1c#
0d#
1e#
1m&
0v&
0e&
1l&
1[&
0d&
1X!
0W!
1V!
1W&
1\&
0a&
1i&
0J)
1G)
0D)
13"
02"
11"
1f#
0e#
1d#
1e&
0l&
0m&
1v&
1w&
0~&
1W!
0V!
1U!
0n&
1s&
0i&
0\&
1a&
0A)
1D)
0G)
10"
01"
12"
1e#
0f#
1g#
1!'
0*'
0w&
1~&
1m&
0v&
1V!
0U!
1T!
1i&
1n&
0s&
1{&
0D)
1A)
0>)
11"
00"
1/"
1h#
0g#
1f#
1w&
0~&
0!'
1*'
1+'
02'
1U!
0T!
1S!
0"'
1''
0{&
0n&
1s&
0\*
1>)
0A)
1."
0/"
10"
1g#
0h#
1i#
13'
0<'
0+'
12'
1!'
0*'
1T!
0S!
1R!
1{&
1"'
0''
1/'
0>)
1\*
0Y*
1/"
0."
1-"
1j#
0i#
1h#
1+'
02'
03'
1<'
1='
0D'
1S!
0R!
1Q!
04'
19'
0/'
0"'
1''
0V*
1Y*
0\*
1,"
0-"
1."
1i#
0j#
1k#
1E'
0N'
0='
1D'
13'
0<'
1R!
0Q!
1P!
1/'
14'
09'
1A'
0Y*
1V*
0S*
1-"
0,"
1+"
1l#
0k#
1j#
1='
0D'
0E'
1N'
1O'
0V'
1Q!
0P!
1O!
0F'
1K'
0A'
04'
19'
0P*
1S*
0V*
1*"
0+"
1,"
1k#
0l#
1m#
1W'
0`'
0O'
1V'
1E'
0N'
1P!
0O!
1N!
1A'
1F'
0K'
1S'
0S*
1P*
0M*
1+"
0*"
1)"
1n#
0m#
1l#
1O'
0V'
0W'
1`'
1a'
0h'
1O!
0N!
1M!
0X'
1]'
0S'
0F'
1K'
0J*
1M*
0P*
1("
0)"
1*"
1m#
0n#
1o#
1i'
0r'
0a'
1h'
1W'
0`'
1N!
0M!
1L!
1S'
1X'
0]'
1e'
0M*
1J*
0G*
1)"
0("
1'"
1p#
0o#
1n#
1a'
0h'
0i'
1r'
1s'
0z'
1M!
0L!
1K!
0j'
1o'
0e'
0X'
1]'
0D*
1G*
0J*
1&"
0'"
1("
1o#
0p#
1q#
1{'
0&(
0s'
1z'
1i'
0r'
1L!
0K!
1J!
1e'
1j'
0o'
1w'
0G*
1D*
0A*
1'"
0&"
1%"
1r#
0q#
1p#
1s'
0z'
0{'
1&(
1'(
0.(
1K!
0J!
1I!
0|'
1#(
0w'
0j'
1o'
0>*
1A*
0D*
1$"
0%"
1&"
1q#
0r#
1s#
1/(
08(
0'(
1.(
1{'
0&(
1J!
0I!
1H!
1w'
1|'
0#(
1+(
0A*
1>*
0;*
1%"
0$"
1#"
1t#
0s#
1r#
1'(
0.(
0/(
18(
19(
0@(
1I!
0H!
1G!
00(
15(
0+(
0|'
1#(
08*
1;*
0>*
1""
0#"
1$"
1s#
0t#
1u#
1A(
09(
1@(
1/(
08(
1H!
0G!
1F!
1+(
10(
05(
1=(
0;*
18*
05*
1#"
0""
1!"
1v#
0u#
1t#
19(
0@(
0A(
1G!
0F!
1E!
0B(
1G(
0=(
00(
15(
15*
08*
1~!
0!"
1""
1u#
0v#
1w#
1A(
1F!
0E!
1D!
1=(
1B(
0G(
05*
1!"
0~!
1}!
1x#
0w#
1v#
1E!
0D!
1C!
0B(
1G(
1|!
0}!
1~!
1w#
0x#
1y#
1D!
0C!
1B!
1}!
0|!
1{!
0y#
1x#
1C!
0B!
1A!
0{!
1|!
1y#
1B!
0A!
1{!
1A!
#90000
1@!
1n!
1A%
0c+
0B%
1C%
0K%
0L%
0V%
1]%
0^%
1g%
0h%
0p%
0z%
0$&
0.&
06&
0@&
0H&
0S&
0[&
0e&
0m&
0w&
0!'
0+'
03'
0='
0E'
0O'
0W'
0a'
0i'
0s'
0{'
0'(
0/(
09(
0A(
15*
18*
1;*
1>*
1A*
1D*
1G*
1J*
1M*
1P*
1S*
1V*
1Y*
1\*
1>)
1A)
1D)
1G)
1J)
1M)
1P)
1S)
1V)
1Y)
1\)
1_)
1b)
1e)
1h)
1k)
1n)
0q)
1h%
1^%
1L%
0U%
0C%
1H%
1M%
0R%
0Z%
1_%
0d%
0l%
1q%
0v%
0~%
1%&
0*&
02&
17&
0<&
0D&
1I&
0N&
0W&
1\&
0a&
0i&
1n&
0s&
0{&
1"'
0''
0/'
14'
09'
0A'
1F'
0K'
0S'
1X'
0]'
0e'
1j'
0o'
0w'
1|'
0#(
0+(
10(
05(
0=(
1B(
0G(
1q)
0n)
0h)
0e)
1V%
0]%
1l%
0_%
1d%
0M%
1R%
0H%
0k)
0^%
1Z%
1h)
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
1Z#
1_%
0d%
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0Z#
1[#
1]#
1^#
1`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0<"
1;"
19"
18"
1\#
0`!
1_!
1]!
1\!
1:"
0]#
1^!
09"
0]!
#100000
0!
0k!
0-%
#120000
1!
1k!
1-%
1:)
1S%
0[%
1e%
0f)
1j)
0l)
04*
0.%
0/%
10%
19%
1<%
0I(
1J(
1T%
0\%
1f%
0^+
1_+
0`+
0A+
1m$
11%
1F%
0V%
1]%
1^%
0g%
0h%
1o%
1K#
1e)
0h)
1k)
0@+
1K
1~#
0}#
1|#
1c$
0a$
1T#
1U#
1V#
1p%
1h%
0o%
0^%
1g%
0b$
1C%
1G%
0Z%
0_%
1d%
0l%
1h)
0e)
0b)
1X"
0Y"
1Z"
1&#
0(#
1z!
1y!
1x!
0h%
1o%
0p%
0?+
0q)
0'#
1u
0t
1s
0|
1z
1'
1&
1%
0q%
1v%
1l%
1_%
0d%
1b)
1e)
0{
1H%
1p%
0l%
1q%
0v%
0b)
0^#
1]#
0\#
1<$
0q%
1v%
08"
19"
0:"
1|"
0]#
1^#
1_#
0^!
1]!
0\!
1>!
1Z#
09"
18"
17"
0_#
0^#
1<"
0]!
1\!
1[!
07"
08"
1`!
1_#
0\!
0[!
17"
1[!
#130000
0@!
0n!
0A%
1c+
1B%
0C%
0L%
1U%
1V%
0]%
1^%
0g%
1h%
0p%
1y%
1z%
1$&
1.&
16&
1@&
1H&
1S&
1[&
1e&
1m&
1w&
1!'
1+'
13'
1='
1E'
1O'
1W'
1a'
1i'
1s'
1{'
1'(
1/(
19(
1A(
05*
08*
0;*
0>*
0A*
0D*
0G*
0J*
0M*
0P*
0S*
0V*
0Y*
0\*
0>)
0A)
0D)
0G)
0J)
0M)
0P)
0S)
0V)
0Y)
0\)
0_)
1b)
0e)
0h)
0k)
1n)
1q)
0z%
1#&
0h%
0^%
0V%
1]%
1C%
0H%
1M%
0R%
1Z%
0_%
1d%
1l%
1q%
0v%
1~%
0%&
1*&
12&
07&
1<&
1D&
0I&
1N&
1W&
0\&
1a&
1i&
0n&
1s&
1{&
0"'
1''
1/'
04'
19'
1A'
0F'
1K'
1S'
0X'
1]'
1e'
0j'
1o'
1w'
0|'
1#(
1+(
00(
15(
1=(
0B(
1G(
0q)
1k)
1h)
1e)
1_)
1^%
0$&
1-&
0~%
0l%
1_%
0d%
0Z%
1H%
1\)
0h)
0.&
15&
0_%
1d%
1%&
0*&
1Y)
1y#
1x#
1w#
1v#
1u#
1t#
1s#
1r#
1q#
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
0_#
1^#
1]#
1\#
0[#
0Z#
06&
1?&
02&
1V)
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
07"
18"
19"
1:"
0;"
0<"
1Z#
0\#
0]#
0^#
0`#
0@&
1G&
0`!
0_!
1^!
1]!
1\!
0[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
17&
0<&
1S)
1<"
0:"
09"
08"
06"
0a#
1]#
0H&
1R&
1`!
0^!
0]!
0\!
0Z!
0D&
1P)
05"
19"
0b#
0S&
1Z&
1]!
0Y!
1I&
0N&
1M)
04"
0c#
0[&
1d&
0X!
0W&
1J)
03"
0d#
0e&
1l&
0W!
1\&
0a&
1G)
02"
0e#
0m&
1v&
0V!
0i&
1D)
01"
0f#
0w&
1~&
0U!
1n&
0s&
1A)
00"
0g#
0!'
1*'
0T!
0{&
1>)
0/"
0h#
0+'
12'
0S!
1"'
0''
1\*
0."
0i#
03'
1<'
0R!
0/'
1Y*
0-"
0j#
0='
1D'
0Q!
14'
09'
1V*
0,"
0k#
0E'
1N'
0P!
0A'
1S*
0+"
0l#
0O'
1V'
0O!
1F'
0K'
1P*
0*"
0m#
0W'
1`'
0N!
0S'
1M*
0)"
0n#
0a'
1h'
0M!
1X'
0]'
1J*
0("
0o#
0i'
1r'
0L!
0e'
1G*
0'"
0p#
0s'
1z'
0K!
1j'
0o'
1D*
0&"
0q#
0{'
1&(
0J!
0w'
1A*
0%"
0r#
0'(
1.(
0I!
1|'
0#(
1>*
0$"
0s#
0/(
18(
0H!
0+(
1;*
0#"
0t#
09(
1@(
0G!
10(
05(
18*
0""
0u#
0A(
0F!
0=(
15*
0!"
0v#
0E!
1B(
0G(
0~!
0w#
0D!
0}!
0x#
0C!
0|!
0y#
0B!
0{!
0A!
#140000
0!
0k!
0-%
#160000
1!
1k!
1-%
0:)
09)
18)
1?%
0I%
0S%
1[%
0e%
1f)
0j)
1l)
1o)
0r)
02*
13*
14*
1.%
09%
00%
1H(
01%
12%
08%
1;%
1P%
0X%
1t%
1(&
1:&
1L&
0O&
0J(
0T%
1\%
0f%
1^+
0_+
1`+
18+
0)+
0-+
01+
05+
1<+
0>+
0B+
1t)
1o$
0n$
0m$
13%
11%
02%
0>%
1D%
0F%
0J%
0\%
0H(
0C%
1K%
0G%
0c%
0Y%
1_&
1q&
1%'
17'
1I'
1['
1m'
1!(
13(
1E(
1g%
1h%
0o%
1I#
0J#
0K#
03%
0e)
0_*
0c*
0g*
0k*
0o*
0s*
0w*
0{*
0!+
0%+
1;+
19+
1?+
1q)
1_+
1a+
1@+
0K
0J
1I
0~#
1}#
0|#
0c$
0Y#
0_$
0d$
0i$
1\$
0T#
0U#
0V#
1p%
0y%
0h%
1o%
1L%
0L%
0^%
0H%
1`%
1l%
0n)
1e)
0b)
0X"
1Y"
0Z"
0&#
0u!
0~"
0%#
0*#
1##
0z!
0y!
0x!
0p%
1y%
1z%
0#&
1h)
1n)
0u
1t
0s
0z
0y
0'
0&
0%
0"
1W
0T
0O
0>$
0?$
0<$
0\$
0}#
0{#
0q%
1v%
0l%
0M%
1R%
0_)
1b)
1M%
0R%
1_%
0d%
1$&
0-&
0z%
1#&
0z"
0y"
0|"
0##
0Y"
0["
1q%
0v%
1~%
1_)
0\)
0>!
0<!
0;!
0W
0v
0t
1^#
0Z#
0$&
1-&
1.&
05&
0%&
1*&
0~%
0Y)
1\)
18"
0<"
1[#
0^#
1_#
16&
0?&
0.&
15&
0`!
1\!
0]#
0[#
1%&
0*&
12&
1Y)
0V)
1;"
08"
17"
1`#
0_#
06&
1?&
1@&
0G&
09"
0;"
1_!
0\!
1[!
07&
1<&
02&
0S)
1V)
16"
07"
0_!
0]!
0`#
1a#
1H&
0R&
0@&
1G&
0[!
1Z!
17&
0<&
1D&
1S)
0P)
06"
15"
1b#
0a#
0H&
1R&
1S&
0Z&
0Z!
1Y!
0I&
1N&
0D&
0M)
1P)
14"
05"
0b#
1c#
1[&
0d&
0S&
1Z&
0Y!
1X!
1I&
0N&
1W&
1M)
0J)
04"
13"
1d#
0c#
0[&
1d&
1e&
0l&
0X!
1W!
0\&
1a&
0W&
0G)
1J)
12"
03"
0d#
1e#
1m&
0v&
0e&
1l&
0W!
1V!
1\&
0a&
1i&
1G)
0D)
02"
11"
1f#
0e#
0m&
1v&
1w&
0~&
0V!
1U!
0n&
1s&
0i&
0A)
1D)
10"
01"
0f#
1g#
1!'
0*'
0w&
1~&
0U!
1T!
1n&
0s&
1{&
1A)
0>)
00"
1/"
1h#
0g#
0!'
1*'
1+'
02'
0T!
1S!
0"'
1''
0{&
0\*
1>)
1."
0/"
0h#
1i#
13'
0<'
0+'
12'
0S!
1R!
1"'
0''
1/'
1\*
0Y*
0."
1-"
1j#
0i#
03'
1<'
1='
0D'
0R!
1Q!
04'
19'
0/'
0V*
1Y*
1,"
0-"
0j#
1k#
1E'
0N'
0='
1D'
0Q!
1P!
14'
09'
1A'
1V*
0S*
0,"
1+"
1l#
0k#
0E'
1N'
1O'
0V'
0P!
1O!
0F'
1K'
0A'
0P*
1S*
1*"
0+"
0l#
1m#
1W'
0`'
0O'
1V'
0O!
1N!
1F'
0K'
1S'
1P*
0M*
0*"
1)"
1n#
0m#
0W'
1`'
1a'
0h'
0N!
1M!
0X'
1]'
0S'
0J*
1M*
1("
0)"
0n#
1o#
1i'
0r'
0a'
1h'
0M!
1L!
1X'
0]'
1e'
1J*
0G*
0("
1'"
1p#
0o#
0i'
1r'
1s'
0z'
0L!
1K!
0j'
1o'
0e'
0D*
1G*
1&"
0'"
0p#
1q#
1{'
0&(
0s'
1z'
0K!
1J!
1j'
0o'
1w'
1D*
0A*
0&"
1%"
1r#
0q#
0{'
1&(
1'(
0.(
0J!
1I!
0|'
1#(
0w'
0>*
1A*
1$"
0%"
0r#
1s#
1/(
08(
0'(
1.(
0I!
1H!
1|'
0#(
1+(
1>*
0;*
0$"
1#"
1t#
0s#
0/(
18(
19(
0@(
0H!
1G!
00(
15(
0+(
08*
1;*
1""
0#"
0t#
1u#
1A(
09(
1@(
0G!
1F!
10(
05(
1=(
18*
05*
0""
1!"
1v#
0u#
0A(
0F!
1E!
0B(
1G(
0=(
15*
1~!
0!"
0v#
1w#
0E!
1D!
1B(
0G(
0~!
1}!
1x#
0w#
0D!
1C!
1|!
0}!
0x#
1y#
0C!
1B!
0|!
1{!
0y#
0B!
1A!
0{!
0A!
#180000
0!
0a!
0k!
0l!
0=%
0-%
1d+
0D%
#200000
1!
1k!
1-%
1:)
04*
0.%
1/%
1m$
1K#
1K
#220000
0!
0k!
0-%
#240000
1!
1k!
1-%
0:)
19)
03*
14*
1.%
1n$
0m$
1J#
0K#
0K
1J
#260000
0!
0k!
0-%
#280000
1!
1k!
1-%
1:)
04*
0.%
0/%
10%
1m$
01%
12%
1K#
13%
1K
#300000
0!
0k!
0-%
#320000
1!
1k!
1-%
0:)
09)
08)
17)
01*
12*
13*
14*
1.%
00%
11%
02%
03%
14%
1p$
0o$
0n$
0m$
15%
13%
04%
01%
1H#
0I#
0J#
0K#
05%
0K
0J
0I
1H
#340000
0!
0k!
0-%
#360000
1!
1k!
1-%
1:)
04*
0.%
1/%
1m$
1K#
1K
#380000
0!
0k!
0-%
#400000
1!
1k!
1-%
0:)
19)
03*
14*
1.%
1n$
0m$
1J#
0K#
0K
1J
#420000
0!
0k!
0-%
#440000
1!
1k!
1-%
1:)
04*
0.%
0/%
10%
1m$
11%
1K#
1K
#460000
0!
0k!
0-%
#480000
1!
1k!
1-%
0:)
09)
18)
02*
13*
14*
1.%
00%
01%
12%
1o$
0n$
0m$
03%
14%
11%
02%
1I#
0J#
0K#
13%
04%
15%
0K
0J
1I
05%
#500000
0!
0k!
0-%
#520000
1!
1k!
1-%
1:)
04*
0.%
1/%
1m$
1K#
1K
#540000
0!
0k!
0-%
#560000
1!
1k!
1-%
0:)
19)
03*
14*
1.%
1n$
0m$
1J#
0K#
0K
1J
#580000
0!
0k!
0-%
#600000
1!
1k!
1-%
1:)
04*
0.%
0/%
10%
1m$
01%
12%
1K#
03%
14%
1K
15%
#620000
0!
0k!
0-%
#640000
1!
1k!
1-%
0:)
09)
08)
07)
16)
00*
11*
12*
13*
14*
1.%
00%
11%
02%
13%
04%
05%
16%
1q$
0p$
0o$
0n$
0m$
17%
15%
06%
03%
01%
1G#
0H#
0I#
0J#
0K#
07%
0K
0J
0I
0H
1G
#660000
0!
0k!
0-%
#680000
1!
1k!
1-%
1:)
04*
0.%
1/%
1m$
1K#
1K
#700000
0!
0k!
0-%
#720000
1!
1k!
1-%
0:)
19)
03*
14*
1.%
1n$
0m$
1J#
0K#
0K
1J
#740000
0!
0k!
0-%
#760000
1!
1k!
1-%
1:)
04*
0.%
0/%
10%
1m$
11%
1K#
1K
#780000
0!
0k!
0-%
#800000
1!
1k!
1-%
0:)
09)
18)
02*
13*
14*
1.%
00%
01%
12%
1o$
0n$
0m$
13%
11%
02%
1I#
0J#
0K#
03%
0K
0J
1I
#820000
0!
0k!
0-%
#840000
1!
1k!
1-%
1:)
04*
0.%
1/%
1m$
1K#
1K
#860000
0!
0k!
0-%
#880000
1!
1k!
1-%
0:)
19)
03*
14*
1.%
1n$
0m$
1J#
0K#
0K
1J
#900000
0!
0k!
0-%
#920000
1!
1k!
1-%
1:)
04*
0.%
0/%
10%
1m$
01%
12%
1K#
13%
1K
#940000
0!
0k!
0-%
#960000
1!
1k!
1-%
0:)
09)
08)
17)
01*
12*
13*
14*
1.%
00%
11%
02%
03%
14%
1p$
0o$
0n$
0m$
05%
16%
13%
04%
01%
1H#
0I#
0J#
0K#
15%
06%
17%
0K
0J
0I
1H
07%
#980000
0!
0k!
0-%
#1000000
