/*
 * phyCORE-MPC5200B-IO (pcm032 on ntb c32 carrier board) board Device Tree Source
 *
 * Urs Graf <urs.graf@ntb.ch>, 2015
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/include/ "mpc5200b.dtsi"				// included file is extended with the definitions in this file

/ {							// root node
	model = "phytec,pcm032";			// manufacturer (freescale), model
	compatible = "phytec,pcm032";			// specifies the name of the system

	memory {
		reg = <0x00000000 0x08000000>;		// 128MB
	};

	soc5200@f0000000 {
		timer@600 {				// General Purpose Timer
			fsl,has-wdt;			// GPT0 has a watchdog timer function
		};

		gpt2: timer@620 {			// General Purpose Timer in GPIO mode
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpt3: timer@630 {			// General Purpose Timer in GPIO mode
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpt4: timer@640 {			// General Purpose Timer in GPIO mode
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpt5: timer@650 {			// General Purpose Timer in GPIO mode
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpt6: timer@660 {			// General Purpose Timer in GPIO mode
			compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
			reg = <0x660 0x10>;
			interrupts = <1 15 0>;
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpt7: timer@670 {			// General Purpose Timer in GPIO mode
			gpio-controller;
			#gpio-cells = <2>;
		};

//		spi@f00 {				// spi device node at rel. addr 0xf00		
//			could define flink_spi here if used for this purpose
//		};

		spi: psc@2000 {				// PSC1 port is SPI
			compatible = "fsl,mpc5200b-psc-spi","fsl,mpc5200-psc-spi";
			cell-index = <0>;		// is the first device of similar devices, spi bus number will be 1
//			could define flink_spi here if used for this purpose
		};

		psc@2200 {				// PSC2 port is used for CAN1/2
			status = "disabled";
		};

		psc@2400 { 				// PSC3 in UART mode 
			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
		};

		psc@2600 {				// PSC4 is disabled
			status = "disabled";
		};

		psc@2800 {				// PSC5 is disabled
			status = "disabled";
		};

		psc@2c00 { 				// PSC6 in UART mode 
			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
		};

		ethernet@3000 {
			phy-handle = <&phy0>;
		};

		mdio@3000 {
			phy0: ethernet-phy@0 {
				reg = <0>;
			};
		};

		i2c@3d40 {
			rtc@51 {
				compatible = "nxp,pcf8563";
				reg = <0x51>;
			};
			eeprom@52 {
				compatible = "catalyst,24c32";
				reg = <0x52>;
				pagesize = <32>;
			};
		};
	};

	pci@f0000d00 {
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3 // 1st slot
				 0xc000 0 0 2 &mpc5200_pic 1 1 3
				 0xc000 0 0 3 &mpc5200_pic 1 2 3
				 0xc000 0 0 4 &mpc5200_pic 1 3 3

				 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
				 0xc800 0 0 2 &mpc5200_pic 1 2 3
				 0xc800 0 0 3 &mpc5200_pic 1 3 3
				 0xc800 0 0 4 &mpc5200_pic 0 0 3>;
		ranges = <0x42000000 0 0x80000000 0x80000000 0 0x20000000
			  0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
			  0x01000000 0 0x00000000 0xb0000000 0 0x01000000>;
	};

	localbus {
		ranges = <0 0 0xfe000000 0x02000000	// CS0, maps 32MB to parent node (=root) addr 0xfe000000, rel. addr 0
			  1 0 0xfc000000 0x02000000	// CS1, maps 32MB to parent node (=root) addr 0xfc000000, rel. addr 0
			  2 0 0xfbe00000 0x00200000	// CS2, maps 2MB to parent node (=root) addr 0xfbe00000, rel. addr 0
			  3 0 0xf9e00000 0x02000000	// CS3, maps 32MB to parent node (=root) addr 0xf9e00000, rel. addr 0
			  4 0 0xf7e00000 0x02000000	// CS4, maps 32MB to parent node (=root) addr 0xf7e00000, rel. addr 0
			  5 0 0xe6000000 0x02000000	// CS5, maps 32MB to parent node (=root) addr 0xe6000000, rel. addr 0
			  6 0 0xe8000000 0x02000000	// CS6, maps 32MB to parent node (=root) addr 0xe8000000, rel. addr 0
			  7 0 0xea000000 0x02000000>;	// CS7, maps 32MB to parent node (=root) addr 0xea000000, rel. addr 0

		flash@0,0 {				// child node of localbus, at CS0, id = 0		
			compatible = "cfi-flash";
			reg = <0 0 0x02000000>;		// device flash@0,0 resides at relative address 0 of CS0 of 'localbus' with size 32MB
			bank-width = <4>;
			#size-cells = <1>;		// child nodes of flash will have 1 size field
			#address-cells = <1>;		// child nodes of flash will have 1 addr field

			partition@0 {
				label = "ubootl";
				reg = <0x00000000 0x00040000>;	// rel. start address, size 256kB
			};
			partition@40000 {
				label = "kernel";
				reg = <0x00040000 0x002c0000>;	// size 2816 kB
			};
			partition@200000 {
				label = "jffs2";
				reg = <0x00300000 0x01c00000>;	// size 28672 kB (28MB)
			};
			partition@1f00000 {
				label = "uboot";
				reg = <0x01f00000 0x00040000>;	// size 256kB
			};
			partition@1f40000 {
				label = "env";
				reg = <0x01f40000 0x00040000>;	// size 256kB
			};
			partition@1f80000 {
				label = "oftree";
				reg = <0x01f80000 0x00040000>;	// size 256kB
			};
			partition@1fc0000 {
				label = "space";
				reg = <0x01fc0000 0x00040000>;	// size 256kB
			};
		};

		sram@2,0 {				// child node of localbus for external ram, at CS2, id = 0
			compatible = "mtd-ram";
			reg = <2 0 0x00200000>;		// device sram@2,0 resides at relative address 0 of CS2 of 'localbus' with size 2MB
			bank-width = <2>;
		};

		
		fpga@3,0 {				// child node of localbus, at CS3, id = 0
			compatible = "ntb,flink_driver","fpga_driver_cs3";	// used for flink device
			reg = <3 0 0x02000000>;		// device fpga@3,0 resides at relative address 0 of CS3 of 'localbus' with size 32MB
			bank-width = <4>;
		};

		/*
		 * fpga@4,0 {
		 *	 compatible = "fpga_driver_cs4";
		 *	 reg = <4 0 0x02000000>;
		 *	 bank-width = <4>;
		 * };
		 */

		/*
		 * example snippets for free chipselects
		 *
		 * device@5,0 {
		 *	 compatible = "custom_driver";
		 *	 reg = <5 0 0x02000000>;
		 * };
		 *
		 * device@6,0 {
		 *	 compatible = "custom_driver";
		 *	 reg = <6 0 0x02000000>;
		 * };
		 *
		 * device@7,0 {
		 *	 compatible = "custom_driver";
		 *	 reg = <7 0 0x02000000>;
		 * };
		 */
	};
};
