# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:49:34 on Nov 08,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.dff
# Loading __work.register
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'RD_ff'. The port definition is at: stall_mech.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/stall File: proc.v Line: 66
# log -howmany -rec /* 
# 4341
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:49:34 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
