// Seed: 1366667495
module module_0 (
    input wor id_0,
    output tri id_1,
    output uwire id_2[-1 'h0 : 1],
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri id_10
    , id_12
);
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_7 = 32'd63
) (
    input tri0 id_0,
    output tri1 _id_1 id_9,
    input tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 _id_7
);
  wire id_10, id_11[(  id_7  ) : id_1];
  wire [-1 : -1] id_12;
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_9,
      id_5,
      id_4,
      id_9,
      id_6,
      id_0,
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
